

================================================================
== Vitis HLS Report for 'simulatedAnnealingTop_Pipeline_3'
================================================================
* Date:           Tue Mar 19 21:35:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.281 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      403|      403|  1.259 us|  1.259 us|  403|  403|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      401|      401|         3|          1|          1|   400|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      207|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|      294|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      294|      302|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_57_fu_159_p2                |         +|   0|  0|  16|           9|           1|
    |next_mul15_fu_234_p2              |         +|   0|  0|  26|          19|          10|
    |next_urem17_fu_200_p2             |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state2     |       and|   0|  0|   2|           1|           1|
    |empty_59_fu_206_p2                |      icmp|   0|  0|  11|           9|           7|
    |empty_66_fu_169_p2                |      icmp|   0|  0|   9|           4|           1|
    |exitcond15_fu_153_p2              |      icmp|   0|  0|  11|           9|           8|
    |idx_urem18_fu_212_p3              |    select|   0|  0|   9|           1|           9|
    |mask27_fu_282_p2                  |       shl|   0|  0|   9|           1|           4|
    |n_l_V_d0                          |       shl|   0|  0|  92|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 207|          97|          78|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_58_phi_fu_120_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|    9|         18|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |loop_index3_fu_90                  |   9|          2|    9|         18|
    |n_l_V_we0                          |   9|          2|    4|          8|
    |phi_mul14_fu_82                    |   9|          2|   19|         38|
    |phi_urem16_fu_78                   |   9|          2|    9|         18|
    |shiftreg12_fu_86                   |   9|          2|  120|        240|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  95|         21|  301|        730|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |empty_66_reg_341                  |    1|   0|    1|          0|
    |empty_66_reg_341_pp0_iter1_reg    |    1|   0|    1|          0|
    |exitcond15_reg_337                |    1|   0|    1|          0|
    |exitcond15_reg_337_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_345            |  128|   0|  128|          0|
    |loop_index3_fu_90                 |    9|   0|    9|          0|
    |phi_mul14_fu_82                   |   19|   0|   19|          0|
    |phi_urem16_fu_78                  |    9|   0|    9|          0|
    |shiftreg12_fu_86                  |  120|   0|  120|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  294|   0|  294|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  128|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   16|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  128|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                              gmem|       pointer|
|sext_ln26            |   in|   60|     ap_none|                         sext_ln26|        scalar|
|n_l_V_address0       |  out|    7|   ap_memory|                             n_l_V|         array|
|n_l_V_ce0            |  out|    1|   ap_memory|                             n_l_V|         array|
|n_l_V_we0            |  out|    4|   ap_memory|                             n_l_V|         array|
|n_l_V_d0             |  out|   32|   ap_memory|                             n_l_V|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem16 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul14 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shiftreg12 = alloca i32 1"   --->   Operation 8 'alloca' 'shiftreg12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 9 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln26_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln26"   --->   Operation 10 'read' 'sext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln26_cast = sext i60 %sext_ln26_read"   --->   Operation 11 'sext' 'sext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_12, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %loop_index3"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i120 0, i120 %shiftreg12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %phi_mul14"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %phi_urem16"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index3_load = load i9 %loop_index3"   --->   Operation 18 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.59ns)   --->   "%exitcond15 = icmp_eq  i9 %loop_index3_load, i9 400"   --->   Operation 19 'icmp' 'exitcond15' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%empty_57 = add i9 %loop_index3_load, i9 1"   --->   Operation 20 'add' 'empty_57' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond15, void %load-store-loop2.split, void %memcpy-split1.exitStub"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_65 = trunc i9 %loop_index3_load"   --->   Operation 22 'trunc' 'empty_65' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%empty_66 = icmp_eq  i4 %empty_65, i4 0"   --->   Operation 23 'icmp' 'empty_66' <Predicate = (!exitcond15)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %empty_57, i9 %loop_index3"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln26_cast" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 26 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.28ns)   --->   "%gmem_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %gmem_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 29 'read' 'gmem_addr_read' <Predicate = (!exitcond15 & empty_66)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (exitcond15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shiftreg12_load = load i120 %shiftreg12"   --->   Operation 30 'load' 'shiftreg12_load' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shiftreg12_cast = zext i120 %shiftreg12_load"   --->   Operation 31 'zext' 'shiftreg12_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %empty_66, void %load-store-loop2.split._crit_edge, void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond15)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln0 = br void %load-store-loop2.split._crit_edge"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!exitcond15 & empty_66)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_58 = phi i128 %gmem_addr_read, void, i128 %shiftreg12_cast, void %load-store-loop2.split" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 34 'phi' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_urem16_load = load i9 %phi_urem16"   --->   Operation 35 'load' 'phi_urem16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul14_load = load i19 %phi_mul14"   --->   Operation 36 'load' 'phi_mul14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.71ns)   --->   "%next_urem17 = add i9 %phi_urem16_load, i9 1"   --->   Operation 37 'add' 'next_urem17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.59ns)   --->   "%empty_59 = icmp_ult  i9 %next_urem17, i9 100"   --->   Operation 38 'icmp' 'empty_59' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.30ns)   --->   "%idx_urem18 = select i1 %empty_59, i9 %next_urem17, i9 0"   --->   Operation 39 'select' 'idx_urem18' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_60 = trunc i128 %empty_58" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 40 'trunc' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i120 @_ssdm_op_PartSelect.i120.i128.i32.i32, i128 %empty_58, i32 8, i32 127" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 41 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.80ns)   --->   "%next_mul15 = add i19 %phi_mul14_load, i19 656"   --->   Operation 42 'add' 'next_mul15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %phi_mul14_load, i32 16, i32 17"   --->   Operation 43 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 0"   --->   Operation 44 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast27 = zext i9 %phi_urem16_load"   --->   Operation 45 'zext' 'p_cast27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%n_l_V_addr = getelementptr i32 %n_l_V, i64 0, i64 %p_cast27"   --->   Operation 46 'getelementptr' 'n_l_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_61 = zext i5 %tmp_9"   --->   Operation 47 'zext' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_62 = zext i8 %empty_60" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 48 'zext' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%empty_63 = shl i32 %empty_62, i32 %empty_61" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 49 'shl' 'empty_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %n_l_V"   --->   Operation 50 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_64 = zext i2 %tmp_s"   --->   Operation 51 'zext' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.48ns)   --->   "%mask27 = shl i4 1, i4 %empty_64"   --->   Operation 52 'shl' 'mask27' <Predicate = true> <Delay = 0.48> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.60ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i32, i7 %n_l_V_addr, i32 %empty_63, i4 %mask27" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 53 'store' 'store_ln26' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln26 = store i120 %p_cast7, i120 %shiftreg12" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 %next_mul15, i19 %phi_mul14"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %idx_urem18, i9 %phi_urem16"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_l_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem16                 (alloca                ) [ 0111]
phi_mul14                  (alloca                ) [ 0111]
shiftreg12                 (alloca                ) [ 0111]
loop_index3                (alloca                ) [ 0100]
sext_ln26_read             (read                  ) [ 0000]
sext_ln26_cast             (sext                  ) [ 0110]
specinterface_ln0          (specinterface         ) [ 0000]
store_ln0                  (store                 ) [ 0000]
store_ln0                  (store                 ) [ 0000]
store_ln0                  (store                 ) [ 0000]
store_ln0                  (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
loop_index3_load           (load                  ) [ 0000]
exitcond15                 (icmp                  ) [ 0111]
empty_57                   (add                   ) [ 0000]
br_ln0                     (br                    ) [ 0000]
empty_65                   (trunc                 ) [ 0000]
empty_66                   (icmp                  ) [ 0111]
store_ln0                  (store                 ) [ 0000]
specbitsmap_ln0            (specbitsmap           ) [ 0000]
gmem_addr                  (getelementptr         ) [ 0000]
specpipeline_ln0           (specpipeline          ) [ 0000]
empty                      (speclooptripcount     ) [ 0000]
gmem_addr_read             (read                  ) [ 0101]
shiftreg12_load            (load                  ) [ 0000]
shiftreg12_cast            (zext                  ) [ 0000]
br_ln0                     (br                    ) [ 0000]
br_ln0                     (br                    ) [ 0000]
empty_58                   (phi                   ) [ 0101]
phi_urem16_load            (load                  ) [ 0000]
phi_mul14_load             (load                  ) [ 0000]
next_urem17                (add                   ) [ 0000]
empty_59                   (icmp                  ) [ 0000]
idx_urem18                 (select                ) [ 0000]
empty_60                   (trunc                 ) [ 0000]
p_cast7                    (partselect            ) [ 0000]
next_mul15                 (add                   ) [ 0000]
tmp_s                      (partselect            ) [ 0000]
tmp_9                      (bitconcatenate        ) [ 0000]
p_cast27                   (zext                  ) [ 0000]
n_l_V_addr                 (getelementptr         ) [ 0000]
empty_61                   (zext                  ) [ 0000]
empty_62                   (zext                  ) [ 0000]
empty_63                   (shl                   ) [ 0000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
empty_64                   (zext                  ) [ 0000]
mask27                     (shl                   ) [ 0000]
store_ln26                 (store                 ) [ 0000]
store_ln26                 (store                 ) [ 0000]
store_ln0                  (store                 ) [ 0000]
store_ln0                  (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_l_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_l_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i120.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="phi_urem16_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem16/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="phi_mul14_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul14/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="shiftreg12_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg12/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="loop_index3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln26_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="60" slack="0"/>
<pin id="96" dir="0" index="1" bw="60" slack="0"/>
<pin id="97" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln26_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="gmem_addr_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="n_l_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="9" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_l_V_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln26_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="empty_58_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="119" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_58 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_58_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="120" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_58/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln26_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="60" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="120" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="19" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="loop_index3_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index3_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exitcond15_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="9" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond15/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="empty_57_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_57/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_65_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_65/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_66_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_66/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="gmem_addr_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="1"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shiftreg12_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="120" slack="2"/>
<pin id="188" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg12_load/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shiftreg12_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="120" slack="0"/>
<pin id="191" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg12_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="phi_urem16_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="2"/>
<pin id="196" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem16_load/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="phi_mul14_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="19" slack="2"/>
<pin id="199" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul14_load/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="next_urem17_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem17/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="empty_59_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_59/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="idx_urem18_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem18/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_60_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="128" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_60/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_cast7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="120" slack="0"/>
<pin id="226" dir="0" index="1" bw="128" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="0" index="3" bw="8" slack="0"/>
<pin id="229" dir="1" index="4" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast7/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="next_mul15_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="19" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul15/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="19" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_9_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_cast27_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast27/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_61_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_61/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_62_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_62/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_63_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_63/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="empty_64_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_64/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mask27_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask27/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln26_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="120" slack="0"/>
<pin id="291" dir="0" index="1" bw="120" slack="2"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln0_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="19" slack="0"/>
<pin id="296" dir="0" index="1" bw="19" slack="2"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln0_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="0" index="1" bw="9" slack="2"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="phi_urem16_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem16 "/>
</bind>
</comp>

<comp id="311" class="1005" name="phi_mul14_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="19" slack="0"/>
<pin id="313" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul14 "/>
</bind>
</comp>

<comp id="318" class="1005" name="shiftreg12_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="120" slack="0"/>
<pin id="320" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg12 "/>
</bind>
</comp>

<comp id="325" class="1005" name="loop_index3_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="loop_index3 "/>
</bind>
</comp>

<comp id="332" class="1005" name="sext_ln26_cast_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_cast "/>
</bind>
</comp>

<comp id="337" class="1005" name="exitcond15_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond15 "/>
</bind>
</comp>

<comp id="341" class="1005" name="empty_66_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="345" class="1005" name="gmem_addr_read_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="128" slack="1"/>
<pin id="347" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="70" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="129"><net_src comp="94" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="150" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="159" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="180" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="200" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="120" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="120" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="238"><net_src comp="197" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="197" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="240" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="194" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="266"><net_src comp="250" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="220" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="281"><net_src comp="240" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="293"><net_src comp="224" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="234" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="212" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="78" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="314"><net_src comp="82" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="321"><net_src comp="86" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="328"><net_src comp="90" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="335"><net_src comp="126" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="340"><net_src comp="153" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="169" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="100" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: n_l_V | {3 }
 - Input state : 
	Port: simulatedAnnealingTop_Pipeline_3 : gmem | {2 }
	Port: simulatedAnnealingTop_Pipeline_3 : sext_ln26 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index3_load : 1
		exitcond15 : 2
		empty_57 : 2
		br_ln0 : 3
		empty_65 : 2
		empty_66 : 3
		store_ln0 : 3
	State 2
		gmem_addr_read : 1
	State 3
		shiftreg12_cast : 1
		empty_58 : 2
		next_urem17 : 1
		empty_59 : 2
		idx_urem18 : 3
		empty_60 : 3
		p_cast7 : 3
		next_mul15 : 1
		tmp_s : 1
		tmp_9 : 2
		p_cast27 : 1
		n_l_V_addr : 2
		empty_61 : 3
		empty_62 : 4
		empty_63 : 5
		empty_64 : 2
		mask27 : 3
		store_ln26 : 6
		store_ln26 : 4
		store_ln0 : 2
		store_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       empty_57_fu_159      |    0    |    16   |
|    add   |     next_urem17_fu_200     |    0    |    16   |
|          |      next_mul15_fu_234     |    0    |    26   |
|----------|----------------------------|---------|---------|
|          |      exitcond15_fu_153     |    0    |    11   |
|   icmp   |       empty_66_fu_169      |    0    |    9    |
|          |       empty_59_fu_206      |    0    |    11   |
|----------|----------------------------|---------|---------|
|    shl   |       empty_63_fu_271      |    0    |    16   |
|          |        mask27_fu_282       |    0    |    5    |
|----------|----------------------------|---------|---------|
|  select  |      idx_urem18_fu_212     |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln26_read_read_fu_94 |    0    |    0    |
|          | gmem_addr_read_read_fu_100 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln26_cast_fu_126   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       empty_65_fu_165      |    0    |    0    |
|          |       empty_60_fu_220      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   shiftreg12_cast_fu_189   |    0    |    0    |
|          |       p_cast27_fu_258      |    0    |    0    |
|   zext   |       empty_61_fu_263      |    0    |    0    |
|          |       empty_62_fu_267      |    0    |    0    |
|          |       empty_64_fu_278      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       p_cast7_fu_224       |    0    |    0    |
|          |        tmp_s_fu_240        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_9_fu_250        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   119   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_58_reg_117   |   128  |
|   empty_66_reg_341   |    1   |
|  exitcond15_reg_337  |    1   |
|gmem_addr_read_reg_345|   128  |
|  loop_index3_reg_325 |    9   |
|   phi_mul14_reg_311  |   19   |
|  phi_urem16_reg_304  |    9   |
|sext_ln26_cast_reg_332|   64   |
|  shiftreg12_reg_318  |   120  |
+----------------------+--------+
|         Total        |   479  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   119  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   479  |    -   |
+-----------+--------+--------+
|   Total   |   479  |   119  |
+-----------+--------+--------+
