m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/OLAOLUWA/Documents/rgb_to_gray/simulation
Eir_lcd_main
Z0 w1712345487
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 286
Z4 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation
Z5 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/ir_lcd_main.vhd
Z6 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/ir_lcd_main.vhd
l0
L9 1
VG=1C0M<VmzYRm28_NmI@e0
!s100 ZAgRLSfGO=@^7JWZG^bzj3
Z7 OV;C;2020.1;71
32
Z8 !s110 1712345608
!i10b 1
Z9 !s108 1712345608.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/ir_lcd_main.vhd|
Z11 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/ir_lcd_main.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Air_lcd_main_rtl
Z14 DEx4 work 10 lcd_driver 0 22 8zZz`h[YW1:j_cPZB4gN^0
Z15 DEx4 work 20 tl1838_lcd_interface 0 22 YN`jmY[4UUl8^LWb`9gUi3
Z16 DEx4 work 14 tl1838_decoder 0 22 @NGBNkYDU=fAHRS:]znQ_0
R1
R2
R3
DEx4 work 11 ir_lcd_main 0 22 G=1C0M<VmzYRm28_NmI@e0
!i122 286
l31
L20 31
Vo23R>J:9:M>oE7F>aIS840
!s100 IYo^a78n5kYe=>na2H7eE1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eir_lcd_main_tb
Z17 w1712343624
Z18 DPx4 work 7 pack_tb 0 22 VLRFnhV[1M^DV7T:zEL5d3
Z19 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R1
R2
R3
!i122 283
R4
Z20 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/ir_lcd_main_tb.vhd
Z21 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/ir_lcd_main_tb.vhd
l0
L9 1
VGlDe25AZTEBRClPh3zFHO2
!s100 h]?<Hm<VeJPYLK4FgRL>U3
R7
32
Z22 !s110 1712343661
!i10b 1
Z23 !s108 1712343660.000000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/ir_lcd_main_tb.vhd|
Z25 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/ir_lcd_main_tb.vhd|
!i113 1
R12
R13
Air_lcd_main_behav
Z26 DEx4 work 11 ir_lcd_main 0 22 ]N2`F2_bG:YFSXRM_Z@eH0
R18
R19
R1
R2
R3
DEx4 work 14 ir_lcd_main_tb 0 22 GlDe25AZTEBRClPh3zFHO2
!i122 283
l26
L12 158
VJE0;YLJkbNz_c0Pc03:ia2
!s100 IE1;ck?0B]z4Z[1>nK1ZO2
R7
32
R22
!i10b 1
R23
R24
R25
!i113 1
R12
R13
Elcd_driver
Z27 w1712258966
R1
R2
R3
!i122 256
R4
Z28 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/lcd_driver.vhd
Z29 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/lcd_driver.vhd
l0
L8 1
V8zZz`h[YW1:j_cPZB4gN^0
!s100 `=DT9^AYB]RDN4;342M`b3
R7
32
Z30 !s110 1712305559
!i10b 1
Z31 !s108 1712305558.000000
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/lcd_driver.vhd|
Z33 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/lcd_driver.vhd|
!i113 1
R12
R13
Alcd_driver_rtl
R1
R2
R3
R14
!i122 256
l60
L20 195
VzYMGmJa7jY8:U1EliOL1j0
!s100 dKB4daM@?gKcH>G:joZgC1
R7
32
R30
!i10b 1
R31
R32
R33
!i113 1
R12
R13
Elcd_driver_tb
R18
R19
R1
R2
R3
32
Z34 !s110 1711666128
!i10b 1
Z35 w1711666072
!i122 201
R4
Z36 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/lcd_driver_tb.vhd
Z37 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/lcd_driver_tb.vhd
l0
L9 1
VYXb^3^znKQREG6Lh43z@D3
!s100 M>AMZcm];[YBNL@X_IZK20
R7
Z38 !s108 1711666128.000000
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/lcd_driver_tb.vhd|
Z40 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/lcd_driver_tb.vhd|
!i113 1
R12
R13
Alcd_driver_behav
R14
R18
R19
R1
R2
R3
DEx4 work 13 lcd_driver_tb 0 22 YXb^3^znKQREG6Lh43z@D3
32
R34
!i10b 1
!i122 201
l23
L12 104
V24P2TjVA[HMbFRHF9O]YD0
!s100 <fG=1BPO9>DGI`5PGe3g>3
R7
R38
R39
R40
!i113 1
R12
R13
Ppack_tb
R1
R2
R3
32
b1
!s110 1711661111
!i10b 1
b1
b1
b1
b1
b1
!i122 188
w1711661093
R4
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/pack_tb_header.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/pack_tb_header.vhd
l0
L5 1
VVLRFnhV[1M^DV7T:zEL5d3
!s100 TEcfl97TH4X@@NC75C?Ko2
R7
b1
!s108 1711661110.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/pack_tb_header.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/pack_tb_header.vhd|
!i113 1
R12
R13
Bbody
R18
R1
R2
R3
32
!s110 1711660686
!i10b 1
!i122 185
w1711660441
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/pack_tb_body.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/pack_tb_body.vhd
l0
L7 1
V1QAI50iOLbXM=b_z2HmYB0
!s100 H7TLlMmRZ>YoVAkdkhfb10
R7
!s108 1711660686.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/pack_tb_body.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/pack_tb_body.vhd|
!i113 1
R12
R13
Etl1838_decoder
Z41 w1712345067
R1
R2
R3
!i122 285
R4
Z42 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/tl1838_decoder.vhd
Z43 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/tl1838_decoder.vhd
l0
L18 1
V@NGBNkYDU=fAHRS:]znQ_0
!s100 9Me1`ATnaF<^aYgC47M`A2
R7
32
Z44 !s110 1712345142
!i10b 1
Z45 !s108 1712345142.000000
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/tl1838_decoder.vhd|
Z47 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/tl1838_decoder.vhd|
!i113 1
R12
R13
Atl1838_decoder_rtl
R1
R2
R3
R16
!i122 285
l50
L27 133
V5j?jF[>4ZPO7^H?jbojah3
!s100 ?07K<TV68_63mbHLz:l2d0
R7
32
R44
!i10b 1
R45
R46
R47
!i113 1
R12
R13
Etl1838_decoder_tb
Z48 w1712343610
R18
R19
R1
R2
R3
!i122 282
R4
Z49 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/tl1838_decoder_tb.vhd
Z50 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/tl1838_decoder_tb.vhd
l0
L9 1
VN@U5MSUKE@5?I?oSzU:Ha2
!s100 Mcbbc9<a0am@mH<IDfi>82
R7
32
Z51 !s110 1712343657
!i10b 1
Z52 !s108 1712343657.000000
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/tl1838_decoder_tb.vhd|
Z54 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/tl1838_decoder_tb.vhd|
!i113 1
R12
R13
Atl1838_decoder_behav
R16
R18
R19
R1
R2
R3
DEx4 work 17 tl1838_decoder_tb 0 22 N@U5MSUKE@5?I?oSzU:Ha2
!i122 282
l21
L12 151
VP2=SIHB?XZQdUO2FGJEGA2
!s100 36EKd9Tg;Y[h^FaM0dY<b3
R7
32
R51
!i10b 1
R52
R53
R54
!i113 1
R12
R13
Etl1838_lcd_interface
Z55 w1712343930
R1
R2
R3
!i122 284
R4
Z56 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/tl1838_lcd_interface.vhd
Z57 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/tl1838_lcd_interface.vhd
l0
L7 1
VYN`jmY[4UUl8^LWb`9gUi3
!s100 ZLFzR5M=h[GKWE5bNi5il2
R7
32
Z58 !s110 1712343989
!i10b 1
Z59 !s108 1712343989.000000
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/tl1838_lcd_interface.vhd|
Z61 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/src/lib/tl1838_lcd_interface.vhd|
!i113 1
R12
R13
Atl1838_lcd_interface_rtl
R1
R2
R3
R15
!i122 284
l46
L14 62
VXO17nmJcZH@Oaj3f7fXoA3
!s100 mS948iJnmQ[K0LN`@dB2O3
R7
32
R58
!i10b 1
R59
R60
R61
!i113 1
R12
R13
Etl1838_lcd_interface_tb
Z62 w1712343038
R18
R19
R1
R2
R3
!i122 273
R4
Z63 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/tl1838_lcd_interface_tb.vhd
Z64 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/tl1838_lcd_interface_tb.vhd
l0
L9 1
VAMV4mJ1QIi6m;6bbYQBiJ1
!s100 hn6el6H3E4]_bX<<_zZ3f1
R7
32
Z65 !s110 1712343258
!i10b 1
Z66 !s108 1712343258.000000
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/tl1838_lcd_interface_tb.vhd|
Z68 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation/testbench/tl1838_lcd_interface_tb.vhd|
!i113 1
R12
R13
Atl1838_lcd_interface_behav
R15
R18
R19
R1
R2
R3
DEx4 work 23 tl1838_lcd_interface_tb 0 22 AMV4mJ1QIi6m;6bbYQBiJ1
!i122 273
l19
L12 96
VAEAUMMH>K^n3Y95B4TT0>3
!s100 ^Znm4GnIU<TMWWAnzXk;]2
R7
32
R65
!i10b 1
R66
R67
R68
!i113 1
R12
R13
