#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 19 22:23:53 2020
# Process ID: 20056
# Current directory: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15452 C:\Users\lucas\Documents\fpga\lab3\lab3_2_1\lab3_2_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 807.285 ; gain = 148.852
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: encoder
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.848 ; gain = 239.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'encoder' [C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/sources_1/new/encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (1#1) [C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/sources_1/new/encoder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.332 ; gain = 279.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.332 ; gain = 279.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.332 ; gain = 279.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/constrs_1/imports/fpga/nexys_constraint_file.xdc]
WARNING: [Vivado 12-507] No nets matched 'v_IBUF[0]'. [C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/constrs_1/imports/fpga/nexys_constraint_file.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/constrs_1/imports/fpga/nexys_constraint_file.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/constrs_1/imports/fpga/nexys_constraint_file.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1486.363 ; gain = 409.516
6 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1486.363 ; gain = 667.438
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 23:02:49 2020...
