{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 21:19:49 2010 " "Info: Processing started: Tue May 18 21:19:49 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8250 -c 8250 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8250 -c 8250" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8250 " "Warning: Ignored assignments for entity \"8250\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8250 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8250 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8250 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8250 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8250_down " "Warning: Ignored assignments for entity \"8250_down\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_232_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs_232_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs_232_in " "Info: Found entity 1: rs_232_in" {  } { { "rs_232_in.v" "" { Text "F:/interface/8250/rs_232_in.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_232_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs_232_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs_232_out " "Info: Found entity 1: rs_232_out" {  } { { "rs_232_out.v" "" { Text "F:/interface/8250/rs_232_out.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_8250_download.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl_8250_download.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_8250_download " "Info: Found entity 1: ctrl_8250_download" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8250_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8250_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8250_down " "Info: Found entity 1: 8250_down" {  } { { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "F:/interface/8250/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Info: Found entity 1: reg8" {  } { { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8250_down " "Info: Elaborating entity \"8250_down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "pdreset " "Warning: Pin \"pdreset\" not connected" {  } { { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 160 -272 -104 176 "pdreset" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_232_out rs_232_out:inst2 " "Info: Elaborating entity \"rs_232_out\" for hierarchy \"rs_232_out:inst2\"" {  } { { "8250_down.bdf" "inst2" { Schematic "F:/interface/8250/8250_down.bdf" { { 8 576 728 136 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs_232_out.v(51) " "Warning (10230): Verilog HDL assignment warning at rs_232_out.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rs_232_out.v" "" { Text "F:/interface/8250/rs_232_out.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst4 " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst4\"" {  } { { "8250_down.bdf" "inst4" { Schematic "F:/interface/8250/8250_down.bdf" { { 8 -96 48 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clkdiv.v(18) " "Warning (10230): Verilog HDL assignment warning at clkdiv.v(18): truncated value with size 32 to match size of target (8)" {  } { { "clkdiv.v" "" { Text "F:/interface/8250/clkdiv.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_8250_download ctrl_8250_download:inst " "Info: Elaborating entity \"ctrl_8250_download\" for hierarchy \"ctrl_8250_download:inst\"" {  } { { "8250_down.bdf" "inst" { Schematic "F:/interface/8250/8250_down.bdf" { { 184 320 504 440 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_bus ctrl_8250_download.v(49) " "Warning (10240): Verilog HDL Always Construct warning at ctrl_8250_download.v(49): inferring latch(es) for variable \"data_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[4\] ctrl_8250_download.v(59) " "Info (10041): Inferred latch for \"data_bus\[4\]\" at ctrl_8250_download.v(59)" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[5\] ctrl_8250_download.v(59) " "Info (10041): Inferred latch for \"data_bus\[5\]\" at ctrl_8250_download.v(59)" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[6\] ctrl_8250_download.v(59) " "Info (10041): Inferred latch for \"data_bus\[6\]\" at ctrl_8250_download.v(59)" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[7\] ctrl_8250_download.v(59) " "Info (10041): Inferred latch for \"data_bus\[7\]\" at ctrl_8250_download.v(59)" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_232_in rs_232_in:inst1 " "Info: Elaborating entity \"rs_232_in\" for hierarchy \"rs_232_in:inst1\"" {  } { { "8250_down.bdf" "inst1" { Schematic "F:/interface/8250/8250_down.bdf" { { 424 88 232 520 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segout segout:inst3 " "Info: Elaborating entity \"segout\" for hierarchy \"segout:inst3\"" {  } { { "8250_down.bdf" "inst3" { Schematic "F:/interface/8250/8250_down.bdf" { { 448 528 688 544 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:inst6 " "Info: Elaborating entity \"reg8\" for hierarchy \"reg8:inst6\"" {  } { { "8250_down.bdf" "inst6" { Schematic "F:/interface/8250/8250_down.bdf" { { 248 736 872 376 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count reg8.v(7) " "Warning (10036): Verilog HDL or VHDL warning at reg8.v(7): object \"count\" assigned a value but never read" {  } { { "reg8.v" "" { Text "F:/interface/8250/reg8.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ctrl_8250_download:inst\|data_bus\[0\] ctrl_8250_download:inst\|data_bus\[0\]~_emulated ctrl_8250_download:inst\|data_bus\[0\]~latch " "Warning (13310): Register \"ctrl_8250_download:inst\|data_bus\[0\]\" converted into equivalent circuit using register \"ctrl_8250_download:inst\|data_bus\[0\]~_emulated\" and latch \"ctrl_8250_download:inst\|data_bus\[0\]~latch\"" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ctrl_8250_download:inst\|data_bus\[1\] ctrl_8250_download:inst\|data_bus\[1\]~_emulated ctrl_8250_download:inst\|data_bus\[1\]~latch " "Warning (13310): Register \"ctrl_8250_download:inst\|data_bus\[1\]\" converted into equivalent circuit using register \"ctrl_8250_download:inst\|data_bus\[1\]~_emulated\" and latch \"ctrl_8250_download:inst\|data_bus\[1\]~latch\"" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ctrl_8250_download:inst\|data_bus\[2\] ctrl_8250_download:inst\|data_bus\[2\]~_emulated ctrl_8250_download:inst\|data_bus\[2\]~latch " "Warning (13310): Register \"ctrl_8250_download:inst\|data_bus\[2\]\" converted into equivalent circuit using register \"ctrl_8250_download:inst\|data_bus\[2\]~_emulated\" and latch \"ctrl_8250_download:inst\|data_bus\[2\]~latch\"" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ctrl_8250_download:inst\|data_bus\[3\] ctrl_8250_download:inst\|data_bus\[3\]~_emulated ctrl_8250_download:inst\|data_bus\[3\]~latch " "Warning (13310): Register \"ctrl_8250_download:inst\|data_bus\[3\]\" converted into equivalent circuit using register \"ctrl_8250_download:inst\|data_bus\[3\]~_emulated\" and latch \"ctrl_8250_download:inst\|data_bus\[3\]~latch\"" {  } { { "ctrl_8250_download.v" "" { Text "F:/interface/8250/ctrl_8250_download.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8250 " "Warning: Ignored assignments for entity \"8250\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8250 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8250 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8250 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8250 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdreset " "Warning (15610): No output dependent on input pin \"pdreset\"" {  } { { "8250_down.bdf" "" { Schematic "F:/interface/8250/8250_down.bdf" { { 160 -272 -104 176 "pdreset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Info: Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Info: Implemented 174 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 21:19:52 2010 " "Info: Processing ended: Tue May 18 21:19:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
