Analysis & Synthesis report for sistema
Mon Mar 18 16:32:47 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: cpu:CPU
 10. Parameter Settings for User Entity Instance: cpu:CPU|endereco:endereco
 11. Parameter Settings for User Entity Instance: cpu:CPU|rom:ROM
 12. Parameter Settings for User Entity Instance: cpu:CPU|ram:RAM
 13. Port Connectivity Checks: "modulosaida:ModuloSaida"
 14. Port Connectivity Checks: "cpu:CPU|multiplexador4:mux_BR_escrita"
 15. Port Connectivity Checks: "cpu:CPU|multiplexador2:mux_ULA"
 16. Port Connectivity Checks: "cpu:CPU|rom:ROM"
 17. Port Connectivity Checks: "cpu:CPU|endereco:endereco"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 18 16:32:47 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; sistema                                     ;
; Top-level Entity Name              ; sistema                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 27                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; sistema            ; sistema            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; sistema.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v            ;         ;
; divisor_frequencia.v             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/divisor_frequencia.v ;         ;
; debounce.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v           ;         ;
; cpu.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v                ;         ;
; endereco.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/endereco.v           ;         ;
; rom.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v                ;         ;
; unidade_controle.v               ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/unidade_controle.v   ;         ;
; banco_registrador.v              ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/banco_registrador.v  ;         ;
; ula.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ula.v                ;         ;
; ulacontrol.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ulacontrol.v         ;         ;
; ram.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ram.v                ;         ;
; multiplexador2.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador2.v     ;         ;
; multiplexador4.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador4.v     ;         ;
; modulosaida.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v        ;         ;
; displayss.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/displayss.v          ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 27    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 27    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |sistema                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 27   ; 0            ; |sistema            ; sistema     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; ADDR_WIDTH     ; 6     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|endereco:endereco ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; ADDR_WIDTH     ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|rom:ROM ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                      ;
; ADDR_WIDTH     ; 6     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|ram:RAM ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                      ;
; ADDR_WIDTH     ; 6     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulosaida:ModuloSaida"                                                                                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; entrada[31..28] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; saida1          ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "saida1[6..1]" have no fanouts                    ;
; saida1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; saida2          ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "saida2[6..1]" have no fanouts                    ;
; saida2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; saida3          ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "saida3[6..1]" have no fanouts                    ;
; saida3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; saida4          ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "saida4[6..1]" have no fanouts                    ;
; saida4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; saida5          ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "saida5[6..1]" have no fanouts                    ;
; saida5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; controleOUT     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|multiplexador4:mux_BR_escrita" ;
+--------------+-------+----------+---------------------------------+
; Port         ; Type  ; Severity ; Details                         ;
+--------------+-------+----------+---------------------------------+
; D_in[31..7]  ; Input ; Info     ; Stuck at GND                    ;
; E_in[31..18] ; Input ; Info     ; Stuck at GND                    ;
+--------------+-------+----------+---------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|multiplexador2:mux_ULA" ;
+--------------+-------+----------+--------------------------+
; Port         ; Type  ; Severity ; Details                  ;
+--------------+-------+----------+--------------------------+
; B_in[31..14] ; Input ; Info     ; Stuck at GND             ;
; C_in[31..2]  ; Input ; Info     ; Stuck at GND             ;
+--------------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|rom:ROM"                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|endereco:endereco"                                                                                                                                                                       ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; desvio_incondicional ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; desvio_condicional   ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; leitura1             ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; desvio_jal           ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cp                   ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (7 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Mar 18 16:32:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sistema -c sistema
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (12125): Using design file sistema.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sistema File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at sistema.v(61): created implicit net for "HEX1" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at sistema.v(62): created implicit net for "HEX2" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at sistema.v(63): created implicit net for "HEX3" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at sistema.v(64): created implicit net for "HEX4" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 64
Warning (10236): Verilog HDL Implicit Net warning at sistema.v(65): created implicit net for "HEX5" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 65
Info (12127): Elaborating entity "sistema" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sistema.v(39): truncated value with size 33 to match size of target (32) File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 39
Warning (10034): Output port "HEX0" at sistema.v(15) has no driver File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 15
Warning (12125): Using design file divisor_frequencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: divisor_frequencia File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/divisor_frequencia.v Line: 1
Info (12128): Elaborating entity "divisor_frequencia" for hierarchy "divisor_frequencia:div_freq" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 33
Warning (12125): Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: debounce File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v Line: 1
    Info (12023): Found entity 2: my_dff File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v Line: 21
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:DeBounce" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 37
Info (12128): Elaborating entity "my_dff" for hierarchy "debounce:DeBounce|my_dff:d0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v Line: 9
Warning (12125): Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 1
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:CPU" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 47
Warning (12125): Using design file endereco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: endereco File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/endereco.v Line: 1
Info (12128): Elaborating entity "endereco" for hierarchy "cpu:CPU|endereco:endereco" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 56
Warning (12125): Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rom File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v Line: 1
Info (12128): Elaborating entity "rom" for hierarchy "cpu:CPU|rom:ROM" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 61
Warning (10030): Net "rom.data_a" at rom.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v Line: 13
Warning (10030): Net "rom.waddr_a" at rom.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v Line: 13
Warning (10030): Net "rom.we_a" at rom.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v Line: 13
Warning (12125): Using design file unidade_controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: unidade_controle File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/unidade_controle.v Line: 1
Info (12128): Elaborating entity "unidade_controle" for hierarchy "cpu:CPU|unidade_controle:unidade_controle" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 80
Warning (12125): Using design file banco_registrador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: banco_registrador File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/banco_registrador.v Line: 1
Info (12128): Elaborating entity "banco_registrador" for hierarchy "cpu:CPU|banco_registrador:banco_registrador" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 90
Warning (12125): Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ula File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ula.v Line: 1
Info (12128): Elaborating entity "ula" for hierarchy "cpu:CPU|ula:ULA" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 98
Warning (12125): Using design file ulacontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ulacontrol File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ulacontrol.v Line: 1
Info (12128): Elaborating entity "ulacontrol" for hierarchy "cpu:CPU|ula:ULA|ulacontrol:ULAControl" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ula.v Line: 16
Warning (12125): Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ram File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ram.v Line: 1
Info (12128): Elaborating entity "ram" for hierarchy "cpu:CPU|ram:RAM" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 106
Warning (12125): Using design file multiplexador2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplexador2 File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador2.v Line: 1
Info (12128): Elaborating entity "multiplexador2" for hierarchy "cpu:CPU|multiplexador2:mux_ULA" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 116
Warning (12125): Using design file multiplexador4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplexador4 File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador4.v Line: 1
Info (12128): Elaborating entity "multiplexador4" for hierarchy "cpu:CPU|multiplexador4:mux_BR_escrita" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 127
Warning (12125): Using design file modulosaida.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: modulosaida File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 1
Info (12128): Elaborating entity "modulosaida" for hierarchy "modulosaida:ModuloSaida" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at modulosaida.v(6): object "n2" assigned a value but never read File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 6
Warning (10036): Verilog HDL or VHDL warning at modulosaida.v(6): object "n3" assigned a value but never read File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 6
Warning (10036): Verilog HDL or VHDL warning at modulosaida.v(6): object "n4" assigned a value but never read File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 6
Warning (10036): Verilog HDL or VHDL warning at modulosaida.v(6): object "n5" assigned a value but never read File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 6
Warning (12125): Using design file displayss.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: displayss File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/displayss.v Line: 1
Info (12128): Elaborating entity "displayss" for hierarchy "modulosaida:ModuloSaida|displayss:display1" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 42
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "cpu:CPU|cp[6]" is missing source, defaulting to GND File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 24
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 15
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 15
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 15
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 15
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 15
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 15
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 15
Info (144001): Generated suppressed messages file C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/output_files/sistema.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 3
    Warning (15610): No output dependent on input pin "button_in" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 4
    Warning (15610): No output dependent on input pin "switches[0]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[1]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[2]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[3]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[4]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[5]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[6]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[7]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[8]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[9]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[10]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[11]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[12]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[13]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[14]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[15]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[16]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
    Warning (15610): No output dependent on input pin "switches[17]" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 5
Info (21057): Implemented 27 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 7 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4756 megabytes
    Info: Processing ended: Mon Mar 18 16:32:47 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/output_files/sistema.map.smsg.


