-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sample is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dense_13_input_input_array_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    dense_13_input_input_array_ce0 : OUT STD_LOGIC;
    dense_13_input_input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_input_input_array_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    dense_13_input_input_array_ce1 : OUT STD_LOGIC;
    dense_13_input_input_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_input_input_dim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_13_input_input_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_13_input_input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_13_input_input_shape_ce0 : OUT STD_LOGIC;
    dense_13_input_input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_arrray_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    dense_16_output_arrray_ce0 : OUT STD_LOGIC;
    dense_16_output_arrray_we0 : OUT STD_LOGIC;
    dense_16_output_arrray_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_16_output_arrray_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_16_output_dim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_16_output_shape_ce0 : OUT STD_LOGIC;
    dense_16_output_shape_we0 : OUT STD_LOGIC;
    dense_16_output_shape_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_shape_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_16_output_shape_ce1 : OUT STD_LOGIC;
    dense_16_output_shape_we1 : OUT STD_LOGIC;
    dense_16_output_shape_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_shape_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sample is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sample,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200tfbg676-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.597200,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=84,HLS_SYN_DSP=282,HLS_SYN_FF=47892,HLS_SYN_LUT=45096,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_13_kernel_dim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    signal dense_13_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000";
    signal dense_13_output_arra_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_13_output_arra_ce0 : STD_LOGIC;
    signal dense_13_output_arra_we0 : STD_LOGIC;
    signal dense_13_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_output_arra_ce1 : STD_LOGIC;
    signal dense_13_output_arra_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_output_dim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    signal dense_14_kernel_dim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    signal dense_14_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";
    signal dense_14_output_arra_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_14_output_arra_ce0 : STD_LOGIC;
    signal dense_14_output_arra_we0 : STD_LOGIC;
    signal dense_14_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_output_arra_ce1 : STD_LOGIC;
    signal dense_14_output_arra_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_output_dim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    signal dense_15_kernel_dim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    signal dense_15_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    signal dense_15_output_arra_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_15_output_arra_ce0 : STD_LOGIC;
    signal dense_15_output_arra_we0 : STD_LOGIC;
    signal dense_15_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_output_arra_ce1 : STD_LOGIC;
    signal dense_15_output_arra_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_output_dim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    signal dense_16_kernel_dim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    signal reg_297 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_1_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal reg_303 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal reg_309 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal indvarinc_fu_315_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_16_fwork_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_16_fwork_ce0 : STD_LOGIC;
    signal dense_16_fwork_we0 : STD_LOGIC;
    signal dense_16_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_16_fwork_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_16_fwork_ce1 : STD_LOGIC;
    signal dense_16_fwork_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_176_ap_start : STD_LOGIC;
    signal grp_k2c_dense_fu_176_ap_done : STD_LOGIC;
    signal grp_k2c_dense_fu_176_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_fu_176_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_fu_176_output_array_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_k2c_dense_fu_176_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_176_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_fu_176_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_176_fwork_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_dense_fu_176_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_176_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dense_fu_176_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_176_fwork_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_dense_fu_176_fwork_ce1 : STD_LOGIC;
    signal grp_k2c_dense_fu_176_dense_15_output_arra_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dense_fu_176_dense_15_output_arra_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_176_dense_15_output_arra_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dense_fu_176_dense_15_output_arra_ce1 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_ap_start : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_ap_done : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_input_array_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_k2c_dense_3_fu_200_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_input_array_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_k2c_dense_3_fu_200_input_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_3_fu_200_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_dense_13_output_arra_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_k2c_dense_3_fu_200_dense_13_output_arra_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_dense_13_output_arra_we0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_200_dense_13_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_227_ap_start : STD_LOGIC;
    signal grp_k2c_dense_2_fu_227_ap_done : STD_LOGIC;
    signal grp_k2c_dense_2_fu_227_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_2_fu_227_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_2_fu_227_dense_14_output_arra_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_dense_2_fu_227_dense_14_output_arra_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_227_dense_14_output_arra_we0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_227_dense_14_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_227_dense_13_output_arra_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_k2c_dense_2_fu_227_dense_13_output_arra_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_227_dense_13_output_arra_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_k2c_dense_2_fu_227_dense_13_output_arra_ce1 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_253_ap_start : STD_LOGIC;
    signal grp_k2c_dense_1_fu_253_ap_done : STD_LOGIC;
    signal grp_k2c_dense_1_fu_253_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_1_fu_253_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_1_fu_253_dense_15_output_arra_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dense_1_fu_253_dense_15_output_arra_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_253_dense_15_output_arra_we0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_253_dense_15_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_253_dense_14_output_arra_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_dense_1_fu_253_dense_14_output_arra_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_253_dense_14_output_arra_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_dense_1_fu_253_dense_14_output_arra_ce1 : STD_LOGIC;
    signal invdar_reg_165 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_dense_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_k2c_dense_3_fu_200_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_k2c_dense_2_fu_227_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_k2c_dense_1_fu_253_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);

    component k2c_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_15_output_arra_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        dense_15_output_arra_ce0 : OUT STD_LOGIC;
        dense_15_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_15_output_arra_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        dense_15_output_arra_ce1 : OUT STD_LOGIC;
        dense_15_output_arra_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_array_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_array_ce1 : OUT STD_LOGIC;
        input_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        dense_13_output_arra_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dense_13_output_arra_ce0 : OUT STD_LOGIC;
        dense_13_output_arra_we0 : OUT STD_LOGIC;
        dense_13_output_arra_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_13_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        dense_14_output_arra_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        dense_14_output_arra_ce0 : OUT STD_LOGIC;
        dense_14_output_arra_we0 : OUT STD_LOGIC;
        dense_14_output_arra_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_14_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_13_output_arra_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dense_13_output_arra_ce0 : OUT STD_LOGIC;
        dense_13_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_13_output_arra_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dense_13_output_arra_ce1 : OUT STD_LOGIC;
        dense_13_output_arra_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        dense_15_output_arra_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        dense_15_output_arra_ce0 : OUT STD_LOGIC;
        dense_15_output_arra_we0 : OUT STD_LOGIC;
        dense_15_output_arra_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_15_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_14_output_arra_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        dense_14_output_arra_ce0 : OUT STD_LOGIC;
        dense_14_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_14_output_arra_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        dense_14_output_arra_ce1 : OUT STD_LOGIC;
        dense_14_output_arra_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample_dense_13_oRg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample_dense_14_oShg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample_dense_15_oThq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample_dense_16_fUhA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    dense_13_output_arra_U : component sample_dense_13_oRg6
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_output_arra_address0,
        ce0 => dense_13_output_arra_ce0,
        we0 => dense_13_output_arra_we0,
        d0 => grp_k2c_dense_3_fu_200_dense_13_output_arra_d0,
        q0 => dense_13_output_arra_q0,
        address1 => grp_k2c_dense_2_fu_227_dense_13_output_arra_address1,
        ce1 => dense_13_output_arra_ce1,
        q1 => dense_13_output_arra_q1);

    dense_14_output_arra_U : component sample_dense_14_oShg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_output_arra_address0,
        ce0 => dense_14_output_arra_ce0,
        we0 => dense_14_output_arra_we0,
        d0 => grp_k2c_dense_2_fu_227_dense_14_output_arra_d0,
        q0 => dense_14_output_arra_q0,
        address1 => grp_k2c_dense_1_fu_253_dense_14_output_arra_address1,
        ce1 => dense_14_output_arra_ce1,
        q1 => dense_14_output_arra_q1);

    dense_15_output_arra_U : component sample_dense_15_oThq
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_output_arra_address0,
        ce0 => dense_15_output_arra_ce0,
        we0 => dense_15_output_arra_we0,
        d0 => grp_k2c_dense_1_fu_253_dense_15_output_arra_d0,
        q0 => dense_15_output_arra_q0,
        address1 => grp_k2c_dense_fu_176_dense_15_output_arra_address1,
        ce1 => dense_15_output_arra_ce1,
        q1 => dense_15_output_arra_q1);

    dense_16_fwork_U : component sample_dense_16_fUhA
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_16_fwork_address0,
        ce0 => dense_16_fwork_ce0,
        we0 => dense_16_fwork_we0,
        d0 => dense_16_fwork_d0,
        q0 => dense_16_fwork_q0,
        address1 => grp_k2c_dense_fu_176_fwork_address1,
        ce1 => dense_16_fwork_ce1,
        q1 => dense_16_fwork_q1);

    grp_k2c_dense_fu_176 : component k2c_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_fu_176_ap_start,
        ap_done => grp_k2c_dense_fu_176_ap_done,
        ap_idle => grp_k2c_dense_fu_176_ap_idle,
        ap_ready => grp_k2c_dense_fu_176_ap_ready,
        output_array_address0 => grp_k2c_dense_fu_176_output_array_address0,
        output_array_ce0 => grp_k2c_dense_fu_176_output_array_ce0,
        output_array_we0 => grp_k2c_dense_fu_176_output_array_we0,
        output_array_d0 => grp_k2c_dense_fu_176_output_array_d0,
        output_array_q0 => dense_16_output_arrray_q0,
        output_numel_read => dense_16_output_numel,
        input_dim => dense_15_output_dim,
        input_numel_read => reg_309,
        kernel_dim => dense_16_kernel_dim,
        fwork_address0 => grp_k2c_dense_fu_176_fwork_address0,
        fwork_ce0 => grp_k2c_dense_fu_176_fwork_ce0,
        fwork_we0 => grp_k2c_dense_fu_176_fwork_we0,
        fwork_d0 => grp_k2c_dense_fu_176_fwork_d0,
        fwork_q0 => dense_16_fwork_q0,
        fwork_address1 => grp_k2c_dense_fu_176_fwork_address1,
        fwork_ce1 => grp_k2c_dense_fu_176_fwork_ce1,
        fwork_q1 => dense_16_fwork_q1,
        dense_15_output_arra_address0 => grp_k2c_dense_fu_176_dense_15_output_arra_address0,
        dense_15_output_arra_ce0 => grp_k2c_dense_fu_176_dense_15_output_arra_ce0,
        dense_15_output_arra_q0 => dense_15_output_arra_q0,
        dense_15_output_arra_address1 => grp_k2c_dense_fu_176_dense_15_output_arra_address1,
        dense_15_output_arra_ce1 => grp_k2c_dense_fu_176_dense_15_output_arra_ce1,
        dense_15_output_arra_q1 => dense_15_output_arra_q1);

    grp_k2c_dense_3_fu_200 : component k2c_dense_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_3_fu_200_ap_start,
        ap_done => grp_k2c_dense_3_fu_200_ap_done,
        ap_idle => grp_k2c_dense_3_fu_200_ap_idle,
        ap_ready => grp_k2c_dense_3_fu_200_ap_ready,
        output_numel_read => reg_297,
        input_array_address0 => grp_k2c_dense_3_fu_200_input_array_address0,
        input_array_ce0 => grp_k2c_dense_3_fu_200_input_array_ce0,
        input_array_q0 => dense_13_input_input_array_q0,
        input_array_address1 => grp_k2c_dense_3_fu_200_input_array_address1,
        input_array_ce1 => grp_k2c_dense_3_fu_200_input_array_ce1,
        input_array_q1 => dense_13_input_input_array_q1,
        input_dim => dense_13_input_input_dim,
        input_numel_read => dense_13_input_input_numel,
        input_shape_address0 => grp_k2c_dense_3_fu_200_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_3_fu_200_input_shape_ce0,
        input_shape_q0 => dense_13_input_input_shape_q0,
        kernel_dim => dense_13_kernel_dim,
        dense_13_output_arra_address0 => grp_k2c_dense_3_fu_200_dense_13_output_arra_address0,
        dense_13_output_arra_ce0 => grp_k2c_dense_3_fu_200_dense_13_output_arra_ce0,
        dense_13_output_arra_we0 => grp_k2c_dense_3_fu_200_dense_13_output_arra_we0,
        dense_13_output_arra_d0 => grp_k2c_dense_3_fu_200_dense_13_output_arra_d0,
        dense_13_output_arra_q0 => dense_13_output_arra_q0);

    grp_k2c_dense_2_fu_227 : component k2c_dense_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_2_fu_227_ap_start,
        ap_done => grp_k2c_dense_2_fu_227_ap_done,
        ap_idle => grp_k2c_dense_2_fu_227_ap_idle,
        ap_ready => grp_k2c_dense_2_fu_227_ap_ready,
        output_numel_read => reg_303,
        input_dim => dense_13_output_dim,
        input_numel_read => reg_297,
        kernel_dim => dense_14_kernel_dim,
        dense_14_output_arra_address0 => grp_k2c_dense_2_fu_227_dense_14_output_arra_address0,
        dense_14_output_arra_ce0 => grp_k2c_dense_2_fu_227_dense_14_output_arra_ce0,
        dense_14_output_arra_we0 => grp_k2c_dense_2_fu_227_dense_14_output_arra_we0,
        dense_14_output_arra_d0 => grp_k2c_dense_2_fu_227_dense_14_output_arra_d0,
        dense_14_output_arra_q0 => dense_14_output_arra_q0,
        dense_13_output_arra_address0 => grp_k2c_dense_2_fu_227_dense_13_output_arra_address0,
        dense_13_output_arra_ce0 => grp_k2c_dense_2_fu_227_dense_13_output_arra_ce0,
        dense_13_output_arra_q0 => dense_13_output_arra_q0,
        dense_13_output_arra_address1 => grp_k2c_dense_2_fu_227_dense_13_output_arra_address1,
        dense_13_output_arra_ce1 => grp_k2c_dense_2_fu_227_dense_13_output_arra_ce1,
        dense_13_output_arra_q1 => dense_13_output_arra_q1);

    grp_k2c_dense_1_fu_253 : component k2c_dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_1_fu_253_ap_start,
        ap_done => grp_k2c_dense_1_fu_253_ap_done,
        ap_idle => grp_k2c_dense_1_fu_253_ap_idle,
        ap_ready => grp_k2c_dense_1_fu_253_ap_ready,
        output_numel_read => reg_309,
        input_dim => dense_14_output_dim,
        input_numel_read => reg_303,
        kernel_dim => dense_15_kernel_dim,
        dense_15_output_arra_address0 => grp_k2c_dense_1_fu_253_dense_15_output_arra_address0,
        dense_15_output_arra_ce0 => grp_k2c_dense_1_fu_253_dense_15_output_arra_ce0,
        dense_15_output_arra_we0 => grp_k2c_dense_1_fu_253_dense_15_output_arra_we0,
        dense_15_output_arra_d0 => grp_k2c_dense_1_fu_253_dense_15_output_arra_d0,
        dense_15_output_arra_q0 => dense_15_output_arra_q0,
        dense_14_output_arra_address0 => grp_k2c_dense_1_fu_253_dense_14_output_arra_address0,
        dense_14_output_arra_ce0 => grp_k2c_dense_1_fu_253_dense_14_output_arra_ce0,
        dense_14_output_arra_q0 => dense_14_output_arra_q0,
        dense_14_output_arra_address1 => grp_k2c_dense_1_fu_253_dense_14_output_arra_address1,
        dense_14_output_arra_ce1 => grp_k2c_dense_1_fu_253_dense_14_output_arra_ce1,
        dense_14_output_arra_q1 => dense_14_output_arra_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_k2c_dense_1_fu_253_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_1_fu_253_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_k2c_dense_1_fu_253_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_1_fu_253_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_1_fu_253_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_2_fu_227_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_2_fu_227_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_k2c_dense_2_fu_227_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_2_fu_227_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_2_fu_227_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_3_fu_200_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_3_fu_200_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_1_fu_326_p2 = ap_const_lv1_1))) then 
                    grp_k2c_dense_3_fu_200_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_3_fu_200_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_3_fu_200_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_k2c_dense_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    dense_13_kernel_dim_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_13_output_dim_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_13_output_nume_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_14_kernel_dim_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_14_output_dim_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_14_output_nume_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_15_kernel_dim_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_15_output_dim_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_15_output_nume_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_16_kernel_dim_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    invdar_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_1_fu_326_p2 = ap_const_lv1_0))) then 
                invdar_reg_165 <= indvarinc_fu_315_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                invdar_reg_165 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    reg_297(63 downto 0) <= "0000000000000000000000000000000000000000000000000000000010000000";
    reg_303(63 downto 0) <= "0000000000000000000000000000000000000000000000000000000000100000";
    reg_309(63 downto 0) <= "0000000000000000000000000000000000000000000000000000000000010000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_1_fu_326_p2, grp_k2c_dense_fu_176_ap_done, grp_k2c_dense_3_fu_200_ap_done, grp_k2c_dense_2_fu_227_ap_done, grp_k2c_dense_1_fu_253_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_1_fu_326_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_k2c_dense_3_fu_200_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_k2c_dense_2_fu_227_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_k2c_dense_1_fu_253_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_k2c_dense_fu_176_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(grp_k2c_dense_fu_176_ap_done, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_k2c_dense_fu_176_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_k2c_dense_fu_176_ap_done, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_k2c_dense_fu_176_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    dense_13_input_input_array_address0 <= grp_k2c_dense_3_fu_200_input_array_address0;
    dense_13_input_input_array_address1 <= grp_k2c_dense_3_fu_200_input_array_address1;
    dense_13_input_input_array_ce0 <= grp_k2c_dense_3_fu_200_input_array_ce0;
    dense_13_input_input_array_ce1 <= grp_k2c_dense_3_fu_200_input_array_ce1;
    dense_13_input_input_shape_address0 <= grp_k2c_dense_3_fu_200_input_shape_address0;
    dense_13_input_input_shape_ce0 <= grp_k2c_dense_3_fu_200_input_shape_ce0;

    dense_13_output_arra_address0_assign_proc : process(grp_k2c_dense_3_fu_200_dense_13_output_arra_address0, grp_k2c_dense_2_fu_227_dense_13_output_arra_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_address0 <= grp_k2c_dense_2_fu_227_dense_13_output_arra_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_13_output_arra_address0 <= grp_k2c_dense_3_fu_200_dense_13_output_arra_address0;
        else 
            dense_13_output_arra_address0 <= "XXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_ce0_assign_proc : process(grp_k2c_dense_3_fu_200_dense_13_output_arra_ce0, grp_k2c_dense_2_fu_227_dense_13_output_arra_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_ce0 <= grp_k2c_dense_2_fu_227_dense_13_output_arra_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_13_output_arra_ce0 <= grp_k2c_dense_3_fu_200_dense_13_output_arra_ce0;
        else 
            dense_13_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_ce1_assign_proc : process(grp_k2c_dense_2_fu_227_dense_13_output_arra_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_ce1 <= grp_k2c_dense_2_fu_227_dense_13_output_arra_ce1;
        else 
            dense_13_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_we0_assign_proc : process(grp_k2c_dense_3_fu_200_dense_13_output_arra_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_13_output_arra_we0 <= grp_k2c_dense_3_fu_200_dense_13_output_arra_we0;
        else 
            dense_13_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_address0_assign_proc : process(grp_k2c_dense_2_fu_227_dense_14_output_arra_address0, grp_k2c_dense_1_fu_253_dense_14_output_arra_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_14_output_arra_address0 <= grp_k2c_dense_1_fu_253_dense_14_output_arra_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_address0 <= grp_k2c_dense_2_fu_227_dense_14_output_arra_address0;
        else 
            dense_14_output_arra_address0 <= "XXXXX";
        end if; 
    end process;


    dense_14_output_arra_ce0_assign_proc : process(grp_k2c_dense_2_fu_227_dense_14_output_arra_ce0, grp_k2c_dense_1_fu_253_dense_14_output_arra_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_14_output_arra_ce0 <= grp_k2c_dense_1_fu_253_dense_14_output_arra_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_ce0 <= grp_k2c_dense_2_fu_227_dense_14_output_arra_ce0;
        else 
            dense_14_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_ce1_assign_proc : process(grp_k2c_dense_1_fu_253_dense_14_output_arra_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_14_output_arra_ce1 <= grp_k2c_dense_1_fu_253_dense_14_output_arra_ce1;
        else 
            dense_14_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_we0_assign_proc : process(grp_k2c_dense_2_fu_227_dense_14_output_arra_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_we0 <= grp_k2c_dense_2_fu_227_dense_14_output_arra_we0;
        else 
            dense_14_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_arra_address0_assign_proc : process(grp_k2c_dense_fu_176_dense_15_output_arra_address0, grp_k2c_dense_1_fu_253_dense_15_output_arra_address0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_15_output_arra_address0 <= grp_k2c_dense_1_fu_253_dense_15_output_arra_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_15_output_arra_address0 <= grp_k2c_dense_fu_176_dense_15_output_arra_address0;
        else 
            dense_15_output_arra_address0 <= "XXXX";
        end if; 
    end process;


    dense_15_output_arra_ce0_assign_proc : process(grp_k2c_dense_fu_176_dense_15_output_arra_ce0, grp_k2c_dense_1_fu_253_dense_15_output_arra_ce0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_15_output_arra_ce0 <= grp_k2c_dense_1_fu_253_dense_15_output_arra_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_15_output_arra_ce0 <= grp_k2c_dense_fu_176_dense_15_output_arra_ce0;
        else 
            dense_15_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_arra_ce1_assign_proc : process(grp_k2c_dense_fu_176_dense_15_output_arra_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_15_output_arra_ce1 <= grp_k2c_dense_fu_176_dense_15_output_arra_ce1;
        else 
            dense_15_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_arra_we0_assign_proc : process(grp_k2c_dense_1_fu_253_dense_15_output_arra_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_15_output_arra_we0 <= grp_k2c_dense_1_fu_253_dense_15_output_arra_we0;
        else 
            dense_15_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_fwork_address0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_fu_176_fwork_address0, ap_CS_fsm_state9, tmp_fu_321_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_16_fwork_address0 <= tmp_fu_321_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_16_fwork_address0 <= grp_k2c_dense_fu_176_fwork_address0;
        else 
            dense_16_fwork_address0 <= "XXXXX";
        end if; 
    end process;


    dense_16_fwork_ce0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_fu_176_fwork_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_16_fwork_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_16_fwork_ce0 <= grp_k2c_dense_fu_176_fwork_ce0;
        else 
            dense_16_fwork_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_fwork_ce1_assign_proc : process(grp_k2c_dense_fu_176_fwork_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_16_fwork_ce1 <= grp_k2c_dense_fu_176_fwork_ce1;
        else 
            dense_16_fwork_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_fwork_d0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_fu_176_fwork_d0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_16_fwork_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_16_fwork_d0 <= grp_k2c_dense_fu_176_fwork_d0;
        else 
            dense_16_fwork_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_16_fwork_we0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_fu_176_fwork_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_16_fwork_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_16_fwork_we0 <= grp_k2c_dense_fu_176_fwork_we0;
        else 
            dense_16_fwork_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_16_output_arrray_address0 <= grp_k2c_dense_fu_176_output_array_address0;
    dense_16_output_arrray_ce0 <= grp_k2c_dense_fu_176_output_array_ce0;
    dense_16_output_arrray_d0 <= grp_k2c_dense_fu_176_output_array_d0;
    dense_16_output_arrray_we0 <= grp_k2c_dense_fu_176_output_array_we0;
    dense_16_output_shape_address0 <= ap_const_lv3_0;
    dense_16_output_shape_address1 <= ap_const_lv3_0;
    dense_16_output_shape_ce0 <= ap_const_logic_0;
    dense_16_output_shape_ce1 <= ap_const_logic_0;
    dense_16_output_shape_d0 <= ap_const_lv64_0;
    dense_16_output_shape_d1 <= ap_const_lv64_0;
    dense_16_output_shape_we0 <= ap_const_logic_0;
    dense_16_output_shape_we1 <= ap_const_logic_0;
    grp_k2c_dense_1_fu_253_ap_start <= grp_k2c_dense_1_fu_253_ap_start_reg;
    grp_k2c_dense_2_fu_227_ap_start <= grp_k2c_dense_2_fu_227_ap_start_reg;
    grp_k2c_dense_3_fu_200_ap_start <= grp_k2c_dense_3_fu_200_ap_start_reg;
    grp_k2c_dense_fu_176_ap_start <= grp_k2c_dense_fu_176_ap_start_reg;
    indvarinc_fu_315_p2 <= std_logic_vector(unsigned(invdar_reg_165) + unsigned(ap_const_lv5_1));
    tmp_1_fu_326_p2 <= "1" when (invdar_reg_165 = ap_const_lv5_1F) else "0";
    tmp_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invdar_reg_165),64));
end behav;
