<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Joy\project\Gowin_project\rs_h_v0\rs_h\impl\gwsynthesis\rs_h.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Joy\project\Gowin_project\rs_h_v0\rs_h\src\rs_h.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 16 16:08:35 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1854</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1006</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>42</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>FPGA_CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>FPGA_CLK_ibuf/I </td>
</tr>
<tr>
<td>I_PHASE</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I_PHASE_ibuf/I </td>
</tr>
<tr>
<td>Phase_measure_inist/flag_on</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Phase_measure_inist/flag_on_s0/Q </td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>pll_100/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>pll_100/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>pll_100/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>pll_100/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>your_instance_name/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>500.000</td>
<td>2.000
<td>0.000</td>
<td>250.000</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>FPGA_CLK</td>
<td>50.000(MHz)</td>
<td>86.260(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_PHASE</td>
<td>100.000(MHz)</td>
<td>391.827(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">96.356(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>2.000(MHz)</td>
<td>217.490(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Phase_measure_inist/flag_on!</h4>
<h4>No timing paths to get frequency of pll_100/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_100/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_100/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>FPGA_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>FPGA_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_PHASE</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_PHASE</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Phase_measure_inist/flag_on</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Phase_measure_inist/flag_on</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.348</td>
<td>2</td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.189</td>
<td>save_fsmc_inist/out_data_1_8_s0/Q</td>
<td>save_send_adc/sta_0_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>5.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.159</td>
<td>save_fsmc_inist/out_data_1_15_s0/Q</td>
<td>save_send_adc/sta_send_0_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>5.121</td>
</tr>
<tr>
<td>3</td>
<td>0.145</td>
<td>save_fsmc_inist/out_data_1_8_s0/Q</td>
<td>save_send_adc/read_start_s2/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>4.817</td>
</tr>
<tr>
<td>4</td>
<td>1.042</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_2_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>5.003</td>
</tr>
<tr>
<td>5</td>
<td>1.042</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_26_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>5.003</td>
</tr>
<tr>
<td>6</td>
<td>1.042</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_27_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>5.003</td>
</tr>
<tr>
<td>7</td>
<td>1.042</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_28_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>5.003</td>
</tr>
<tr>
<td>8</td>
<td>1.229</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_24_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.815</td>
</tr>
<tr>
<td>9</td>
<td>1.229</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_25_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.815</td>
</tr>
<tr>
<td>10</td>
<td>0.705</td>
<td>save_fsmc_inist/out_data_1_15_s0/Q</td>
<td>save_send_adc/sta_1_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>4.257</td>
</tr>
<tr>
<td>11</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_11_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>12</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_15_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>13</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_16_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>14</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_17_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>15</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_18_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>16</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_20_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>17</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_21_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>18</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_22_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>19</td>
<td>1.416</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_23_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.628</td>
</tr>
<tr>
<td>20</td>
<td>1.468</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_13_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.577</td>
</tr>
<tr>
<td>21</td>
<td>1.468</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_14_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.577</td>
</tr>
<tr>
<td>22</td>
<td>1.607</td>
<td>save_fsmc_inist/out_data_4_13_s0/Q</td>
<td>drive_frequency_19_s1/CE</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>FPGA_CLK:[R]</td>
<td>5.000</td>
<td>-1.114</td>
<td>4.437</td>
</tr>
<tr>
<td>23</td>
<td>0.980</td>
<td>save_fsmc_inist/out_data_1_8_s0/Q</td>
<td>save_send_adc/sta0_1_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>3.982</td>
</tr>
<tr>
<td>24</td>
<td>1.192</td>
<td>save_fsmc_inist/out_data_1_8_s0/Q</td>
<td>save_send_adc/read_over_s2/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>3.770</td>
</tr>
<tr>
<td>25</td>
<td>1.236</td>
<td>save_fsmc_inist/out_data_1_8_s0/Q</td>
<td>save_send_adc/sta0_0_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.003</td>
<td>3.726</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.260</td>
<td>Phase_measure_inist/n35_s4/I3</td>
<td>Phase_measure_inist/flag_on_s0/D</td>
<td>Phase_measure_inist/flag_on:[R]</td>
<td>I_PHASE:[R]</td>
<td>0.000</td>
<td>-3.449</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.106</td>
<td>Phase_measure_inist/r1_1_s0/D</td>
<td>Phase_measure_inist/r1_1_s0/D</td>
<td>I_PHASE:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.060</td>
<td>0.000</td>
</tr>
<tr>
<td>3</td>
<td>0.230</td>
<td>save_send_adc/read_start_s2/Q</td>
<td>save_send_adc/sta_save_0_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.279</td>
<td>0.555</td>
</tr>
<tr>
<td>4</td>
<td>0.348</td>
<td>save_send_adc/addr_out_i_1_10_s0/Q</td>
<td>save_send_adc/i_adc_data1/sdpb_inst_0/ADB[13]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>dds_drive_u/clk_cnt_0_s0/Q</td>
<td>dds_drive_u/clk_cnt_0_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>save_send_adc/addr_out_i_1_11_s0/Q</td>
<td>save_send_adc/addr_out_i_1_11_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>save_send_adc/cnt_send_i_2_s0/Q</td>
<td>save_send_adc/cnt_send_i_2_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>save_send_adc/cnt0_7_s0/Q</td>
<td>save_send_adc/cnt0_7_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>save_send_adc/cnt_read_2_s0/Q</td>
<td>save_send_adc/cnt_read_2_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>Phase_measure_inist/t_r_0_s1/Q</td>
<td>Phase_measure_inist/t_r_0_s1/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>Phase_measure_inist/done_s2/Q</td>
<td>Phase_measure_inist/done_s2/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>save_fsmc_inist/wr_s5/Q</td>
<td>save_fsmc_inist/wr_s5/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>save_send_adc/save_over_s5/Q</td>
<td>save_send_adc/save_over_s5/D</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>save_send_adc/addr_in_v_1_11_s0/Q</td>
<td>save_send_adc/addr_in_v_1_11_s0/D</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>Phase_measure_inist/on_cnt_0_s0/Q</td>
<td>Phase_measure_inist/on_cnt_0_s0/D</td>
<td>I_PHASE:[R]</td>
<td>I_PHASE:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>Phase_measure_inist/on_cnt_2_s0/Q</td>
<td>Phase_measure_inist/on_cnt_2_s0/D</td>
<td>I_PHASE:[R]</td>
<td>I_PHASE:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>Phase_measure_inist/on_cnt_6_s0/Q</td>
<td>Phase_measure_inist/on_cnt_6_s0/D</td>
<td>I_PHASE:[R]</td>
<td>I_PHASE:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>save_fsmc_inist/cnt_3_s0/Q</td>
<td>save_fsmc_inist/cnt_3_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>dds_drive_u/clk_cnt_3_s0/Q</td>
<td>dds_drive_u/clk_cnt_3_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>dds_drive_u/clk_cnt_7_s0/Q</td>
<td>dds_drive_u/clk_cnt_7_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>save_send_adc/addr_out_i_1_6_s0/Q</td>
<td>save_send_adc/addr_out_i_1_6_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>save_send_adc/cnt_send_i_1_s0/Q</td>
<td>save_send_adc/cnt_send_i_1_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>save_send_adc/cnt_send_0_s0/Q</td>
<td>save_send_adc/cnt_send_0_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>save_send_adc/cnt_send_1_s0/Q</td>
<td>save_send_adc/cnt_send_1_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>save_send_adc/cnt_send_2_s0/Q</td>
<td>save_send_adc/cnt_send_2_s0/D</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/on_cnt_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/on_cnt_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/on_cnt_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/on_cnt_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/flag_on_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/on_cnt_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/on_cnt_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/on_cnt_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.016</td>
<td>3.016</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/on_cnt_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.527</td>
<td>3.527</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I_PHASE</td>
<td>Phase_measure_inist/flag_on_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/sta_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>save_fsmc_inist/out_data_1_8_s0/CLK</td>
</tr>
<tr>
<td>9.447</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_1_8_s0/Q</td>
</tr>
<tr>
<td>9.600</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>save_send_adc/n163_s14/I0</td>
</tr>
<tr>
<td>10.155</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s14/F</td>
</tr>
<tr>
<td>10.925</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>save_send_adc/n70_s12/I2</td>
</tr>
<tr>
<td>11.296</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s12/F</td>
</tr>
<tr>
<td>11.466</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>save_send_adc/n70_s11/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s11/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>save_send_adc/n70_s10/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s10/F</td>
</tr>
<tr>
<td>13.116</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>save_send_adc/n70_s8/I2</td>
</tr>
<tr>
<td>13.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s8/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>save_send_adc/n70_s13/I3</td>
</tr>
<tr>
<td>14.366</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s13/F</td>
</tr>
<tr>
<td>14.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/sta_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.212</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>save_send_adc/sta_0_s0/CLK</td>
</tr>
<tr>
<td>14.177</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>save_send_adc/sta_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.501, 48.554%; route: 2.418, 46.943%; tC2Q: 0.232, 4.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/sta_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>save_fsmc_inist/out_data_1_15_s0/CLK</td>
</tr>
<tr>
<td>9.447</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_1_15_s0/Q</td>
</tr>
<tr>
<td>9.693</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>save_send_adc/n163_s13/I1</td>
</tr>
<tr>
<td>10.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s13/F</td>
</tr>
<tr>
<td>10.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>save_send_adc/n163_s11/I3</td>
</tr>
<tr>
<td>10.624</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s11/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>save_send_adc/n68_s10/I3</td>
</tr>
<tr>
<td>11.778</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n68_s10/F</td>
</tr>
<tr>
<td>11.951</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>save_send_adc/n68_s8/I2</td>
</tr>
<tr>
<td>12.322</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n68_s8/F</td>
</tr>
<tr>
<td>12.982</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>save_send_adc/n514_s25/I0</td>
</tr>
<tr>
<td>13.353</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n514_s25/F</td>
</tr>
<tr>
<td>13.358</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>save_send_adc/n514_s22/I1</td>
</tr>
<tr>
<td>13.811</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n514_s22/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>save_send_adc/n514_s20/I2</td>
</tr>
<tr>
<td>14.336</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n514_s20/F</td>
</tr>
<tr>
<td>14.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/sta_send_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.212</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>save_send_adc/sta_send_0_s0/CLK</td>
</tr>
<tr>
<td>14.177</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>save_send_adc/sta_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 57.688%; route: 1.935, 37.781%; tC2Q: 0.232, 4.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/read_start_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>save_fsmc_inist/out_data_1_8_s0/CLK</td>
</tr>
<tr>
<td>9.447</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_1_8_s0/Q</td>
</tr>
<tr>
<td>9.600</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>save_send_adc/n163_s14/I0</td>
</tr>
<tr>
<td>10.155</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s14/F</td>
</tr>
<tr>
<td>10.925</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>save_send_adc/n70_s12/I2</td>
</tr>
<tr>
<td>11.296</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s12/F</td>
</tr>
<tr>
<td>11.466</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>save_send_adc/n70_s11/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s11/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>save_send_adc/n70_s10/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s10/F</td>
</tr>
<tr>
<td>13.116</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>save_send_adc/n70_s8/I2</td>
</tr>
<tr>
<td>13.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s8/F</td>
</tr>
<tr>
<td>14.032</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/read_start_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.212</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>save_send_adc/read_start_s2/CLK</td>
</tr>
<tr>
<td>14.177</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>save_send_adc/read_start_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.039, 42.327%; route: 2.546, 52.857%; tC2Q: 0.232, 4.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>24.218</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">drive_frequency_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>drive_frequency_2_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_2_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>drive_frequency_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 47.536%; route: 2.394, 47.847%; tC2Q: 0.231, 4.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>24.218</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" font-weight:bold;">drive_frequency_26_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>drive_frequency_26_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_26_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>drive_frequency_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 47.536%; route: 2.394, 47.847%; tC2Q: 0.231, 4.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>24.218</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">drive_frequency_27_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>drive_frequency_27_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_27_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>drive_frequency_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 47.536%; route: 2.394, 47.847%; tC2Q: 0.231, 4.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>24.218</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td style=" font-weight:bold;">drive_frequency_28_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>drive_frequency_28_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_28_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>drive_frequency_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 47.536%; route: 2.394, 47.847%; tC2Q: 0.231, 4.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>24.030</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">drive_frequency_24_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>drive_frequency_24_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_24_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>drive_frequency_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 49.385%; route: 2.206, 45.818%; tC2Q: 0.231, 4.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>24.030</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">drive_frequency_25_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>drive_frequency_25_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_25_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>drive_frequency_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 49.385%; route: 2.206, 45.818%; tC2Q: 0.231, 4.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/sta_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>save_fsmc_inist/out_data_1_15_s0/CLK</td>
</tr>
<tr>
<td>9.447</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_1_15_s0/Q</td>
</tr>
<tr>
<td>9.693</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>save_send_adc/n163_s13/I1</td>
</tr>
<tr>
<td>10.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s13/F</td>
</tr>
<tr>
<td>10.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>save_send_adc/n163_s11/I3</td>
</tr>
<tr>
<td>10.624</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s11/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>save_send_adc/n68_s10/I3</td>
</tr>
<tr>
<td>11.778</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n68_s10/F</td>
</tr>
<tr>
<td>11.951</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>save_send_adc/n68_s8/I2</td>
</tr>
<tr>
<td>12.322</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n68_s8/F</td>
</tr>
<tr>
<td>13.010</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>save_send_adc/n68_s7/I0</td>
</tr>
<tr>
<td>13.472</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n68_s7/F</td>
</tr>
<tr>
<td>13.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">save_send_adc/sta_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.212</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>save_send_adc/sta_1_s0/CLK</td>
</tr>
<tr>
<td>14.177</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>save_send_adc/sta_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.221, 52.171%; route: 1.804, 42.379%; tC2Q: 0.232, 5.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">drive_frequency_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>drive_frequency_11_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_11_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>drive_frequency_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">drive_frequency_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>drive_frequency_15_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_15_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>drive_frequency_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" font-weight:bold;">drive_frequency_16_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>drive_frequency_16_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_16_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>drive_frequency_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">drive_frequency_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>drive_frequency_17_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_17_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>drive_frequency_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">drive_frequency_18_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>drive_frequency_18_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_18_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>drive_frequency_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">drive_frequency_20_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>drive_frequency_20_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_20_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>drive_frequency_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">drive_frequency_21_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>drive_frequency_21_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_21_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>drive_frequency_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">drive_frequency_22_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>drive_frequency_22_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_22_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>drive_frequency_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.843</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">drive_frequency_23_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>drive_frequency_23_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_23_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>drive_frequency_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.384%; route: 2.019, 43.625%; tC2Q: 0.231, 4.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.792</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">drive_frequency_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>drive_frequency_13_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_13_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>drive_frequency_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.960%; route: 1.968, 42.993%; tC2Q: 0.231, 5.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.792</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" font-weight:bold;">drive_frequency_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>drive_frequency_14_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_14_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>drive_frequency_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 51.960%; route: 1.968, 42.993%; tC2Q: 0.231, 5.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>save_fsmc_inist/out_data_4_13_s0/CLK</td>
</tr>
<tr>
<td>19.446</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_4_13_s0/Q</td>
</tr>
<tr>
<td>19.619</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td>n1106_s3/I1</td>
</tr>
<tr>
<td>20.189</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C27[3][B]</td>
<td style=" background: #97FFFF;">n1106_s3/F</td>
</tr>
<tr>
<td>20.361</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>n1106_s0/I2</td>
</tr>
<tr>
<td>20.878</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C27[2][B]</td>
<td style=" background: #97FFFF;">n1106_s0/F</td>
</tr>
<tr>
<td>21.571</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>first_time_flag_s2/I2</td>
</tr>
<tr>
<td>21.942</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">first_time_flag_s2/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>22.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>drive_frequency_31_s4/I3</td>
</tr>
<tr>
<td>23.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">drive_frequency_31_s4/F</td>
</tr>
<tr>
<td>23.652</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">drive_frequency_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOL7[A]</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>25.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>drive_frequency_19_s1/CLK</td>
</tr>
<tr>
<td>25.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>drive_frequency_19_s1</td>
</tr>
<tr>
<td>25.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>drive_frequency_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 53.596%; route: 1.828, 41.198%; tC2Q: 0.231, 5.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/sta0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>save_fsmc_inist/out_data_1_8_s0/CLK</td>
</tr>
<tr>
<td>9.447</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_1_8_s0/Q</td>
</tr>
<tr>
<td>9.600</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>save_send_adc/n163_s14/I0</td>
</tr>
<tr>
<td>10.155</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s14/F</td>
</tr>
<tr>
<td>10.925</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>save_send_adc/n70_s12/I2</td>
</tr>
<tr>
<td>11.296</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s12/F</td>
</tr>
<tr>
<td>11.466</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>save_send_adc/n70_s11/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s11/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>save_send_adc/n70_s10/I3</td>
</tr>
<tr>
<td>12.213</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n70_s10/F</td>
</tr>
<tr>
<td>12.735</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>save_send_adc/n161_s7/I0</td>
</tr>
<tr>
<td>13.197</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n161_s7/F</td>
</tr>
<tr>
<td>13.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" font-weight:bold;">save_send_adc/sta0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.212</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>save_send_adc/sta0_1_s0/CLK</td>
</tr>
<tr>
<td>14.177</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>save_send_adc/sta0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.130, 53.493%; route: 1.620, 40.681%; tC2Q: 0.232, 5.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/read_over_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>save_fsmc_inist/out_data_1_8_s0/CLK</td>
</tr>
<tr>
<td>9.447</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_1_8_s0/Q</td>
</tr>
<tr>
<td>9.600</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>save_send_adc/n163_s14/I0</td>
</tr>
<tr>
<td>10.155</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s14/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>save_send_adc/n163_s12/I2</td>
</tr>
<tr>
<td>11.397</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s12/F</td>
</tr>
<tr>
<td>11.398</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>save_send_adc/n163_s8/I3</td>
</tr>
<tr>
<td>11.953</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s8/F</td>
</tr>
<tr>
<td>12.985</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">save_send_adc/read_over_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.212</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>save_send_adc/read_over_s2/CLK</td>
</tr>
<tr>
<td>14.177</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>save_send_adc/read_over_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 44.010%; route: 1.879, 49.835%; tC2Q: 0.232, 6.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/sta0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td>save_fsmc_inist/out_data_1_8_s0/CLK</td>
</tr>
<tr>
<td>9.447</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/out_data_1_8_s0/Q</td>
</tr>
<tr>
<td>9.600</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>save_send_adc/n163_s14/I0</td>
</tr>
<tr>
<td>10.155</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s14/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>save_send_adc/n163_s12/I2</td>
</tr>
<tr>
<td>11.397</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s12/F</td>
</tr>
<tr>
<td>11.398</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>save_send_adc/n163_s8/I3</td>
</tr>
<tr>
<td>11.953</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s8/F</td>
</tr>
<tr>
<td>12.371</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>save_send_adc/n163_s16/I3</td>
</tr>
<tr>
<td>12.941</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n163_s16/F</td>
</tr>
<tr>
<td>12.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/sta0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.212</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>save_send_adc/sta0_0_s0/CLK</td>
</tr>
<tr>
<td>14.177</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>save_send_adc/sta0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.229, 59.825%; route: 1.265, 33.948%; tC2Q: 0.232, 6.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>Phase_measure_inist/n35_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>Phase_measure_inist/flag_on_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Phase_measure_inist/flag_on:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_PHASE:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Phase_measure_inist/flag_on</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R33C21[0][A]</td>
<td>Phase_measure_inist/flag_on_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/n35_s4/I3</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" background: #97FFFF;">Phase_measure_inist/n35_s4/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/flag_on_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>Phase_measure_inist/flag_on_s0/CLK</td>
</tr>
<tr>
<td>3.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Phase_measure_inist/flag_on_s0</td>
</tr>
<tr>
<td>3.495</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>Phase_measure_inist/flag_on_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.449</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 40.362%; route: 2.057, 59.638%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">From</td>
<td>Phase_measure_inist/r1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Phase_measure_inist/r1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_PHASE:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td style=" font-weight:bold;">Phase_measure_inist/r1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>Phase_measure_inist/r1_1_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Phase_measure_inist/r1_1_s0</td>
</tr>
<tr>
<td>3.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[B]</td>
<td>Phase_measure_inist/r1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>504.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>503.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/read_start_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/sta_save_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>503.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>save_send_adc/read_start_s2/CLK</td>
</tr>
<tr>
<td>503.653</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/read_start_s2/Q</td>
</tr>
<tr>
<td>503.775</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>save_send_adc/n306_s8/I0</td>
</tr>
<tr>
<td>504.007</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n306_s8/F</td>
</tr>
<tr>
<td>504.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" font-weight:bold;">save_send_adc/sta_save_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>502.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>503.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>save_send_adc/sta_save_0_s0/CLK</td>
</tr>
<tr>
<td>503.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>save_send_adc/sta_save_0_s0</td>
</tr>
<tr>
<td>503.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>save_send_adc/sta_save_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/addr_out_i_1_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/i_adc_data1/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>save_send_adc/addr_out_i_1_10_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">save_send_adc/addr_out_i_1_10_s0/Q</td>
</tr>
<tr>
<td>3.918</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">save_send_adc/i_adc_data1/sdpb_inst_0/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>save_send_adc/i_adc_data1/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>3.570</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>save_send_adc/i_adc_data1/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_drive_u/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_drive_u/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>dds_drive_u/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">dds_drive_u/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>dds_drive_u/n159_s9/I1</td>
</tr>
<tr>
<td>3.888</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" background: #97FFFF;">dds_drive_u/n159_s9/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">dds_drive_u/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>dds_drive_u/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>dds_drive_u/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/addr_out_i_1_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/addr_out_i_1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>save_send_adc/addr_out_i_1_11_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/addr_out_i_1_11_s0/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>save_send_adc/n515_s21/I2</td>
</tr>
<tr>
<td>3.888</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n515_s21/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/addr_out_i_1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>save_send_adc/addr_out_i_1_11_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>save_send_adc/addr_out_i_1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/cnt_send_i_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/cnt_send_i_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>save_send_adc/cnt_send_i_2_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_i_2_s0/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>save_send_adc/n451_s5/I2</td>
</tr>
<tr>
<td>3.888</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n451_s5/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_i_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>save_send_adc/cnt_send_i_2_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>save_send_adc/cnt_send_i_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/cnt0_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/cnt0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>save_send_adc/cnt0_7_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt0_7_s0/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>save_send_adc/n139_s2/I2</td>
</tr>
<tr>
<td>3.888</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n139_s2/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>save_send_adc/cnt0_7_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>save_send_adc/cnt0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/cnt_read_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/cnt_read_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>save_send_adc/cnt_read_2_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_read_2_s0/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>save_send_adc/n51_s2/I2</td>
</tr>
<tr>
<td>3.888</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n51_s2/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_read_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>save_send_adc/cnt_read_2_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>save_send_adc/cnt_read_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>Phase_measure_inist/t_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Phase_measure_inist/t_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>Phase_measure_inist/t_r_0_s1/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/t_r_0_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>Phase_measure_inist/n99_s6/I0</td>
</tr>
<tr>
<td>3.888</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">Phase_measure_inist/n99_s6/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/t_r_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>Phase_measure_inist/t_r_0_s1/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>Phase_measure_inist/t_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>Phase_measure_inist/done_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Phase_measure_inist/done_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>Phase_measure_inist/done_s2/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C21[0][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/done_s2/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>Phase_measure_inist/n242_s15/I0</td>
</tr>
<tr>
<td>3.888</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" background: #97FFFF;">Phase_measure_inist/n242_s15/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/done_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>Phase_measure_inist/done_s2/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>Phase_measure_inist/done_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/wr_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_fsmc_inist/wr_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>save_fsmc_inist/wr_s5/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/wr_s5/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>save_fsmc_inist/n15_s6/I0</td>
</tr>
<tr>
<td>3.888</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">save_fsmc_inist/n15_s6/F</td>
</tr>
<tr>
<td>3.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/wr_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>save_fsmc_inist/wr_s5/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>save_fsmc_inist/wr_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/save_over_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/save_over_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>save_send_adc/save_over_s5/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/save_over_s5/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>save_send_adc/n297_s21/I0</td>
</tr>
<tr>
<td>4.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n297_s21/F</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/save_over_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>save_send_adc/save_over_s5/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>save_send_adc/save_over_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/addr_in_v_1_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/addr_in_v_1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>save_send_adc/addr_in_v_1_11_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/addr_in_v_1_11_s0/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>save_send_adc/n281_s2/I3</td>
</tr>
<tr>
<td>4.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n281_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/addr_in_v_1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>save_send_adc/addr_in_v_1_11_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>save_send_adc/addr_in_v_1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>Phase_measure_inist/on_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Phase_measure_inist/on_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_PHASE:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_PHASE:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>Phase_measure_inist/on_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.651</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C21[1][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/on_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.653</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>Phase_measure_inist/n16_s2/I0</td>
</tr>
<tr>
<td>3.885</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td style=" background: #97FFFF;">Phase_measure_inist/n16_s2/F</td>
</tr>
<tr>
<td>3.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/on_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>Phase_measure_inist/on_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.460</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>Phase_measure_inist/on_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 40.362%; route: 2.057, 59.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 40.362%; route: 2.057, 59.638%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>Phase_measure_inist/on_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Phase_measure_inist/on_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_PHASE:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_PHASE:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>Phase_measure_inist/on_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.651</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/on_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.653</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>Phase_measure_inist/n14_s/I1</td>
</tr>
<tr>
<td>3.885</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">Phase_measure_inist/n14_s/SUM</td>
</tr>
<tr>
<td>3.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/on_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>Phase_measure_inist/on_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.460</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>Phase_measure_inist/on_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 40.362%; route: 2.057, 59.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 40.362%; route: 2.057, 59.638%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>Phase_measure_inist/on_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Phase_measure_inist/on_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_PHASE:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_PHASE:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>Phase_measure_inist/on_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.651</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/on_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.653</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td>Phase_measure_inist/n10_s/I1</td>
</tr>
<tr>
<td>3.885</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">Phase_measure_inist/n10_s/SUM</td>
</tr>
<tr>
<td>3.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">Phase_measure_inist/on_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>IOL42[B]</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>Phase_measure_inist/on_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.460</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>Phase_measure_inist/on_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 40.362%; route: 2.057, 59.638%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 40.362%; route: 2.057, 59.638%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_fsmc_inist/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.454</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>save_fsmc_inist/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>8.656</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/cnt_3_s0/Q</td>
</tr>
<tr>
<td>8.659</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>save_fsmc_inist/n76_s5/I3</td>
</tr>
<tr>
<td>8.891</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">save_fsmc_inist/n76_s5/F</td>
</tr>
<tr>
<td>8.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">save_fsmc_inist/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.941</td>
<td>1.941</td>
<td>tCL</td>
<td>FF</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.454</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>save_fsmc_inist/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>8.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>save_fsmc_inist/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_drive_u/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_drive_u/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>dds_drive_u/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">dds_drive_u/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.658</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>dds_drive_u/n156_s4/I2</td>
</tr>
<tr>
<td>3.890</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" background: #97FFFF;">dds_drive_u/n156_s4/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">dds_drive_u/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>dds_drive_u/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>dds_drive_u/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_drive_u/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_drive_u/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dds_drive_u/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">dds_drive_u/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.658</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dds_drive_u/n152_s1/I2</td>
</tr>
<tr>
<td>3.890</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">dds_drive_u/n152_s1/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">dds_drive_u/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dds_drive_u/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dds_drive_u/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/addr_out_i_1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/addr_out_i_1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>save_send_adc/addr_out_i_1_6_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/addr_out_i_1_6_s0/Q</td>
</tr>
<tr>
<td>3.658</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>save_send_adc/n520_s20/I1</td>
</tr>
<tr>
<td>3.890</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n520_s20/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/addr_out_i_1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>save_send_adc/addr_out_i_1_6_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>save_send_adc/addr_out_i_1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/cnt_send_i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/cnt_send_i_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>save_send_adc/cnt_send_i_1_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C22[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_i_1_s0/Q</td>
</tr>
<tr>
<td>3.658</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>save_send_adc/n452_s2/I1</td>
</tr>
<tr>
<td>3.890</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n452_s2/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_i_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>save_send_adc/cnt_send_i_1_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>save_send_adc/cnt_send_i_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/cnt_send_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/cnt_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>save_send_adc/cnt_send_0_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_0_s0/Q</td>
</tr>
<tr>
<td>3.658</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>save_send_adc/n371_s5/I0</td>
</tr>
<tr>
<td>3.890</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n371_s5/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>save_send_adc/cnt_send_0_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>save_send_adc/cnt_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/cnt_send_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/cnt_send_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>save_send_adc/cnt_send_1_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_1_s0/Q</td>
</tr>
<tr>
<td>3.658</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>save_send_adc/n370_s2/I1</td>
</tr>
<tr>
<td>3.890</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n370_s2/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>save_send_adc/cnt_send_1_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>save_send_adc/cnt_send_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_send_adc/cnt_send_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>save_send_adc/cnt_send_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>save_send_adc/cnt_send_2_s0/CLK</td>
</tr>
<tr>
<td>3.654</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_2_s0/Q</td>
</tr>
<tr>
<td>3.658</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>save_send_adc/n369_s5/I2</td>
</tr>
<tr>
<td>3.890</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">save_send_adc/n369_s5/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">save_send_adc/cnt_send_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.941</td>
<td>1.941</td>
<td>tCL</td>
<td>RR</td>
<td>212</td>
<td>PLL_L[0]</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>save_send_adc/cnt_send_2_s0/CLK</td>
</tr>
<tr>
<td>3.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>save_send_adc/cnt_send_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/on_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/on_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/on_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/on_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/on_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/on_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/on_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/on_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/on_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/on_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/on_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/on_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/flag_on_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/flag_on_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/flag_on_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/on_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/on_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/on_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/on_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/on_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/on_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/on_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/on_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/on_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/on_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>10.433</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/on_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>13.449</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/on_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.527</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_PHASE</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Phase_measure_inist/flag_on_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>5.101</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>Phase_measure_inist/flag_on_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_PHASE</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_PHASE_ibuf/I</td>
</tr>
<tr>
<td>6.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>I_PHASE_ibuf/O</td>
</tr>
<tr>
<td>8.628</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>Phase_measure_inist/flag_on_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>212</td>
<td>clk_100M</td>
<td>4.110</td>
<td>2.274</td>
</tr>
<tr>
<td>83</td>
<td>FPGA_CLK_d</td>
<td>4.947</td>
<td>3.838</td>
</tr>
<tr>
<td>45</td>
<td>clk_2M</td>
<td>4.683</td>
<td>2.442</td>
</tr>
<tr>
<td>39</td>
<td>sta_send[2]</td>
<td>7.372</td>
<td>0.749</td>
</tr>
<tr>
<td>37</td>
<td>state[1]</td>
<td>15.922</td>
<td>1.266</td>
</tr>
<tr>
<td>33</td>
<td>first_time_flag</td>
<td>17.368</td>
<td>0.746</td>
</tr>
<tr>
<td>28</td>
<td>drive_frequency_high_tem[3]</td>
<td>8.407</td>
<td>0.834</td>
</tr>
<tr>
<td>24</td>
<td>drive_frequency_31_9</td>
<td>1.042</td>
<td>1.186</td>
</tr>
<tr>
<td>23</td>
<td>fr_value[12]</td>
<td>16.578</td>
<td>0.703</td>
</tr>
<tr>
<td>22</td>
<td>drive_frequency_low_tem[9]</td>
<td>12.471</td>
<td>0.711</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C29</td>
<td>81.94%</td>
</tr>
<tr>
<td>R22C31</td>
<td>79.17%</td>
</tr>
<tr>
<td>R29C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R25C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R26C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R23C32</td>
<td>76.39%</td>
</tr>
<tr>
<td>R23C25</td>
<td>75.00%</td>
</tr>
<tr>
<td>R34C27</td>
<td>73.61%</td>
</tr>
<tr>
<td>R29C27</td>
<td>73.61%</td>
</tr>
<tr>
<td>R24C26</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
