TimeQuest Timing Analyzer report for uniciclo
Wed Feb 08 23:24:20 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_mem'
 13. Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'clk_mem'
 16. Slow Model Hold: 'clk'
 17. Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'clk_mem'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Setup: 'clk_mem'
 29. Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 30. Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'clk_mem'
 32. Fast Model Hold: 'clk'
 33. Fast Model Minimum Pulse Width: 'clk_mem'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; uniciclo                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                  ;
; clk_mem                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem }                                                                                                              ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                           ; Note                    ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
; 64.07 MHz  ; 64.07 MHz       ; clk                                                                                                                  ;                         ;
; 64.62 MHz  ; 64.62 MHz       ; clk_mem                                                                                                              ;                         ;
; 234.41 MHz ; 120.28 MHz      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                                                  ; -18.375 ; -17060.945    ;
; clk_mem                                                                                                              ; -14.474 ; -585.651      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.129  ; -5.129        ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.157 ; -4.157        ;
; clk_mem                                                                                                              ; 0.637  ; 0.000         ;
; clk                                                                                                                  ; 1.541  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.573 ; -52.358       ;
; clk_mem                                                                                                              ; -2.000 ; -374.916      ;
; clk                                                                                                                  ; -1.380 ; -1033.380     ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.352     ;
; -18.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.352     ;
; -18.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.352     ;
; -18.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.352     ;
; -18.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.352     ;
; -18.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.352     ;
; -18.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.352     ;
; -18.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.352     ;
; -18.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.350     ;
; -18.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.350     ;
; -18.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.350     ;
; -18.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.350     ;
; -18.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.350     ;
; -18.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.350     ;
; -18.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.350     ;
; -18.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.350     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.349     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.370 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.347     ;
; -18.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.345     ;
; -18.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.345     ;
; -18.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.345     ;
; -18.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.345     ;
; -18.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.345     ;
; -18.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.345     ;
; -18.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.345     ;
; -18.368 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.059     ; 19.345     ;
; -18.324 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.060     ; 19.300     ;
; -18.324 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.060     ; 19.300     ;
; -18.324 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.060     ; 19.300     ;
; -18.324 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.060     ; 19.300     ;
; -18.324 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.060     ; 19.300     ;
; -18.324 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.060     ; 19.300     ;
; -18.324 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.060     ; 19.300     ;
; -18.324 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.060     ; 19.300     ;
; -18.236 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.120     ; 19.152     ;
; -18.236 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.120     ; 19.152     ;
; -18.236 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.120     ; 19.152     ;
; -18.236 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.120     ; 19.152     ;
; -18.236 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.120     ; 19.152     ;
; -18.236 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.120     ; 19.152     ;
; -18.236 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.120     ; 19.152     ;
; -18.236 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.120     ; 19.152     ;
; -18.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.133     ;
; -18.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.133     ;
; -18.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.133     ;
; -18.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.133     ;
; -18.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.133     ;
; -18.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.133     ;
; -18.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.133     ;
; -18.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.133     ;
; -18.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.132     ;
; -18.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.132     ;
; -18.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.132     ;
; -18.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.132     ;
; -18.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.132     ;
; -18.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.132     ;
; -18.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.132     ;
; -18.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 19.132     ;
; -18.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 19.108     ;
; -18.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 19.108     ;
; -18.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 19.108     ;
; -18.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 19.108     ;
; -18.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 19.108     ;
; -18.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 19.108     ;
; -18.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 19.108     ;
; -18.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 19.108     ;
; -18.091 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.118     ; 19.009     ;
; -18.091 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.118     ; 19.009     ;
; -18.091 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.118     ; 19.009     ;
; -18.091 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.118     ; 19.009     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.444     ;
; -14.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.444     ;
; -14.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.444     ;
; -14.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.444     ;
; -14.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.444     ;
; -14.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.444     ;
; -14.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.444     ;
; -14.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.444     ;
; -14.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.325     ;
; -14.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.325     ;
; -14.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.325     ;
; -14.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.325     ;
; -14.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.325     ;
; -14.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.325     ;
; -14.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.325     ;
; -14.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.325     ;
; -14.325 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.295     ;
; -14.325 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.295     ;
; -14.325 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.295     ;
; -14.325 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.295     ;
; -14.325 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.295     ;
; -14.325 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.295     ;
; -14.325 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.295     ;
; -14.325 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 15.295     ;
; -14.188 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.146     ;
; -14.188 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.146     ;
; -14.188 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.146     ;
; -14.188 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.146     ;
; -14.188 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.146     ;
; -14.188 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.146     ;
; -14.188 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.146     ;
; -14.188 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.146     ;
; -14.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.122     ;
; -14.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.122     ;
; -14.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.122     ;
; -14.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.122     ;
; -14.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.122     ;
; -14.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.122     ;
; -14.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.122     ;
; -14.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.122     ;
; -14.072 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.030     ;
; -14.072 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.030     ;
; -14.072 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.030     ;
; -14.072 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.030     ;
; -14.072 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.030     ;
; -14.072 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.030     ;
; -14.072 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.030     ;
; -14.072 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.030     ;
; -14.062 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.020     ;
; -14.062 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.020     ;
; -14.062 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.020     ;
; -14.062 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.020     ;
; -14.062 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.020     ;
; -14.062 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.020     ;
; -14.062 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.020     ;
; -14.062 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.020     ;
; -14.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.995     ;
; -14.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.995     ;
; -14.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.995     ;
; -14.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.995     ;
; -14.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.995     ;
; -14.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.995     ;
; -14.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.995     ;
; -14.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.995     ;
; -14.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.992     ;
; -14.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.992     ;
; -14.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.992     ;
; -14.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.992     ;
; -14.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.992     ;
; -14.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.992     ;
; -14.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.992     ;
; -14.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.992     ;
; -13.845 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.803     ;
; -13.845 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.803     ;
; -13.845 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.803     ;
; -13.845 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.803     ;
; -13.845 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.803     ;
; -13.845 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.803     ;
; -13.845 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.803     ;
; -13.845 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.803     ;
; -13.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.806     ;
; -13.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.806     ;
; -13.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.806     ;
; -13.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.806     ;
; -13.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.806     ;
; -13.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.806     ;
; -13.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.806     ;
; -13.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.806     ;
; -13.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.792     ;
; -13.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.792     ;
; -13.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.792     ;
; -13.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.792     ;
; -13.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.792     ;
; -13.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.792     ;
; -13.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.792     ;
; -13.822 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 14.792     ;
; -13.757 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.715     ;
; -13.757 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.715     ;
; -13.757 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.715     ;
; -13.757 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.715     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.129 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.278      ; 5.418      ;
; -5.129 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.278      ; 5.418      ;
; -5.129 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.278      ; 5.418      ;
; -5.129 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.278      ; 5.418      ;
; -5.129 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.278      ; 5.418      ;
; -5.129 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.278      ; 5.418      ;
; -5.129 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.278      ; 5.418      ;
; -3.718 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.189      ; 5.418      ;
; -3.718 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.189      ; 5.418      ;
; -3.718 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.189      ; 5.418      ;
; -3.718 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.189      ; 5.418      ;
; -3.718 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.189      ; 5.418      ;
; -3.718 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.189      ; 5.418      ;
; -3.718 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.189      ; 5.418      ;
; -1.633 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.565      ; 5.418      ;
; -1.133 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.565      ; 5.418      ;
; -0.722 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.476      ; 5.418      ;
; -0.222 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.476      ; 5.418      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.638      ; 4.690      ;
; -3.755 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.236      ; 4.690      ;
; -3.657 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.638      ; 4.690      ;
; -3.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.236      ; 4.690      ;
; -0.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.949      ; 4.690      ;
; -0.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.949      ; 4.690      ;
; -0.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.949      ; 4.690      ;
; -0.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.949      ; 4.690      ;
; -0.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.949      ; 4.690      ;
; -0.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.949      ; 4.690      ;
; -0.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.949      ; 4.690      ;
; -0.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.351      ; 4.690      ;
; -0.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.351      ; 4.690      ;
; -0.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.351      ; 4.690      ;
; -0.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.351      ; 4.690      ;
; -0.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.351      ; 4.690      ;
; -0.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.351      ; 4.690      ;
; -0.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.351      ; 4.690      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.637 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.413      ; 1.284      ;
; 0.676 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 0.969      ;
; 0.885 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.413      ; 1.532      ;
; 0.888 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.413      ; 1.535      ;
; 0.890 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.413      ; 1.537      ;
; 0.913 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.413      ; 1.560      ;
; 0.926 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.413      ; 1.573      ;
; 0.937 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.414      ; 1.585      ;
; 0.939 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.232      ;
; 0.948 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.241      ;
; 0.955 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.413      ; 1.602      ;
; 0.961 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.254      ;
; 0.971 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.264      ;
; 1.002 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.295      ;
; 1.002 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.296      ;
; 1.629 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.922      ;
; 2.644 ; breg_ula:bregula|breg:breg|breg~92                                                                                   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.063      ; 2.941      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a1~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a2~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a3~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a4~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a5~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a6~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a7~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a8~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a9~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a19~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a20~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a21~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a22~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a23~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a24~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a25~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a26~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a27~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a28~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a29~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a30~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a31~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.926      ; 6.016      ;
; 2.652 ; breg_ula:bregula|breg:breg|breg~160                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.061      ; 2.947      ;
; 2.661 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.938      ; 6.042      ;
; 2.695 ; breg_ula:bregula|breg:breg|breg~988                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 3.012      ;
; 2.720 ; breg_ula:bregula|breg:breg|breg~508                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.089      ; 3.043      ;
; 2.722 ; breg_ula:bregula|breg:breg|breg~412                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 3.021      ;
; 2.872 ; breg_ula:bregula|breg:breg|breg~129                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.036      ; 3.142      ;
; 2.873 ; breg_ula:bregula|breg:breg|breg~100                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 3.181      ;
; 2.902 ; breg_ula:bregula|breg:breg|breg~284                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.091      ; 3.227      ;
; 2.905 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.938      ; 6.286      ;
; 2.912 ; breg_ula:bregula|breg:breg|breg~1043                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 3.186      ;
; 2.912 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.938      ; 6.293      ;
; 2.916 ; breg_ula:bregula|breg:breg|breg~753                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.038      ; 3.188      ;
; 2.934 ; breg_ula:bregula|breg:breg|breg~773                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.106      ; 3.274      ;
; 2.940 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.938      ; 6.321      ;
; 2.955 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.926      ; 6.324      ;
; 2.962 ; breg_ula:bregula|breg:breg|breg~1052                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 3.249      ;
; 2.965 ; breg_ula:bregula|breg:breg|breg~736                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 3.282      ;
; 2.967 ; breg_ula:bregula|breg:breg|breg~909                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.085      ; 3.286      ;
; 2.969 ; breg_ula:bregula|breg:breg|breg~996                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 3.286      ;
; 2.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.926      ; 6.344      ;
; 2.989 ; breg_ula:bregula|breg:breg|breg~546                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.028      ; 3.251      ;
; 2.989 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.926      ; 6.358      ;
; 3.030 ; breg_ula:bregula|breg:breg|breg~933                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.098      ; 3.362      ;
; 3.050 ; breg_ula:bregula|breg:breg|breg~485                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.100      ; 3.384      ;
; 3.058 ; breg_ula:bregula|breg:breg|breg~804                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.101      ; 3.393      ;
; 3.113 ; breg_ula:bregula|breg:breg|breg~444                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.089      ; 3.436      ;
; 3.119 ; breg_ula:bregula|breg:breg|breg~531                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 3.393      ;
; 3.147 ; breg_ula:bregula|breg:breg|breg~225                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.036      ; 3.417      ;
; 3.147 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.926      ; 6.016      ;
; 3.155 ; breg_ula:bregula|breg:breg|breg~461                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.089      ; 3.478      ;
; 3.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.938      ; 6.042      ;
; 3.183 ; breg_ula:bregula|breg:breg|breg~157                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 3.475      ;
; 3.191 ; breg_ula:bregula|breg:breg|breg~800                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 3.489      ;
; 3.208 ; breg_ula:bregula|breg:breg|breg~260                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 3.495      ;
; 3.214 ; breg_ula:bregula|breg:breg|breg~1028                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 3.525      ;
; 3.218 ; breg_ula:bregula|breg:breg|breg~720                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.095      ; 3.547      ;
; 3.245 ; breg_ula:bregula|breg:breg|breg~939                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.072      ; 3.551      ;
; 3.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.938      ; 6.630      ;
; 3.256 ; breg_ula:bregula|breg:breg|breg~861                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 3.574      ;
; 3.257 ; breg_ula:bregula|breg:breg|breg~471                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.081      ; 3.572      ;
; 3.258 ; breg_ula:bregula|breg:breg|breg~381                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.072      ; 3.564      ;
; 3.263 ; breg_ula:bregula|breg:breg|breg~293                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.070      ; 3.567      ;
; 3.264 ; breg_ula:bregula|breg:breg|breg~391                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.072      ; 3.570      ;
; 3.271 ; breg_ula:bregula|breg:breg|breg~935                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.063      ; 3.568      ;
; 3.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.926      ; 6.656      ;
; 3.295 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.938      ; 6.676      ;
; 3.303 ; breg_ula:bregula|breg:breg|breg~1058                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.028      ; 3.565      ;
; 3.304 ; breg_ula:bregula|breg:breg|breg~767                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.110      ; 3.648      ;
; 3.318 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.926      ; 6.687      ;
; 3.333 ; breg_ula:bregula|breg:breg|breg~645                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.106      ; 3.673      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.541 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 4.890      ;
; 1.546 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 4.895      ;
; 1.550 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 4.899      ;
; 2.041 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.874      ; 4.890      ;
; 2.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.874      ; 4.895      ;
; 2.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.874      ; 4.899      ;
; 2.088 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 5.437      ;
; 2.138 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 5.487      ;
; 2.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 5.770      ;
; 2.542 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.873      ; 5.890      ;
; 2.588 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.874      ; 5.437      ;
; 2.615 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 5.964      ;
; 2.638 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.874      ; 5.487      ;
; 2.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~156  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.867      ; 5.994      ;
; 2.656 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~285  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.869      ; 6.000      ;
; 2.658 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~637  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.869      ; 6.002      ;
; 2.672 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~469  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.887      ; 6.034      ;
; 2.674 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~757  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.887      ; 6.036      ;
; 2.770 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~544  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.893      ; 6.138      ;
; 2.847 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~157  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.867      ; 6.189      ;
; 2.851 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~61   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.867      ; 6.193      ;
; 2.874 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~86   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.885      ; 6.234      ;
; 2.898 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~133  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.885      ; 6.258      ;
; 2.921 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.874      ; 5.770      ;
; 2.959 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~529  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.888      ; 6.322      ;
; 3.011 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~149  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.884      ; 6.370      ;
; 3.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~957  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 6.363      ;
; 3.016 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~397  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.859      ; 6.350      ;
; 3.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.873      ; 5.890      ;
; 3.088 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~477  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.881      ; 6.444      ;
; 3.090 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~541  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.881      ; 6.446      ;
; 3.115 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.874      ; 5.964      ;
; 3.116 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~416  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.900      ; 6.491      ;
; 3.117 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~96   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.900      ; 6.492      ;
; 3.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.883      ; 6.499      ;
; 3.144 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~838  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.889      ; 6.508      ;
; 3.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~156  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.867      ; 5.994      ;
; 3.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~285  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.869      ; 6.000      ;
; 3.158 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~637  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.869      ; 6.002      ;
; 3.162 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~221  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.865      ; 6.502      ;
; 3.165 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~288  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 6.517      ;
; 3.172 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~469  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.887      ; 6.034      ;
; 3.174 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~757  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.887      ; 6.036      ;
; 3.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~545  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.883      ; 6.536      ;
; 3.180 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~533  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 6.552      ;
; 3.185 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~797  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.861      ; 6.521      ;
; 3.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~669  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.861      ; 6.522      ;
; 3.192 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~413  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.860      ; 6.527      ;
; 3.196 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~189  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.855      ; 6.526      ;
; 3.234 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~317  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.853      ; 6.562      ;
; 3.237 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~381  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.853      ; 6.565      ;
; 3.240 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~761  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.614      ;
; 3.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~701  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.844      ; 6.568      ;
; 3.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~733  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.844      ; 6.571      ;
; 3.256 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~253  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.834      ; 6.565      ;
; 3.262 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~93   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.868      ; 6.605      ;
; 3.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~349  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.868      ; 6.607      ;
; 3.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~544  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.893      ; 6.138      ;
; 3.330 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~853  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.881      ; 6.686      ;
; 3.330 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~597  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.881      ; 6.686      ;
; 3.333 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~765  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.833      ; 6.641      ;
; 3.337 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~181  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 6.708      ;
; 3.339 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~277  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 6.710      ;
; 3.344 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~53   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.718      ;
; 3.344 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~117  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.718      ;
; 3.347 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~157  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.867      ; 6.189      ;
; 3.351 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~61   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.867      ; 6.193      ;
; 3.367 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~755  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.875      ; 6.717      ;
; 3.371 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~627  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.875      ; 6.721      ;
; 3.374 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~86   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.885      ; 6.234      ;
; 3.375 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~925  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.855      ; 6.705      ;
; 3.377 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.855      ; 6.707      ;
; 3.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~133  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.885      ; 6.258      ;
; 3.402 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~405  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.903      ; 6.780      ;
; 3.403 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~560  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.867      ; 6.745      ;
; 3.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~717  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.859      ; 6.746      ;
; 3.418 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.872      ; 6.765      ;
; 3.424 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~989  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.813      ; 6.712      ;
; 3.430 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~64   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.864      ; 6.769      ;
; 3.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~160  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.864      ; 6.773      ;
; 3.435 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~789  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 6.809      ;
; 3.459 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~529  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.888      ; 6.322      ;
; 3.476 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~192  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 6.825      ;
; 3.476 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1045 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.904      ; 6.855      ;
; 3.488 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~917  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.903      ; 6.866      ;
; 3.488 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~661  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.903      ; 6.866      ;
; 3.490 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~161  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.879      ; 6.844      ;
; 3.491 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~125  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.851      ; 6.817      ;
; 3.498 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~245  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.882      ; 6.855      ;
; 3.499 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~693  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.882      ; 6.856      ;
; 3.499 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~565  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.882      ; 6.856      ;
; 3.508 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~322  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 6.879      ;
; 3.511 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~149  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.884      ; 6.370      ;
; 3.514 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~957  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.874      ; 6.363      ;
; 3.516 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~397  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.859      ; 6.350      ;
; 3.520 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~829  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.838      ; 6.833      ;
; 3.520 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~573  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.838      ; 6.833      ;
; 3.531 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~353  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.889      ; 6.895      ;
; 3.535 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~445  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 6.846      ;
; 3.535 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~509  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.836      ; 6.846      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; -2.573 ; -2.573       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -2.573 ; -2.573       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -2.573 ; -2.573       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -2.573 ; -2.573       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -2.573 ; -2.573       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datab          ;
; -2.573 ; -2.573       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datab          ;
; -1.575 ; -1.575       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa         ;
; -1.575 ; -1.575       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa         ;
; -1.575 ; -1.575       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|combout      ;
; -1.575 ; -1.575       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|combout      ;
; -1.575 ; -1.575       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout      ;
; -1.575 ; -1.575       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout      ;
; -1.575 ; -1.575       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datad        ;
; -1.575 ; -1.575       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datad        ;
; -1.260 ; -1.260       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -1.260 ; -1.260       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -1.260 ; -1.260       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -1.260 ; -1.260       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -1.260 ; -1.260       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|dataa         ;
; -1.260 ; -1.260       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|dataa         ;
; -1.260 ; -1.260       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datab          ;
; -1.260 ; -1.260       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datab          ;
; -1.260 ; -1.260       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout      ;
; -1.260 ; -1.260       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout      ;
; -0.729 ; -0.729       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.729 ; -0.729       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.729 ; -0.729       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datac        ;
; -0.729 ; -0.729       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datac        ;
; -0.688 ; -0.688       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~4|combout      ;
; -0.688 ; -0.688       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~4|combout      ;
; -0.688 ; -0.688       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad        ;
; -0.688 ; -0.688       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad        ;
; -0.627 ; -0.627       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~3|combout     ;
; -0.627 ; -0.627       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~3|combout     ;
; -0.627 ; -0.627       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datac        ;
; -0.627 ; -0.627       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datac        ;
; -0.611 ; -0.611       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.611 ; -0.611       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.611 ; -0.611       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~4|datac        ;
; -0.611 ; -0.611       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~4|datac        ;
; -0.275 ; -0.275       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~7|combout    ;
; -0.275 ; -0.275       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~7|combout    ;
; -0.275 ; -0.275       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; -0.275 ; -0.275       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.052  ; 0.052        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~1|combout     ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~1|combout     ;
; 0.052  ; 0.052        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~3|datab       ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~3|datab       ;
; 0.052  ; 0.052        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~6|combout    ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~6|combout    ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~7|datad      ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~7|datad      ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|combout     ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|combout     ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|combout     ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|combout     ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|datac       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|datac       ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~6|datac      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~6|datac      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~6|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~6|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|dataa      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|dataa      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|datab      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|datab      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|datac      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|datac      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~1|datab       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~1|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~1|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~1|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datab        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datab        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datad        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1044 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 16.145 ; 16.145 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 15.781 ; 15.781 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 15.328 ; 15.328 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 16.145 ; 16.145 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 15.109 ; 15.109 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 15.334 ; 15.334 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 15.552 ; 15.552 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 15.342 ; 15.342 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 14.351 ; 14.351 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 14.088 ; 14.088 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 13.835 ; 13.835 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 13.889 ; 13.889 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 14.062 ; 14.062 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 14.178 ; 14.178 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 14.351 ; 14.351 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 13.853 ; 13.853 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 15.847 ; 15.847 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 15.381 ; 15.381 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 15.519 ; 15.519 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 15.022 ; 15.022 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 15.079 ; 15.079 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 15.847 ; 15.847 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 15.111 ; 15.111 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 15.323 ; 15.323 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 15.554 ; 15.554 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 15.357 ; 15.357 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 15.387 ; 15.387 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 15.208 ; 15.208 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 15.360 ; 15.360 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 15.247 ; 15.247 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 15.554 ; 15.554 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 15.262 ; 15.262 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 16.193 ; 16.193 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 15.945 ; 15.945 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 16.193 ; 16.193 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 15.855 ; 15.855 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 16.082 ; 16.082 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 15.936 ; 15.936 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 15.384 ; 15.384 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 16.048 ; 16.048 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 15.371 ; 15.371 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 15.371 ; 15.371 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 14.594 ; 14.594 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 14.813 ; 14.813 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 14.770 ; 14.770 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 14.776 ; 14.776 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 15.316 ; 15.316 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 14.558 ; 14.558 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 15.333 ; 15.333 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 14.874 ; 14.874 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 15.257 ; 15.257 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 15.028 ; 15.028 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 15.333 ; 15.333 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 14.908 ; 14.908 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 15.051 ; 15.051 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 15.118 ; 15.118 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 14.703 ; 14.703 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 14.441 ; 14.441 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 14.391 ; 14.391 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 14.639 ; 14.639 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 14.442 ; 14.442 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 14.703 ; 14.703 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 14.438 ; 14.438 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 14.460 ; 14.460 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 19.853 ; 19.853 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 19.579 ; 19.579 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 19.036 ; 19.036 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 19.853 ; 19.853 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 18.817 ; 18.817 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 19.042 ; 19.042 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 19.260 ; 19.260 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 19.050 ; 19.050 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 18.392 ; 18.392 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 18.129 ; 18.129 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 17.876 ; 17.876 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 17.930 ; 17.930 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 18.103 ; 18.103 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 18.219 ; 18.219 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 18.392 ; 18.392 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 17.894 ; 17.894 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 19.647 ; 19.647 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 19.181 ; 19.181 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 19.319 ; 19.319 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 18.822 ; 18.822 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 18.879 ; 18.879 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 19.647 ; 19.647 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 18.911 ; 18.911 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 19.123 ; 19.123 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 19.320 ; 19.320 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 19.123 ; 19.123 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 19.153 ; 19.153 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 18.974 ; 18.974 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 19.126 ; 19.126 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 19.013 ; 19.013 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 19.320 ; 19.320 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 19.028 ; 19.028 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 19.342 ; 19.342 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 19.094 ; 19.094 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 19.342 ; 19.342 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 19.004 ; 19.004 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 19.231 ; 19.231 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 19.085 ; 19.085 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 18.533 ; 18.533 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 19.197 ; 19.197 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 19.018 ; 19.018 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 19.018 ; 19.018 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 18.241 ; 18.241 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 18.460 ; 18.460 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 18.417 ; 18.417 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 18.423 ; 18.423 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 18.963 ; 18.963 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 18.205 ; 18.205 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 18.884 ; 18.884 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 18.425 ; 18.425 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 18.808 ; 18.808 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 18.579 ; 18.579 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 18.884 ; 18.884 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 18.503 ; 18.503 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 18.602 ; 18.602 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 18.669 ; 18.669 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 18.304 ; 18.304 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 18.042 ; 18.042 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 17.992 ; 17.992 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 18.240 ; 18.240 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 18.043 ; 18.043 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 18.304 ; 18.304 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 18.039 ; 18.039 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 18.061 ; 18.061 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 9.833  ; 9.833  ; Rise       ; clk             ;
;  display0[0] ; clk        ; 13.204 ; 13.204 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 10.049 ; 10.049 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 10.870 ; 10.870 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 9.833  ; 9.833  ; Rise       ; clk             ;
;  display0[4] ; clk        ; 10.053 ; 10.053 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 10.274 ; 10.274 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 10.062 ; 10.062 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 10.941 ; 10.941 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 11.192 ; 11.192 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 10.941 ; 10.941 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 10.996 ; 10.996 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 11.166 ; 11.166 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 11.283 ; 11.283 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 11.457 ; 11.457 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 10.958 ; 10.958 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 10.449 ; 10.449 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 10.822 ; 10.822 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 10.956 ; 10.956 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 10.449 ; 10.449 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 10.508 ; 10.508 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 11.266 ; 11.266 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 10.531 ; 10.531 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 10.740 ; 10.740 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 11.297 ; 11.297 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 11.446 ; 11.446 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 11.476 ; 11.476 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 11.297 ; 11.297 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 11.448 ; 11.448 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 11.333 ; 11.333 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 11.640 ; 11.640 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 11.349 ; 11.349 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 11.242 ; 11.242 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 11.800 ; 11.800 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 12.050 ; 12.050 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 11.712 ; 11.712 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 11.938 ; 11.938 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 11.796 ; 11.796 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 11.242 ; 11.242 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 11.904 ; 11.904 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 10.939 ; 10.939 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 11.756 ; 11.756 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 10.985 ; 10.985 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 11.202 ; 11.202 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 11.160 ; 11.160 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 11.165 ; 11.165 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 11.707 ; 11.707 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 10.939 ; 10.939 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 11.375 ; 11.375 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 11.375 ; 11.375 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 11.754 ; 11.754 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 11.526 ; 11.526 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 11.845 ; 11.845 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 11.408 ; 11.408 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 11.559 ; 11.559 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 11.632 ; 11.632 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 10.243 ; 10.243 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 10.290 ; 10.290 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 10.243 ; 10.243 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 10.494 ; 10.494 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 10.297 ; 10.297 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 10.552 ; 10.552 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 10.288 ; 10.288 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 10.309 ; 10.309 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 13.180 ; 13.180 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 16.623 ; 16.623 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 13.396 ; 13.396 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 14.217 ; 14.217 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 13.180 ; 13.180 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 13.400 ; 13.400 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 13.621 ; 13.621 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 13.409 ; 13.409 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 14.056 ; 14.056 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 14.305 ; 14.305 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 14.056 ; 14.056 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 14.097 ; 14.097 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 14.268 ; 14.268 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 14.386 ; 14.386 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 14.560 ; 14.560 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 14.059 ; 14.059 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 14.114 ; 14.114 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 14.487 ; 14.487 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 14.621 ; 14.621 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 14.114 ; 14.114 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 14.173 ; 14.173 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 14.931 ; 14.931 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 14.196 ; 14.196 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 14.405 ; 14.405 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 14.136 ; 14.136 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 14.285 ; 14.285 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 14.315 ; 14.315 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 14.136 ; 14.136 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 14.287 ; 14.287 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 14.172 ; 14.172 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 14.479 ; 14.479 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 14.188 ; 14.188 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 14.294 ; 14.294 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 14.852 ; 14.852 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 15.102 ; 15.102 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 14.764 ; 14.764 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 14.990 ; 14.990 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 14.848 ; 14.848 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 14.294 ; 14.294 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 14.956 ; 14.956 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 13.623 ; 13.623 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 14.440 ; 14.440 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 13.669 ; 13.669 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 13.886 ; 13.886 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 13.844 ; 13.844 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 13.849 ; 13.849 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 14.391 ; 14.391 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 13.623 ; 13.623 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 14.390 ; 14.390 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 14.572 ; 14.572 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 14.951 ; 14.951 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 14.723 ; 14.723 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 15.042 ; 15.042 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 14.390 ; 14.390 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 14.756 ; 14.756 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 14.829 ; 14.829 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 13.438 ; 13.438 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 13.485 ; 13.485 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 13.438 ; 13.438 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 13.689 ; 13.689 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 13.492 ; 13.492 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 13.747 ; 13.747 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 13.483 ; 13.483 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 13.504 ; 13.504 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                  ; -8.311 ; -7685.040     ;
; clk_mem                                                                                                              ; -6.436 ; -281.115      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.305 ; -2.305        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.827 ; -1.827        ;
; clk_mem                                                                                                              ; 0.285  ; 0.000         ;
; clk                                                                                                                  ; 0.776  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -2.000 ; -374.916      ;
; clk                                                                                                                  ; -1.380 ; -1033.380     ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.771 ; -10.512       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.240      ;
; -8.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.240      ;
; -8.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.240      ;
; -8.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.240      ;
; -8.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.240      ;
; -8.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.240      ;
; -8.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.240      ;
; -8.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~867  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.240      ;
; -8.308 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.237      ;
; -8.308 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.237      ;
; -8.308 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.237      ;
; -8.308 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.237      ;
; -8.308 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.237      ;
; -8.308 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.237      ;
; -8.308 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.237      ;
; -8.308 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~611  ; clk_mem      ; clk         ; 1.000        ; -0.103     ; 9.237      ;
; -8.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.119     ; 9.202      ;
; -8.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.119     ; 9.202      ;
; -8.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.119     ; 9.202      ;
; -8.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.119     ; 9.202      ;
; -8.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.119     ; 9.202      ;
; -8.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.119     ; 9.202      ;
; -8.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.119     ; 9.202      ;
; -8.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~1059 ; clk_mem      ; clk         ; 1.000        ; -0.119     ; 9.202      ;
; -8.272 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.242      ;
; -8.272 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.242      ;
; -8.272 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.242      ;
; -8.272 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.242      ;
; -8.272 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.242      ;
; -8.272 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.242      ;
; -8.272 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.242      ;
; -8.272 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[6]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.242      ;
; -8.271 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.241      ;
; -8.271 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.241      ;
; -8.271 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.241      ;
; -8.271 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.241      ;
; -8.271 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.241      ;
; -8.271 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.241      ;
; -8.271 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.241      ;
; -8.271 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[2]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.241      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[4]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[9]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.240      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[7]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[8]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.238      ;
; -8.266 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.236      ;
; -8.266 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.236      ;
; -8.266 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.236      ;
; -8.266 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.236      ;
; -8.266 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.236      ;
; -8.266 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.236      ;
; -8.266 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.236      ;
; -8.266 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[5]               ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 9.236      ;
; -8.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.117     ; 9.170      ;
; -8.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.117     ; 9.170      ;
; -8.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.117     ; 9.170      ;
; -8.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.117     ; 9.170      ;
; -8.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.117     ; 9.170      ;
; -8.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.117     ; 9.170      ;
; -8.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.117     ; 9.170      ;
; -8.255 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~803  ; clk_mem      ; clk         ; 1.000        ; -0.117     ; 9.170      ;
; -8.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.182      ;
; -8.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.182      ;
; -8.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.182      ;
; -8.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.182      ;
; -8.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.182      ;
; -8.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.182      ;
; -8.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.182      ;
; -8.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~515  ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.182      ;
; -8.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 9.210      ;
; -8.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 9.210      ;
; -8.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 9.210      ;
; -8.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[3]               ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 9.210      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.440      ;
; -6.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.440      ;
; -6.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.440      ;
; -6.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.440      ;
; -6.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.440      ;
; -6.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.440      ;
; -6.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.440      ;
; -6.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.440      ;
; -6.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.380      ;
; -6.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.380      ;
; -6.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.380      ;
; -6.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.380      ;
; -6.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.380      ;
; -6.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.380      ;
; -6.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.380      ;
; -6.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.380      ;
; -6.310 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.314      ;
; -6.310 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.314      ;
; -6.310 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.314      ;
; -6.310 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.314      ;
; -6.310 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.314      ;
; -6.310 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.314      ;
; -6.310 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.314      ;
; -6.310 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.314      ;
; -6.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.300      ;
; -6.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.300      ;
; -6.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.300      ;
; -6.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.300      ;
; -6.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.300      ;
; -6.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.300      ;
; -6.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.300      ;
; -6.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.300      ;
; -6.292 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.286      ;
; -6.292 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.286      ;
; -6.292 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.286      ;
; -6.292 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.286      ;
; -6.292 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.286      ;
; -6.292 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.286      ;
; -6.292 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.286      ;
; -6.292 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.286      ;
; -6.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.283      ;
; -6.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.283      ;
; -6.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.283      ;
; -6.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.283      ;
; -6.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.283      ;
; -6.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.283      ;
; -6.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.283      ;
; -6.289 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.283      ;
; -6.248 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.252      ;
; -6.248 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.252      ;
; -6.248 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.252      ;
; -6.248 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.252      ;
; -6.248 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.252      ;
; -6.248 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.252      ;
; -6.248 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.252      ;
; -6.248 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.252      ;
; -6.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.241      ;
; -6.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.241      ;
; -6.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.241      ;
; -6.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.241      ;
; -6.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.241      ;
; -6.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.241      ;
; -6.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.241      ;
; -6.247 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.241      ;
; -6.175 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.169      ;
; -6.175 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.169      ;
; -6.175 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.169      ;
; -6.175 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.169      ;
; -6.175 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.169      ;
; -6.175 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.169      ;
; -6.175 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.169      ;
; -6.175 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.169      ;
; -6.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.135      ;
; -6.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.135      ;
; -6.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.135      ;
; -6.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.135      ;
; -6.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.135      ;
; -6.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.135      ;
; -6.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.135      ;
; -6.141 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.135      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.138      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.138      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.138      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.138      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.138      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.138      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.138      ;
; -6.134 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.138      ;
; -6.125 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.129      ;
; -6.125 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.129      ;
; -6.125 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.129      ;
; -6.125 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.129      ;
; -6.125 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.129      ;
; -6.125 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.129      ;
; -6.125 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.129      ;
; -6.125 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.005      ; 7.129      ;
; -6.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.092      ;
; -6.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.092      ;
; -6.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.092      ;
; -6.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.005     ; 7.092      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.305 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.325      ; 3.005      ;
; -2.305 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.325      ; 3.005      ;
; -2.305 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.325      ; 3.005      ;
; -2.305 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.325      ; 3.005      ;
; -2.305 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.325      ; 3.005      ;
; -2.305 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.325      ; 3.005      ;
; -2.305 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.325      ; 3.005      ;
; -1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.680      ; 3.005      ;
; -1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.680      ; 3.005      ;
; -1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.680      ; 3.005      ;
; -1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.680      ; 3.005      ;
; -1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.680      ; 3.005      ;
; -1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.680      ; 3.005      ;
; -1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.680      ; 3.005      ;
; -0.388 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.120      ; 3.005      ;
; -0.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.475      ; 3.005      ;
; 0.112  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.120      ; 3.005      ;
; 0.467  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.475      ; 3.005      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.827 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.391      ; 2.686      ;
; -1.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.242      ; 2.686      ;
; -1.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.391      ; 2.686      ;
; -1.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.242      ; 2.686      ;
; 0.239  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.447      ; 2.686      ;
; 0.239  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.447      ; 2.686      ;
; 0.239  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.447      ; 2.686      ;
; 0.239  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.447      ; 2.686      ;
; 0.239  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.447      ; 2.686      ;
; 0.239  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.447      ; 2.686      ;
; 0.239  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.447      ; 2.686      ;
; 0.590  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.596      ; 2.686      ;
; 0.590  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.596      ; 2.686      ;
; 0.590  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.596      ; 2.686      ;
; 0.590  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.596      ; 2.686      ;
; 0.590  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.596      ; 2.686      ;
; 0.590  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.596      ; 2.686      ;
; 0.590  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.596      ; 2.686      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.285 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 0.485      ;
; 0.411 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 0.611      ;
; 0.415 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 0.615      ;
; 0.421 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 0.621      ;
; 0.430 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 0.630      ;
; 0.448 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 0.648      ;
; 0.450 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.063      ; 0.651      ;
; 0.490 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.004      ; 0.632      ;
; 0.607 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.004      ; 0.749      ;
; 0.608 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.004      ; 0.750      ;
; 0.612 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.004      ; 0.754      ;
; 0.624 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.004      ; 0.766      ;
; 0.632 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.004      ; 0.774      ;
; 0.644 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.005      ; 0.787      ;
; 0.654 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.004      ; 0.796      ;
; 0.747 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 0.947      ;
; 1.124 ; breg_ula:bregula|breg:breg|breg~92                                                                                   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.066      ; 1.328      ;
; 1.129 ; breg_ula:bregula|breg:breg|breg~160                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 1.331      ;
; 1.168 ; breg_ula:bregula|breg:breg|breg~508                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.091      ; 1.397      ;
; 1.169 ; breg_ula:bregula|breg:breg|breg~412                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.069      ; 1.376      ;
; 1.176 ; breg_ula:bregula|breg:breg|breg~988                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 1.400      ;
; 1.185 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.858      ; 3.303      ;
; 1.203 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.311      ;
; 1.239 ; breg_ula:bregula|breg:breg|breg~100                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.078      ; 1.455      ;
; 1.247 ; breg_ula:bregula|breg:breg|breg~284                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.093      ; 1.478      ;
; 1.251 ; breg_ula:bregula|breg:breg|breg~773                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.108      ; 1.497      ;
; 1.257 ; breg_ula:bregula|breg:breg|breg~129                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.043      ; 1.438      ;
; 1.276 ; breg_ula:bregula|breg:breg|breg~996                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 1.500      ;
; 1.284 ; breg_ula:bregula|breg:breg|breg~753                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.043      ; 1.465      ;
; 1.284 ; breg_ula:bregula|breg:breg|breg~909                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.087      ; 1.509      ;
; 1.289 ; breg_ula:bregula|breg:breg|breg~736                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 1.513      ;
; 1.292 ; breg_ula:bregula|breg:breg|breg~1043                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 1.476      ;
; 1.298 ; breg_ula:bregula|breg:breg|breg~1052                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.495      ;
; 1.303 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.858      ; 3.421      ;
; 1.305 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.858      ; 3.423      ;
; 1.306 ; breg_ula:bregula|breg:breg|breg~546                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.036      ; 1.480      ;
; 1.308 ; breg_ula:bregula|breg:breg|breg~933                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.100      ; 1.546      ;
; 1.321 ; breg_ula:bregula|breg:breg|breg~804                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.104      ; 1.563      ;
; 1.329 ; breg_ula:bregula|breg:breg|breg~485                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.101      ; 1.568      ;
; 1.330 ; breg_ula:bregula|breg:breg|breg~444                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.091      ; 1.559      ;
; 1.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.444      ;
; 1.338 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.858      ; 3.456      ;
; 1.343 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.451      ;
; 1.344 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.452      ;
; 1.362 ; breg_ula:bregula|breg:breg|breg~531                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 1.546      ;
; 1.376 ; breg_ula:bregula|breg:breg|breg~461                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.089      ; 1.603      ;
; 1.377 ; breg_ula:bregula|breg:breg|breg~225                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.043      ; 1.558      ;
; 1.384 ; breg_ula:bregula|breg:breg|breg~1028                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.079      ; 1.601      ;
; 1.387 ; breg_ula:bregula|breg:breg|breg~157                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.063      ; 1.588      ;
; 1.401 ; breg_ula:bregula|breg:breg|breg~252                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.093      ; 1.632      ;
; 1.401 ; breg_ula:bregula|breg:breg|breg~800                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.069      ; 1.608      ;
; 1.402 ; breg_ula:bregula|breg:breg|breg~861                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.087      ; 1.627      ;
; 1.410 ; breg_ula:bregula|breg:breg|breg~939                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 1.624      ;
; 1.413 ; breg_ula:bregula|breg:breg|breg~260                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.610      ;
; 1.413 ; breg_ula:bregula|breg:breg|breg~293                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.075      ; 1.626      ;
; 1.416 ; breg_ula:bregula|breg:breg|breg~381                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 1.630      ;
; 1.418 ; breg_ula:bregula|breg:breg|breg~391                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.633      ;
; 1.418 ; breg_ula:bregula|breg:breg|breg~645                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.108      ; 1.664      ;
; 1.423 ; breg_ula:bregula|breg:breg|breg~767                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.111      ; 1.672      ;
; 1.423 ; breg_ula:bregula|breg:breg|breg~64                                                                                   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 1.625      ;
; 1.425 ; breg_ula:bregula|breg:breg|breg~720                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.096      ; 1.659      ;
; 1.427 ; breg_ula:bregula|breg:breg|breg~935                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.068      ; 1.633      ;
; 1.429 ; breg_ula:bregula|breg:breg|breg~892                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.101      ; 1.668      ;
; 1.431 ; breg_ula:bregula|breg:breg|breg~548                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.118      ; 1.687      ;
; 1.432 ; breg_ula:bregula|breg:breg|breg~992                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 1.656      ;
; 1.432 ; breg_ula:bregula|breg:breg|breg~828                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.089      ; 1.659      ;
; 1.434 ; breg_ula:bregula|breg:breg|breg~965                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.096      ; 1.668      ;
; 1.435 ; breg_ula:bregula|breg:breg|breg~740                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.086      ; 1.659      ;
; 1.437 ; breg_ula:bregula|breg:breg|breg~1020                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.101      ; 1.676      ;
; 1.442 ; breg_ula:bregula|breg:breg|breg~516                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.118      ; 1.698      ;
; 1.444 ; breg_ula:bregula|breg:breg|breg~471                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.666      ;
; 1.445 ; breg_ula:bregula|breg:breg|breg~60                                                                                   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.066      ; 1.649      ;
; 1.455 ; breg_ula:bregula|breg:breg|breg~420                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.069      ; 1.662      ;
; 1.458 ; breg_ula:bregula|breg:breg|breg~1058                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.036      ; 1.632      ;
; 1.460 ; breg_ula:bregula|breg:breg|breg~1005                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.110      ; 1.708      ;
; 1.460 ; breg_ula:bregula|breg:breg|breg~925                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.075      ; 1.673      ;
; 1.468 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.858      ; 3.586      ;
; 1.469 ; breg_ula:bregula|breg:breg|breg~1008                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.110      ; 1.717      ;
; 1.470 ; breg_ula:bregula|breg:breg|breg~1024                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 1.681      ;
; 1.471 ; breg_ula:bregula|breg:breg|breg~677                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.100      ; 1.709      ;
; 1.480 ; breg_ula:bregula|breg:breg|breg~942                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.695      ;
; 1.481 ; breg_ula:bregula|breg:breg|breg~316                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.069      ; 1.688      ;
; 1.482 ; breg_ula:bregula|breg:breg|breg~385                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.033      ; 1.653      ;
; 1.483 ; breg_ula:bregula|breg:breg|breg~481                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.079      ; 1.700      ;
; 1.484 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.592      ;
; 1.487 ; breg_ula:bregula|breg:breg|breg~375                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 1.680      ;
; 1.491 ; breg_ula:bregula|breg:breg|breg~453                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.101      ; 1.730      ;
; 1.491 ; breg_ula:bregula|breg:breg|breg~275                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.047      ; 1.676      ;
; 1.493 ; breg_ula:bregula|breg:breg|breg~519                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.075      ; 1.706      ;
; 1.497 ; breg_ula:bregula|breg:breg|breg~154                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 1.685      ;
; 1.500 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.608      ;
; 1.508 ; breg_ula:bregula|breg:breg|breg~285                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.061      ; 1.707      ;
; 1.508 ; breg_ula:bregula|breg:breg|breg~784                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.109      ; 1.755      ;
; 1.508 ; breg_ula:bregula|breg:breg|breg~994                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 1.690      ;
; 1.509 ; breg_ula:bregula|breg:breg|breg~557                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.724      ;
; 1.510 ; breg_ula:bregula|breg:breg|breg~540                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.104      ; 1.752      ;
; 1.511 ; breg_ula:bregula|breg:breg|breg~256                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.698      ;
; 1.516 ; breg_ula:bregula|breg:breg|breg~238                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.085      ; 1.739      ;
; 1.517 ; breg_ula:bregula|breg:breg|breg~973                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.124      ; 1.779      ;
; 1.519 ; breg_ula:bregula|breg:breg|breg~1015                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.066      ; 1.723      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.776 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 2.841      ;
; 0.776 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 2.841      ;
; 0.777 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 2.842      ;
; 1.069 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.134      ;
; 1.073 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.138      ;
; 1.181 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.790      ; 3.245      ;
; 1.202 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~469  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.801      ; 3.277      ;
; 1.203 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.268      ;
; 1.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~757  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.801      ; 3.279      ;
; 1.245 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~544  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.810      ; 3.329      ;
; 1.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~156  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 3.318      ;
; 1.263 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~285  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.786      ; 3.323      ;
; 1.265 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~637  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.786      ; 3.325      ;
; 1.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.335      ;
; 1.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.791      ; 2.841      ;
; 1.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.791      ; 2.841      ;
; 1.277 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.791      ; 2.842      ;
; 1.344 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~529  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.420      ;
; 1.360 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~133  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.436      ;
; 1.362 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~86   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.438      ;
; 1.362 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~157  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 3.420      ;
; 1.365 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~61   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 3.423      ;
; 1.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~149  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.801      ; 3.447      ;
; 1.379 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~96   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.467      ;
; 1.379 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~416  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.467      ;
; 1.388 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~397  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.440      ;
; 1.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~957  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.463      ;
; 1.420 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~288  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.793      ; 3.487      ;
; 1.433 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~533  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.518      ;
; 1.440 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.799      ; 3.513      ;
; 1.450 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~477  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.798      ; 3.522      ;
; 1.451 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~541  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.798      ; 3.523      ;
; 1.453 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~761  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.541      ;
; 1.476 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~838  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.805      ; 3.555      ;
; 1.495 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~545  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.800      ; 3.569      ;
; 1.510 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~413  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.562      ;
; 1.517 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~93   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.785      ; 3.576      ;
; 1.517 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~349  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.785      ; 3.576      ;
; 1.518 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~189  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.774      ; 3.566      ;
; 1.520 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~221  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.781      ; 3.575      ;
; 1.525 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~853  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.796      ; 3.595      ;
; 1.526 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~597  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.796      ; 3.596      ;
; 1.529 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~181  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.810      ; 3.613      ;
; 1.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~405  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.621      ;
; 1.531 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~277  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.810      ; 3.615      ;
; 1.536 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~53   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.623      ;
; 1.536 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~117  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.623      ;
; 1.537 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~797  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.589      ;
; 1.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~669  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.590      ;
; 1.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.789      ; 3.606      ;
; 1.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~317  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.771      ; 3.590      ;
; 1.547 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~381  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.771      ; 3.592      ;
; 1.551 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~560  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 3.609      ;
; 1.552 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~717  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.604      ;
; 1.554 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~789  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.642      ;
; 1.561 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~701  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.763      ; 3.598      ;
; 1.563 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~733  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.763      ; 3.600      ;
; 1.564 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~192  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.790      ; 3.628      ;
; 1.569 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.791      ; 3.134      ;
; 1.570 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~253  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.754      ; 3.598      ;
; 1.571 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~755  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.793      ; 3.638      ;
; 1.571 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1045 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.817      ; 3.662      ;
; 1.573 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.791      ; 3.138      ;
; 1.576 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~627  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.793      ; 3.643      ;
; 1.578 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~917  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.816      ; 3.668      ;
; 1.579 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~661  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.816      ; 3.669      ;
; 1.579 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~765  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.751      ; 3.604      ;
; 1.583 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~322  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 3.669      ;
; 1.588 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~64   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.783      ; 3.645      ;
; 1.590 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~160  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.783      ; 3.647      ;
; 1.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~245  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.798      ; 3.667      ;
; 1.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~925  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.772      ; 3.641      ;
; 1.596 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.772      ; 3.642      ;
; 1.597 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~693  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.798      ; 3.669      ;
; 1.597 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~565  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.798      ; 3.669      ;
; 1.606 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~352  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.807      ; 3.687      ;
; 1.607 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~320  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.807      ; 3.688      ;
; 1.615 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~725  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.815      ; 3.704      ;
; 1.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~161  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.795      ; 3.685      ;
; 1.617 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~341  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 3.699      ;
; 1.619 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~85   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 3.701      ;
; 1.632 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~353  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.805      ; 3.711      ;
; 1.633 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~128  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.709      ;
; 1.633 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~384  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.709      ;
; 1.636 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~989  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.734      ; 3.644      ;
; 1.638 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~213  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.726      ;
; 1.643 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~813  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.695      ;
; 1.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.717      ;
; 1.658 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~224  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.781      ; 3.713      ;
; 1.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~348  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.795      ; 3.728      ;
; 1.659 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~981  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.769      ; 3.702      ;
; 1.664 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~501  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.735      ; 3.673      ;
; 1.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~958  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.776      ; 3.715      ;
; 1.667 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~896  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.775      ; 3.716      ;
; 1.670 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~60   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.781      ; 3.725      ;
; 1.672 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~437  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.768      ; 3.714      ;
; 1.674 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~316  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.726      ;
; 1.674 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~125  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.769      ; 3.717      ;
; 1.675 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~209  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.763      ;
; 1.677 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~971  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.769      ; 3.720      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1044 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; -0.771 ; -0.771       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.771 ; -0.771       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.771 ; -0.771       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -0.771 ; -0.771       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -0.771 ; -0.771       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datab          ;
; -0.771 ; -0.771       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datab          ;
; -0.378 ; -0.378       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa         ;
; -0.378 ; -0.378       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa         ;
; -0.378 ; -0.378       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|combout      ;
; -0.378 ; -0.378       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|combout      ;
; -0.378 ; -0.378       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout      ;
; -0.378 ; -0.378       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout      ;
; -0.378 ; -0.378       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datad        ;
; -0.378 ; -0.378       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datad        ;
; -0.267 ; -0.267       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.267 ; -0.267       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.267 ; -0.267       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -0.267 ; -0.267       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -0.267 ; -0.267       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|dataa         ;
; -0.267 ; -0.267       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|dataa         ;
; -0.267 ; -0.267       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datab          ;
; -0.267 ; -0.267       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datab          ;
; -0.267 ; -0.267       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout      ;
; -0.267 ; -0.267       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout      ;
; -0.021 ; -0.021       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~4|combout      ;
; -0.021 ; -0.021       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~4|combout      ;
; -0.021 ; -0.021       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad        ;
; -0.021 ; -0.021       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad        ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.020 ; -0.020       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datac        ;
; -0.020 ; -0.020       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datac        ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~3|combout     ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~3|combout     ;
; -0.007 ; -0.007       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datac        ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datac        ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~4|datac        ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~4|datac        ;
; 0.198  ; 0.198        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~7|combout    ;
; 0.198  ; 0.198        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~7|combout    ;
; 0.198  ; 0.198        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.198  ; 0.198        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.287  ; 0.287        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~1|combout     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~1|combout     ;
; 0.287  ; 0.287        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~3|datab       ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~3|datab       ;
; 0.287  ; 0.287        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|combout     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|combout     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|combout     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|combout     ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|datac       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|datac       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac        ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~6|combout    ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~6|combout    ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~7|datad      ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal10~7|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~6|datac      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~6|datac      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~6|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~6|datad      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|dataa      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|dataa      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|datab      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|datab      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|datac      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal10~7|datac      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~1|datab       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~1|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~1|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~1|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~2|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal6~3|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datab        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datab        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~4|datad        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 8.098  ; 8.098  ; Rise       ; clk             ;
;  display0[0] ; clk        ; 8.097  ; 8.097  ; Rise       ; clk             ;
;  display0[1] ; clk        ; 7.720  ; 7.720  ; Rise       ; clk             ;
;  display0[2] ; clk        ; 8.098  ; 8.098  ; Rise       ; clk             ;
;  display0[3] ; clk        ; 7.645  ; 7.645  ; Rise       ; clk             ;
;  display0[4] ; clk        ; 7.724  ; 7.724  ; Rise       ; clk             ;
;  display0[5] ; clk        ; 7.832  ; 7.832  ; Rise       ; clk             ;
;  display0[6] ; clk        ; 7.744  ; 7.744  ; Rise       ; clk             ;
; display1[*]  ; clk        ; 7.278  ; 7.278  ; Rise       ; clk             ;
;  display1[0] ; clk        ; 7.145  ; 7.145  ; Rise       ; clk             ;
;  display1[1] ; clk        ; 7.016  ; 7.016  ; Rise       ; clk             ;
;  display1[2] ; clk        ; 7.059  ; 7.059  ; Rise       ; clk             ;
;  display1[3] ; clk        ; 7.121  ; 7.121  ; Rise       ; clk             ;
;  display1[4] ; clk        ; 7.195  ; 7.195  ; Rise       ; clk             ;
;  display1[5] ; clk        ; 7.278  ; 7.278  ; Rise       ; clk             ;
;  display1[6] ; clk        ; 7.032  ; 7.032  ; Rise       ; clk             ;
; display2[*]  ; clk        ; 8.100  ; 8.100  ; Rise       ; clk             ;
;  display2[0] ; clk        ; 7.771  ; 7.771  ; Rise       ; clk             ;
;  display2[1] ; clk        ; 7.835  ; 7.835  ; Rise       ; clk             ;
;  display2[2] ; clk        ; 7.599  ; 7.599  ; Rise       ; clk             ;
;  display2[3] ; clk        ; 7.639  ; 7.639  ; Rise       ; clk             ;
;  display2[4] ; clk        ; 8.100  ; 8.100  ; Rise       ; clk             ;
;  display2[5] ; clk        ; 7.658  ; 7.658  ; Rise       ; clk             ;
;  display2[6] ; clk        ; 7.761  ; 7.761  ; Rise       ; clk             ;
; display3[*]  ; clk        ; 7.861  ; 7.861  ; Rise       ; clk             ;
;  display3[0] ; clk        ; 7.766  ; 7.766  ; Rise       ; clk             ;
;  display3[1] ; clk        ; 7.783  ; 7.783  ; Rise       ; clk             ;
;  display3[2] ; clk        ; 7.758  ; 7.758  ; Rise       ; clk             ;
;  display3[3] ; clk        ; 7.767  ; 7.767  ; Rise       ; clk             ;
;  display3[4] ; clk        ; 7.780  ; 7.780  ; Rise       ; clk             ;
;  display3[5] ; clk        ; 7.861  ; 7.861  ; Rise       ; clk             ;
;  display3[6] ; clk        ; 7.707  ; 7.707  ; Rise       ; clk             ;
; display4[*]  ; clk        ; 8.159  ; 8.159  ; Rise       ; clk             ;
;  display4[0] ; clk        ; 8.036  ; 8.036  ; Rise       ; clk             ;
;  display4[1] ; clk        ; 8.159  ; 8.159  ; Rise       ; clk             ;
;  display4[2] ; clk        ; 8.004  ; 8.004  ; Rise       ; clk             ;
;  display4[3] ; clk        ; 8.106  ; 8.106  ; Rise       ; clk             ;
;  display4[4] ; clk        ; 8.039  ; 8.039  ; Rise       ; clk             ;
;  display4[5] ; clk        ; 7.804  ; 7.804  ; Rise       ; clk             ;
;  display4[6] ; clk        ; 8.087  ; 8.087  ; Rise       ; clk             ;
; display5[*]  ; clk        ; 7.750  ; 7.750  ; Rise       ; clk             ;
;  display5[0] ; clk        ; 7.685  ; 7.685  ; Rise       ; clk             ;
;  display5[1] ; clk        ; 7.456  ; 7.456  ; Rise       ; clk             ;
;  display5[2] ; clk        ; 7.579  ; 7.579  ; Rise       ; clk             ;
;  display5[3] ; clk        ; 7.530  ; 7.530  ; Rise       ; clk             ;
;  display5[4] ; clk        ; 7.519  ; 7.519  ; Rise       ; clk             ;
;  display5[5] ; clk        ; 7.750  ; 7.750  ; Rise       ; clk             ;
;  display5[6] ; clk        ; 7.441  ; 7.441  ; Rise       ; clk             ;
; display6[*]  ; clk        ; 7.799  ; 7.799  ; Rise       ; clk             ;
;  display6[0] ; clk        ; 7.622  ; 7.622  ; Rise       ; clk             ;
;  display6[1] ; clk        ; 7.758  ; 7.758  ; Rise       ; clk             ;
;  display6[2] ; clk        ; 7.657  ; 7.657  ; Rise       ; clk             ;
;  display6[3] ; clk        ; 7.799  ; 7.799  ; Rise       ; clk             ;
;  display6[4] ; clk        ; 7.585  ; 7.585  ; Rise       ; clk             ;
;  display6[5] ; clk        ; 7.670  ; 7.670  ; Rise       ; clk             ;
;  display6[6] ; clk        ; 7.683  ; 7.683  ; Rise       ; clk             ;
; display7[*]  ; clk        ; 7.503  ; 7.503  ; Rise       ; clk             ;
;  display7[0] ; clk        ; 7.364  ; 7.364  ; Rise       ; clk             ;
;  display7[1] ; clk        ; 7.322  ; 7.322  ; Rise       ; clk             ;
;  display7[2] ; clk        ; 7.447  ; 7.447  ; Rise       ; clk             ;
;  display7[3] ; clk        ; 7.376  ; 7.376  ; Rise       ; clk             ;
;  display7[4] ; clk        ; 7.503  ; 7.503  ; Rise       ; clk             ;
;  display7[5] ; clk        ; 7.371  ; 7.371  ; Rise       ; clk             ;
;  display7[6] ; clk        ; 7.394  ; 7.394  ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 10.412 ; 10.412 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 10.394 ; 10.394 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 10.034 ; 10.034 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 10.412 ; 10.412 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 9.959  ; 9.959  ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 10.038 ; 10.038 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 10.146 ; 10.146 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 10.058 ; 10.058 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 9.707  ; 9.707  ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 9.574  ; 9.574  ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 9.445  ; 9.445  ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 9.488  ; 9.488  ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 9.550  ; 9.550  ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 9.624  ; 9.624  ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 9.707  ; 9.707  ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 9.461  ; 9.461  ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 10.409 ; 10.409 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 10.077 ; 10.077 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 10.142 ; 10.142 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 9.908  ; 9.908  ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 9.948  ; 9.948  ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 10.409 ; 10.409 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 9.966  ; 9.966  ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 10.063 ; 10.063 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 10.172 ; 10.172 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 10.077 ; 10.077 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 10.094 ; 10.094 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 10.069 ; 10.069 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 10.078 ; 10.078 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 10.091 ; 10.091 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 10.172 ; 10.172 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 10.018 ; 10.018 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 10.174 ; 10.174 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 10.051 ; 10.051 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 10.174 ; 10.174 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 10.019 ; 10.019 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 10.121 ; 10.121 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 10.054 ; 10.054 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 9.819  ; 9.819  ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 10.102 ; 10.102 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 10.049 ; 10.049 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 9.984  ; 9.984  ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 9.755  ; 9.755  ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 9.878  ; 9.878  ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 9.829  ; 9.829  ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 9.818  ; 9.818  ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 10.049 ; 10.049 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 9.740  ; 9.740  ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 10.015 ; 10.015 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 9.838  ; 9.838  ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 9.974  ; 9.974  ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 9.873  ; 9.873  ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 10.015 ; 10.015 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 9.741  ; 9.741  ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 9.886  ; 9.886  ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 9.899  ; 9.899  ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 9.702  ; 9.702  ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 9.563  ; 9.563  ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 9.521  ; 9.521  ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 9.646  ; 9.646  ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 9.575  ; 9.575  ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 9.702  ; 9.702  ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 9.570  ; 9.570  ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 9.593  ; 9.593  ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; display0[*]  ; clk        ; 5.279 ; 5.279 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 6.842 ; 6.842 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 5.346 ; 5.346 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 5.730 ; 5.730 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 5.279 ; 5.279 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 5.350 ; 5.350 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 5.464 ; 5.464 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 5.366 ; 5.366 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 5.731 ; 5.731 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 5.861 ; 5.861 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 5.731 ; 5.731 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 5.776 ; 5.776 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 5.909 ; 5.909 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 5.993 ; 5.993 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 5.749 ; 5.749 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 5.499 ; 5.499 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 5.678 ; 5.678 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 5.739 ; 5.739 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 5.499 ; 5.499 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 5.540 ; 5.540 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 5.995 ; 5.995 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 5.552 ; 5.552 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 5.667 ; 5.667 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 5.911 ; 5.911 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 5.973 ; 5.973 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 5.989 ; 5.989 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 5.965 ; 5.965 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 5.974 ; 5.974 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 5.985 ; 5.985 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 6.066 ; 6.066 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 5.911 ; 5.911 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 6.128 ; 6.128 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 6.251 ; 6.251 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 6.097 ; 6.097 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 6.199 ; 6.199 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 6.131 ; 6.131 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 6.180 ; 6.180 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 5.791 ; 5.791 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 6.039 ; 6.039 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 5.812 ; 5.812 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 5.887 ; 5.887 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 5.875 ; 5.875 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 6.106 ; 6.106 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 5.791 ; 5.791 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 5.924 ; 5.924 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 6.029 ; 6.029 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 6.161 ; 6.161 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 6.064 ; 6.064 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 6.212 ; 6.212 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 5.924 ; 5.924 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 6.081 ; 6.081 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 6.098 ; 6.098 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 5.432 ; 5.432 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 5.475 ; 5.475 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 5.432 ; 5.432 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 5.558 ; 5.558 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 5.486 ; 5.486 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 5.613 ; 5.613 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 5.482 ; 5.482 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 5.501 ; 5.501 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 7.402 ; 7.402 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 9.056 ; 9.056 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 7.469 ; 7.469 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 7.853 ; 7.853 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 7.402 ; 7.402 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 7.473 ; 7.473 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 7.587 ; 7.587 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 7.489 ; 7.489 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 7.774 ; 7.774 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 7.902 ; 7.902 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 7.774 ; 7.774 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 7.809 ; 7.809 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 7.871 ; 7.871 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 7.941 ; 7.941 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 8.026 ; 8.026 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 7.784 ; 7.784 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 7.786 ; 7.786 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 7.965 ; 7.965 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 8.026 ; 8.026 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 7.786 ; 7.786 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 7.827 ; 7.827 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 8.282 ; 8.282 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 7.839 ; 7.839 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 7.954 ; 7.954 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 7.867 ; 7.867 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 7.929 ; 7.929 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 7.945 ; 7.945 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 7.921 ; 7.921 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 7.930 ; 7.930 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 7.941 ; 7.941 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 8.022 ; 8.022 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 7.867 ; 7.867 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 7.916 ; 7.916 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 8.149 ; 8.149 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 8.272 ; 8.272 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 8.118 ; 8.118 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 8.220 ; 8.220 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 8.152 ; 8.152 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 7.916 ; 7.916 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 8.201 ; 8.201 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 7.628 ; 7.628 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 7.876 ; 7.876 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 7.649 ; 7.649 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 7.772 ; 7.772 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 7.724 ; 7.724 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 7.712 ; 7.712 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 7.943 ; 7.943 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 7.628 ; 7.628 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 7.897 ; 7.897 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 8.056 ; 8.056 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 8.188 ; 8.188 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 8.091 ; 8.091 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 8.239 ; 8.239 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 7.897 ; 7.897 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 8.108 ; 8.108 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 8.125 ; 8.125 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 7.506 ; 7.506 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 7.549 ; 7.549 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 7.506 ; 7.506 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 7.632 ; 7.632 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 7.560 ; 7.560 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 7.687 ; 7.687 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 7.556 ; 7.556 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 7.575 ; 7.575 ; Rise       ; clk_mem         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                                                                                 ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                      ; -18.375    ; -4.157 ; N/A      ; N/A     ; -2.573              ;
;  clk                                                                                                                  ; -18.375    ; 0.776  ; N/A      ; N/A     ; -1.380              ;
;  clk_mem                                                                                                              ; -14.474    ; 0.285  ; N/A      ; N/A     ; -2.000              ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.129     ; -4.157 ; N/A      ; N/A     ; -2.573              ;
; Design-wide TNS                                                                                                       ; -17651.725 ; -4.157 ; 0.0      ; 0.0     ; -1460.654           ;
;  clk                                                                                                                  ; -17060.945 ; 0.000  ; N/A      ; N/A     ; -1033.380           ;
;  clk_mem                                                                                                              ; -585.651   ; 0.000  ; N/A      ; N/A     ; -374.916            ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.129     ; -4.157 ; N/A      ; N/A     ; -52.358             ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 16.145 ; 16.145 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 15.781 ; 15.781 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 15.328 ; 15.328 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 16.145 ; 16.145 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 15.109 ; 15.109 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 15.334 ; 15.334 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 15.552 ; 15.552 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 15.342 ; 15.342 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 14.351 ; 14.351 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 14.088 ; 14.088 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 13.835 ; 13.835 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 13.889 ; 13.889 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 14.062 ; 14.062 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 14.178 ; 14.178 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 14.351 ; 14.351 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 13.853 ; 13.853 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 15.847 ; 15.847 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 15.381 ; 15.381 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 15.519 ; 15.519 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 15.022 ; 15.022 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 15.079 ; 15.079 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 15.847 ; 15.847 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 15.111 ; 15.111 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 15.323 ; 15.323 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 15.554 ; 15.554 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 15.357 ; 15.357 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 15.387 ; 15.387 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 15.208 ; 15.208 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 15.360 ; 15.360 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 15.247 ; 15.247 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 15.554 ; 15.554 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 15.262 ; 15.262 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 16.193 ; 16.193 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 15.945 ; 15.945 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 16.193 ; 16.193 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 15.855 ; 15.855 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 16.082 ; 16.082 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 15.936 ; 15.936 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 15.384 ; 15.384 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 16.048 ; 16.048 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 15.371 ; 15.371 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 15.371 ; 15.371 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 14.594 ; 14.594 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 14.813 ; 14.813 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 14.770 ; 14.770 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 14.776 ; 14.776 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 15.316 ; 15.316 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 14.558 ; 14.558 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 15.333 ; 15.333 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 14.874 ; 14.874 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 15.257 ; 15.257 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 15.028 ; 15.028 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 15.333 ; 15.333 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 14.908 ; 14.908 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 15.051 ; 15.051 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 15.118 ; 15.118 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 14.703 ; 14.703 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 14.441 ; 14.441 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 14.391 ; 14.391 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 14.639 ; 14.639 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 14.442 ; 14.442 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 14.703 ; 14.703 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 14.438 ; 14.438 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 14.460 ; 14.460 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 19.853 ; 19.853 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 19.579 ; 19.579 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 19.036 ; 19.036 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 19.853 ; 19.853 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 18.817 ; 18.817 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 19.042 ; 19.042 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 19.260 ; 19.260 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 19.050 ; 19.050 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 18.392 ; 18.392 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 18.129 ; 18.129 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 17.876 ; 17.876 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 17.930 ; 17.930 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 18.103 ; 18.103 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 18.219 ; 18.219 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 18.392 ; 18.392 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 17.894 ; 17.894 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 19.647 ; 19.647 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 19.181 ; 19.181 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 19.319 ; 19.319 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 18.822 ; 18.822 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 18.879 ; 18.879 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 19.647 ; 19.647 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 18.911 ; 18.911 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 19.123 ; 19.123 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 19.320 ; 19.320 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 19.123 ; 19.123 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 19.153 ; 19.153 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 18.974 ; 18.974 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 19.126 ; 19.126 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 19.013 ; 19.013 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 19.320 ; 19.320 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 19.028 ; 19.028 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 19.342 ; 19.342 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 19.094 ; 19.094 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 19.342 ; 19.342 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 19.004 ; 19.004 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 19.231 ; 19.231 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 19.085 ; 19.085 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 18.533 ; 18.533 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 19.197 ; 19.197 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 19.018 ; 19.018 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 19.018 ; 19.018 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 18.241 ; 18.241 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 18.460 ; 18.460 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 18.417 ; 18.417 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 18.423 ; 18.423 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 18.963 ; 18.963 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 18.205 ; 18.205 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 18.884 ; 18.884 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 18.425 ; 18.425 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 18.808 ; 18.808 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 18.579 ; 18.579 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 18.884 ; 18.884 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 18.503 ; 18.503 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 18.602 ; 18.602 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 18.669 ; 18.669 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 18.304 ; 18.304 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 18.042 ; 18.042 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 17.992 ; 17.992 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 18.240 ; 18.240 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 18.043 ; 18.043 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 18.304 ; 18.304 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 18.039 ; 18.039 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 18.061 ; 18.061 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; display0[*]  ; clk        ; 5.279 ; 5.279 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 6.842 ; 6.842 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 5.346 ; 5.346 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 5.730 ; 5.730 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 5.279 ; 5.279 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 5.350 ; 5.350 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 5.464 ; 5.464 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 5.366 ; 5.366 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 5.731 ; 5.731 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 5.861 ; 5.861 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 5.731 ; 5.731 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 5.776 ; 5.776 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 5.909 ; 5.909 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 5.993 ; 5.993 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 5.749 ; 5.749 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 5.499 ; 5.499 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 5.678 ; 5.678 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 5.739 ; 5.739 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 5.499 ; 5.499 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 5.540 ; 5.540 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 5.995 ; 5.995 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 5.552 ; 5.552 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 5.667 ; 5.667 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 5.911 ; 5.911 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 5.973 ; 5.973 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 5.989 ; 5.989 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 5.965 ; 5.965 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 5.974 ; 5.974 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 5.985 ; 5.985 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 6.066 ; 6.066 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 5.911 ; 5.911 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 6.128 ; 6.128 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 6.251 ; 6.251 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 6.097 ; 6.097 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 6.199 ; 6.199 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 6.131 ; 6.131 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 6.180 ; 6.180 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 5.791 ; 5.791 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 6.039 ; 6.039 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 5.812 ; 5.812 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 5.935 ; 5.935 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 5.887 ; 5.887 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 5.875 ; 5.875 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 6.106 ; 6.106 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 5.791 ; 5.791 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 5.924 ; 5.924 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 6.029 ; 6.029 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 6.161 ; 6.161 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 6.064 ; 6.064 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 6.212 ; 6.212 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 5.924 ; 5.924 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 6.081 ; 6.081 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 6.098 ; 6.098 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 5.432 ; 5.432 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 5.475 ; 5.475 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 5.432 ; 5.432 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 5.558 ; 5.558 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 5.486 ; 5.486 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 5.613 ; 5.613 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 5.482 ; 5.482 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 5.501 ; 5.501 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 7.402 ; 7.402 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 9.056 ; 9.056 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 7.469 ; 7.469 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 7.853 ; 7.853 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 7.402 ; 7.402 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 7.473 ; 7.473 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 7.587 ; 7.587 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 7.489 ; 7.489 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 7.774 ; 7.774 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 7.902 ; 7.902 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 7.774 ; 7.774 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 7.809 ; 7.809 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 7.871 ; 7.871 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 7.941 ; 7.941 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 8.026 ; 8.026 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 7.784 ; 7.784 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 7.786 ; 7.786 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 7.965 ; 7.965 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 8.026 ; 8.026 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 7.786 ; 7.786 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 7.827 ; 7.827 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 8.282 ; 8.282 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 7.839 ; 7.839 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 7.954 ; 7.954 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 7.867 ; 7.867 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 7.929 ; 7.929 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 7.945 ; 7.945 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 7.921 ; 7.921 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 7.930 ; 7.930 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 7.941 ; 7.941 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 8.022 ; 8.022 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 7.867 ; 7.867 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 7.916 ; 7.916 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 8.149 ; 8.149 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 8.272 ; 8.272 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 8.118 ; 8.118 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 8.220 ; 8.220 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 8.152 ; 8.152 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 7.916 ; 7.916 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 8.201 ; 8.201 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 7.628 ; 7.628 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 7.876 ; 7.876 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 7.649 ; 7.649 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 7.772 ; 7.772 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 7.724 ; 7.724 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 7.712 ; 7.712 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 7.943 ; 7.943 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 7.628 ; 7.628 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 7.897 ; 7.897 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 8.056 ; 8.056 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 8.188 ; 8.188 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 8.091 ; 8.091 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 8.239 ; 8.239 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 7.897 ; 7.897 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 8.108 ; 8.108 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 8.125 ; 8.125 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 7.506 ; 7.506 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 7.549 ; 7.549 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 7.506 ; 7.506 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 7.632 ; 7.632 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 7.560 ; 7.560 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 7.687 ; 7.687 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 7.556 ; 7.556 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 7.575 ; 7.575 ; Rise       ; clk_mem         ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 4807836  ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 47239584 ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 433204   ; 433204   ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 39888    ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk_mem                                                                                                              ; 385632   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                              ; 3928     ; 3928     ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 160      ; 0        ; 160      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 20       ; 20       ; 20       ; 20       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 4807836  ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 47239584 ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 433204   ; 433204   ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 39888    ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk_mem                                                                                                              ; 385632   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                              ; 3928     ; 3928     ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 160      ; 0        ; 160      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 20       ; 20       ; 20       ; 20       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 7616  ; 7616 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Feb 08 23:24:14 2017
Info: Command: quartus_sta uniciclo -c uniciclo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bregula|c_ula|c4[3]~3  from: dataa  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~3  from: datab  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~4  from: dataa  to: combout
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[13]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -18.375
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -18.375    -17060.945 clk 
    Info (332119):   -14.474      -585.651 clk_mem 
    Info (332119):    -5.129        -5.129 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -4.157
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.157        -4.157 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.637         0.000 clk_mem 
    Info (332119):     1.541         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.573
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.573       -52.358 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -374.916 clk_mem 
    Info (332119):    -1.380     -1033.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bregula|c_ula|c4[3]~3  from: dataa  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~3  from: datab  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~4  from: dataa  to: combout
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[13]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.311     -7685.040 clk 
    Info (332119):    -6.436      -281.115 clk_mem 
    Info (332119):    -2.305        -2.305 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -1.827
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.827        -1.827 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.285         0.000 clk_mem 
    Info (332119):     0.776         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -374.916 clk_mem 
    Info (332119):    -1.380     -1033.380 clk 
    Info (332119):    -0.771       -10.512 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 481 megabytes
    Info: Processing ended: Wed Feb 08 23:24:20 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


