Version 3.2 HI-TECH Software Intermediate Code
"633 C:\Program Files\Microchip\xc8\v2.32\pic\include\proc\pic18f4520.h
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"2144
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"20 io.h
[v _digitalWrite `(v ~T0 @X0 0 ef2`i`i ]
"56 lcd.c
[c E2359 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 .. ]
[n E2359 pin_label PIN_A0 PIN_A1 PIN_A2 PIN_A3 PIN_A4 PIN_A5 PIN_A6 PIN_A7 PIN_B0 PIN_B1 PIN_B2 PIN_B3 PIN_B4 PIN_B5 PIN_B6 PIN_B7 PIN_C0 PIN_C1 PIN_C2 PIN_C3 PIN_C4 PIN_C5 PIN_C6 PIN_C7 PIN_D0 PIN_D1 PIN_D2 PIN_D3 PIN_D4 PIN_D5 PIN_D6 PIN_D7 PIN_E0 PIN_E1 PIN_E2 PIN_E3 PIN_E4 PIN_E5 PIN_E6 PIN_E7  ]
"22 io.h
[v _pinMode `(v ~T0 @X0 0 ef2`i`i ]
[; ;lcd.h: 23: void lcdCommand(unsigned char cmd);
[; ;lcd.h: 24: void lcdData(unsigned char valor);
[; ;lcd.h: 25: void lcdInit(void);
[; ;pic18f4520.h: 53: extern volatile unsigned char PORTA __at(0xF80);
"55 C:\Program Files\Microchip\xc8\v2.32\pic\include\proc\pic18f4520.h
[; ;pic18f4520.h: 55: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4520.h: 58: typedef union {
[; ;pic18f4520.h: 59: struct {
[; ;pic18f4520.h: 60: unsigned RA0 :1;
[; ;pic18f4520.h: 61: unsigned RA1 :1;
[; ;pic18f4520.h: 62: unsigned RA2 :1;
[; ;pic18f4520.h: 63: unsigned RA3 :1;
[; ;pic18f4520.h: 64: unsigned RA4 :1;
[; ;pic18f4520.h: 65: unsigned RA5 :1;
[; ;pic18f4520.h: 66: unsigned RA6 :1;
[; ;pic18f4520.h: 67: unsigned RA7 :1;
[; ;pic18f4520.h: 68: };
[; ;pic18f4520.h: 69: struct {
[; ;pic18f4520.h: 70: unsigned AN0 :1;
[; ;pic18f4520.h: 71: unsigned AN1 :1;
[; ;pic18f4520.h: 72: unsigned AN2 :1;
[; ;pic18f4520.h: 73: unsigned AN3 :1;
[; ;pic18f4520.h: 74: unsigned T0CKI :1;
[; ;pic18f4520.h: 75: unsigned AN4 :1;
[; ;pic18f4520.h: 76: unsigned OSC2 :1;
[; ;pic18f4520.h: 77: unsigned OSC1 :1;
[; ;pic18f4520.h: 78: };
[; ;pic18f4520.h: 79: struct {
[; ;pic18f4520.h: 80: unsigned :2;
[; ;pic18f4520.h: 81: unsigned VREFN :1;
[; ;pic18f4520.h: 82: unsigned VREFP :1;
[; ;pic18f4520.h: 83: unsigned :1;
[; ;pic18f4520.h: 84: unsigned SS :1;
[; ;pic18f4520.h: 85: unsigned CLKO :1;
[; ;pic18f4520.h: 86: unsigned CLKI :1;
[; ;pic18f4520.h: 87: };
[; ;pic18f4520.h: 88: struct {
[; ;pic18f4520.h: 89: unsigned :5;
[; ;pic18f4520.h: 90: unsigned NOT_SS :1;
[; ;pic18f4520.h: 91: };
[; ;pic18f4520.h: 92: struct {
[; ;pic18f4520.h: 93: unsigned :2;
[; ;pic18f4520.h: 94: unsigned CVREF :1;
[; ;pic18f4520.h: 95: unsigned :2;
[; ;pic18f4520.h: 96: unsigned nSS :1;
[; ;pic18f4520.h: 97: };
[; ;pic18f4520.h: 98: struct {
[; ;pic18f4520.h: 99: unsigned :5;
[; ;pic18f4520.h: 100: unsigned LVDIN :1;
[; ;pic18f4520.h: 101: };
[; ;pic18f4520.h: 102: struct {
[; ;pic18f4520.h: 103: unsigned :5;
[; ;pic18f4520.h: 104: unsigned HLVDIN :1;
[; ;pic18f4520.h: 105: };
[; ;pic18f4520.h: 106: struct {
[; ;pic18f4520.h: 107: unsigned :4;
[; ;pic18f4520.h: 108: unsigned C1OUT :1;
[; ;pic18f4520.h: 109: unsigned C2OUT :1;
[; ;pic18f4520.h: 110: };
[; ;pic18f4520.h: 111: struct {
[; ;pic18f4520.h: 112: unsigned ULPWUIN :1;
[; ;pic18f4520.h: 113: unsigned :6;
[; ;pic18f4520.h: 114: unsigned RJPU :1;
[; ;pic18f4520.h: 115: };
[; ;pic18f4520.h: 116: } PORTAbits_t;
[; ;pic18f4520.h: 117: extern volatile PORTAbits_t PORTAbits __at(0xF80);
[; ;pic18f4520.h: 272: extern volatile unsigned char PORTB __at(0xF81);
"274
[; ;pic18f4520.h: 274: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4520.h: 277: typedef union {
[; ;pic18f4520.h: 278: struct {
[; ;pic18f4520.h: 279: unsigned RB0 :1;
[; ;pic18f4520.h: 280: unsigned RB1 :1;
[; ;pic18f4520.h: 281: unsigned RB2 :1;
[; ;pic18f4520.h: 282: unsigned RB3 :1;
[; ;pic18f4520.h: 283: unsigned RB4 :1;
[; ;pic18f4520.h: 284: unsigned RB5 :1;
[; ;pic18f4520.h: 285: unsigned RB6 :1;
[; ;pic18f4520.h: 286: unsigned RB7 :1;
[; ;pic18f4520.h: 287: };
[; ;pic18f4520.h: 288: struct {
[; ;pic18f4520.h: 289: unsigned INT0 :1;
[; ;pic18f4520.h: 290: unsigned INT1 :1;
[; ;pic18f4520.h: 291: unsigned INT2 :1;
[; ;pic18f4520.h: 292: unsigned CCP2 :1;
[; ;pic18f4520.h: 293: unsigned KBI0 :1;
[; ;pic18f4520.h: 294: unsigned KBI1 :1;
[; ;pic18f4520.h: 295: unsigned KBI2 :1;
[; ;pic18f4520.h: 296: unsigned KBI3 :1;
[; ;pic18f4520.h: 297: };
[; ;pic18f4520.h: 298: struct {
[; ;pic18f4520.h: 299: unsigned AN12 :1;
[; ;pic18f4520.h: 300: unsigned AN10 :1;
[; ;pic18f4520.h: 301: unsigned AN8 :1;
[; ;pic18f4520.h: 302: unsigned AN9 :1;
[; ;pic18f4520.h: 303: unsigned AN11 :1;
[; ;pic18f4520.h: 304: unsigned PGM :1;
[; ;pic18f4520.h: 305: unsigned PGC :1;
[; ;pic18f4520.h: 306: unsigned PGD :1;
[; ;pic18f4520.h: 307: };
[; ;pic18f4520.h: 308: struct {
[; ;pic18f4520.h: 309: unsigned FLT0 :1;
[; ;pic18f4520.h: 310: };
[; ;pic18f4520.h: 311: struct {
[; ;pic18f4520.h: 312: unsigned :3;
[; ;pic18f4520.h: 313: unsigned CCP2_PA2 :1;
[; ;pic18f4520.h: 314: };
[; ;pic18f4520.h: 315: } PORTBbits_t;
[; ;pic18f4520.h: 316: extern volatile PORTBbits_t PORTBbits __at(0xF81);
[; ;pic18f4520.h: 451: extern volatile unsigned char PORTC __at(0xF82);
"453
[; ;pic18f4520.h: 453: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4520.h: 456: typedef union {
[; ;pic18f4520.h: 457: struct {
[; ;pic18f4520.h: 458: unsigned RC0 :1;
[; ;pic18f4520.h: 459: unsigned RC1 :1;
[; ;pic18f4520.h: 460: unsigned RC2 :1;
[; ;pic18f4520.h: 461: unsigned RC3 :1;
[; ;pic18f4520.h: 462: unsigned RC4 :1;
[; ;pic18f4520.h: 463: unsigned RC5 :1;
[; ;pic18f4520.h: 464: unsigned RC6 :1;
[; ;pic18f4520.h: 465: unsigned RC7 :1;
[; ;pic18f4520.h: 466: };
[; ;pic18f4520.h: 467: struct {
[; ;pic18f4520.h: 468: unsigned T1OSO :1;
[; ;pic18f4520.h: 469: unsigned T1OSI :1;
[; ;pic18f4520.h: 470: unsigned CCP1 :1;
[; ;pic18f4520.h: 471: unsigned SCK :1;
[; ;pic18f4520.h: 472: unsigned SDI :1;
[; ;pic18f4520.h: 473: unsigned SDO :1;
[; ;pic18f4520.h: 474: unsigned TX :1;
[; ;pic18f4520.h: 475: unsigned RX :1;
[; ;pic18f4520.h: 476: };
[; ;pic18f4520.h: 477: struct {
[; ;pic18f4520.h: 478: unsigned T13CKI :1;
[; ;pic18f4520.h: 479: unsigned CCP2 :1;
[; ;pic18f4520.h: 480: unsigned :1;
[; ;pic18f4520.h: 481: unsigned SCL :1;
[; ;pic18f4520.h: 482: unsigned SDA :1;
[; ;pic18f4520.h: 483: unsigned :1;
[; ;pic18f4520.h: 484: unsigned CK :1;
[; ;pic18f4520.h: 485: unsigned DT :1;
[; ;pic18f4520.h: 486: };
[; ;pic18f4520.h: 487: struct {
[; ;pic18f4520.h: 488: unsigned T1CKI :1;
[; ;pic18f4520.h: 489: unsigned :1;
[; ;pic18f4520.h: 490: unsigned P1A :1;
[; ;pic18f4520.h: 491: };
[; ;pic18f4520.h: 492: struct {
[; ;pic18f4520.h: 493: unsigned :1;
[; ;pic18f4520.h: 494: unsigned PA2 :1;
[; ;pic18f4520.h: 495: unsigned PA1 :1;
[; ;pic18f4520.h: 496: };
[; ;pic18f4520.h: 497: } PORTCbits_t;
[; ;pic18f4520.h: 498: extern volatile PORTCbits_t PORTCbits __at(0xF82);
[; ;pic18f4520.h: 633: extern volatile unsigned char PORTD __at(0xF83);
"635
[; ;pic18f4520.h: 635: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4520.h: 638: typedef union {
[; ;pic18f4520.h: 639: struct {
[; ;pic18f4520.h: 640: unsigned RD0 :1;
[; ;pic18f4520.h: 641: unsigned RD1 :1;
[; ;pic18f4520.h: 642: unsigned RD2 :1;
[; ;pic18f4520.h: 643: unsigned RD3 :1;
[; ;pic18f4520.h: 644: unsigned RD4 :1;
[; ;pic18f4520.h: 645: unsigned RD5 :1;
[; ;pic18f4520.h: 646: unsigned RD6 :1;
[; ;pic18f4520.h: 647: unsigned RD7 :1;
[; ;pic18f4520.h: 648: };
[; ;pic18f4520.h: 649: struct {
[; ;pic18f4520.h: 650: unsigned PSP0 :1;
[; ;pic18f4520.h: 651: unsigned PSP1 :1;
[; ;pic18f4520.h: 652: unsigned PSP2 :1;
[; ;pic18f4520.h: 653: unsigned PSP3 :1;
[; ;pic18f4520.h: 654: unsigned PSP4 :1;
[; ;pic18f4520.h: 655: unsigned PSP5 :1;
[; ;pic18f4520.h: 656: unsigned PSP6 :1;
[; ;pic18f4520.h: 657: unsigned PSP7 :1;
[; ;pic18f4520.h: 658: };
[; ;pic18f4520.h: 659: struct {
[; ;pic18f4520.h: 660: unsigned :5;
[; ;pic18f4520.h: 661: unsigned P1B :1;
[; ;pic18f4520.h: 662: unsigned P1C :1;
[; ;pic18f4520.h: 663: unsigned P1D :1;
[; ;pic18f4520.h: 664: };
[; ;pic18f4520.h: 665: struct {
[; ;pic18f4520.h: 666: unsigned :7;
[; ;pic18f4520.h: 667: unsigned SS2 :1;
[; ;pic18f4520.h: 668: };
[; ;pic18f4520.h: 669: } PORTDbits_t;
[; ;pic18f4520.h: 670: extern volatile PORTDbits_t PORTDbits __at(0xF83);
[; ;pic18f4520.h: 775: extern volatile unsigned char PORTE __at(0xF84);
"777
[; ;pic18f4520.h: 777: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4520.h: 780: typedef union {
[; ;pic18f4520.h: 781: struct {
[; ;pic18f4520.h: 782: unsigned RE0 :1;
[; ;pic18f4520.h: 783: unsigned RE1 :1;
[; ;pic18f4520.h: 784: unsigned RE2 :1;
[; ;pic18f4520.h: 785: unsigned RE3 :1;
[; ;pic18f4520.h: 786: };
[; ;pic18f4520.h: 787: struct {
[; ;pic18f4520.h: 788: unsigned RD :1;
[; ;pic18f4520.h: 789: unsigned WR :1;
[; ;pic18f4520.h: 790: unsigned CS :1;
[; ;pic18f4520.h: 791: unsigned MCLR :1;
[; ;pic18f4520.h: 792: };
[; ;pic18f4520.h: 793: struct {
[; ;pic18f4520.h: 794: unsigned NOT_RD :1;
[; ;pic18f4520.h: 795: };
[; ;pic18f4520.h: 796: struct {
[; ;pic18f4520.h: 797: unsigned :1;
[; ;pic18f4520.h: 798: unsigned NOT_WR :1;
[; ;pic18f4520.h: 799: };
[; ;pic18f4520.h: 800: struct {
[; ;pic18f4520.h: 801: unsigned :2;
[; ;pic18f4520.h: 802: unsigned NOT_CS :1;
[; ;pic18f4520.h: 803: };
[; ;pic18f4520.h: 804: struct {
[; ;pic18f4520.h: 805: unsigned :3;
[; ;pic18f4520.h: 806: unsigned NOT_MCLR :1;
[; ;pic18f4520.h: 807: };
[; ;pic18f4520.h: 808: struct {
[; ;pic18f4520.h: 809: unsigned nRD :1;
[; ;pic18f4520.h: 810: unsigned nWR :1;
[; ;pic18f4520.h: 811: unsigned nCS :1;
[; ;pic18f4520.h: 812: unsigned nMCLR :1;
[; ;pic18f4520.h: 813: };
[; ;pic18f4520.h: 814: struct {
[; ;pic18f4520.h: 815: unsigned AN5 :1;
[; ;pic18f4520.h: 816: unsigned AN6 :1;
[; ;pic18f4520.h: 817: unsigned AN7 :1;
[; ;pic18f4520.h: 818: unsigned VPP :1;
[; ;pic18f4520.h: 819: };
[; ;pic18f4520.h: 820: struct {
[; ;pic18f4520.h: 821: unsigned PD2 :1;
[; ;pic18f4520.h: 822: unsigned PC2 :1;
[; ;pic18f4520.h: 823: unsigned CCP10 :1;
[; ;pic18f4520.h: 824: unsigned CCP9E :1;
[; ;pic18f4520.h: 825: };
[; ;pic18f4520.h: 826: struct {
[; ;pic18f4520.h: 827: unsigned RDE :1;
[; ;pic18f4520.h: 828: unsigned WRE :1;
[; ;pic18f4520.h: 829: unsigned PB2 :1;
[; ;pic18f4520.h: 830: unsigned PC3E :1;
[; ;pic18f4520.h: 831: };
[; ;pic18f4520.h: 832: } PORTEbits_t;
[; ;pic18f4520.h: 833: extern volatile PORTEbits_t PORTEbits __at(0xF84);
[; ;pic18f4520.h: 978: extern volatile unsigned char LATA __at(0xF89);
"980
[; ;pic18f4520.h: 980: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4520.h: 983: typedef union {
[; ;pic18f4520.h: 984: struct {
[; ;pic18f4520.h: 985: unsigned LATA0 :1;
[; ;pic18f4520.h: 986: unsigned LATA1 :1;
[; ;pic18f4520.h: 987: unsigned LATA2 :1;
[; ;pic18f4520.h: 988: unsigned LATA3 :1;
[; ;pic18f4520.h: 989: unsigned LATA4 :1;
[; ;pic18f4520.h: 990: unsigned LATA5 :1;
[; ;pic18f4520.h: 991: unsigned LATA6 :1;
[; ;pic18f4520.h: 992: unsigned LATA7 :1;
[; ;pic18f4520.h: 993: };
[; ;pic18f4520.h: 994: struct {
[; ;pic18f4520.h: 995: unsigned LA0 :1;
[; ;pic18f4520.h: 996: unsigned LA1 :1;
[; ;pic18f4520.h: 997: unsigned LA2 :1;
[; ;pic18f4520.h: 998: unsigned LA3 :1;
[; ;pic18f4520.h: 999: unsigned LA4 :1;
[; ;pic18f4520.h: 1000: unsigned LA5 :1;
[; ;pic18f4520.h: 1001: unsigned LA6 :1;
[; ;pic18f4520.h: 1002: unsigned LA7 :1;
[; ;pic18f4520.h: 1003: };
[; ;pic18f4520.h: 1004: } LATAbits_t;
[; ;pic18f4520.h: 1005: extern volatile LATAbits_t LATAbits __at(0xF89);
[; ;pic18f4520.h: 1090: extern volatile unsigned char LATB __at(0xF8A);
"1092
[; ;pic18f4520.h: 1092: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4520.h: 1095: typedef union {
[; ;pic18f4520.h: 1096: struct {
[; ;pic18f4520.h: 1097: unsigned LATB0 :1;
[; ;pic18f4520.h: 1098: unsigned LATB1 :1;
[; ;pic18f4520.h: 1099: unsigned LATB2 :1;
[; ;pic18f4520.h: 1100: unsigned LATB3 :1;
[; ;pic18f4520.h: 1101: unsigned LATB4 :1;
[; ;pic18f4520.h: 1102: unsigned LATB5 :1;
[; ;pic18f4520.h: 1103: unsigned LATB6 :1;
[; ;pic18f4520.h: 1104: unsigned LATB7 :1;
[; ;pic18f4520.h: 1105: };
[; ;pic18f4520.h: 1106: struct {
[; ;pic18f4520.h: 1107: unsigned LB0 :1;
[; ;pic18f4520.h: 1108: unsigned LB1 :1;
[; ;pic18f4520.h: 1109: unsigned LB2 :1;
[; ;pic18f4520.h: 1110: unsigned LB3 :1;
[; ;pic18f4520.h: 1111: unsigned LB4 :1;
[; ;pic18f4520.h: 1112: unsigned LB5 :1;
[; ;pic18f4520.h: 1113: unsigned LB6 :1;
[; ;pic18f4520.h: 1114: unsigned LB7 :1;
[; ;pic18f4520.h: 1115: };
[; ;pic18f4520.h: 1116: } LATBbits_t;
[; ;pic18f4520.h: 1117: extern volatile LATBbits_t LATBbits __at(0xF8A);
[; ;pic18f4520.h: 1202: extern volatile unsigned char LATC __at(0xF8B);
"1204
[; ;pic18f4520.h: 1204: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4520.h: 1207: typedef union {
[; ;pic18f4520.h: 1208: struct {
[; ;pic18f4520.h: 1209: unsigned LATC0 :1;
[; ;pic18f4520.h: 1210: unsigned LATC1 :1;
[; ;pic18f4520.h: 1211: unsigned LATC2 :1;
[; ;pic18f4520.h: 1212: unsigned LATC3 :1;
[; ;pic18f4520.h: 1213: unsigned LATC4 :1;
[; ;pic18f4520.h: 1214: unsigned LATC5 :1;
[; ;pic18f4520.h: 1215: unsigned LATC6 :1;
[; ;pic18f4520.h: 1216: unsigned LATC7 :1;
[; ;pic18f4520.h: 1217: };
[; ;pic18f4520.h: 1218: struct {
[; ;pic18f4520.h: 1219: unsigned LC0 :1;
[; ;pic18f4520.h: 1220: unsigned LC1 :1;
[; ;pic18f4520.h: 1221: unsigned LC2 :1;
[; ;pic18f4520.h: 1222: unsigned LC3 :1;
[; ;pic18f4520.h: 1223: unsigned LC4 :1;
[; ;pic18f4520.h: 1224: unsigned LC5 :1;
[; ;pic18f4520.h: 1225: unsigned LC6 :1;
[; ;pic18f4520.h: 1226: unsigned LC7 :1;
[; ;pic18f4520.h: 1227: };
[; ;pic18f4520.h: 1228: } LATCbits_t;
[; ;pic18f4520.h: 1229: extern volatile LATCbits_t LATCbits __at(0xF8B);
[; ;pic18f4520.h: 1314: extern volatile unsigned char LATD __at(0xF8C);
"1316
[; ;pic18f4520.h: 1316: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4520.h: 1319: typedef union {
[; ;pic18f4520.h: 1320: struct {
[; ;pic18f4520.h: 1321: unsigned LATD0 :1;
[; ;pic18f4520.h: 1322: unsigned LATD1 :1;
[; ;pic18f4520.h: 1323: unsigned LATD2 :1;
[; ;pic18f4520.h: 1324: unsigned LATD3 :1;
[; ;pic18f4520.h: 1325: unsigned LATD4 :1;
[; ;pic18f4520.h: 1326: unsigned LATD5 :1;
[; ;pic18f4520.h: 1327: unsigned LATD6 :1;
[; ;pic18f4520.h: 1328: unsigned LATD7 :1;
[; ;pic18f4520.h: 1329: };
[; ;pic18f4520.h: 1330: struct {
[; ;pic18f4520.h: 1331: unsigned LD0 :1;
[; ;pic18f4520.h: 1332: unsigned LD1 :1;
[; ;pic18f4520.h: 1333: unsigned LD2 :1;
[; ;pic18f4520.h: 1334: unsigned LD3 :1;
[; ;pic18f4520.h: 1335: unsigned LD4 :1;
[; ;pic18f4520.h: 1336: unsigned LD5 :1;
[; ;pic18f4520.h: 1337: unsigned LD6 :1;
[; ;pic18f4520.h: 1338: unsigned LD7 :1;
[; ;pic18f4520.h: 1339: };
[; ;pic18f4520.h: 1340: } LATDbits_t;
[; ;pic18f4520.h: 1341: extern volatile LATDbits_t LATDbits __at(0xF8C);
[; ;pic18f4520.h: 1426: extern volatile unsigned char LATE __at(0xF8D);
"1428
[; ;pic18f4520.h: 1428: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4520.h: 1431: typedef union {
[; ;pic18f4520.h: 1432: struct {
[; ;pic18f4520.h: 1433: unsigned LATE0 :1;
[; ;pic18f4520.h: 1434: unsigned LATE1 :1;
[; ;pic18f4520.h: 1435: unsigned LATE2 :1;
[; ;pic18f4520.h: 1436: };
[; ;pic18f4520.h: 1437: struct {
[; ;pic18f4520.h: 1438: unsigned LE0 :1;
[; ;pic18f4520.h: 1439: unsigned LE1 :1;
[; ;pic18f4520.h: 1440: unsigned LE2 :1;
[; ;pic18f4520.h: 1441: };
[; ;pic18f4520.h: 1442: } LATEbits_t;
[; ;pic18f4520.h: 1443: extern volatile LATEbits_t LATEbits __at(0xF8D);
[; ;pic18f4520.h: 1478: extern volatile unsigned char TRISA __at(0xF92);
"1480
[; ;pic18f4520.h: 1480: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4520.h: 1483: extern volatile unsigned char DDRA __at(0xF92);
"1485
[; ;pic18f4520.h: 1485: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4520.h: 1488: typedef union {
[; ;pic18f4520.h: 1489: struct {
[; ;pic18f4520.h: 1490: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1491: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1492: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1493: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1494: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1495: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1496: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1497: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1498: };
[; ;pic18f4520.h: 1499: struct {
[; ;pic18f4520.h: 1500: unsigned RA0 :1;
[; ;pic18f4520.h: 1501: unsigned RA1 :1;
[; ;pic18f4520.h: 1502: unsigned RA2 :1;
[; ;pic18f4520.h: 1503: unsigned RA3 :1;
[; ;pic18f4520.h: 1504: unsigned RA4 :1;
[; ;pic18f4520.h: 1505: unsigned RA5 :1;
[; ;pic18f4520.h: 1506: unsigned RA6 :1;
[; ;pic18f4520.h: 1507: unsigned RA7 :1;
[; ;pic18f4520.h: 1508: };
[; ;pic18f4520.h: 1509: } TRISAbits_t;
[; ;pic18f4520.h: 1510: extern volatile TRISAbits_t TRISAbits __at(0xF92);
[; ;pic18f4520.h: 1593: typedef union {
[; ;pic18f4520.h: 1594: struct {
[; ;pic18f4520.h: 1595: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1596: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1597: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1598: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1599: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1600: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1601: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1602: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1603: };
[; ;pic18f4520.h: 1604: struct {
[; ;pic18f4520.h: 1605: unsigned RA0 :1;
[; ;pic18f4520.h: 1606: unsigned RA1 :1;
[; ;pic18f4520.h: 1607: unsigned RA2 :1;
[; ;pic18f4520.h: 1608: unsigned RA3 :1;
[; ;pic18f4520.h: 1609: unsigned RA4 :1;
[; ;pic18f4520.h: 1610: unsigned RA5 :1;
[; ;pic18f4520.h: 1611: unsigned RA6 :1;
[; ;pic18f4520.h: 1612: unsigned RA7 :1;
[; ;pic18f4520.h: 1613: };
[; ;pic18f4520.h: 1614: } DDRAbits_t;
[; ;pic18f4520.h: 1615: extern volatile DDRAbits_t DDRAbits __at(0xF92);
[; ;pic18f4520.h: 1700: extern volatile unsigned char TRISB __at(0xF93);
"1702
[; ;pic18f4520.h: 1702: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4520.h: 1705: extern volatile unsigned char DDRB __at(0xF93);
"1707
[; ;pic18f4520.h: 1707: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4520.h: 1710: typedef union {
[; ;pic18f4520.h: 1711: struct {
[; ;pic18f4520.h: 1712: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1713: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1714: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1715: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1716: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1717: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1718: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1719: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1720: };
[; ;pic18f4520.h: 1721: struct {
[; ;pic18f4520.h: 1722: unsigned RB0 :1;
[; ;pic18f4520.h: 1723: unsigned RB1 :1;
[; ;pic18f4520.h: 1724: unsigned RB2 :1;
[; ;pic18f4520.h: 1725: unsigned RB3 :1;
[; ;pic18f4520.h: 1726: unsigned RB4 :1;
[; ;pic18f4520.h: 1727: unsigned RB5 :1;
[; ;pic18f4520.h: 1728: unsigned RB6 :1;
[; ;pic18f4520.h: 1729: unsigned RB7 :1;
[; ;pic18f4520.h: 1730: };
[; ;pic18f4520.h: 1731: } TRISBbits_t;
[; ;pic18f4520.h: 1732: extern volatile TRISBbits_t TRISBbits __at(0xF93);
[; ;pic18f4520.h: 1815: typedef union {
[; ;pic18f4520.h: 1816: struct {
[; ;pic18f4520.h: 1817: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1818: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1819: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1820: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1821: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1822: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1823: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1824: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1825: };
[; ;pic18f4520.h: 1826: struct {
[; ;pic18f4520.h: 1827: unsigned RB0 :1;
[; ;pic18f4520.h: 1828: unsigned RB1 :1;
[; ;pic18f4520.h: 1829: unsigned RB2 :1;
[; ;pic18f4520.h: 1830: unsigned RB3 :1;
[; ;pic18f4520.h: 1831: unsigned RB4 :1;
[; ;pic18f4520.h: 1832: unsigned RB5 :1;
[; ;pic18f4520.h: 1833: unsigned RB6 :1;
[; ;pic18f4520.h: 1834: unsigned RB7 :1;
[; ;pic18f4520.h: 1835: };
[; ;pic18f4520.h: 1836: } DDRBbits_t;
[; ;pic18f4520.h: 1837: extern volatile DDRBbits_t DDRBbits __at(0xF93);
[; ;pic18f4520.h: 1922: extern volatile unsigned char TRISC __at(0xF94);
"1924
[; ;pic18f4520.h: 1924: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4520.h: 1927: extern volatile unsigned char DDRC __at(0xF94);
"1929
[; ;pic18f4520.h: 1929: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4520.h: 1932: typedef union {
[; ;pic18f4520.h: 1933: struct {
[; ;pic18f4520.h: 1934: unsigned TRISC0 :1;
[; ;pic18f4520.h: 1935: unsigned TRISC1 :1;
[; ;pic18f4520.h: 1936: unsigned TRISC2 :1;
[; ;pic18f4520.h: 1937: unsigned TRISC3 :1;
[; ;pic18f4520.h: 1938: unsigned TRISC4 :1;
[; ;pic18f4520.h: 1939: unsigned TRISC5 :1;
[; ;pic18f4520.h: 1940: unsigned TRISC6 :1;
[; ;pic18f4520.h: 1941: unsigned TRISC7 :1;
[; ;pic18f4520.h: 1942: };
[; ;pic18f4520.h: 1943: struct {
[; ;pic18f4520.h: 1944: unsigned RC0 :1;
[; ;pic18f4520.h: 1945: unsigned RC1 :1;
[; ;pic18f4520.h: 1946: unsigned RC2 :1;
[; ;pic18f4520.h: 1947: unsigned RC3 :1;
[; ;pic18f4520.h: 1948: unsigned RC4 :1;
[; ;pic18f4520.h: 1949: unsigned RC5 :1;
[; ;pic18f4520.h: 1950: unsigned RC6 :1;
[; ;pic18f4520.h: 1951: unsigned RC7 :1;
[; ;pic18f4520.h: 1952: };
[; ;pic18f4520.h: 1953: } TRISCbits_t;
[; ;pic18f4520.h: 1954: extern volatile TRISCbits_t TRISCbits __at(0xF94);
[; ;pic18f4520.h: 2037: typedef union {
[; ;pic18f4520.h: 2038: struct {
[; ;pic18f4520.h: 2039: unsigned TRISC0 :1;
[; ;pic18f4520.h: 2040: unsigned TRISC1 :1;
[; ;pic18f4520.h: 2041: unsigned TRISC2 :1;
[; ;pic18f4520.h: 2042: unsigned TRISC3 :1;
[; ;pic18f4520.h: 2043: unsigned TRISC4 :1;
[; ;pic18f4520.h: 2044: unsigned TRISC5 :1;
[; ;pic18f4520.h: 2045: unsigned TRISC6 :1;
[; ;pic18f4520.h: 2046: unsigned TRISC7 :1;
[; ;pic18f4520.h: 2047: };
[; ;pic18f4520.h: 2048: struct {
[; ;pic18f4520.h: 2049: unsigned RC0 :1;
[; ;pic18f4520.h: 2050: unsigned RC1 :1;
[; ;pic18f4520.h: 2051: unsigned RC2 :1;
[; ;pic18f4520.h: 2052: unsigned RC3 :1;
[; ;pic18f4520.h: 2053: unsigned RC4 :1;
[; ;pic18f4520.h: 2054: unsigned RC5 :1;
[; ;pic18f4520.h: 2055: unsigned RC6 :1;
[; ;pic18f4520.h: 2056: unsigned RC7 :1;
[; ;pic18f4520.h: 2057: };
[; ;pic18f4520.h: 2058: } DDRCbits_t;
[; ;pic18f4520.h: 2059: extern volatile DDRCbits_t DDRCbits __at(0xF94);
[; ;pic18f4520.h: 2144: extern volatile unsigned char TRISD __at(0xF95);
"2146
[; ;pic18f4520.h: 2146: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4520.h: 2149: extern volatile unsigned char DDRD __at(0xF95);
"2151
[; ;pic18f4520.h: 2151: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4520.h: 2154: typedef union {
[; ;pic18f4520.h: 2155: struct {
[; ;pic18f4520.h: 2156: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2157: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2158: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2159: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2160: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2161: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2162: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2163: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2164: };
[; ;pic18f4520.h: 2165: struct {
[; ;pic18f4520.h: 2166: unsigned RD0 :1;
[; ;pic18f4520.h: 2167: unsigned RD1 :1;
[; ;pic18f4520.h: 2168: unsigned RD2 :1;
[; ;pic18f4520.h: 2169: unsigned RD3 :1;
[; ;pic18f4520.h: 2170: unsigned RD4 :1;
[; ;pic18f4520.h: 2171: unsigned RD5 :1;
[; ;pic18f4520.h: 2172: unsigned RD6 :1;
[; ;pic18f4520.h: 2173: unsigned RD7 :1;
[; ;pic18f4520.h: 2174: };
[; ;pic18f4520.h: 2175: } TRISDbits_t;
[; ;pic18f4520.h: 2176: extern volatile TRISDbits_t TRISDbits __at(0xF95);
[; ;pic18f4520.h: 2259: typedef union {
[; ;pic18f4520.h: 2260: struct {
[; ;pic18f4520.h: 2261: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2262: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2263: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2264: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2265: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2266: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2267: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2268: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2269: };
[; ;pic18f4520.h: 2270: struct {
[; ;pic18f4520.h: 2271: unsigned RD0 :1;
[; ;pic18f4520.h: 2272: unsigned RD1 :1;
[; ;pic18f4520.h: 2273: unsigned RD2 :1;
[; ;pic18f4520.h: 2274: unsigned RD3 :1;
[; ;pic18f4520.h: 2275: unsigned RD4 :1;
[; ;pic18f4520.h: 2276: unsigned RD5 :1;
[; ;pic18f4520.h: 2277: unsigned RD6 :1;
[; ;pic18f4520.h: 2278: unsigned RD7 :1;
[; ;pic18f4520.h: 2279: };
[; ;pic18f4520.h: 2280: } DDRDbits_t;
[; ;pic18f4520.h: 2281: extern volatile DDRDbits_t DDRDbits __at(0xF95);
[; ;pic18f4520.h: 2366: extern volatile unsigned char TRISE __at(0xF96);
"2368
[; ;pic18f4520.h: 2368: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4520.h: 2371: extern volatile unsigned char DDRE __at(0xF96);
"2373
[; ;pic18f4520.h: 2373: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4520.h: 2376: typedef union {
[; ;pic18f4520.h: 2377: struct {
[; ;pic18f4520.h: 2378: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2379: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2380: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2381: unsigned :1;
[; ;pic18f4520.h: 2382: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2383: unsigned IBOV :1;
[; ;pic18f4520.h: 2384: unsigned OBF :1;
[; ;pic18f4520.h: 2385: unsigned IBF :1;
[; ;pic18f4520.h: 2386: };
[; ;pic18f4520.h: 2387: struct {
[; ;pic18f4520.h: 2388: unsigned RE0 :1;
[; ;pic18f4520.h: 2389: unsigned RE1 :1;
[; ;pic18f4520.h: 2390: unsigned RE2 :1;
[; ;pic18f4520.h: 2391: unsigned RE3 :1;
[; ;pic18f4520.h: 2392: };
[; ;pic18f4520.h: 2393: } TRISEbits_t;
[; ;pic18f4520.h: 2394: extern volatile TRISEbits_t TRISEbits __at(0xF96);
[; ;pic18f4520.h: 2452: typedef union {
[; ;pic18f4520.h: 2453: struct {
[; ;pic18f4520.h: 2454: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2455: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2456: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2457: unsigned :1;
[; ;pic18f4520.h: 2458: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2459: unsigned IBOV :1;
[; ;pic18f4520.h: 2460: unsigned OBF :1;
[; ;pic18f4520.h: 2461: unsigned IBF :1;
[; ;pic18f4520.h: 2462: };
[; ;pic18f4520.h: 2463: struct {
[; ;pic18f4520.h: 2464: unsigned RE0 :1;
[; ;pic18f4520.h: 2465: unsigned RE1 :1;
[; ;pic18f4520.h: 2466: unsigned RE2 :1;
[; ;pic18f4520.h: 2467: unsigned RE3 :1;
[; ;pic18f4520.h: 2468: };
[; ;pic18f4520.h: 2469: } DDREbits_t;
[; ;pic18f4520.h: 2470: extern volatile DDREbits_t DDREbits __at(0xF96);
[; ;pic18f4520.h: 2530: extern volatile unsigned char OSCTUNE __at(0xF9B);
"2532
[; ;pic18f4520.h: 2532: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4520.h: 2535: typedef union {
[; ;pic18f4520.h: 2536: struct {
[; ;pic18f4520.h: 2537: unsigned TUN :5;
[; ;pic18f4520.h: 2538: unsigned :1;
[; ;pic18f4520.h: 2539: unsigned PLLEN :1;
[; ;pic18f4520.h: 2540: unsigned INTSRC :1;
[; ;pic18f4520.h: 2541: };
[; ;pic18f4520.h: 2542: struct {
[; ;pic18f4520.h: 2543: unsigned TUN0 :1;
[; ;pic18f4520.h: 2544: unsigned TUN1 :1;
[; ;pic18f4520.h: 2545: unsigned TUN2 :1;
[; ;pic18f4520.h: 2546: unsigned TUN3 :1;
[; ;pic18f4520.h: 2547: unsigned TUN4 :1;
[; ;pic18f4520.h: 2548: };
[; ;pic18f4520.h: 2549: } OSCTUNEbits_t;
[; ;pic18f4520.h: 2550: extern volatile OSCTUNEbits_t OSCTUNEbits __at(0xF9B);
[; ;pic18f4520.h: 2595: extern volatile unsigned char PIE1 __at(0xF9D);
"2597
[; ;pic18f4520.h: 2597: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4520.h: 2600: typedef union {
[; ;pic18f4520.h: 2601: struct {
[; ;pic18f4520.h: 2602: unsigned TMR1IE :1;
[; ;pic18f4520.h: 2603: unsigned TMR2IE :1;
[; ;pic18f4520.h: 2604: unsigned CCP1IE :1;
[; ;pic18f4520.h: 2605: unsigned SSPIE :1;
[; ;pic18f4520.h: 2606: unsigned TXIE :1;
[; ;pic18f4520.h: 2607: unsigned RCIE :1;
[; ;pic18f4520.h: 2608: unsigned ADIE :1;
[; ;pic18f4520.h: 2609: unsigned PSPIE :1;
[; ;pic18f4520.h: 2610: };
[; ;pic18f4520.h: 2611: struct {
[; ;pic18f4520.h: 2612: unsigned :4;
[; ;pic18f4520.h: 2613: unsigned TX1IE :1;
[; ;pic18f4520.h: 2614: unsigned RC1IE :1;
[; ;pic18f4520.h: 2615: };
[; ;pic18f4520.h: 2616: } PIE1bits_t;
[; ;pic18f4520.h: 2617: extern volatile PIE1bits_t PIE1bits __at(0xF9D);
[; ;pic18f4520.h: 2672: extern volatile unsigned char PIR1 __at(0xF9E);
"2674
[; ;pic18f4520.h: 2674: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4520.h: 2677: typedef union {
[; ;pic18f4520.h: 2678: struct {
[; ;pic18f4520.h: 2679: unsigned TMR1IF :1;
[; ;pic18f4520.h: 2680: unsigned TMR2IF :1;
[; ;pic18f4520.h: 2681: unsigned CCP1IF :1;
[; ;pic18f4520.h: 2682: unsigned SSPIF :1;
[; ;pic18f4520.h: 2683: unsigned TXIF :1;
[; ;pic18f4520.h: 2684: unsigned RCIF :1;
[; ;pic18f4520.h: 2685: unsigned ADIF :1;
[; ;pic18f4520.h: 2686: unsigned PSPIF :1;
[; ;pic18f4520.h: 2687: };
[; ;pic18f4520.h: 2688: struct {
[; ;pic18f4520.h: 2689: unsigned :4;
[; ;pic18f4520.h: 2690: unsigned TX1IF :1;
[; ;pic18f4520.h: 2691: unsigned RC1IF :1;
[; ;pic18f4520.h: 2692: };
[; ;pic18f4520.h: 2693: } PIR1bits_t;
[; ;pic18f4520.h: 2694: extern volatile PIR1bits_t PIR1bits __at(0xF9E);
[; ;pic18f4520.h: 2749: extern volatile unsigned char IPR1 __at(0xF9F);
"2751
[; ;pic18f4520.h: 2751: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4520.h: 2754: typedef union {
[; ;pic18f4520.h: 2755: struct {
[; ;pic18f4520.h: 2756: unsigned TMR1IP :1;
[; ;pic18f4520.h: 2757: unsigned TMR2IP :1;
[; ;pic18f4520.h: 2758: unsigned CCP1IP :1;
[; ;pic18f4520.h: 2759: unsigned SSPIP :1;
[; ;pic18f4520.h: 2760: unsigned TXIP :1;
[; ;pic18f4520.h: 2761: unsigned RCIP :1;
[; ;pic18f4520.h: 2762: unsigned ADIP :1;
[; ;pic18f4520.h: 2763: unsigned PSPIP :1;
[; ;pic18f4520.h: 2764: };
[; ;pic18f4520.h: 2765: struct {
[; ;pic18f4520.h: 2766: unsigned :4;
[; ;pic18f4520.h: 2767: unsigned TX1IP :1;
[; ;pic18f4520.h: 2768: unsigned RC1IP :1;
[; ;pic18f4520.h: 2769: };
[; ;pic18f4520.h: 2770: } IPR1bits_t;
[; ;pic18f4520.h: 2771: extern volatile IPR1bits_t IPR1bits __at(0xF9F);
[; ;pic18f4520.h: 2826: extern volatile unsigned char PIE2 __at(0xFA0);
"2828
[; ;pic18f4520.h: 2828: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4520.h: 2831: typedef union {
[; ;pic18f4520.h: 2832: struct {
[; ;pic18f4520.h: 2833: unsigned CCP2IE :1;
[; ;pic18f4520.h: 2834: unsigned TMR3IE :1;
[; ;pic18f4520.h: 2835: unsigned HLVDIE :1;
[; ;pic18f4520.h: 2836: unsigned BCLIE :1;
[; ;pic18f4520.h: 2837: unsigned EEIE :1;
[; ;pic18f4520.h: 2838: unsigned :1;
[; ;pic18f4520.h: 2839: unsigned CMIE :1;
[; ;pic18f4520.h: 2840: unsigned OSCFIE :1;
[; ;pic18f4520.h: 2841: };
[; ;pic18f4520.h: 2842: struct {
[; ;pic18f4520.h: 2843: unsigned :2;
[; ;pic18f4520.h: 2844: unsigned LVDIE :1;
[; ;pic18f4520.h: 2845: };
[; ;pic18f4520.h: 2846: } PIE2bits_t;
[; ;pic18f4520.h: 2847: extern volatile PIE2bits_t PIE2bits __at(0xFA0);
[; ;pic18f4520.h: 2892: extern volatile unsigned char PIR2 __at(0xFA1);
"2894
[; ;pic18f4520.h: 2894: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4520.h: 2897: typedef union {
[; ;pic18f4520.h: 2898: struct {
[; ;pic18f4520.h: 2899: unsigned CCP2IF :1;
[; ;pic18f4520.h: 2900: unsigned TMR3IF :1;
[; ;pic18f4520.h: 2901: unsigned HLVDIF :1;
[; ;pic18f4520.h: 2902: unsigned BCLIF :1;
[; ;pic18f4520.h: 2903: unsigned EEIF :1;
[; ;pic18f4520.h: 2904: unsigned :1;
[; ;pic18f4520.h: 2905: unsigned CMIF :1;
[; ;pic18f4520.h: 2906: unsigned OSCFIF :1;
[; ;pic18f4520.h: 2907: };
[; ;pic18f4520.h: 2908: struct {
[; ;pic18f4520.h: 2909: unsigned :2;
[; ;pic18f4520.h: 2910: unsigned LVDIF :1;
[; ;pic18f4520.h: 2911: };
[; ;pic18f4520.h: 2912: } PIR2bits_t;
[; ;pic18f4520.h: 2913: extern volatile PIR2bits_t PIR2bits __at(0xFA1);
[; ;pic18f4520.h: 2958: extern volatile unsigned char IPR2 __at(0xFA2);
"2960
[; ;pic18f4520.h: 2960: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4520.h: 2963: typedef union {
[; ;pic18f4520.h: 2964: struct {
[; ;pic18f4520.h: 2965: unsigned CCP2IP :1;
[; ;pic18f4520.h: 2966: unsigned TMR3IP :1;
[; ;pic18f4520.h: 2967: unsigned HLVDIP :1;
[; ;pic18f4520.h: 2968: unsigned BCLIP :1;
[; ;pic18f4520.h: 2969: unsigned EEIP :1;
[; ;pic18f4520.h: 2970: unsigned :1;
[; ;pic18f4520.h: 2971: unsigned CMIP :1;
[; ;pic18f4520.h: 2972: unsigned OSCFIP :1;
[; ;pic18f4520.h: 2973: };
[; ;pic18f4520.h: 2974: struct {
[; ;pic18f4520.h: 2975: unsigned :2;
[; ;pic18f4520.h: 2976: unsigned LVDIP :1;
[; ;pic18f4520.h: 2977: };
[; ;pic18f4520.h: 2978: } IPR2bits_t;
[; ;pic18f4520.h: 2979: extern volatile IPR2bits_t IPR2bits __at(0xFA2);
[; ;pic18f4520.h: 3024: extern volatile unsigned char EECON1 __at(0xFA6);
"3026
[; ;pic18f4520.h: 3026: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4520.h: 3029: typedef union {
[; ;pic18f4520.h: 3030: struct {
[; ;pic18f4520.h: 3031: unsigned RD :1;
[; ;pic18f4520.h: 3032: unsigned WR :1;
[; ;pic18f4520.h: 3033: unsigned WREN :1;
[; ;pic18f4520.h: 3034: unsigned WRERR :1;
[; ;pic18f4520.h: 3035: unsigned FREE :1;
[; ;pic18f4520.h: 3036: unsigned :1;
[; ;pic18f4520.h: 3037: unsigned CFGS :1;
[; ;pic18f4520.h: 3038: unsigned EEPGD :1;
[; ;pic18f4520.h: 3039: };
[; ;pic18f4520.h: 3040: struct {
[; ;pic18f4520.h: 3041: unsigned :6;
[; ;pic18f4520.h: 3042: unsigned EEFS :1;
[; ;pic18f4520.h: 3043: };
[; ;pic18f4520.h: 3044: } EECON1bits_t;
[; ;pic18f4520.h: 3045: extern volatile EECON1bits_t EECON1bits __at(0xFA6);
[; ;pic18f4520.h: 3090: extern volatile unsigned char EECON2 __at(0xFA7);
"3092
[; ;pic18f4520.h: 3092: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4520.h: 3097: extern volatile unsigned char EEDATA __at(0xFA8);
"3099
[; ;pic18f4520.h: 3099: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4520.h: 3104: extern volatile unsigned char EEADR __at(0xFA9);
"3106
[; ;pic18f4520.h: 3106: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4520.h: 3111: extern volatile unsigned char RCSTA __at(0xFAB);
"3113
[; ;pic18f4520.h: 3113: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4520.h: 3116: extern volatile unsigned char RCSTA1 __at(0xFAB);
"3118
[; ;pic18f4520.h: 3118: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4520.h: 3121: typedef union {
[; ;pic18f4520.h: 3122: struct {
[; ;pic18f4520.h: 3123: unsigned RX9D :1;
[; ;pic18f4520.h: 3124: unsigned OERR :1;
[; ;pic18f4520.h: 3125: unsigned FERR :1;
[; ;pic18f4520.h: 3126: unsigned ADDEN :1;
[; ;pic18f4520.h: 3127: unsigned CREN :1;
[; ;pic18f4520.h: 3128: unsigned SREN :1;
[; ;pic18f4520.h: 3129: unsigned RX9 :1;
[; ;pic18f4520.h: 3130: unsigned SPEN :1;
[; ;pic18f4520.h: 3131: };
[; ;pic18f4520.h: 3132: struct {
[; ;pic18f4520.h: 3133: unsigned :3;
[; ;pic18f4520.h: 3134: unsigned ADEN :1;
[; ;pic18f4520.h: 3135: };
[; ;pic18f4520.h: 3136: struct {
[; ;pic18f4520.h: 3137: unsigned :5;
[; ;pic18f4520.h: 3138: unsigned SRENA :1;
[; ;pic18f4520.h: 3139: };
[; ;pic18f4520.h: 3140: struct {
[; ;pic18f4520.h: 3141: unsigned :6;
[; ;pic18f4520.h: 3142: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3143: };
[; ;pic18f4520.h: 3144: struct {
[; ;pic18f4520.h: 3145: unsigned :6;
[; ;pic18f4520.h: 3146: unsigned RC9 :1;
[; ;pic18f4520.h: 3147: };
[; ;pic18f4520.h: 3148: struct {
[; ;pic18f4520.h: 3149: unsigned RCD8 :1;
[; ;pic18f4520.h: 3150: };
[; ;pic18f4520.h: 3151: } RCSTAbits_t;
[; ;pic18f4520.h: 3152: extern volatile RCSTAbits_t RCSTAbits __at(0xFAB);
[; ;pic18f4520.h: 3220: typedef union {
[; ;pic18f4520.h: 3221: struct {
[; ;pic18f4520.h: 3222: unsigned RX9D :1;
[; ;pic18f4520.h: 3223: unsigned OERR :1;
[; ;pic18f4520.h: 3224: unsigned FERR :1;
[; ;pic18f4520.h: 3225: unsigned ADDEN :1;
[; ;pic18f4520.h: 3226: unsigned CREN :1;
[; ;pic18f4520.h: 3227: unsigned SREN :1;
[; ;pic18f4520.h: 3228: unsigned RX9 :1;
[; ;pic18f4520.h: 3229: unsigned SPEN :1;
[; ;pic18f4520.h: 3230: };
[; ;pic18f4520.h: 3231: struct {
[; ;pic18f4520.h: 3232: unsigned :3;
[; ;pic18f4520.h: 3233: unsigned ADEN :1;
[; ;pic18f4520.h: 3234: };
[; ;pic18f4520.h: 3235: struct {
[; ;pic18f4520.h: 3236: unsigned :5;
[; ;pic18f4520.h: 3237: unsigned SRENA :1;
[; ;pic18f4520.h: 3238: };
[; ;pic18f4520.h: 3239: struct {
[; ;pic18f4520.h: 3240: unsigned :6;
[; ;pic18f4520.h: 3241: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3242: };
[; ;pic18f4520.h: 3243: struct {
[; ;pic18f4520.h: 3244: unsigned :6;
[; ;pic18f4520.h: 3245: unsigned RC9 :1;
[; ;pic18f4520.h: 3246: };
[; ;pic18f4520.h: 3247: struct {
[; ;pic18f4520.h: 3248: unsigned RCD8 :1;
[; ;pic18f4520.h: 3249: };
[; ;pic18f4520.h: 3250: } RCSTA1bits_t;
[; ;pic18f4520.h: 3251: extern volatile RCSTA1bits_t RCSTA1bits __at(0xFAB);
[; ;pic18f4520.h: 3321: extern volatile unsigned char TXSTA __at(0xFAC);
"3323
[; ;pic18f4520.h: 3323: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4520.h: 3326: extern volatile unsigned char TXSTA1 __at(0xFAC);
"3328
[; ;pic18f4520.h: 3328: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4520.h: 3331: typedef union {
[; ;pic18f4520.h: 3332: struct {
[; ;pic18f4520.h: 3333: unsigned TX9D :1;
[; ;pic18f4520.h: 3334: unsigned TRMT :1;
[; ;pic18f4520.h: 3335: unsigned BRGH :1;
[; ;pic18f4520.h: 3336: unsigned SENDB :1;
[; ;pic18f4520.h: 3337: unsigned SYNC :1;
[; ;pic18f4520.h: 3338: unsigned TXEN :1;
[; ;pic18f4520.h: 3339: unsigned TX9 :1;
[; ;pic18f4520.h: 3340: unsigned CSRC :1;
[; ;pic18f4520.h: 3341: };
[; ;pic18f4520.h: 3342: struct {
[; ;pic18f4520.h: 3343: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3344: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3345: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3346: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3347: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3348: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3349: unsigned TX91 :1;
[; ;pic18f4520.h: 3350: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3351: };
[; ;pic18f4520.h: 3352: struct {
[; ;pic18f4520.h: 3353: unsigned :6;
[; ;pic18f4520.h: 3354: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3355: };
[; ;pic18f4520.h: 3356: struct {
[; ;pic18f4520.h: 3357: unsigned TXD8 :1;
[; ;pic18f4520.h: 3358: };
[; ;pic18f4520.h: 3359: } TXSTAbits_t;
[; ;pic18f4520.h: 3360: extern volatile TXSTAbits_t TXSTAbits __at(0xFAC);
[; ;pic18f4520.h: 3453: typedef union {
[; ;pic18f4520.h: 3454: struct {
[; ;pic18f4520.h: 3455: unsigned TX9D :1;
[; ;pic18f4520.h: 3456: unsigned TRMT :1;
[; ;pic18f4520.h: 3457: unsigned BRGH :1;
[; ;pic18f4520.h: 3458: unsigned SENDB :1;
[; ;pic18f4520.h: 3459: unsigned SYNC :1;
[; ;pic18f4520.h: 3460: unsigned TXEN :1;
[; ;pic18f4520.h: 3461: unsigned TX9 :1;
[; ;pic18f4520.h: 3462: unsigned CSRC :1;
[; ;pic18f4520.h: 3463: };
[; ;pic18f4520.h: 3464: struct {
[; ;pic18f4520.h: 3465: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3466: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3467: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3468: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3469: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3470: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3471: unsigned TX91 :1;
[; ;pic18f4520.h: 3472: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3473: };
[; ;pic18f4520.h: 3474: struct {
[; ;pic18f4520.h: 3475: unsigned :6;
[; ;pic18f4520.h: 3476: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3477: };
[; ;pic18f4520.h: 3478: struct {
[; ;pic18f4520.h: 3479: unsigned TXD8 :1;
[; ;pic18f4520.h: 3480: };
[; ;pic18f4520.h: 3481: } TXSTA1bits_t;
[; ;pic18f4520.h: 3482: extern volatile TXSTA1bits_t TXSTA1bits __at(0xFAC);
[; ;pic18f4520.h: 3577: extern volatile unsigned char TXREG __at(0xFAD);
"3579
[; ;pic18f4520.h: 3579: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4520.h: 3582: extern volatile unsigned char TXREG1 __at(0xFAD);
"3584
[; ;pic18f4520.h: 3584: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4520.h: 3589: extern volatile unsigned char RCREG __at(0xFAE);
"3591
[; ;pic18f4520.h: 3591: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4520.h: 3594: extern volatile unsigned char RCREG1 __at(0xFAE);
"3596
[; ;pic18f4520.h: 3596: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4520.h: 3601: extern volatile unsigned char SPBRG __at(0xFAF);
"3603
[; ;pic18f4520.h: 3603: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4520.h: 3606: extern volatile unsigned char SPBRG1 __at(0xFAF);
"3608
[; ;pic18f4520.h: 3608: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4520.h: 3613: extern volatile unsigned char SPBRGH __at(0xFB0);
"3615
[; ;pic18f4520.h: 3615: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4520.h: 3620: extern volatile unsigned char T3CON __at(0xFB1);
"3622
[; ;pic18f4520.h: 3622: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4520.h: 3625: typedef union {
[; ;pic18f4520.h: 3626: struct {
[; ;pic18f4520.h: 3627: unsigned :2;
[; ;pic18f4520.h: 3628: unsigned NOT_T3SYNC :1;
[; ;pic18f4520.h: 3629: };
[; ;pic18f4520.h: 3630: struct {
[; ;pic18f4520.h: 3631: unsigned TMR3ON :1;
[; ;pic18f4520.h: 3632: unsigned TMR3CS :1;
[; ;pic18f4520.h: 3633: unsigned nT3SYNC :1;
[; ;pic18f4520.h: 3634: unsigned T3CCP1 :1;
[; ;pic18f4520.h: 3635: unsigned T3CKPS :2;
[; ;pic18f4520.h: 3636: unsigned T3CCP2 :1;
[; ;pic18f4520.h: 3637: unsigned RD16 :1;
[; ;pic18f4520.h: 3638: };
[; ;pic18f4520.h: 3639: struct {
[; ;pic18f4520.h: 3640: unsigned :2;
[; ;pic18f4520.h: 3641: unsigned T3SYNC :1;
[; ;pic18f4520.h: 3642: unsigned :1;
[; ;pic18f4520.h: 3643: unsigned T3CKPS0 :1;
[; ;pic18f4520.h: 3644: unsigned T3CKPS1 :1;
[; ;pic18f4520.h: 3645: };
[; ;pic18f4520.h: 3646: struct {
[; ;pic18f4520.h: 3647: unsigned :3;
[; ;pic18f4520.h: 3648: unsigned SOSCEN3 :1;
[; ;pic18f4520.h: 3649: unsigned :3;
[; ;pic18f4520.h: 3650: unsigned RD163 :1;
[; ;pic18f4520.h: 3651: };
[; ;pic18f4520.h: 3652: struct {
[; ;pic18f4520.h: 3653: unsigned :7;
[; ;pic18f4520.h: 3654: unsigned T3RD16 :1;
[; ;pic18f4520.h: 3655: };
[; ;pic18f4520.h: 3656: } T3CONbits_t;
[; ;pic18f4520.h: 3657: extern volatile T3CONbits_t T3CONbits __at(0xFB1);
[; ;pic18f4520.h: 3732: extern volatile unsigned short TMR3 __at(0xFB2);
"3734
[; ;pic18f4520.h: 3734: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4520.h: 3739: extern volatile unsigned char TMR3L __at(0xFB2);
"3741
[; ;pic18f4520.h: 3741: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4520.h: 3746: extern volatile unsigned char TMR3H __at(0xFB3);
"3748
[; ;pic18f4520.h: 3748: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4520.h: 3753: extern volatile unsigned char CMCON __at(0xFB4);
"3755
[; ;pic18f4520.h: 3755: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4520.h: 3758: typedef union {
[; ;pic18f4520.h: 3759: struct {
[; ;pic18f4520.h: 3760: unsigned CM :3;
[; ;pic18f4520.h: 3761: unsigned CIS :1;
[; ;pic18f4520.h: 3762: unsigned C1INV :1;
[; ;pic18f4520.h: 3763: unsigned C2INV :1;
[; ;pic18f4520.h: 3764: unsigned C1OUT :1;
[; ;pic18f4520.h: 3765: unsigned C2OUT :1;
[; ;pic18f4520.h: 3766: };
[; ;pic18f4520.h: 3767: struct {
[; ;pic18f4520.h: 3768: unsigned CM0 :1;
[; ;pic18f4520.h: 3769: unsigned CM1 :1;
[; ;pic18f4520.h: 3770: unsigned CM2 :1;
[; ;pic18f4520.h: 3771: };
[; ;pic18f4520.h: 3772: struct {
[; ;pic18f4520.h: 3773: unsigned CMEN0 :1;
[; ;pic18f4520.h: 3774: unsigned CMEN1 :1;
[; ;pic18f4520.h: 3775: unsigned CMEN2 :1;
[; ;pic18f4520.h: 3776: };
[; ;pic18f4520.h: 3777: } CMCONbits_t;
[; ;pic18f4520.h: 3778: extern volatile CMCONbits_t CMCONbits __at(0xFB4);
[; ;pic18f4520.h: 3843: extern volatile unsigned char CVRCON __at(0xFB5);
"3845
[; ;pic18f4520.h: 3845: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4520.h: 3848: typedef union {
[; ;pic18f4520.h: 3849: struct {
[; ;pic18f4520.h: 3850: unsigned CVR :4;
[; ;pic18f4520.h: 3851: unsigned CVRSS :1;
[; ;pic18f4520.h: 3852: unsigned CVRR :1;
[; ;pic18f4520.h: 3853: unsigned CVROE :1;
[; ;pic18f4520.h: 3854: unsigned CVREN :1;
[; ;pic18f4520.h: 3855: };
[; ;pic18f4520.h: 3856: struct {
[; ;pic18f4520.h: 3857: unsigned CVR0 :1;
[; ;pic18f4520.h: 3858: unsigned CVR1 :1;
[; ;pic18f4520.h: 3859: unsigned CVR2 :1;
[; ;pic18f4520.h: 3860: unsigned CVR3 :1;
[; ;pic18f4520.h: 3861: };
[; ;pic18f4520.h: 3862: struct {
[; ;pic18f4520.h: 3863: unsigned :6;
[; ;pic18f4520.h: 3864: unsigned CVROEN :1;
[; ;pic18f4520.h: 3865: };
[; ;pic18f4520.h: 3866: } CVRCONbits_t;
[; ;pic18f4520.h: 3867: extern volatile CVRCONbits_t CVRCONbits __at(0xFB5);
[; ;pic18f4520.h: 3922: extern volatile unsigned char ECCP1AS __at(0xFB6);
"3924
[; ;pic18f4520.h: 3924: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3927: extern volatile unsigned char ECCPAS __at(0xFB6);
"3929
[; ;pic18f4520.h: 3929: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3932: typedef union {
[; ;pic18f4520.h: 3933: struct {
[; ;pic18f4520.h: 3934: unsigned PSSBD :2;
[; ;pic18f4520.h: 3935: unsigned PSSAC :2;
[; ;pic18f4520.h: 3936: unsigned ECCPAS :3;
[; ;pic18f4520.h: 3937: unsigned ECCPASE :1;
[; ;pic18f4520.h: 3938: };
[; ;pic18f4520.h: 3939: struct {
[; ;pic18f4520.h: 3940: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 3941: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 3942: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 3943: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 3944: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 3945: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 3946: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 3947: };
[; ;pic18f4520.h: 3948: } ECCP1ASbits_t;
[; ;pic18f4520.h: 3949: extern volatile ECCP1ASbits_t ECCP1ASbits __at(0xFB6);
[; ;pic18f4520.h: 4007: typedef union {
[; ;pic18f4520.h: 4008: struct {
[; ;pic18f4520.h: 4009: unsigned PSSBD :2;
[; ;pic18f4520.h: 4010: unsigned PSSAC :2;
[; ;pic18f4520.h: 4011: unsigned ECCPAS :3;
[; ;pic18f4520.h: 4012: unsigned ECCPASE :1;
[; ;pic18f4520.h: 4013: };
[; ;pic18f4520.h: 4014: struct {
[; ;pic18f4520.h: 4015: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 4016: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 4017: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 4018: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 4019: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 4020: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 4021: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 4022: };
[; ;pic18f4520.h: 4023: } ECCPASbits_t;
[; ;pic18f4520.h: 4024: extern volatile ECCPASbits_t ECCPASbits __at(0xFB6);
[; ;pic18f4520.h: 4084: extern volatile unsigned char PWM1CON __at(0xFB7);
"4086
[; ;pic18f4520.h: 4086: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4520.h: 4089: extern volatile unsigned char ECCP1DEL __at(0xFB7);
"4091
[; ;pic18f4520.h: 4091: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4520.h: 4094: typedef union {
[; ;pic18f4520.h: 4095: struct {
[; ;pic18f4520.h: 4096: unsigned PDC :7;
[; ;pic18f4520.h: 4097: unsigned PRSEN :1;
[; ;pic18f4520.h: 4098: };
[; ;pic18f4520.h: 4099: struct {
[; ;pic18f4520.h: 4100: unsigned PDC0 :1;
[; ;pic18f4520.h: 4101: unsigned PDC1 :1;
[; ;pic18f4520.h: 4102: unsigned PDC2 :1;
[; ;pic18f4520.h: 4103: unsigned PDC3 :1;
[; ;pic18f4520.h: 4104: unsigned PDC4 :1;
[; ;pic18f4520.h: 4105: unsigned PDC5 :1;
[; ;pic18f4520.h: 4106: unsigned PDC6 :1;
[; ;pic18f4520.h: 4107: };
[; ;pic18f4520.h: 4108: } PWM1CONbits_t;
[; ;pic18f4520.h: 4109: extern volatile PWM1CONbits_t PWM1CONbits __at(0xFB7);
[; ;pic18f4520.h: 4157: typedef union {
[; ;pic18f4520.h: 4158: struct {
[; ;pic18f4520.h: 4159: unsigned PDC :7;
[; ;pic18f4520.h: 4160: unsigned PRSEN :1;
[; ;pic18f4520.h: 4161: };
[; ;pic18f4520.h: 4162: struct {
[; ;pic18f4520.h: 4163: unsigned PDC0 :1;
[; ;pic18f4520.h: 4164: unsigned PDC1 :1;
[; ;pic18f4520.h: 4165: unsigned PDC2 :1;
[; ;pic18f4520.h: 4166: unsigned PDC3 :1;
[; ;pic18f4520.h: 4167: unsigned PDC4 :1;
[; ;pic18f4520.h: 4168: unsigned PDC5 :1;
[; ;pic18f4520.h: 4169: unsigned PDC6 :1;
[; ;pic18f4520.h: 4170: };
[; ;pic18f4520.h: 4171: } ECCP1DELbits_t;
[; ;pic18f4520.h: 4172: extern volatile ECCP1DELbits_t ECCP1DELbits __at(0xFB7);
[; ;pic18f4520.h: 4222: extern volatile unsigned char BAUDCON __at(0xFB8);
"4224
[; ;pic18f4520.h: 4224: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4520.h: 4227: extern volatile unsigned char BAUDCTL __at(0xFB8);
"4229
[; ;pic18f4520.h: 4229: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4520.h: 4232: typedef union {
[; ;pic18f4520.h: 4233: struct {
[; ;pic18f4520.h: 4234: unsigned ABDEN :1;
[; ;pic18f4520.h: 4235: unsigned WUE :1;
[; ;pic18f4520.h: 4236: unsigned :1;
[; ;pic18f4520.h: 4237: unsigned BRG16 :1;
[; ;pic18f4520.h: 4238: unsigned TXCKP :1;
[; ;pic18f4520.h: 4239: unsigned RXDTP :1;
[; ;pic18f4520.h: 4240: unsigned RCIDL :1;
[; ;pic18f4520.h: 4241: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4242: };
[; ;pic18f4520.h: 4243: struct {
[; ;pic18f4520.h: 4244: unsigned :4;
[; ;pic18f4520.h: 4245: unsigned SCKP :1;
[; ;pic18f4520.h: 4246: unsigned :1;
[; ;pic18f4520.h: 4247: unsigned RCMT :1;
[; ;pic18f4520.h: 4248: };
[; ;pic18f4520.h: 4249: struct {
[; ;pic18f4520.h: 4250: unsigned :5;
[; ;pic18f4520.h: 4251: unsigned RXCKP :1;
[; ;pic18f4520.h: 4252: };
[; ;pic18f4520.h: 4253: struct {
[; ;pic18f4520.h: 4254: unsigned :1;
[; ;pic18f4520.h: 4255: unsigned W4E :1;
[; ;pic18f4520.h: 4256: };
[; ;pic18f4520.h: 4257: } BAUDCONbits_t;
[; ;pic18f4520.h: 4258: extern volatile BAUDCONbits_t BAUDCONbits __at(0xFB8);
[; ;pic18f4520.h: 4316: typedef union {
[; ;pic18f4520.h: 4317: struct {
[; ;pic18f4520.h: 4318: unsigned ABDEN :1;
[; ;pic18f4520.h: 4319: unsigned WUE :1;
[; ;pic18f4520.h: 4320: unsigned :1;
[; ;pic18f4520.h: 4321: unsigned BRG16 :1;
[; ;pic18f4520.h: 4322: unsigned TXCKP :1;
[; ;pic18f4520.h: 4323: unsigned RXDTP :1;
[; ;pic18f4520.h: 4324: unsigned RCIDL :1;
[; ;pic18f4520.h: 4325: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4326: };
[; ;pic18f4520.h: 4327: struct {
[; ;pic18f4520.h: 4328: unsigned :4;
[; ;pic18f4520.h: 4329: unsigned SCKP :1;
[; ;pic18f4520.h: 4330: unsigned :1;
[; ;pic18f4520.h: 4331: unsigned RCMT :1;
[; ;pic18f4520.h: 4332: };
[; ;pic18f4520.h: 4333: struct {
[; ;pic18f4520.h: 4334: unsigned :5;
[; ;pic18f4520.h: 4335: unsigned RXCKP :1;
[; ;pic18f4520.h: 4336: };
[; ;pic18f4520.h: 4337: struct {
[; ;pic18f4520.h: 4338: unsigned :1;
[; ;pic18f4520.h: 4339: unsigned W4E :1;
[; ;pic18f4520.h: 4340: };
[; ;pic18f4520.h: 4341: } BAUDCTLbits_t;
[; ;pic18f4520.h: 4342: extern volatile BAUDCTLbits_t BAUDCTLbits __at(0xFB8);
[; ;pic18f4520.h: 4402: extern volatile unsigned char CCP2CON __at(0xFBA);
"4404
[; ;pic18f4520.h: 4404: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4520.h: 4407: typedef union {
[; ;pic18f4520.h: 4408: struct {
[; ;pic18f4520.h: 4409: unsigned CCP2M :4;
[; ;pic18f4520.h: 4410: unsigned DC2B :2;
[; ;pic18f4520.h: 4411: };
[; ;pic18f4520.h: 4412: struct {
[; ;pic18f4520.h: 4413: unsigned CCP2M0 :1;
[; ;pic18f4520.h: 4414: unsigned CCP2M1 :1;
[; ;pic18f4520.h: 4415: unsigned CCP2M2 :1;
[; ;pic18f4520.h: 4416: unsigned CCP2M3 :1;
[; ;pic18f4520.h: 4417: unsigned CCP2Y :1;
[; ;pic18f4520.h: 4418: unsigned CCP2X :1;
[; ;pic18f4520.h: 4419: };
[; ;pic18f4520.h: 4420: struct {
[; ;pic18f4520.h: 4421: unsigned :4;
[; ;pic18f4520.h: 4422: unsigned DC2B0 :1;
[; ;pic18f4520.h: 4423: unsigned DC2B1 :1;
[; ;pic18f4520.h: 4424: };
[; ;pic18f4520.h: 4425: } CCP2CONbits_t;
[; ;pic18f4520.h: 4426: extern volatile CCP2CONbits_t CCP2CONbits __at(0xFBA);
[; ;pic18f4520.h: 4481: extern volatile unsigned short CCPR2 __at(0xFBB);
"4483
[; ;pic18f4520.h: 4483: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4520.h: 4488: extern volatile unsigned char CCPR2L __at(0xFBB);
"4490
[; ;pic18f4520.h: 4490: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4520.h: 4495: extern volatile unsigned char CCPR2H __at(0xFBC);
"4497
[; ;pic18f4520.h: 4497: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4520.h: 4502: extern volatile unsigned char CCP1CON __at(0xFBD);
"4504
[; ;pic18f4520.h: 4504: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4520.h: 4507: typedef union {
[; ;pic18f4520.h: 4508: struct {
[; ;pic18f4520.h: 4509: unsigned CCP1M :4;
[; ;pic18f4520.h: 4510: unsigned DC1B :2;
[; ;pic18f4520.h: 4511: unsigned P1M :2;
[; ;pic18f4520.h: 4512: };
[; ;pic18f4520.h: 4513: struct {
[; ;pic18f4520.h: 4514: unsigned CCP1M0 :1;
[; ;pic18f4520.h: 4515: unsigned CCP1M1 :1;
[; ;pic18f4520.h: 4516: unsigned CCP1M2 :1;
[; ;pic18f4520.h: 4517: unsigned CCP1M3 :1;
[; ;pic18f4520.h: 4518: unsigned CCP1Y :1;
[; ;pic18f4520.h: 4519: unsigned CCP1X :1;
[; ;pic18f4520.h: 4520: unsigned P1M0 :1;
[; ;pic18f4520.h: 4521: unsigned P1M1 :1;
[; ;pic18f4520.h: 4522: };
[; ;pic18f4520.h: 4523: struct {
[; ;pic18f4520.h: 4524: unsigned :4;
[; ;pic18f4520.h: 4525: unsigned DC1B0 :1;
[; ;pic18f4520.h: 4526: unsigned DC1B1 :1;
[; ;pic18f4520.h: 4527: };
[; ;pic18f4520.h: 4528: } CCP1CONbits_t;
[; ;pic18f4520.h: 4529: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFBD);
[; ;pic18f4520.h: 4599: extern volatile unsigned short CCPR1 __at(0xFBE);
"4601
[; ;pic18f4520.h: 4601: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4520.h: 4606: extern volatile unsigned char CCPR1L __at(0xFBE);
"4608
[; ;pic18f4520.h: 4608: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4520.h: 4613: extern volatile unsigned char CCPR1H __at(0xFBF);
"4615
[; ;pic18f4520.h: 4615: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4520.h: 4620: extern volatile unsigned char ADCON2 __at(0xFC0);
"4622
[; ;pic18f4520.h: 4622: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4520.h: 4625: typedef union {
[; ;pic18f4520.h: 4626: struct {
[; ;pic18f4520.h: 4627: unsigned ADCS :3;
[; ;pic18f4520.h: 4628: unsigned ACQT :3;
[; ;pic18f4520.h: 4629: unsigned :1;
[; ;pic18f4520.h: 4630: unsigned ADFM :1;
[; ;pic18f4520.h: 4631: };
[; ;pic18f4520.h: 4632: struct {
[; ;pic18f4520.h: 4633: unsigned ADCS0 :1;
[; ;pic18f4520.h: 4634: unsigned ADCS1 :1;
[; ;pic18f4520.h: 4635: unsigned ADCS2 :1;
[; ;pic18f4520.h: 4636: unsigned ACQT0 :1;
[; ;pic18f4520.h: 4637: unsigned ACQT1 :1;
[; ;pic18f4520.h: 4638: unsigned ACQT2 :1;
[; ;pic18f4520.h: 4639: };
[; ;pic18f4520.h: 4640: } ADCON2bits_t;
[; ;pic18f4520.h: 4641: extern volatile ADCON2bits_t ADCON2bits __at(0xFC0);
[; ;pic18f4520.h: 4691: extern volatile unsigned char ADCON1 __at(0xFC1);
"4693
[; ;pic18f4520.h: 4693: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4520.h: 4696: typedef union {
[; ;pic18f4520.h: 4697: struct {
[; ;pic18f4520.h: 4698: unsigned PCFG :4;
[; ;pic18f4520.h: 4699: unsigned VCFG :2;
[; ;pic18f4520.h: 4700: };
[; ;pic18f4520.h: 4701: struct {
[; ;pic18f4520.h: 4702: unsigned PCFG0 :1;
[; ;pic18f4520.h: 4703: unsigned PCFG1 :1;
[; ;pic18f4520.h: 4704: unsigned PCFG2 :1;
[; ;pic18f4520.h: 4705: unsigned PCFG3 :1;
[; ;pic18f4520.h: 4706: unsigned VCFG0 :1;
[; ;pic18f4520.h: 4707: unsigned VCFG1 :1;
[; ;pic18f4520.h: 4708: };
[; ;pic18f4520.h: 4709: struct {
[; ;pic18f4520.h: 4710: unsigned :3;
[; ;pic18f4520.h: 4711: unsigned CHSN3 :1;
[; ;pic18f4520.h: 4712: unsigned VCFG01 :1;
[; ;pic18f4520.h: 4713: unsigned VCFG11 :1;
[; ;pic18f4520.h: 4714: };
[; ;pic18f4520.h: 4715: } ADCON1bits_t;
[; ;pic18f4520.h: 4716: extern volatile ADCON1bits_t ADCON1bits __at(0xFC1);
[; ;pic18f4520.h: 4776: extern volatile unsigned char ADCON0 __at(0xFC2);
"4778
[; ;pic18f4520.h: 4778: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4520.h: 4781: typedef union {
[; ;pic18f4520.h: 4782: struct {
[; ;pic18f4520.h: 4783: unsigned :1;
[; ;pic18f4520.h: 4784: unsigned GO_NOT_DONE :1;
[; ;pic18f4520.h: 4785: };
[; ;pic18f4520.h: 4786: struct {
[; ;pic18f4520.h: 4787: unsigned ADON :1;
[; ;pic18f4520.h: 4788: unsigned GO_nDONE :1;
[; ;pic18f4520.h: 4789: unsigned CHS :4;
[; ;pic18f4520.h: 4790: };
[; ;pic18f4520.h: 4791: struct {
[; ;pic18f4520.h: 4792: unsigned :1;
[; ;pic18f4520.h: 4793: unsigned GO :1;
[; ;pic18f4520.h: 4794: unsigned CHS0 :1;
[; ;pic18f4520.h: 4795: unsigned CHS1 :1;
[; ;pic18f4520.h: 4796: unsigned CHS2 :1;
[; ;pic18f4520.h: 4797: unsigned CHS3 :1;
[; ;pic18f4520.h: 4798: };
[; ;pic18f4520.h: 4799: struct {
[; ;pic18f4520.h: 4800: unsigned :1;
[; ;pic18f4520.h: 4801: unsigned DONE :1;
[; ;pic18f4520.h: 4802: };
[; ;pic18f4520.h: 4803: struct {
[; ;pic18f4520.h: 4804: unsigned :1;
[; ;pic18f4520.h: 4805: unsigned NOT_DONE :1;
[; ;pic18f4520.h: 4806: };
[; ;pic18f4520.h: 4807: struct {
[; ;pic18f4520.h: 4808: unsigned :1;
[; ;pic18f4520.h: 4809: unsigned nDONE :1;
[; ;pic18f4520.h: 4810: };
[; ;pic18f4520.h: 4811: struct {
[; ;pic18f4520.h: 4812: unsigned :1;
[; ;pic18f4520.h: 4813: unsigned GO_DONE :1;
[; ;pic18f4520.h: 4814: };
[; ;pic18f4520.h: 4815: struct {
[; ;pic18f4520.h: 4816: unsigned :1;
[; ;pic18f4520.h: 4817: unsigned GODONE :1;
[; ;pic18f4520.h: 4818: };
[; ;pic18f4520.h: 4819: } ADCON0bits_t;
[; ;pic18f4520.h: 4820: extern volatile ADCON0bits_t ADCON0bits __at(0xFC2);
[; ;pic18f4520.h: 4895: extern volatile unsigned short ADRES __at(0xFC3);
"4897
[; ;pic18f4520.h: 4897: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4520.h: 4902: extern volatile unsigned char ADRESL __at(0xFC3);
"4904
[; ;pic18f4520.h: 4904: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4520.h: 4909: extern volatile unsigned char ADRESH __at(0xFC4);
"4911
[; ;pic18f4520.h: 4911: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4520.h: 4916: extern volatile unsigned char SSPCON2 __at(0xFC5);
"4918
[; ;pic18f4520.h: 4918: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4520.h: 4921: typedef union {
[; ;pic18f4520.h: 4922: struct {
[; ;pic18f4520.h: 4923: unsigned SEN :1;
[; ;pic18f4520.h: 4924: unsigned RSEN :1;
[; ;pic18f4520.h: 4925: unsigned PEN :1;
[; ;pic18f4520.h: 4926: unsigned RCEN :1;
[; ;pic18f4520.h: 4927: unsigned ACKEN :1;
[; ;pic18f4520.h: 4928: unsigned ACKDT :1;
[; ;pic18f4520.h: 4929: unsigned ACKSTAT :1;
[; ;pic18f4520.h: 4930: unsigned GCEN :1;
[; ;pic18f4520.h: 4931: };
[; ;pic18f4520.h: 4932: struct {
[; ;pic18f4520.h: 4933: unsigned :1;
[; ;pic18f4520.h: 4934: unsigned ADMSK1 :1;
[; ;pic18f4520.h: 4935: unsigned ADMSK2 :1;
[; ;pic18f4520.h: 4936: unsigned ADMSK3 :1;
[; ;pic18f4520.h: 4937: unsigned ADMSK4 :1;
[; ;pic18f4520.h: 4938: unsigned ADMSK5 :1;
[; ;pic18f4520.h: 4939: };
[; ;pic18f4520.h: 4940: } SSPCON2bits_t;
[; ;pic18f4520.h: 4941: extern volatile SSPCON2bits_t SSPCON2bits __at(0xFC5);
[; ;pic18f4520.h: 5011: extern volatile unsigned char SSPCON1 __at(0xFC6);
"5013
[; ;pic18f4520.h: 5013: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4520.h: 5016: typedef union {
[; ;pic18f4520.h: 5017: struct {
[; ;pic18f4520.h: 5018: unsigned SSPM :4;
[; ;pic18f4520.h: 5019: unsigned CKP :1;
[; ;pic18f4520.h: 5020: unsigned SSPEN :1;
[; ;pic18f4520.h: 5021: unsigned SSPOV :1;
[; ;pic18f4520.h: 5022: unsigned WCOL :1;
[; ;pic18f4520.h: 5023: };
[; ;pic18f4520.h: 5024: struct {
[; ;pic18f4520.h: 5025: unsigned SSPM0 :1;
[; ;pic18f4520.h: 5026: unsigned SSPM1 :1;
[; ;pic18f4520.h: 5027: unsigned SSPM2 :1;
[; ;pic18f4520.h: 5028: unsigned SSPM3 :1;
[; ;pic18f4520.h: 5029: };
[; ;pic18f4520.h: 5030: } SSPCON1bits_t;
[; ;pic18f4520.h: 5031: extern volatile SSPCON1bits_t SSPCON1bits __at(0xFC6);
[; ;pic18f4520.h: 5081: extern volatile unsigned char SSPSTAT __at(0xFC7);
"5083
[; ;pic18f4520.h: 5083: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4520.h: 5086: typedef union {
[; ;pic18f4520.h: 5087: struct {
[; ;pic18f4520.h: 5088: unsigned :2;
[; ;pic18f4520.h: 5089: unsigned R_NOT_W :1;
[; ;pic18f4520.h: 5090: };
[; ;pic18f4520.h: 5091: struct {
[; ;pic18f4520.h: 5092: unsigned :5;
[; ;pic18f4520.h: 5093: unsigned D_NOT_A :1;
[; ;pic18f4520.h: 5094: };
[; ;pic18f4520.h: 5095: struct {
[; ;pic18f4520.h: 5096: unsigned BF :1;
[; ;pic18f4520.h: 5097: unsigned UA :1;
[; ;pic18f4520.h: 5098: unsigned R_nW :1;
[; ;pic18f4520.h: 5099: unsigned S :1;
[; ;pic18f4520.h: 5100: unsigned P :1;
[; ;pic18f4520.h: 5101: unsigned D_nA :1;
[; ;pic18f4520.h: 5102: unsigned CKE :1;
[; ;pic18f4520.h: 5103: unsigned SMP :1;
[; ;pic18f4520.h: 5104: };
[; ;pic18f4520.h: 5105: struct {
[; ;pic18f4520.h: 5106: unsigned :2;
[; ;pic18f4520.h: 5107: unsigned R :1;
[; ;pic18f4520.h: 5108: unsigned :2;
[; ;pic18f4520.h: 5109: unsigned D :1;
[; ;pic18f4520.h: 5110: };
[; ;pic18f4520.h: 5111: struct {
[; ;pic18f4520.h: 5112: unsigned :2;
[; ;pic18f4520.h: 5113: unsigned W :1;
[; ;pic18f4520.h: 5114: unsigned :2;
[; ;pic18f4520.h: 5115: unsigned A :1;
[; ;pic18f4520.h: 5116: };
[; ;pic18f4520.h: 5117: struct {
[; ;pic18f4520.h: 5118: unsigned :2;
[; ;pic18f4520.h: 5119: unsigned nW :1;
[; ;pic18f4520.h: 5120: unsigned :2;
[; ;pic18f4520.h: 5121: unsigned nA :1;
[; ;pic18f4520.h: 5122: };
[; ;pic18f4520.h: 5123: struct {
[; ;pic18f4520.h: 5124: unsigned :2;
[; ;pic18f4520.h: 5125: unsigned R_W :1;
[; ;pic18f4520.h: 5126: unsigned :2;
[; ;pic18f4520.h: 5127: unsigned D_A :1;
[; ;pic18f4520.h: 5128: };
[; ;pic18f4520.h: 5129: struct {
[; ;pic18f4520.h: 5130: unsigned :2;
[; ;pic18f4520.h: 5131: unsigned NOT_WRITE :1;
[; ;pic18f4520.h: 5132: };
[; ;pic18f4520.h: 5133: struct {
[; ;pic18f4520.h: 5134: unsigned :5;
[; ;pic18f4520.h: 5135: unsigned NOT_ADDRESS :1;
[; ;pic18f4520.h: 5136: };
[; ;pic18f4520.h: 5137: struct {
[; ;pic18f4520.h: 5138: unsigned :2;
[; ;pic18f4520.h: 5139: unsigned nWRITE :1;
[; ;pic18f4520.h: 5140: unsigned :2;
[; ;pic18f4520.h: 5141: unsigned nADDRESS :1;
[; ;pic18f4520.h: 5142: };
[; ;pic18f4520.h: 5143: struct {
[; ;pic18f4520.h: 5144: unsigned :2;
[; ;pic18f4520.h: 5145: unsigned RW :1;
[; ;pic18f4520.h: 5146: unsigned START :1;
[; ;pic18f4520.h: 5147: unsigned STOP :1;
[; ;pic18f4520.h: 5148: unsigned DA :1;
[; ;pic18f4520.h: 5149: };
[; ;pic18f4520.h: 5150: struct {
[; ;pic18f4520.h: 5151: unsigned :2;
[; ;pic18f4520.h: 5152: unsigned NOT_W :1;
[; ;pic18f4520.h: 5153: unsigned :2;
[; ;pic18f4520.h: 5154: unsigned NOT_A :1;
[; ;pic18f4520.h: 5155: };
[; ;pic18f4520.h: 5156: } SSPSTATbits_t;
[; ;pic18f4520.h: 5157: extern volatile SSPSTATbits_t SSPSTATbits __at(0xFC7);
[; ;pic18f4520.h: 5302: extern volatile unsigned char SSPADD __at(0xFC8);
"5304
[; ;pic18f4520.h: 5304: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4520.h: 5309: extern volatile unsigned char SSPBUF __at(0xFC9);
"5311
[; ;pic18f4520.h: 5311: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4520.h: 5316: extern volatile unsigned char T2CON __at(0xFCA);
"5318
[; ;pic18f4520.h: 5318: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4520.h: 5321: typedef union {
[; ;pic18f4520.h: 5322: struct {
[; ;pic18f4520.h: 5323: unsigned T2CKPS :2;
[; ;pic18f4520.h: 5324: unsigned TMR2ON :1;
[; ;pic18f4520.h: 5325: unsigned T2OUTPS :4;
[; ;pic18f4520.h: 5326: };
[; ;pic18f4520.h: 5327: struct {
[; ;pic18f4520.h: 5328: unsigned T2CKPS0 :1;
[; ;pic18f4520.h: 5329: unsigned T2CKPS1 :1;
[; ;pic18f4520.h: 5330: unsigned :1;
[; ;pic18f4520.h: 5331: unsigned T2OUTPS0 :1;
[; ;pic18f4520.h: 5332: unsigned T2OUTPS1 :1;
[; ;pic18f4520.h: 5333: unsigned T2OUTPS2 :1;
[; ;pic18f4520.h: 5334: unsigned T2OUTPS3 :1;
[; ;pic18f4520.h: 5335: };
[; ;pic18f4520.h: 5336: struct {
[; ;pic18f4520.h: 5337: unsigned :3;
[; ;pic18f4520.h: 5338: unsigned TOUTPS0 :1;
[; ;pic18f4520.h: 5339: unsigned TOUTPS1 :1;
[; ;pic18f4520.h: 5340: unsigned TOUTPS2 :1;
[; ;pic18f4520.h: 5341: unsigned TOUTPS3 :1;
[; ;pic18f4520.h: 5342: };
[; ;pic18f4520.h: 5343: } T2CONbits_t;
[; ;pic18f4520.h: 5344: extern volatile T2CONbits_t T2CONbits __at(0xFCA);
[; ;pic18f4520.h: 5414: extern volatile unsigned char PR2 __at(0xFCB);
"5416
[; ;pic18f4520.h: 5416: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4520.h: 5419: extern volatile unsigned char MEMCON __at(0xFCB);
"5421
[; ;pic18f4520.h: 5421: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4520.h: 5424: typedef union {
[; ;pic18f4520.h: 5425: struct {
[; ;pic18f4520.h: 5426: unsigned :7;
[; ;pic18f4520.h: 5427: unsigned EBDIS :1;
[; ;pic18f4520.h: 5428: };
[; ;pic18f4520.h: 5429: struct {
[; ;pic18f4520.h: 5430: unsigned :4;
[; ;pic18f4520.h: 5431: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5432: };
[; ;pic18f4520.h: 5433: struct {
[; ;pic18f4520.h: 5434: unsigned :5;
[; ;pic18f4520.h: 5435: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5436: };
[; ;pic18f4520.h: 5437: struct {
[; ;pic18f4520.h: 5438: unsigned WM0 :1;
[; ;pic18f4520.h: 5439: };
[; ;pic18f4520.h: 5440: struct {
[; ;pic18f4520.h: 5441: unsigned :1;
[; ;pic18f4520.h: 5442: unsigned WM1 :1;
[; ;pic18f4520.h: 5443: };
[; ;pic18f4520.h: 5444: } PR2bits_t;
[; ;pic18f4520.h: 5445: extern volatile PR2bits_t PR2bits __at(0xFCB);
[; ;pic18f4520.h: 5473: typedef union {
[; ;pic18f4520.h: 5474: struct {
[; ;pic18f4520.h: 5475: unsigned :7;
[; ;pic18f4520.h: 5476: unsigned EBDIS :1;
[; ;pic18f4520.h: 5477: };
[; ;pic18f4520.h: 5478: struct {
[; ;pic18f4520.h: 5479: unsigned :4;
[; ;pic18f4520.h: 5480: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5481: };
[; ;pic18f4520.h: 5482: struct {
[; ;pic18f4520.h: 5483: unsigned :5;
[; ;pic18f4520.h: 5484: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5485: };
[; ;pic18f4520.h: 5486: struct {
[; ;pic18f4520.h: 5487: unsigned WM0 :1;
[; ;pic18f4520.h: 5488: };
[; ;pic18f4520.h: 5489: struct {
[; ;pic18f4520.h: 5490: unsigned :1;
[; ;pic18f4520.h: 5491: unsigned WM1 :1;
[; ;pic18f4520.h: 5492: };
[; ;pic18f4520.h: 5493: } MEMCONbits_t;
[; ;pic18f4520.h: 5494: extern volatile MEMCONbits_t MEMCONbits __at(0xFCB);
[; ;pic18f4520.h: 5524: extern volatile unsigned char TMR2 __at(0xFCC);
"5526
[; ;pic18f4520.h: 5526: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4520.h: 5531: extern volatile unsigned char T1CON __at(0xFCD);
"5533
[; ;pic18f4520.h: 5533: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4520.h: 5536: typedef union {
[; ;pic18f4520.h: 5537: struct {
[; ;pic18f4520.h: 5538: unsigned :2;
[; ;pic18f4520.h: 5539: unsigned NOT_T1SYNC :1;
[; ;pic18f4520.h: 5540: };
[; ;pic18f4520.h: 5541: struct {
[; ;pic18f4520.h: 5542: unsigned TMR1ON :1;
[; ;pic18f4520.h: 5543: unsigned TMR1CS :1;
[; ;pic18f4520.h: 5544: unsigned nT1SYNC :1;
[; ;pic18f4520.h: 5545: unsigned T1OSCEN :1;
[; ;pic18f4520.h: 5546: unsigned T1CKPS :2;
[; ;pic18f4520.h: 5547: unsigned T1RUN :1;
[; ;pic18f4520.h: 5548: unsigned RD16 :1;
[; ;pic18f4520.h: 5549: };
[; ;pic18f4520.h: 5550: struct {
[; ;pic18f4520.h: 5551: unsigned :2;
[; ;pic18f4520.h: 5552: unsigned T1SYNC :1;
[; ;pic18f4520.h: 5553: unsigned :1;
[; ;pic18f4520.h: 5554: unsigned T1CKPS0 :1;
[; ;pic18f4520.h: 5555: unsigned T1CKPS1 :1;
[; ;pic18f4520.h: 5556: };
[; ;pic18f4520.h: 5557: struct {
[; ;pic18f4520.h: 5558: unsigned :3;
[; ;pic18f4520.h: 5559: unsigned SOSCEN :1;
[; ;pic18f4520.h: 5560: unsigned :3;
[; ;pic18f4520.h: 5561: unsigned T1RD16 :1;
[; ;pic18f4520.h: 5562: };
[; ;pic18f4520.h: 5563: } T1CONbits_t;
[; ;pic18f4520.h: 5564: extern volatile T1CONbits_t T1CONbits __at(0xFCD);
[; ;pic18f4520.h: 5634: extern volatile unsigned short TMR1 __at(0xFCE);
"5636
[; ;pic18f4520.h: 5636: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4520.h: 5641: extern volatile unsigned char TMR1L __at(0xFCE);
"5643
[; ;pic18f4520.h: 5643: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4520.h: 5648: extern volatile unsigned char TMR1H __at(0xFCF);
"5650
[; ;pic18f4520.h: 5650: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4520.h: 5655: extern volatile unsigned char RCON __at(0xFD0);
"5657
[; ;pic18f4520.h: 5657: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4520.h: 5660: typedef union {
[; ;pic18f4520.h: 5661: struct {
[; ;pic18f4520.h: 5662: unsigned NOT_BOR :1;
[; ;pic18f4520.h: 5663: };
[; ;pic18f4520.h: 5664: struct {
[; ;pic18f4520.h: 5665: unsigned :1;
[; ;pic18f4520.h: 5666: unsigned NOT_POR :1;
[; ;pic18f4520.h: 5667: };
[; ;pic18f4520.h: 5668: struct {
[; ;pic18f4520.h: 5669: unsigned :2;
[; ;pic18f4520.h: 5670: unsigned NOT_PD :1;
[; ;pic18f4520.h: 5671: };
[; ;pic18f4520.h: 5672: struct {
[; ;pic18f4520.h: 5673: unsigned :3;
[; ;pic18f4520.h: 5674: unsigned NOT_TO :1;
[; ;pic18f4520.h: 5675: };
[; ;pic18f4520.h: 5676: struct {
[; ;pic18f4520.h: 5677: unsigned :4;
[; ;pic18f4520.h: 5678: unsigned NOT_RI :1;
[; ;pic18f4520.h: 5679: };
[; ;pic18f4520.h: 5680: struct {
[; ;pic18f4520.h: 5681: unsigned nBOR :1;
[; ;pic18f4520.h: 5682: unsigned nPOR :1;
[; ;pic18f4520.h: 5683: unsigned nPD :1;
[; ;pic18f4520.h: 5684: unsigned nTO :1;
[; ;pic18f4520.h: 5685: unsigned nRI :1;
[; ;pic18f4520.h: 5686: unsigned :1;
[; ;pic18f4520.h: 5687: unsigned SBOREN :1;
[; ;pic18f4520.h: 5688: unsigned IPEN :1;
[; ;pic18f4520.h: 5689: };
[; ;pic18f4520.h: 5690: struct {
[; ;pic18f4520.h: 5691: unsigned BOR :1;
[; ;pic18f4520.h: 5692: unsigned POR :1;
[; ;pic18f4520.h: 5693: unsigned PD :1;
[; ;pic18f4520.h: 5694: unsigned TO :1;
[; ;pic18f4520.h: 5695: unsigned RI :1;
[; ;pic18f4520.h: 5696: };
[; ;pic18f4520.h: 5697: } RCONbits_t;
[; ;pic18f4520.h: 5698: extern volatile RCONbits_t RCONbits __at(0xFD0);
[; ;pic18f4520.h: 5788: extern volatile unsigned char WDTCON __at(0xFD1);
"5790
[; ;pic18f4520.h: 5790: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4520.h: 5793: typedef union {
[; ;pic18f4520.h: 5794: struct {
[; ;pic18f4520.h: 5795: unsigned SWDTEN :1;
[; ;pic18f4520.h: 5796: };
[; ;pic18f4520.h: 5797: struct {
[; ;pic18f4520.h: 5798: unsigned SWDTE :1;
[; ;pic18f4520.h: 5799: };
[; ;pic18f4520.h: 5800: } WDTCONbits_t;
[; ;pic18f4520.h: 5801: extern volatile WDTCONbits_t WDTCONbits __at(0xFD1);
[; ;pic18f4520.h: 5816: extern volatile unsigned char HLVDCON __at(0xFD2);
"5818
[; ;pic18f4520.h: 5818: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5821: extern volatile unsigned char LVDCON __at(0xFD2);
"5823
[; ;pic18f4520.h: 5823: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5826: typedef union {
[; ;pic18f4520.h: 5827: struct {
[; ;pic18f4520.h: 5828: unsigned HLVDL :4;
[; ;pic18f4520.h: 5829: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5830: unsigned IVRST :1;
[; ;pic18f4520.h: 5831: unsigned :1;
[; ;pic18f4520.h: 5832: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5833: };
[; ;pic18f4520.h: 5834: struct {
[; ;pic18f4520.h: 5835: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5836: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5837: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5838: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5839: };
[; ;pic18f4520.h: 5840: struct {
[; ;pic18f4520.h: 5841: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5842: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5843: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5844: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5845: unsigned LVDEN :1;
[; ;pic18f4520.h: 5846: unsigned IRVST :1;
[; ;pic18f4520.h: 5847: };
[; ;pic18f4520.h: 5848: struct {
[; ;pic18f4520.h: 5849: unsigned LVV0 :1;
[; ;pic18f4520.h: 5850: unsigned LVV1 :1;
[; ;pic18f4520.h: 5851: unsigned LVV2 :1;
[; ;pic18f4520.h: 5852: unsigned LVV3 :1;
[; ;pic18f4520.h: 5853: unsigned :1;
[; ;pic18f4520.h: 5854: unsigned BGST :1;
[; ;pic18f4520.h: 5855: };
[; ;pic18f4520.h: 5856: } HLVDCONbits_t;
[; ;pic18f4520.h: 5857: extern volatile HLVDCONbits_t HLVDCONbits __at(0xFD2);
[; ;pic18f4520.h: 5955: typedef union {
[; ;pic18f4520.h: 5956: struct {
[; ;pic18f4520.h: 5957: unsigned HLVDL :4;
[; ;pic18f4520.h: 5958: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5959: unsigned IVRST :1;
[; ;pic18f4520.h: 5960: unsigned :1;
[; ;pic18f4520.h: 5961: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5962: };
[; ;pic18f4520.h: 5963: struct {
[; ;pic18f4520.h: 5964: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5965: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5966: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5967: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5968: };
[; ;pic18f4520.h: 5969: struct {
[; ;pic18f4520.h: 5970: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5971: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5972: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5973: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5974: unsigned LVDEN :1;
[; ;pic18f4520.h: 5975: unsigned IRVST :1;
[; ;pic18f4520.h: 5976: };
[; ;pic18f4520.h: 5977: struct {
[; ;pic18f4520.h: 5978: unsigned LVV0 :1;
[; ;pic18f4520.h: 5979: unsigned LVV1 :1;
[; ;pic18f4520.h: 5980: unsigned LVV2 :1;
[; ;pic18f4520.h: 5981: unsigned LVV3 :1;
[; ;pic18f4520.h: 5982: unsigned :1;
[; ;pic18f4520.h: 5983: unsigned BGST :1;
[; ;pic18f4520.h: 5984: };
[; ;pic18f4520.h: 5985: } LVDCONbits_t;
[; ;pic18f4520.h: 5986: extern volatile LVDCONbits_t LVDCONbits __at(0xFD2);
[; ;pic18f4520.h: 6086: extern volatile unsigned char OSCCON __at(0xFD3);
"6088
[; ;pic18f4520.h: 6088: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4520.h: 6091: typedef union {
[; ;pic18f4520.h: 6092: struct {
[; ;pic18f4520.h: 6093: unsigned SCS :2;
[; ;pic18f4520.h: 6094: unsigned IOFS :1;
[; ;pic18f4520.h: 6095: unsigned OSTS :1;
[; ;pic18f4520.h: 6096: unsigned IRCF :3;
[; ;pic18f4520.h: 6097: unsigned IDLEN :1;
[; ;pic18f4520.h: 6098: };
[; ;pic18f4520.h: 6099: struct {
[; ;pic18f4520.h: 6100: unsigned SCS0 :1;
[; ;pic18f4520.h: 6101: unsigned SCS1 :1;
[; ;pic18f4520.h: 6102: unsigned FLTS :1;
[; ;pic18f4520.h: 6103: unsigned :1;
[; ;pic18f4520.h: 6104: unsigned IRCF0 :1;
[; ;pic18f4520.h: 6105: unsigned IRCF1 :1;
[; ;pic18f4520.h: 6106: unsigned IRCF2 :1;
[; ;pic18f4520.h: 6107: };
[; ;pic18f4520.h: 6108: } OSCCONbits_t;
[; ;pic18f4520.h: 6109: extern volatile OSCCONbits_t OSCCONbits __at(0xFD3);
[; ;pic18f4520.h: 6169: extern volatile unsigned char T0CON __at(0xFD5);
"6171
[; ;pic18f4520.h: 6171: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4520.h: 6174: typedef union {
[; ;pic18f4520.h: 6175: struct {
[; ;pic18f4520.h: 6176: unsigned T0PS :3;
[; ;pic18f4520.h: 6177: unsigned PSA :1;
[; ;pic18f4520.h: 6178: unsigned T0SE :1;
[; ;pic18f4520.h: 6179: unsigned T0CS :1;
[; ;pic18f4520.h: 6180: unsigned T08BIT :1;
[; ;pic18f4520.h: 6181: unsigned TMR0ON :1;
[; ;pic18f4520.h: 6182: };
[; ;pic18f4520.h: 6183: struct {
[; ;pic18f4520.h: 6184: unsigned T0PS0 :1;
[; ;pic18f4520.h: 6185: unsigned T0PS1 :1;
[; ;pic18f4520.h: 6186: unsigned T0PS2 :1;
[; ;pic18f4520.h: 6187: unsigned T0PS3 :1;
[; ;pic18f4520.h: 6188: unsigned :2;
[; ;pic18f4520.h: 6189: unsigned T016BIT :1;
[; ;pic18f4520.h: 6190: };
[; ;pic18f4520.h: 6191: } T0CONbits_t;
[; ;pic18f4520.h: 6192: extern volatile T0CONbits_t T0CONbits __at(0xFD5);
[; ;pic18f4520.h: 6252: extern volatile unsigned short TMR0 __at(0xFD6);
"6254
[; ;pic18f4520.h: 6254: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4520.h: 6259: extern volatile unsigned char TMR0L __at(0xFD6);
"6261
[; ;pic18f4520.h: 6261: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4520.h: 6266: extern volatile unsigned char TMR0H __at(0xFD7);
"6268
[; ;pic18f4520.h: 6268: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4520.h: 6273: extern volatile unsigned char STATUS __at(0xFD8);
"6275
[; ;pic18f4520.h: 6275: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4520.h: 6278: typedef union {
[; ;pic18f4520.h: 6279: struct {
[; ;pic18f4520.h: 6280: unsigned C :1;
[; ;pic18f4520.h: 6281: unsigned DC :1;
[; ;pic18f4520.h: 6282: unsigned Z :1;
[; ;pic18f4520.h: 6283: unsigned OV :1;
[; ;pic18f4520.h: 6284: unsigned N :1;
[; ;pic18f4520.h: 6285: };
[; ;pic18f4520.h: 6286: struct {
[; ;pic18f4520.h: 6287: unsigned CARRY :1;
[; ;pic18f4520.h: 6288: unsigned :1;
[; ;pic18f4520.h: 6289: unsigned ZERO :1;
[; ;pic18f4520.h: 6290: unsigned OVERFLOW :1;
[; ;pic18f4520.h: 6291: unsigned NEGATIVE :1;
[; ;pic18f4520.h: 6292: };
[; ;pic18f4520.h: 6293: } STATUSbits_t;
[; ;pic18f4520.h: 6294: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18f4520.h: 6344: extern volatile unsigned short FSR2 __at(0xFD9);
"6346
[; ;pic18f4520.h: 6346: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4520.h: 6351: extern volatile unsigned char FSR2L __at(0xFD9);
"6353
[; ;pic18f4520.h: 6353: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4520.h: 6358: extern volatile unsigned char FSR2H __at(0xFDA);
"6360
[; ;pic18f4520.h: 6360: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4520.h: 6365: extern volatile unsigned char PLUSW2 __at(0xFDB);
"6367
[; ;pic18f4520.h: 6367: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4520.h: 6372: extern volatile unsigned char PREINC2 __at(0xFDC);
"6374
[; ;pic18f4520.h: 6374: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4520.h: 6379: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"6381
[; ;pic18f4520.h: 6381: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4520.h: 6386: extern volatile unsigned char POSTINC2 __at(0xFDE);
"6388
[; ;pic18f4520.h: 6388: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4520.h: 6393: extern volatile unsigned char INDF2 __at(0xFDF);
"6395
[; ;pic18f4520.h: 6395: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4520.h: 6400: extern volatile unsigned char BSR __at(0xFE0);
"6402
[; ;pic18f4520.h: 6402: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4520.h: 6407: extern volatile unsigned short FSR1 __at(0xFE1);
"6409
[; ;pic18f4520.h: 6409: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4520.h: 6414: extern volatile unsigned char FSR1L __at(0xFE1);
"6416
[; ;pic18f4520.h: 6416: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4520.h: 6421: extern volatile unsigned char FSR1H __at(0xFE2);
"6423
[; ;pic18f4520.h: 6423: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4520.h: 6428: extern volatile unsigned char PLUSW1 __at(0xFE3);
"6430
[; ;pic18f4520.h: 6430: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4520.h: 6435: extern volatile unsigned char PREINC1 __at(0xFE4);
"6437
[; ;pic18f4520.h: 6437: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4520.h: 6442: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"6444
[; ;pic18f4520.h: 6444: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4520.h: 6449: extern volatile unsigned char POSTINC1 __at(0xFE6);
"6451
[; ;pic18f4520.h: 6451: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4520.h: 6456: extern volatile unsigned char INDF1 __at(0xFE7);
"6458
[; ;pic18f4520.h: 6458: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4520.h: 6463: extern volatile unsigned char WREG __at(0xFE8);
"6465
[; ;pic18f4520.h: 6465: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4520.h: 6475: extern volatile unsigned short FSR0 __at(0xFE9);
"6477
[; ;pic18f4520.h: 6477: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4520.h: 6482: extern volatile unsigned char FSR0L __at(0xFE9);
"6484
[; ;pic18f4520.h: 6484: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4520.h: 6489: extern volatile unsigned char FSR0H __at(0xFEA);
"6491
[; ;pic18f4520.h: 6491: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4520.h: 6496: extern volatile unsigned char PLUSW0 __at(0xFEB);
"6498
[; ;pic18f4520.h: 6498: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4520.h: 6503: extern volatile unsigned char PREINC0 __at(0xFEC);
"6505
[; ;pic18f4520.h: 6505: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4520.h: 6510: extern volatile unsigned char POSTDEC0 __at(0xFED);
"6512
[; ;pic18f4520.h: 6512: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4520.h: 6517: extern volatile unsigned char POSTINC0 __at(0xFEE);
"6519
[; ;pic18f4520.h: 6519: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4520.h: 6524: extern volatile unsigned char INDF0 __at(0xFEF);
"6526
[; ;pic18f4520.h: 6526: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4520.h: 6531: extern volatile unsigned char INTCON3 __at(0xFF0);
"6533
[; ;pic18f4520.h: 6533: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4520.h: 6536: typedef union {
[; ;pic18f4520.h: 6537: struct {
[; ;pic18f4520.h: 6538: unsigned INT1IF :1;
[; ;pic18f4520.h: 6539: unsigned INT2IF :1;
[; ;pic18f4520.h: 6540: unsigned :1;
[; ;pic18f4520.h: 6541: unsigned INT1IE :1;
[; ;pic18f4520.h: 6542: unsigned INT2IE :1;
[; ;pic18f4520.h: 6543: unsigned :1;
[; ;pic18f4520.h: 6544: unsigned INT1IP :1;
[; ;pic18f4520.h: 6545: unsigned INT2IP :1;
[; ;pic18f4520.h: 6546: };
[; ;pic18f4520.h: 6547: struct {
[; ;pic18f4520.h: 6548: unsigned INT1F :1;
[; ;pic18f4520.h: 6549: unsigned INT2F :1;
[; ;pic18f4520.h: 6550: unsigned :1;
[; ;pic18f4520.h: 6551: unsigned INT1E :1;
[; ;pic18f4520.h: 6552: unsigned INT2E :1;
[; ;pic18f4520.h: 6553: unsigned :1;
[; ;pic18f4520.h: 6554: unsigned INT1P :1;
[; ;pic18f4520.h: 6555: unsigned INT2P :1;
[; ;pic18f4520.h: 6556: };
[; ;pic18f4520.h: 6557: } INTCON3bits_t;
[; ;pic18f4520.h: 6558: extern volatile INTCON3bits_t INTCON3bits __at(0xFF0);
[; ;pic18f4520.h: 6623: extern volatile unsigned char INTCON2 __at(0xFF1);
"6625
[; ;pic18f4520.h: 6625: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4520.h: 6628: typedef union {
[; ;pic18f4520.h: 6629: struct {
[; ;pic18f4520.h: 6630: unsigned :7;
[; ;pic18f4520.h: 6631: unsigned NOT_RBPU :1;
[; ;pic18f4520.h: 6632: };
[; ;pic18f4520.h: 6633: struct {
[; ;pic18f4520.h: 6634: unsigned RBIP :1;
[; ;pic18f4520.h: 6635: unsigned :1;
[; ;pic18f4520.h: 6636: unsigned TMR0IP :1;
[; ;pic18f4520.h: 6637: unsigned :1;
[; ;pic18f4520.h: 6638: unsigned INTEDG2 :1;
[; ;pic18f4520.h: 6639: unsigned INTEDG1 :1;
[; ;pic18f4520.h: 6640: unsigned INTEDG0 :1;
[; ;pic18f4520.h: 6641: unsigned nRBPU :1;
[; ;pic18f4520.h: 6642: };
[; ;pic18f4520.h: 6643: struct {
[; ;pic18f4520.h: 6644: unsigned :7;
[; ;pic18f4520.h: 6645: unsigned RBPU :1;
[; ;pic18f4520.h: 6646: };
[; ;pic18f4520.h: 6647: } INTCON2bits_t;
[; ;pic18f4520.h: 6648: extern volatile INTCON2bits_t INTCON2bits __at(0xFF1);
[; ;pic18f4520.h: 6693: extern volatile unsigned char INTCON __at(0xFF2);
"6695
[; ;pic18f4520.h: 6695: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4520.h: 6698: typedef union {
[; ;pic18f4520.h: 6699: struct {
[; ;pic18f4520.h: 6700: unsigned RBIF :1;
[; ;pic18f4520.h: 6701: unsigned INT0IF :1;
[; ;pic18f4520.h: 6702: unsigned TMR0IF :1;
[; ;pic18f4520.h: 6703: unsigned RBIE :1;
[; ;pic18f4520.h: 6704: unsigned INT0IE :1;
[; ;pic18f4520.h: 6705: unsigned TMR0IE :1;
[; ;pic18f4520.h: 6706: unsigned PEIE_GIEL :1;
[; ;pic18f4520.h: 6707: unsigned GIE_GIEH :1;
[; ;pic18f4520.h: 6708: };
[; ;pic18f4520.h: 6709: struct {
[; ;pic18f4520.h: 6710: unsigned :1;
[; ;pic18f4520.h: 6711: unsigned INT0F :1;
[; ;pic18f4520.h: 6712: unsigned T0IF :1;
[; ;pic18f4520.h: 6713: unsigned :1;
[; ;pic18f4520.h: 6714: unsigned INT0E :1;
[; ;pic18f4520.h: 6715: unsigned T0IE :1;
[; ;pic18f4520.h: 6716: unsigned PEIE :1;
[; ;pic18f4520.h: 6717: unsigned GIE :1;
[; ;pic18f4520.h: 6718: };
[; ;pic18f4520.h: 6719: struct {
[; ;pic18f4520.h: 6720: unsigned :6;
[; ;pic18f4520.h: 6721: unsigned GIEL :1;
[; ;pic18f4520.h: 6722: unsigned GIEH :1;
[; ;pic18f4520.h: 6723: };
[; ;pic18f4520.h: 6724: } INTCONbits_t;
[; ;pic18f4520.h: 6725: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18f4520.h: 6810: extern volatile unsigned short PROD __at(0xFF3);
"6812
[; ;pic18f4520.h: 6812: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4520.h: 6817: extern volatile unsigned char PRODL __at(0xFF3);
"6819
[; ;pic18f4520.h: 6819: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4520.h: 6824: extern volatile unsigned char PRODH __at(0xFF4);
"6826
[; ;pic18f4520.h: 6826: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4520.h: 6831: extern volatile unsigned char TABLAT __at(0xFF5);
"6833
[; ;pic18f4520.h: 6833: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4520.h: 6839: extern volatile __uint24 TBLPTR __at(0xFF6);
"6842
[; ;pic18f4520.h: 6842: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4520.h: 6847: extern volatile unsigned char TBLPTRL __at(0xFF6);
"6849
[; ;pic18f4520.h: 6849: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4520.h: 6854: extern volatile unsigned char TBLPTRH __at(0xFF7);
"6856
[; ;pic18f4520.h: 6856: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4520.h: 6861: extern volatile unsigned char TBLPTRU __at(0xFF8);
"6863
[; ;pic18f4520.h: 6863: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4520.h: 6869: extern volatile __uint24 PCLAT __at(0xFF9);
"6872
[; ;pic18f4520.h: 6872: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4520.h: 6876: extern volatile __uint24 PC __at(0xFF9);
"6879
[; ;pic18f4520.h: 6879: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4520.h: 6884: extern volatile unsigned char PCL __at(0xFF9);
"6886
[; ;pic18f4520.h: 6886: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4520.h: 6891: extern volatile unsigned char PCLATH __at(0xFFA);
"6893
[; ;pic18f4520.h: 6893: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4520.h: 6898: extern volatile unsigned char PCLATU __at(0xFFB);
"6900
[; ;pic18f4520.h: 6900: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4520.h: 6905: extern volatile unsigned char STKPTR __at(0xFFC);
"6907
[; ;pic18f4520.h: 6907: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4520.h: 6910: typedef union {
[; ;pic18f4520.h: 6911: struct {
[; ;pic18f4520.h: 6912: unsigned STKPTR :5;
[; ;pic18f4520.h: 6913: unsigned :1;
[; ;pic18f4520.h: 6914: unsigned STKUNF :1;
[; ;pic18f4520.h: 6915: unsigned STKFUL :1;
[; ;pic18f4520.h: 6916: };
[; ;pic18f4520.h: 6917: struct {
[; ;pic18f4520.h: 6918: unsigned SP0 :1;
[; ;pic18f4520.h: 6919: unsigned SP1 :1;
[; ;pic18f4520.h: 6920: unsigned SP2 :1;
[; ;pic18f4520.h: 6921: unsigned SP3 :1;
[; ;pic18f4520.h: 6922: unsigned SP4 :1;
[; ;pic18f4520.h: 6923: unsigned :2;
[; ;pic18f4520.h: 6924: unsigned STKOVF :1;
[; ;pic18f4520.h: 6925: };
[; ;pic18f4520.h: 6926: } STKPTRbits_t;
[; ;pic18f4520.h: 6927: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18f4520.h: 6978: extern volatile __uint24 TOS __at(0xFFD);
"6981
[; ;pic18f4520.h: 6981: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4520.h: 6986: extern volatile unsigned char TOSL __at(0xFFD);
"6988
[; ;pic18f4520.h: 6988: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4520.h: 6993: extern volatile unsigned char TOSH __at(0xFFE);
"6995
[; ;pic18f4520.h: 6995: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4520.h: 7000: extern volatile unsigned char TOSU __at(0xFFF);
"7002
[; ;pic18f4520.h: 7002: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4520.h: 7013: extern volatile __bit ABDEN __at(0x7DC0);
[; ;pic18f4520.h: 7016: extern volatile __bit ABDOVF __at(0x7DC7);
[; ;pic18f4520.h: 7019: extern volatile __bit ACKDT __at(0x7E2D);
[; ;pic18f4520.h: 7022: extern volatile __bit ACKEN __at(0x7E2C);
[; ;pic18f4520.h: 7025: extern volatile __bit ACKSTAT __at(0x7E2E);
[; ;pic18f4520.h: 7028: extern volatile __bit ACQT0 __at(0x7E03);
[; ;pic18f4520.h: 7031: extern volatile __bit ACQT1 __at(0x7E04);
[; ;pic18f4520.h: 7034: extern volatile __bit ACQT2 __at(0x7E05);
[; ;pic18f4520.h: 7037: extern volatile __bit ADCS0 __at(0x7E00);
[; ;pic18f4520.h: 7040: extern volatile __bit ADCS1 __at(0x7E01);
[; ;pic18f4520.h: 7043: extern volatile __bit ADCS2 __at(0x7E02);
[; ;pic18f4520.h: 7046: extern volatile __bit ADDEN __at(0x7D5B);
[; ;pic18f4520.h: 7049: extern volatile __bit ADEN __at(0x7D5B);
[; ;pic18f4520.h: 7052: extern volatile __bit ADFM __at(0x7E07);
[; ;pic18f4520.h: 7055: extern volatile __bit ADIE __at(0x7CEE);
[; ;pic18f4520.h: 7058: extern volatile __bit ADIF __at(0x7CF6);
[; ;pic18f4520.h: 7061: extern volatile __bit ADIP __at(0x7CFE);
[; ;pic18f4520.h: 7064: extern volatile __bit ADMSK1 __at(0x7E29);
[; ;pic18f4520.h: 7067: extern volatile __bit ADMSK2 __at(0x7E2A);
[; ;pic18f4520.h: 7070: extern volatile __bit ADMSK3 __at(0x7E2B);
[; ;pic18f4520.h: 7073: extern volatile __bit ADMSK4 __at(0x7E2C);
[; ;pic18f4520.h: 7076: extern volatile __bit ADMSK5 __at(0x7E2D);
[; ;pic18f4520.h: 7079: extern volatile __bit ADON __at(0x7E10);
[; ;pic18f4520.h: 7082: extern volatile __bit AN0 __at(0x7C00);
[; ;pic18f4520.h: 7085: extern volatile __bit AN1 __at(0x7C01);
[; ;pic18f4520.h: 7088: extern volatile __bit AN10 __at(0x7C09);
[; ;pic18f4520.h: 7091: extern volatile __bit AN11 __at(0x7C0C);
[; ;pic18f4520.h: 7094: extern volatile __bit AN12 __at(0x7C08);
[; ;pic18f4520.h: 7097: extern volatile __bit AN2 __at(0x7C02);
[; ;pic18f4520.h: 7100: extern volatile __bit AN3 __at(0x7C03);
[; ;pic18f4520.h: 7103: extern volatile __bit AN4 __at(0x7C05);
[; ;pic18f4520.h: 7106: extern volatile __bit AN5 __at(0x7C20);
[; ;pic18f4520.h: 7109: extern volatile __bit AN6 __at(0x7C21);
[; ;pic18f4520.h: 7112: extern volatile __bit AN7 __at(0x7C22);
[; ;pic18f4520.h: 7115: extern volatile __bit AN8 __at(0x7C0A);
[; ;pic18f4520.h: 7118: extern volatile __bit AN9 __at(0x7C0B);
[; ;pic18f4520.h: 7121: extern volatile __bit BCLIE __at(0x7D03);
[; ;pic18f4520.h: 7124: extern volatile __bit BCLIF __at(0x7D0B);
[; ;pic18f4520.h: 7127: extern volatile __bit BCLIP __at(0x7D13);
[; ;pic18f4520.h: 7130: extern volatile __bit BF __at(0x7E38);
[; ;pic18f4520.h: 7133: extern volatile __bit BGST __at(0x7E95);
[; ;pic18f4520.h: 7136: extern volatile __bit BOR __at(0x7E80);
[; ;pic18f4520.h: 7139: extern volatile __bit BRG16 __at(0x7DC3);
[; ;pic18f4520.h: 7142: extern volatile __bit BRGH __at(0x7D62);
[; ;pic18f4520.h: 7145: extern volatile __bit BRGH1 __at(0x7D62);
[; ;pic18f4520.h: 7148: extern volatile __bit C1INV __at(0x7DA4);
[; ;pic18f4520.h: 7151: extern volatile __bit __attribute__((__deprecated__)) C1OUT __at(0x7DA6);
[; ;pic18f4520.h: 7154: extern volatile __bit C2INV __at(0x7DA5);
[; ;pic18f4520.h: 7157: extern volatile __bit __attribute__((__deprecated__)) C2OUT __at(0x7DA7);
[; ;pic18f4520.h: 7160: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18f4520.h: 7163: extern volatile __bit CCP1 __at(0x7C12);
[; ;pic18f4520.h: 7166: extern volatile __bit CCP10 __at(0x7C22);
[; ;pic18f4520.h: 7169: extern volatile __bit CCP1IE __at(0x7CEA);
[; ;pic18f4520.h: 7172: extern volatile __bit CCP1IF __at(0x7CF2);
[; ;pic18f4520.h: 7175: extern volatile __bit CCP1IP __at(0x7CFA);
[; ;pic18f4520.h: 7178: extern volatile __bit CCP1M0 __at(0x7DE8);
[; ;pic18f4520.h: 7181: extern volatile __bit CCP1M1 __at(0x7DE9);
[; ;pic18f4520.h: 7184: extern volatile __bit CCP1M2 __at(0x7DEA);
[; ;pic18f4520.h: 7187: extern volatile __bit CCP1M3 __at(0x7DEB);
[; ;pic18f4520.h: 7190: extern volatile __bit CCP1X __at(0x7DED);
[; ;pic18f4520.h: 7193: extern volatile __bit CCP1Y __at(0x7DEC);
[; ;pic18f4520.h: 7196: extern volatile __bit CCP2IE __at(0x7D00);
[; ;pic18f4520.h: 7199: extern volatile __bit CCP2IF __at(0x7D08);
[; ;pic18f4520.h: 7202: extern volatile __bit CCP2IP __at(0x7D10);
[; ;pic18f4520.h: 7205: extern volatile __bit CCP2M0 __at(0x7DD0);
[; ;pic18f4520.h: 7208: extern volatile __bit CCP2M1 __at(0x7DD1);
[; ;pic18f4520.h: 7211: extern volatile __bit CCP2M2 __at(0x7DD2);
[; ;pic18f4520.h: 7214: extern volatile __bit CCP2M3 __at(0x7DD3);
[; ;pic18f4520.h: 7217: extern volatile __bit CCP2X __at(0x7DD5);
[; ;pic18f4520.h: 7220: extern volatile __bit CCP2Y __at(0x7DD4);
[; ;pic18f4520.h: 7223: extern volatile __bit CCP2_PA2 __at(0x7C0B);
[; ;pic18f4520.h: 7226: extern volatile __bit CCP9E __at(0x7C23);
[; ;pic18f4520.h: 7229: extern volatile __bit CFGS __at(0x7D36);
[; ;pic18f4520.h: 7232: extern volatile __bit CHS0 __at(0x7E12);
[; ;pic18f4520.h: 7235: extern volatile __bit CHS1 __at(0x7E13);
[; ;pic18f4520.h: 7238: extern volatile __bit CHS2 __at(0x7E14);
[; ;pic18f4520.h: 7241: extern volatile __bit CHS3 __at(0x7E15);
[; ;pic18f4520.h: 7244: extern volatile __bit CHSN3 __at(0x7E0B);
[; ;pic18f4520.h: 7247: extern volatile __bit CIS __at(0x7DA3);
[; ;pic18f4520.h: 7250: extern volatile __bit CK __at(0x7C16);
[; ;pic18f4520.h: 7253: extern volatile __bit CKE __at(0x7E3E);
[; ;pic18f4520.h: 7256: extern volatile __bit CKP __at(0x7E34);
[; ;pic18f4520.h: 7259: extern volatile __bit CLKI __at(0x7C07);
[; ;pic18f4520.h: 7262: extern volatile __bit CLKO __at(0x7C06);
[; ;pic18f4520.h: 7265: extern volatile __bit CM0 __at(0x7DA0);
[; ;pic18f4520.h: 7268: extern volatile __bit CM1 __at(0x7DA1);
[; ;pic18f4520.h: 7271: extern volatile __bit CM2 __at(0x7DA2);
[; ;pic18f4520.h: 7274: extern volatile __bit CMEN0 __at(0x7DA0);
[; ;pic18f4520.h: 7277: extern volatile __bit CMEN1 __at(0x7DA1);
[; ;pic18f4520.h: 7280: extern volatile __bit CMEN2 __at(0x7DA2);
[; ;pic18f4520.h: 7283: extern volatile __bit CMIE __at(0x7D06);
[; ;pic18f4520.h: 7286: extern volatile __bit CMIF __at(0x7D0E);
[; ;pic18f4520.h: 7289: extern volatile __bit CMIP __at(0x7D16);
[; ;pic18f4520.h: 7292: extern volatile __bit CREN __at(0x7D5C);
[; ;pic18f4520.h: 7295: extern volatile __bit CS __at(0x7C22);
[; ;pic18f4520.h: 7298: extern volatile __bit CSRC __at(0x7D67);
[; ;pic18f4520.h: 7301: extern volatile __bit CSRC1 __at(0x7D67);
[; ;pic18f4520.h: 7304: extern volatile __bit CVR0 __at(0x7DA8);
[; ;pic18f4520.h: 7307: extern volatile __bit CVR1 __at(0x7DA9);
[; ;pic18f4520.h: 7310: extern volatile __bit CVR2 __at(0x7DAA);
[; ;pic18f4520.h: 7313: extern volatile __bit CVR3 __at(0x7DAB);
[; ;pic18f4520.h: 7316: extern volatile __bit CVREF __at(0x7C02);
[; ;pic18f4520.h: 7319: extern volatile __bit CVREN __at(0x7DAF);
[; ;pic18f4520.h: 7322: extern volatile __bit CVROE __at(0x7DAE);
[; ;pic18f4520.h: 7325: extern volatile __bit CVROEN __at(0x7DAE);
[; ;pic18f4520.h: 7328: extern volatile __bit CVRR __at(0x7DAD);
[; ;pic18f4520.h: 7331: extern volatile __bit CVRSS __at(0x7DAC);
[; ;pic18f4520.h: 7334: extern volatile __bit DA __at(0x7E3D);
[; ;pic18f4520.h: 7337: extern volatile __bit DC __at(0x7EC1);
[; ;pic18f4520.h: 7340: extern volatile __bit DC1B0 __at(0x7DEC);
[; ;pic18f4520.h: 7343: extern volatile __bit DC1B1 __at(0x7DED);
[; ;pic18f4520.h: 7346: extern volatile __bit DC2B0 __at(0x7DD4);
[; ;pic18f4520.h: 7349: extern volatile __bit DC2B1 __at(0x7DD5);
[; ;pic18f4520.h: 7352: extern volatile __bit DONE __at(0x7E11);
[; ;pic18f4520.h: 7355: extern volatile __bit DT __at(0x7C17);
[; ;pic18f4520.h: 7358: extern volatile __bit D_A __at(0x7E3D);
[; ;pic18f4520.h: 7361: extern volatile __bit D_NOT_A __at(0x7E3D);
[; ;pic18f4520.h: 7364: extern volatile __bit D_nA __at(0x7E3D);
[; ;pic18f4520.h: 7367: extern volatile __bit EBDIS __at(0x7E5F);
[; ;pic18f4520.h: 7370: extern volatile __bit ECCPAS0 __at(0x7DB4);
[; ;pic18f4520.h: 7373: extern volatile __bit ECCPAS1 __at(0x7DB5);
[; ;pic18f4520.h: 7376: extern volatile __bit ECCPAS2 __at(0x7DB6);
[; ;pic18f4520.h: 7379: extern volatile __bit ECCPASE __at(0x7DB7);
[; ;pic18f4520.h: 7382: extern volatile __bit EEFS __at(0x7D36);
[; ;pic18f4520.h: 7385: extern volatile __bit EEIE __at(0x7D04);
[; ;pic18f4520.h: 7388: extern volatile __bit EEIF __at(0x7D0C);
[; ;pic18f4520.h: 7391: extern volatile __bit EEIP __at(0x7D14);
[; ;pic18f4520.h: 7394: extern volatile __bit EEPGD __at(0x7D37);
[; ;pic18f4520.h: 7397: extern volatile __bit FERR __at(0x7D5A);
[; ;pic18f4520.h: 7400: extern volatile __bit FLT0 __at(0x7C08);
[; ;pic18f4520.h: 7403: extern volatile __bit FLTS __at(0x7E9A);
[; ;pic18f4520.h: 7406: extern volatile __bit FREE __at(0x7D34);
[; ;pic18f4520.h: 7409: extern volatile __bit GCEN __at(0x7E2F);
[; ;pic18f4520.h: 7412: extern volatile __bit GIE __at(0x7F97);
[; ;pic18f4520.h: 7415: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18f4520.h: 7418: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18f4520.h: 7421: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18f4520.h: 7424: extern volatile __bit GO __at(0x7E11);
[; ;pic18f4520.h: 7427: extern volatile __bit GODONE __at(0x7E11);
[; ;pic18f4520.h: 7430: extern volatile __bit GO_DONE __at(0x7E11);
[; ;pic18f4520.h: 7433: extern volatile __bit GO_NOT_DONE __at(0x7E11);
[; ;pic18f4520.h: 7436: extern volatile __bit GO_nDONE __at(0x7E11);
[; ;pic18f4520.h: 7439: extern volatile __bit HLVDEN __at(0x7E94);
[; ;pic18f4520.h: 7442: extern volatile __bit HLVDIE __at(0x7D02);
[; ;pic18f4520.h: 7445: extern volatile __bit HLVDIF __at(0x7D0A);
[; ;pic18f4520.h: 7448: extern volatile __bit HLVDIN __at(0x7C05);
[; ;pic18f4520.h: 7451: extern volatile __bit HLVDIP __at(0x7D12);
[; ;pic18f4520.h: 7454: extern volatile __bit HLVDL0 __at(0x7E90);
[; ;pic18f4520.h: 7457: extern volatile __bit HLVDL1 __at(0x7E91);
[; ;pic18f4520.h: 7460: extern volatile __bit HLVDL2 __at(0x7E92);
[; ;pic18f4520.h: 7463: extern volatile __bit HLVDL3 __at(0x7E93);
[; ;pic18f4520.h: 7466: extern volatile __bit IBF __at(0x7CB7);
[; ;pic18f4520.h: 7469: extern volatile __bit IBOV __at(0x7CB5);
[; ;pic18f4520.h: 7472: extern volatile __bit IDLEN __at(0x7E9F);
[; ;pic18f4520.h: 7475: extern volatile __bit INT0 __at(0x7C08);
[; ;pic18f4520.h: 7478: extern volatile __bit INT0E __at(0x7F94);
[; ;pic18f4520.h: 7481: extern volatile __bit INT0F __at(0x7F91);
[; ;pic18f4520.h: 7484: extern volatile __bit INT0IE __at(0x7F94);
[; ;pic18f4520.h: 7487: extern volatile __bit INT0IF __at(0x7F91);
[; ;pic18f4520.h: 7490: extern volatile __bit INT1 __at(0x7C09);
[; ;pic18f4520.h: 7493: extern volatile __bit INT1E __at(0x7F83);
[; ;pic18f4520.h: 7496: extern volatile __bit INT1F __at(0x7F80);
[; ;pic18f4520.h: 7499: extern volatile __bit INT1IE __at(0x7F83);
[; ;pic18f4520.h: 7502: extern volatile __bit INT1IF __at(0x7F80);
[; ;pic18f4520.h: 7505: extern volatile __bit INT1IP __at(0x7F86);
[; ;pic18f4520.h: 7508: extern volatile __bit INT1P __at(0x7F86);
[; ;pic18f4520.h: 7511: extern volatile __bit INT2 __at(0x7C0A);
[; ;pic18f4520.h: 7514: extern volatile __bit INT2E __at(0x7F84);
[; ;pic18f4520.h: 7517: extern volatile __bit INT2F __at(0x7F81);
[; ;pic18f4520.h: 7520: extern volatile __bit INT2IE __at(0x7F84);
[; ;pic18f4520.h: 7523: extern volatile __bit INT2IF __at(0x7F81);
[; ;pic18f4520.h: 7526: extern volatile __bit INT2IP __at(0x7F87);
[; ;pic18f4520.h: 7529: extern volatile __bit INT2P __at(0x7F87);
[; ;pic18f4520.h: 7532: extern volatile __bit INTEDG0 __at(0x7F8E);
[; ;pic18f4520.h: 7535: extern volatile __bit INTEDG1 __at(0x7F8D);
[; ;pic18f4520.h: 7538: extern volatile __bit INTEDG2 __at(0x7F8C);
[; ;pic18f4520.h: 7541: extern volatile __bit INTSRC __at(0x7CDF);
[; ;pic18f4520.h: 7544: extern volatile __bit IOFS __at(0x7E9A);
[; ;pic18f4520.h: 7547: extern volatile __bit IPEN __at(0x7E87);
[; ;pic18f4520.h: 7550: extern volatile __bit IRCF0 __at(0x7E9C);
[; ;pic18f4520.h: 7553: extern volatile __bit IRCF1 __at(0x7E9D);
[; ;pic18f4520.h: 7556: extern volatile __bit IRCF2 __at(0x7E9E);
[; ;pic18f4520.h: 7559: extern volatile __bit IRVST __at(0x7E95);
[; ;pic18f4520.h: 7562: extern volatile __bit IVRST __at(0x7E95);
[; ;pic18f4520.h: 7565: extern volatile __bit KBI0 __at(0x7C0C);
[; ;pic18f4520.h: 7568: extern volatile __bit KBI1 __at(0x7C0D);
[; ;pic18f4520.h: 7571: extern volatile __bit KBI2 __at(0x7C0E);
[; ;pic18f4520.h: 7574: extern volatile __bit KBI3 __at(0x7C0F);
[; ;pic18f4520.h: 7577: extern volatile __bit LA0 __at(0x7C48);
[; ;pic18f4520.h: 7580: extern volatile __bit LA1 __at(0x7C49);
[; ;pic18f4520.h: 7583: extern volatile __bit LA2 __at(0x7C4A);
[; ;pic18f4520.h: 7586: extern volatile __bit LA3 __at(0x7C4B);
[; ;pic18f4520.h: 7589: extern volatile __bit LA4 __at(0x7C4C);
[; ;pic18f4520.h: 7592: extern volatile __bit LA5 __at(0x7C4D);
[; ;pic18f4520.h: 7595: extern volatile __bit LA6 __at(0x7C4E);
[; ;pic18f4520.h: 7598: extern volatile __bit LA7 __at(0x7C4F);
[; ;pic18f4520.h: 7601: extern volatile __bit LATA0 __at(0x7C48);
[; ;pic18f4520.h: 7604: extern volatile __bit LATA1 __at(0x7C49);
[; ;pic18f4520.h: 7607: extern volatile __bit LATA2 __at(0x7C4A);
[; ;pic18f4520.h: 7610: extern volatile __bit LATA3 __at(0x7C4B);
[; ;pic18f4520.h: 7613: extern volatile __bit LATA4 __at(0x7C4C);
[; ;pic18f4520.h: 7616: extern volatile __bit LATA5 __at(0x7C4D);
[; ;pic18f4520.h: 7619: extern volatile __bit LATA6 __at(0x7C4E);
[; ;pic18f4520.h: 7622: extern volatile __bit LATA7 __at(0x7C4F);
[; ;pic18f4520.h: 7625: extern volatile __bit LATB0 __at(0x7C50);
[; ;pic18f4520.h: 7628: extern volatile __bit LATB1 __at(0x7C51);
[; ;pic18f4520.h: 7631: extern volatile __bit LATB2 __at(0x7C52);
[; ;pic18f4520.h: 7634: extern volatile __bit LATB3 __at(0x7C53);
[; ;pic18f4520.h: 7637: extern volatile __bit LATB4 __at(0x7C54);
[; ;pic18f4520.h: 7640: extern volatile __bit LATB5 __at(0x7C55);
[; ;pic18f4520.h: 7643: extern volatile __bit LATB6 __at(0x7C56);
[; ;pic18f4520.h: 7646: extern volatile __bit LATB7 __at(0x7C57);
[; ;pic18f4520.h: 7649: extern volatile __bit LATC0 __at(0x7C58);
[; ;pic18f4520.h: 7652: extern volatile __bit LATC1 __at(0x7C59);
[; ;pic18f4520.h: 7655: extern volatile __bit LATC2 __at(0x7C5A);
[; ;pic18f4520.h: 7658: extern volatile __bit LATC3 __at(0x7C5B);
[; ;pic18f4520.h: 7661: extern volatile __bit LATC4 __at(0x7C5C);
[; ;pic18f4520.h: 7664: extern volatile __bit LATC5 __at(0x7C5D);
[; ;pic18f4520.h: 7667: extern volatile __bit LATC6 __at(0x7C5E);
[; ;pic18f4520.h: 7670: extern volatile __bit LATC7 __at(0x7C5F);
[; ;pic18f4520.h: 7673: extern volatile __bit LATD0 __at(0x7C60);
[; ;pic18f4520.h: 7676: extern volatile __bit LATD1 __at(0x7C61);
[; ;pic18f4520.h: 7679: extern volatile __bit LATD2 __at(0x7C62);
[; ;pic18f4520.h: 7682: extern volatile __bit LATD3 __at(0x7C63);
[; ;pic18f4520.h: 7685: extern volatile __bit LATD4 __at(0x7C64);
[; ;pic18f4520.h: 7688: extern volatile __bit LATD5 __at(0x7C65);
[; ;pic18f4520.h: 7691: extern volatile __bit LATD6 __at(0x7C66);
[; ;pic18f4520.h: 7694: extern volatile __bit LATD7 __at(0x7C67);
[; ;pic18f4520.h: 7697: extern volatile __bit LATE0 __at(0x7C68);
[; ;pic18f4520.h: 7700: extern volatile __bit LATE1 __at(0x7C69);
[; ;pic18f4520.h: 7703: extern volatile __bit LATE2 __at(0x7C6A);
[; ;pic18f4520.h: 7706: extern volatile __bit LB0 __at(0x7C50);
[; ;pic18f4520.h: 7709: extern volatile __bit LB1 __at(0x7C51);
[; ;pic18f4520.h: 7712: extern volatile __bit LB2 __at(0x7C52);
[; ;pic18f4520.h: 7715: extern volatile __bit LB3 __at(0x7C53);
[; ;pic18f4520.h: 7718: extern volatile __bit LB4 __at(0x7C54);
[; ;pic18f4520.h: 7721: extern volatile __bit LB5 __at(0x7C55);
[; ;pic18f4520.h: 7724: extern volatile __bit LB6 __at(0x7C56);
[; ;pic18f4520.h: 7727: extern volatile __bit LB7 __at(0x7C57);
[; ;pic18f4520.h: 7730: extern volatile __bit LC0 __at(0x7C58);
[; ;pic18f4520.h: 7733: extern volatile __bit LC1 __at(0x7C59);
[; ;pic18f4520.h: 7736: extern volatile __bit LC2 __at(0x7C5A);
[; ;pic18f4520.h: 7739: extern volatile __bit LC3 __at(0x7C5B);
[; ;pic18f4520.h: 7742: extern volatile __bit LC4 __at(0x7C5C);
[; ;pic18f4520.h: 7745: extern volatile __bit LC5 __at(0x7C5D);
[; ;pic18f4520.h: 7748: extern volatile __bit LC6 __at(0x7C5E);
[; ;pic18f4520.h: 7751: extern volatile __bit LC7 __at(0x7C5F);
[; ;pic18f4520.h: 7754: extern volatile __bit LD0 __at(0x7C60);
[; ;pic18f4520.h: 7757: extern volatile __bit LD1 __at(0x7C61);
[; ;pic18f4520.h: 7760: extern volatile __bit LD2 __at(0x7C62);
[; ;pic18f4520.h: 7763: extern volatile __bit LD3 __at(0x7C63);
[; ;pic18f4520.h: 7766: extern volatile __bit LD4 __at(0x7C64);
[; ;pic18f4520.h: 7769: extern volatile __bit LD5 __at(0x7C65);
[; ;pic18f4520.h: 7772: extern volatile __bit LD6 __at(0x7C66);
[; ;pic18f4520.h: 7775: extern volatile __bit LD7 __at(0x7C67);
[; ;pic18f4520.h: 7778: extern volatile __bit LE0 __at(0x7C68);
[; ;pic18f4520.h: 7781: extern volatile __bit LE1 __at(0x7C69);
[; ;pic18f4520.h: 7784: extern volatile __bit LE2 __at(0x7C6A);
[; ;pic18f4520.h: 7787: extern volatile __bit LVDEN __at(0x7E94);
[; ;pic18f4520.h: 7790: extern volatile __bit LVDIE __at(0x7D02);
[; ;pic18f4520.h: 7793: extern volatile __bit LVDIF __at(0x7D0A);
[; ;pic18f4520.h: 7796: extern volatile __bit LVDIN __at(0x7C05);
[; ;pic18f4520.h: 7799: extern volatile __bit LVDIP __at(0x7D12);
[; ;pic18f4520.h: 7802: extern volatile __bit LVDL0 __at(0x7E90);
[; ;pic18f4520.h: 7805: extern volatile __bit LVDL1 __at(0x7E91);
[; ;pic18f4520.h: 7808: extern volatile __bit LVDL2 __at(0x7E92);
[; ;pic18f4520.h: 7811: extern volatile __bit LVDL3 __at(0x7E93);
[; ;pic18f4520.h: 7814: extern volatile __bit LVV0 __at(0x7E90);
[; ;pic18f4520.h: 7817: extern volatile __bit LVV1 __at(0x7E91);
[; ;pic18f4520.h: 7820: extern volatile __bit LVV2 __at(0x7E92);
[; ;pic18f4520.h: 7823: extern volatile __bit LVV3 __at(0x7E93);
[; ;pic18f4520.h: 7826: extern volatile __bit MCLR __at(0x7C23);
[; ;pic18f4520.h: 7829: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18f4520.h: 7832: extern volatile __bit NOT_A __at(0x7E3D);
[; ;pic18f4520.h: 7835: extern volatile __bit NOT_ADDRESS __at(0x7E3D);
[; ;pic18f4520.h: 7838: extern volatile __bit NOT_BOR __at(0x7E80);
[; ;pic18f4520.h: 7841: extern volatile __bit NOT_CS __at(0x7C22);
[; ;pic18f4520.h: 7844: extern volatile __bit NOT_DONE __at(0x7E11);
[; ;pic18f4520.h: 7847: extern volatile __bit NOT_MCLR __at(0x7C23);
[; ;pic18f4520.h: 7850: extern volatile __bit NOT_PD __at(0x7E82);
[; ;pic18f4520.h: 7853: extern volatile __bit NOT_POR __at(0x7E81);
[; ;pic18f4520.h: 7856: extern volatile __bit NOT_RBPU __at(0x7F8F);
[; ;pic18f4520.h: 7859: extern volatile __bit NOT_RD __at(0x7C20);
[; ;pic18f4520.h: 7862: extern volatile __bit NOT_RI __at(0x7E84);
[; ;pic18f4520.h: 7865: extern volatile __bit NOT_SS __at(0x7C05);
[; ;pic18f4520.h: 7868: extern volatile __bit NOT_T1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 7871: extern volatile __bit NOT_T3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 7874: extern volatile __bit NOT_TO __at(0x7E83);
[; ;pic18f4520.h: 7877: extern volatile __bit NOT_W __at(0x7E3A);
[; ;pic18f4520.h: 7880: extern volatile __bit NOT_WR __at(0x7C21);
[; ;pic18f4520.h: 7883: extern volatile __bit NOT_WRITE __at(0x7E3A);
[; ;pic18f4520.h: 7886: extern volatile __bit OBF __at(0x7CB6);
[; ;pic18f4520.h: 7889: extern volatile __bit OERR __at(0x7D59);
[; ;pic18f4520.h: 7892: extern volatile __bit OSC1 __at(0x7C07);
[; ;pic18f4520.h: 7895: extern volatile __bit OSC2 __at(0x7C06);
[; ;pic18f4520.h: 7898: extern volatile __bit OSCFIE __at(0x7D07);
[; ;pic18f4520.h: 7901: extern volatile __bit OSCFIF __at(0x7D0F);
[; ;pic18f4520.h: 7904: extern volatile __bit OSCFIP __at(0x7D17);
[; ;pic18f4520.h: 7907: extern volatile __bit OSTS __at(0x7E9B);
[; ;pic18f4520.h: 7910: extern volatile __bit OV __at(0x7EC3);
[; ;pic18f4520.h: 7913: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18f4520.h: 7916: extern volatile __bit P1A __at(0x7C12);
[; ;pic18f4520.h: 7919: extern volatile __bit P1B __at(0x7C1D);
[; ;pic18f4520.h: 7922: extern volatile __bit P1C __at(0x7C1E);
[; ;pic18f4520.h: 7925: extern volatile __bit P1D __at(0x7C1F);
[; ;pic18f4520.h: 7928: extern volatile __bit P1M0 __at(0x7DEE);
[; ;pic18f4520.h: 7931: extern volatile __bit P1M1 __at(0x7DEF);
[; ;pic18f4520.h: 7934: extern volatile __bit PA1 __at(0x7C12);
[; ;pic18f4520.h: 7937: extern volatile __bit PA2 __at(0x7C11);
[; ;pic18f4520.h: 7940: extern volatile __bit PB2 __at(0x7C22);
[; ;pic18f4520.h: 7943: extern volatile __bit PC2 __at(0x7C21);
[; ;pic18f4520.h: 7946: extern volatile __bit PC3E __at(0x7C23);
[; ;pic18f4520.h: 7949: extern volatile __bit PCFG0 __at(0x7E08);
[; ;pic18f4520.h: 7952: extern volatile __bit PCFG1 __at(0x7E09);
[; ;pic18f4520.h: 7955: extern volatile __bit PCFG2 __at(0x7E0A);
[; ;pic18f4520.h: 7958: extern volatile __bit PCFG3 __at(0x7E0B);
[; ;pic18f4520.h: 7961: extern volatile __bit PD __at(0x7E82);
[; ;pic18f4520.h: 7964: extern volatile __bit PD2 __at(0x7C20);
[; ;pic18f4520.h: 7967: extern volatile __bit PDC0 __at(0x7DB8);
[; ;pic18f4520.h: 7970: extern volatile __bit PDC1 __at(0x7DB9);
[; ;pic18f4520.h: 7973: extern volatile __bit PDC2 __at(0x7DBA);
[; ;pic18f4520.h: 7976: extern volatile __bit PDC3 __at(0x7DBB);
[; ;pic18f4520.h: 7979: extern volatile __bit PDC4 __at(0x7DBC);
[; ;pic18f4520.h: 7982: extern volatile __bit PDC5 __at(0x7DBD);
[; ;pic18f4520.h: 7985: extern volatile __bit PDC6 __at(0x7DBE);
[; ;pic18f4520.h: 7988: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18f4520.h: 7991: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18f4520.h: 7994: extern volatile __bit PEN __at(0x7E2A);
[; ;pic18f4520.h: 7997: extern volatile __bit PGC __at(0x7C0E);
[; ;pic18f4520.h: 8000: extern volatile __bit PGD __at(0x7C0F);
[; ;pic18f4520.h: 8003: extern volatile __bit PGM __at(0x7C0D);
[; ;pic18f4520.h: 8006: extern volatile __bit PLLEN __at(0x7CDE);
[; ;pic18f4520.h: 8009: extern volatile __bit POR __at(0x7E81);
[; ;pic18f4520.h: 8012: extern volatile __bit PRSEN __at(0x7DBF);
[; ;pic18f4520.h: 8015: extern volatile __bit PSA __at(0x7EAB);
[; ;pic18f4520.h: 8018: extern volatile __bit PSP0 __at(0x7C18);
[; ;pic18f4520.h: 8021: extern volatile __bit PSP1 __at(0x7C19);
[; ;pic18f4520.h: 8024: extern volatile __bit PSP2 __at(0x7C1A);
[; ;pic18f4520.h: 8027: extern volatile __bit PSP3 __at(0x7C1B);
[; ;pic18f4520.h: 8030: extern volatile __bit PSP4 __at(0x7C1C);
[; ;pic18f4520.h: 8033: extern volatile __bit PSP5 __at(0x7C1D);
[; ;pic18f4520.h: 8036: extern volatile __bit PSP6 __at(0x7C1E);
[; ;pic18f4520.h: 8039: extern volatile __bit PSP7 __at(0x7C1F);
[; ;pic18f4520.h: 8042: extern volatile __bit PSPIE __at(0x7CEF);
[; ;pic18f4520.h: 8045: extern volatile __bit PSPIF __at(0x7CF7);
[; ;pic18f4520.h: 8048: extern volatile __bit PSPIP __at(0x7CFF);
[; ;pic18f4520.h: 8051: extern volatile __bit PSPMODE __at(0x7CB4);
[; ;pic18f4520.h: 8054: extern volatile __bit PSSAC0 __at(0x7DB2);
[; ;pic18f4520.h: 8057: extern volatile __bit PSSAC1 __at(0x7DB3);
[; ;pic18f4520.h: 8060: extern volatile __bit PSSBD0 __at(0x7DB0);
[; ;pic18f4520.h: 8063: extern volatile __bit PSSBD1 __at(0x7DB1);
[; ;pic18f4520.h: 8066: extern volatile __bit __attribute__((__deprecated__)) RA0 __at(0x7C00);
[; ;pic18f4520.h: 8069: extern volatile __bit __attribute__((__deprecated__)) RA1 __at(0x7C01);
[; ;pic18f4520.h: 8072: extern volatile __bit __attribute__((__deprecated__)) RA2 __at(0x7C02);
[; ;pic18f4520.h: 8075: extern volatile __bit __attribute__((__deprecated__)) RA3 __at(0x7C03);
[; ;pic18f4520.h: 8078: extern volatile __bit __attribute__((__deprecated__)) RA4 __at(0x7C04);
[; ;pic18f4520.h: 8081: extern volatile __bit __attribute__((__deprecated__)) RA5 __at(0x7C05);
[; ;pic18f4520.h: 8084: extern volatile __bit __attribute__((__deprecated__)) RA6 __at(0x7C06);
[; ;pic18f4520.h: 8087: extern volatile __bit __attribute__((__deprecated__)) RA7 __at(0x7C07);
[; ;pic18f4520.h: 8090: extern volatile __bit __attribute__((__deprecated__)) RB0 __at(0x7C08);
[; ;pic18f4520.h: 8093: extern volatile __bit __attribute__((__deprecated__)) RB1 __at(0x7C09);
[; ;pic18f4520.h: 8096: extern volatile __bit __attribute__((__deprecated__)) RB2 __at(0x7C0A);
[; ;pic18f4520.h: 8099: extern volatile __bit __attribute__((__deprecated__)) RB3 __at(0x7C0B);
[; ;pic18f4520.h: 8102: extern volatile __bit __attribute__((__deprecated__)) RB4 __at(0x7C0C);
[; ;pic18f4520.h: 8105: extern volatile __bit __attribute__((__deprecated__)) RB5 __at(0x7C0D);
[; ;pic18f4520.h: 8108: extern volatile __bit __attribute__((__deprecated__)) RB6 __at(0x7C0E);
[; ;pic18f4520.h: 8111: extern volatile __bit __attribute__((__deprecated__)) RB7 __at(0x7C0F);
[; ;pic18f4520.h: 8114: extern volatile __bit RBIE __at(0x7F93);
[; ;pic18f4520.h: 8117: extern volatile __bit RBIF __at(0x7F90);
[; ;pic18f4520.h: 8120: extern volatile __bit RBIP __at(0x7F88);
[; ;pic18f4520.h: 8123: extern volatile __bit RBPU __at(0x7F8F);
[; ;pic18f4520.h: 8126: extern volatile __bit __attribute__((__deprecated__)) RC0 __at(0x7C10);
[; ;pic18f4520.h: 8129: extern volatile __bit __attribute__((__deprecated__)) RC1 __at(0x7C11);
[; ;pic18f4520.h: 8132: extern volatile __bit RC1IE __at(0x7CED);
[; ;pic18f4520.h: 8135: extern volatile __bit RC1IF __at(0x7CF5);
[; ;pic18f4520.h: 8138: extern volatile __bit RC1IP __at(0x7CFD);
[; ;pic18f4520.h: 8141: extern volatile __bit __attribute__((__deprecated__)) RC2 __at(0x7C12);
[; ;pic18f4520.h: 8144: extern volatile __bit __attribute__((__deprecated__)) RC3 __at(0x7C13);
[; ;pic18f4520.h: 8147: extern volatile __bit __attribute__((__deprecated__)) RC4 __at(0x7C14);
[; ;pic18f4520.h: 8150: extern volatile __bit __attribute__((__deprecated__)) RC5 __at(0x7C15);
[; ;pic18f4520.h: 8153: extern volatile __bit __attribute__((__deprecated__)) RC6 __at(0x7C16);
[; ;pic18f4520.h: 8156: extern volatile __bit __attribute__((__deprecated__)) RC7 __at(0x7C17);
[; ;pic18f4520.h: 8159: extern volatile __bit RC8_9 __at(0x7D5E);
[; ;pic18f4520.h: 8162: extern volatile __bit RC9 __at(0x7D5E);
[; ;pic18f4520.h: 8165: extern volatile __bit RCD8 __at(0x7D58);
[; ;pic18f4520.h: 8168: extern volatile __bit RCEN __at(0x7E2B);
[; ;pic18f4520.h: 8171: extern volatile __bit RCIDL __at(0x7DC6);
[; ;pic18f4520.h: 8174: extern volatile __bit RCIE __at(0x7CED);
[; ;pic18f4520.h: 8177: extern volatile __bit RCIF __at(0x7CF5);
[; ;pic18f4520.h: 8180: extern volatile __bit RCIP __at(0x7CFD);
[; ;pic18f4520.h: 8183: extern volatile __bit RCMT __at(0x7DC6);
[; ;pic18f4520.h: 8186: extern volatile __bit __attribute__((__deprecated__)) RD __at(0x7D30);
[; ;pic18f4520.h: 8189: extern volatile __bit __attribute__((__deprecated__)) RD0 __at(0x7C18);
[; ;pic18f4520.h: 8192: extern volatile __bit __attribute__((__deprecated__)) RD1 __at(0x7C19);
[; ;pic18f4520.h: 8195: extern volatile __bit RD163 __at(0x7D8F);
[; ;pic18f4520.h: 8198: extern volatile __bit __attribute__((__deprecated__)) RD2 __at(0x7C1A);
[; ;pic18f4520.h: 8201: extern volatile __bit __attribute__((__deprecated__)) RD3 __at(0x7C1B);
[; ;pic18f4520.h: 8204: extern volatile __bit __attribute__((__deprecated__)) RD4 __at(0x7C1C);
[; ;pic18f4520.h: 8207: extern volatile __bit __attribute__((__deprecated__)) RD5 __at(0x7C1D);
[; ;pic18f4520.h: 8210: extern volatile __bit __attribute__((__deprecated__)) RD6 __at(0x7C1E);
[; ;pic18f4520.h: 8213: extern volatile __bit __attribute__((__deprecated__)) RD7 __at(0x7C1F);
[; ;pic18f4520.h: 8216: extern volatile __bit RDE __at(0x7C20);
[; ;pic18f4520.h: 8219: extern volatile __bit __attribute__((__deprecated__)) RE0 __at(0x7C20);
[; ;pic18f4520.h: 8222: extern volatile __bit __attribute__((__deprecated__)) RE1 __at(0x7C21);
[; ;pic18f4520.h: 8225: extern volatile __bit __attribute__((__deprecated__)) RE2 __at(0x7C22);
[; ;pic18f4520.h: 8228: extern volatile __bit __attribute__((__deprecated__)) RE3 __at(0x7C23);
[; ;pic18f4520.h: 8231: extern volatile __bit RI __at(0x7E84);
[; ;pic18f4520.h: 8234: extern volatile __bit RJPU __at(0x7C07);
[; ;pic18f4520.h: 8237: extern volatile __bit RSEN __at(0x7E29);
[; ;pic18f4520.h: 8240: extern volatile __bit RW __at(0x7E3A);
[; ;pic18f4520.h: 8243: extern volatile __bit RX __at(0x7C17);
[; ;pic18f4520.h: 8246: extern volatile __bit RX9 __at(0x7D5E);
[; ;pic18f4520.h: 8249: extern volatile __bit RX9D __at(0x7D58);
[; ;pic18f4520.h: 8252: extern volatile __bit RXCKP __at(0x7DC5);
[; ;pic18f4520.h: 8255: extern volatile __bit RXDTP __at(0x7DC5);
[; ;pic18f4520.h: 8258: extern volatile __bit R_NOT_W __at(0x7E3A);
[; ;pic18f4520.h: 8261: extern volatile __bit R_W __at(0x7E3A);
[; ;pic18f4520.h: 8264: extern volatile __bit R_nW __at(0x7E3A);
[; ;pic18f4520.h: 8267: extern volatile __bit SBOREN __at(0x7E86);
[; ;pic18f4520.h: 8270: extern volatile __bit SCK __at(0x7C13);
[; ;pic18f4520.h: 8273: extern volatile __bit SCKP __at(0x7DC4);
[; ;pic18f4520.h: 8276: extern volatile __bit SCL __at(0x7C13);
[; ;pic18f4520.h: 8279: extern volatile __bit SCS0 __at(0x7E98);
[; ;pic18f4520.h: 8282: extern volatile __bit SCS1 __at(0x7E99);
[; ;pic18f4520.h: 8285: extern volatile __bit SDA __at(0x7C14);
[; ;pic18f4520.h: 8288: extern volatile __bit SDI __at(0x7C14);
[; ;pic18f4520.h: 8291: extern volatile __bit SDO __at(0x7C15);
[; ;pic18f4520.h: 8294: extern volatile __bit SEN __at(0x7E28);
[; ;pic18f4520.h: 8297: extern volatile __bit SENDB __at(0x7D63);
[; ;pic18f4520.h: 8300: extern volatile __bit SENDB1 __at(0x7D63);
[; ;pic18f4520.h: 8303: extern volatile __bit SMP __at(0x7E3F);
[; ;pic18f4520.h: 8306: extern volatile __bit SOSCEN __at(0x7E6B);
[; ;pic18f4520.h: 8309: extern volatile __bit SOSCEN3 __at(0x7D8B);
[; ;pic18f4520.h: 8312: extern volatile __bit SP0 __at(0x7FE0);
[; ;pic18f4520.h: 8315: extern volatile __bit SP1 __at(0x7FE1);
[; ;pic18f4520.h: 8318: extern volatile __bit SP2 __at(0x7FE2);
[; ;pic18f4520.h: 8321: extern volatile __bit SP3 __at(0x7FE3);
[; ;pic18f4520.h: 8324: extern volatile __bit SP4 __at(0x7FE4);
[; ;pic18f4520.h: 8327: extern volatile __bit SPEN __at(0x7D5F);
[; ;pic18f4520.h: 8330: extern volatile __bit SREN __at(0x7D5D);
[; ;pic18f4520.h: 8333: extern volatile __bit SRENA __at(0x7D5D);
[; ;pic18f4520.h: 8336: extern volatile __bit SS __at(0x7C05);
[; ;pic18f4520.h: 8339: extern volatile __bit SS2 __at(0x7C1F);
[; ;pic18f4520.h: 8342: extern volatile __bit SSPEN __at(0x7E35);
[; ;pic18f4520.h: 8345: extern volatile __bit SSPIE __at(0x7CEB);
[; ;pic18f4520.h: 8348: extern volatile __bit SSPIF __at(0x7CF3);
[; ;pic18f4520.h: 8351: extern volatile __bit SSPIP __at(0x7CFB);
[; ;pic18f4520.h: 8354: extern volatile __bit SSPM0 __at(0x7E30);
[; ;pic18f4520.h: 8357: extern volatile __bit SSPM1 __at(0x7E31);
[; ;pic18f4520.h: 8360: extern volatile __bit SSPM2 __at(0x7E32);
[; ;pic18f4520.h: 8363: extern volatile __bit SSPM3 __at(0x7E33);
[; ;pic18f4520.h: 8366: extern volatile __bit SSPOV __at(0x7E36);
[; ;pic18f4520.h: 8369: extern volatile __bit START __at(0x7E3B);
[; ;pic18f4520.h: 8372: extern volatile __bit STKFUL __at(0x7FE7);
[; ;pic18f4520.h: 8375: extern volatile __bit STKOVF __at(0x7FE7);
[; ;pic18f4520.h: 8378: extern volatile __bit STKUNF __at(0x7FE6);
[; ;pic18f4520.h: 8381: extern volatile __bit STOP __at(0x7E3C);
[; ;pic18f4520.h: 8384: extern volatile __bit SWDTE __at(0x7E88);
[; ;pic18f4520.h: 8387: extern volatile __bit SWDTEN __at(0x7E88);
[; ;pic18f4520.h: 8390: extern volatile __bit SYNC __at(0x7D64);
[; ;pic18f4520.h: 8393: extern volatile __bit SYNC1 __at(0x7D64);
[; ;pic18f4520.h: 8396: extern volatile __bit T016BIT __at(0x7EAE);
[; ;pic18f4520.h: 8399: extern volatile __bit T08BIT __at(0x7EAE);
[; ;pic18f4520.h: 8402: extern volatile __bit T0CKI __at(0x7C04);
[; ;pic18f4520.h: 8405: extern volatile __bit T0CS __at(0x7EAD);
[; ;pic18f4520.h: 8408: extern volatile __bit T0IE __at(0x7F95);
[; ;pic18f4520.h: 8411: extern volatile __bit T0IF __at(0x7F92);
[; ;pic18f4520.h: 8414: extern volatile __bit T0PS0 __at(0x7EA8);
[; ;pic18f4520.h: 8417: extern volatile __bit T0PS1 __at(0x7EA9);
[; ;pic18f4520.h: 8420: extern volatile __bit T0PS2 __at(0x7EAA);
[; ;pic18f4520.h: 8423: extern volatile __bit T0PS3 __at(0x7EAB);
[; ;pic18f4520.h: 8426: extern volatile __bit T0SE __at(0x7EAC);
[; ;pic18f4520.h: 8429: extern volatile __bit T13CKI __at(0x7C10);
[; ;pic18f4520.h: 8432: extern volatile __bit T1CKI __at(0x7C10);
[; ;pic18f4520.h: 8435: extern volatile __bit T1CKPS0 __at(0x7E6C);
[; ;pic18f4520.h: 8438: extern volatile __bit T1CKPS1 __at(0x7E6D);
[; ;pic18f4520.h: 8441: extern volatile __bit T1OSCEN __at(0x7E6B);
[; ;pic18f4520.h: 8444: extern volatile __bit T1OSI __at(0x7C11);
[; ;pic18f4520.h: 8447: extern volatile __bit T1OSO __at(0x7C10);
[; ;pic18f4520.h: 8450: extern volatile __bit T1RD16 __at(0x7E6F);
[; ;pic18f4520.h: 8453: extern volatile __bit T1RUN __at(0x7E6E);
[; ;pic18f4520.h: 8456: extern volatile __bit T1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 8459: extern volatile __bit T2CKPS0 __at(0x7E50);
[; ;pic18f4520.h: 8462: extern volatile __bit T2CKPS1 __at(0x7E51);
[; ;pic18f4520.h: 8465: extern volatile __bit T2OUTPS0 __at(0x7E53);
[; ;pic18f4520.h: 8468: extern volatile __bit T2OUTPS1 __at(0x7E54);
[; ;pic18f4520.h: 8471: extern volatile __bit T2OUTPS2 __at(0x7E55);
[; ;pic18f4520.h: 8474: extern volatile __bit T2OUTPS3 __at(0x7E56);
[; ;pic18f4520.h: 8477: extern volatile __bit T3CCP1 __at(0x7D8B);
[; ;pic18f4520.h: 8480: extern volatile __bit T3CCP2 __at(0x7D8E);
[; ;pic18f4520.h: 8483: extern volatile __bit T3CKPS0 __at(0x7D8C);
[; ;pic18f4520.h: 8486: extern volatile __bit T3CKPS1 __at(0x7D8D);
[; ;pic18f4520.h: 8489: extern volatile __bit T3RD16 __at(0x7D8F);
[; ;pic18f4520.h: 8492: extern volatile __bit T3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 8495: extern volatile __bit TMR0IE __at(0x7F95);
[; ;pic18f4520.h: 8498: extern volatile __bit TMR0IF __at(0x7F92);
[; ;pic18f4520.h: 8501: extern volatile __bit TMR0IP __at(0x7F8A);
[; ;pic18f4520.h: 8504: extern volatile __bit TMR0ON __at(0x7EAF);
[; ;pic18f4520.h: 8507: extern volatile __bit TMR1CS __at(0x7E69);
[; ;pic18f4520.h: 8510: extern volatile __bit TMR1IE __at(0x7CE8);
[; ;pic18f4520.h: 8513: extern volatile __bit TMR1IF __at(0x7CF0);
[; ;pic18f4520.h: 8516: extern volatile __bit TMR1IP __at(0x7CF8);
[; ;pic18f4520.h: 8519: extern volatile __bit TMR1ON __at(0x7E68);
[; ;pic18f4520.h: 8522: extern volatile __bit TMR2IE __at(0x7CE9);
[; ;pic18f4520.h: 8525: extern volatile __bit TMR2IF __at(0x7CF1);
[; ;pic18f4520.h: 8528: extern volatile __bit TMR2IP __at(0x7CF9);
[; ;pic18f4520.h: 8531: extern volatile __bit TMR2ON __at(0x7E52);
[; ;pic18f4520.h: 8534: extern volatile __bit TMR3CS __at(0x7D89);
[; ;pic18f4520.h: 8537: extern volatile __bit TMR3IE __at(0x7D01);
[; ;pic18f4520.h: 8540: extern volatile __bit TMR3IF __at(0x7D09);
[; ;pic18f4520.h: 8543: extern volatile __bit TMR3IP __at(0x7D11);
[; ;pic18f4520.h: 8546: extern volatile __bit TMR3ON __at(0x7D88);
[; ;pic18f4520.h: 8549: extern volatile __bit TO __at(0x7E83);
[; ;pic18f4520.h: 8552: extern volatile __bit TOUTPS0 __at(0x7E53);
[; ;pic18f4520.h: 8555: extern volatile __bit TOUTPS1 __at(0x7E54);
[; ;pic18f4520.h: 8558: extern volatile __bit TOUTPS2 __at(0x7E55);
[; ;pic18f4520.h: 8561: extern volatile __bit TOUTPS3 __at(0x7E56);
[; ;pic18f4520.h: 8564: extern volatile __bit TRISA0 __at(0x7C90);
[; ;pic18f4520.h: 8567: extern volatile __bit TRISA1 __at(0x7C91);
[; ;pic18f4520.h: 8570: extern volatile __bit TRISA2 __at(0x7C92);
[; ;pic18f4520.h: 8573: extern volatile __bit TRISA3 __at(0x7C93);
[; ;pic18f4520.h: 8576: extern volatile __bit TRISA4 __at(0x7C94);
[; ;pic18f4520.h: 8579: extern volatile __bit TRISA5 __at(0x7C95);
[; ;pic18f4520.h: 8582: extern volatile __bit TRISA6 __at(0x7C96);
[; ;pic18f4520.h: 8585: extern volatile __bit TRISA7 __at(0x7C97);
[; ;pic18f4520.h: 8588: extern volatile __bit TRISB0 __at(0x7C98);
[; ;pic18f4520.h: 8591: extern volatile __bit TRISB1 __at(0x7C99);
[; ;pic18f4520.h: 8594: extern volatile __bit TRISB2 __at(0x7C9A);
[; ;pic18f4520.h: 8597: extern volatile __bit TRISB3 __at(0x7C9B);
[; ;pic18f4520.h: 8600: extern volatile __bit TRISB4 __at(0x7C9C);
[; ;pic18f4520.h: 8603: extern volatile __bit TRISB5 __at(0x7C9D);
[; ;pic18f4520.h: 8606: extern volatile __bit TRISB6 __at(0x7C9E);
[; ;pic18f4520.h: 8609: extern volatile __bit TRISB7 __at(0x7C9F);
[; ;pic18f4520.h: 8612: extern volatile __bit TRISC0 __at(0x7CA0);
[; ;pic18f4520.h: 8615: extern volatile __bit TRISC1 __at(0x7CA1);
[; ;pic18f4520.h: 8618: extern volatile __bit TRISC2 __at(0x7CA2);
[; ;pic18f4520.h: 8621: extern volatile __bit TRISC3 __at(0x7CA3);
[; ;pic18f4520.h: 8624: extern volatile __bit TRISC4 __at(0x7CA4);
[; ;pic18f4520.h: 8627: extern volatile __bit TRISC5 __at(0x7CA5);
[; ;pic18f4520.h: 8630: extern volatile __bit TRISC6 __at(0x7CA6);
[; ;pic18f4520.h: 8633: extern volatile __bit TRISC7 __at(0x7CA7);
[; ;pic18f4520.h: 8636: extern volatile __bit TRISD0 __at(0x7CA8);
[; ;pic18f4520.h: 8639: extern volatile __bit TRISD1 __at(0x7CA9);
[; ;pic18f4520.h: 8642: extern volatile __bit TRISD2 __at(0x7CAA);
[; ;pic18f4520.h: 8645: extern volatile __bit TRISD3 __at(0x7CAB);
[; ;pic18f4520.h: 8648: extern volatile __bit TRISD4 __at(0x7CAC);
[; ;pic18f4520.h: 8651: extern volatile __bit TRISD5 __at(0x7CAD);
[; ;pic18f4520.h: 8654: extern volatile __bit TRISD6 __at(0x7CAE);
[; ;pic18f4520.h: 8657: extern volatile __bit TRISD7 __at(0x7CAF);
[; ;pic18f4520.h: 8660: extern volatile __bit TRISE0 __at(0x7CB0);
[; ;pic18f4520.h: 8663: extern volatile __bit TRISE1 __at(0x7CB1);
[; ;pic18f4520.h: 8666: extern volatile __bit TRISE2 __at(0x7CB2);
[; ;pic18f4520.h: 8669: extern volatile __bit TRMT __at(0x7D61);
[; ;pic18f4520.h: 8672: extern volatile __bit TRMT1 __at(0x7D61);
[; ;pic18f4520.h: 8675: extern volatile __bit TUN0 __at(0x7CD8);
[; ;pic18f4520.h: 8678: extern volatile __bit TUN1 __at(0x7CD9);
[; ;pic18f4520.h: 8681: extern volatile __bit TUN2 __at(0x7CDA);
[; ;pic18f4520.h: 8684: extern volatile __bit TUN3 __at(0x7CDB);
[; ;pic18f4520.h: 8687: extern volatile __bit TUN4 __at(0x7CDC);
[; ;pic18f4520.h: 8690: extern volatile __bit TX __at(0x7C16);
[; ;pic18f4520.h: 8693: extern volatile __bit TX1IE __at(0x7CEC);
[; ;pic18f4520.h: 8696: extern volatile __bit TX1IF __at(0x7CF4);
[; ;pic18f4520.h: 8699: extern volatile __bit TX1IP __at(0x7CFC);
[; ;pic18f4520.h: 8702: extern volatile __bit TX8_9 __at(0x7D66);
[; ;pic18f4520.h: 8705: extern volatile __bit TX9 __at(0x7D66);
[; ;pic18f4520.h: 8708: extern volatile __bit TX91 __at(0x7D66);
[; ;pic18f4520.h: 8711: extern volatile __bit TX9D __at(0x7D60);
[; ;pic18f4520.h: 8714: extern volatile __bit TX9D1 __at(0x7D60);
[; ;pic18f4520.h: 8717: extern volatile __bit TXCKP __at(0x7DC4);
[; ;pic18f4520.h: 8720: extern volatile __bit TXD8 __at(0x7D60);
[; ;pic18f4520.h: 8723: extern volatile __bit TXEN __at(0x7D65);
[; ;pic18f4520.h: 8726: extern volatile __bit TXEN1 __at(0x7D65);
[; ;pic18f4520.h: 8729: extern volatile __bit TXIE __at(0x7CEC);
[; ;pic18f4520.h: 8732: extern volatile __bit TXIF __at(0x7CF4);
[; ;pic18f4520.h: 8735: extern volatile __bit TXIP __at(0x7CFC);
[; ;pic18f4520.h: 8738: extern volatile __bit UA __at(0x7E39);
[; ;pic18f4520.h: 8741: extern volatile __bit ULPWUIN __at(0x7C00);
[; ;pic18f4520.h: 8744: extern volatile __bit VCFG0 __at(0x7E0C);
[; ;pic18f4520.h: 8747: extern volatile __bit VCFG01 __at(0x7E0C);
[; ;pic18f4520.h: 8750: extern volatile __bit VCFG1 __at(0x7E0D);
[; ;pic18f4520.h: 8753: extern volatile __bit VCFG11 __at(0x7E0D);
[; ;pic18f4520.h: 8756: extern volatile __bit VDIRMAG __at(0x7E97);
[; ;pic18f4520.h: 8759: extern volatile __bit VPP __at(0x7C23);
[; ;pic18f4520.h: 8762: extern volatile __bit VREFN __at(0x7C02);
[; ;pic18f4520.h: 8765: extern volatile __bit VREFP __at(0x7C03);
[; ;pic18f4520.h: 8768: extern volatile __bit W4E __at(0x7DC1);
[; ;pic18f4520.h: 8771: extern volatile __bit WAIT0 __at(0x7E5C);
[; ;pic18f4520.h: 8774: extern volatile __bit WAIT1 __at(0x7E5D);
[; ;pic18f4520.h: 8777: extern volatile __bit WCOL __at(0x7E37);
[; ;pic18f4520.h: 8780: extern volatile __bit WM0 __at(0x7E58);
[; ;pic18f4520.h: 8783: extern volatile __bit WM1 __at(0x7E59);
[; ;pic18f4520.h: 8786: extern volatile __bit __attribute__((__deprecated__)) WR __at(0x7D31);
[; ;pic18f4520.h: 8789: extern volatile __bit WRE __at(0x7C21);
[; ;pic18f4520.h: 8792: extern volatile __bit WREN __at(0x7D32);
[; ;pic18f4520.h: 8795: extern volatile __bit WRERR __at(0x7D33);
[; ;pic18f4520.h: 8798: extern volatile __bit WUE __at(0x7DC1);
[; ;pic18f4520.h: 8801: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18f4520.h: 8804: extern volatile __bit nA __at(0x7E3D);
[; ;pic18f4520.h: 8807: extern volatile __bit nADDRESS __at(0x7E3D);
[; ;pic18f4520.h: 8810: extern volatile __bit nBOR __at(0x7E80);
[; ;pic18f4520.h: 8813: extern volatile __bit nCS __at(0x7C22);
[; ;pic18f4520.h: 8816: extern volatile __bit nDONE __at(0x7E11);
[; ;pic18f4520.h: 8819: extern volatile __bit nMCLR __at(0x7C23);
[; ;pic18f4520.h: 8822: extern volatile __bit nPD __at(0x7E82);
[; ;pic18f4520.h: 8825: extern volatile __bit nPOR __at(0x7E81);
[; ;pic18f4520.h: 8828: extern volatile __bit nRBPU __at(0x7F8F);
[; ;pic18f4520.h: 8831: extern volatile __bit nRD __at(0x7C20);
[; ;pic18f4520.h: 8834: extern volatile __bit nRI __at(0x7E84);
[; ;pic18f4520.h: 8837: extern volatile __bit nSS __at(0x7C05);
[; ;pic18f4520.h: 8840: extern volatile __bit nT1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 8843: extern volatile __bit nT3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 8846: extern volatile __bit nTO __at(0x7E83);
[; ;pic18f4520.h: 8849: extern volatile __bit nW __at(0x7E3A);
[; ;pic18f4520.h: 8852: extern volatile __bit nWR __at(0x7C21);
[; ;pic18f4520.h: 8855: extern volatile __bit nWRITE __at(0x7E3A);
[; ;io.h: 12: enum pin_label{
[; ;io.h: 13: PIN_A0,PIN_A1,PIN_A2,PIN_A3,PIN_A4,PIN_A5,PIN_A6,PIN_A7,
[; ;io.h: 14: PIN_B0,PIN_B1,PIN_B2,PIN_B3,PIN_B4,PIN_B5,PIN_B6,PIN_B7,
[; ;io.h: 15: PIN_C0,PIN_C1,PIN_C2,PIN_C3,PIN_C4,PIN_C5,PIN_C6,PIN_C7,
[; ;io.h: 16: PIN_D0,PIN_D1,PIN_D2,PIN_D3,PIN_D4,PIN_D5,PIN_D6,PIN_D7,
[; ;io.h: 17: PIN_E0,PIN_E1,PIN_E2,PIN_E3,PIN_E4,PIN_E5,PIN_E6,PIN_E7
[; ;io.h: 18: };
[; ;io.h: 20: void digitalWrite(int pin, int value);
[; ;io.h: 21: int digitalRead(int pin);
[; ;io.h: 22: void pinMode(int pin, int type);
"31 lcd.c
[v _Delay40us `(v ~T0 @X0 1 ef ]
"32
{
[; ;lcd.c: 31: void Delay40us(void)
[; ;lcd.c: 32: {
[e :U _Delay40us ]
[f ]
"33
[v _i `uc ~T0 @X0 1 a ]
[; ;lcd.c: 33: unsigned char i;
[; ;lcd.c: 34: for(i=0; i < 25; i++);
"34
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 25 `i 277  ]
[e $U 278  ]
[e :U 277 ]
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 25 `i 277  ]
[e :U 278 ]
}
[; ;lcd.c: 35: }
"35
[e :UE 276 ]
}
"37
[v _Delay2ms `(v ~T0 @X0 1 ef ]
"38
{
[; ;lcd.c: 37: void Delay2ms(void)
[; ;lcd.c: 38: {
[e :U _Delay2ms ]
[f ]
"39
[v _i `uc ~T0 @X0 1 a ]
[; ;lcd.c: 39: unsigned char i;
[; ;lcd.c: 40: for(i=0; i < 50; i++)
"40
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 50 `i 281  ]
[e $U 282  ]
"41
[e :U 281 ]
[; ;lcd.c: 41: {
{
[; ;lcd.c: 42: Delay40us();
"42
[e ( _Delay40us ..  ]
"43
}
"40
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 50 `i 281  ]
[e :U 282 ]
"43
}
[; ;lcd.c: 43: }
[; ;lcd.c: 44: }
"44
[e :UE 280 ]
}
"48
[v _lcdCommand `(v ~T0 @X0 1 ef1`uc ]
"49
{
[; ;lcd.c: 48: void lcdCommand(unsigned char cmd)
[; ;lcd.c: 49: {
[e :U _lcdCommand ]
"48
[v _cmd `uc ~T0 @X0 1 r1 ]
"49
[f ]
"50
[v _old_D `uc ~T0 @X0 1 a ]
[; ;lcd.c: 50: unsigned char old_D;
[; ;lcd.c: 51: old_D = PORTD;
"51
[e = _old_D _PORTD ]
[; ;lcd.c: 54: TRISD = 0x00;
"54
[e = _TRISD -> -> 0 `i `uc ]
[; ;lcd.c: 56: digitalWrite(PIN_E2, 0);
"56
[e ( _digitalWrite (2 , -> . `E2359 34 `i -> 0 `i ]
[; ;lcd.c: 57: PORTD = cmd;
"57
[e = _PORTD _cmd ]
[; ;lcd.c: 59: digitalWrite(PIN_E1, 1);
"59
[e ( _digitalWrite (2 , -> . `E2359 33 `i -> 1 `i ]
[; ;lcd.c: 60: digitalWrite(PIN_E1, 0);
"60
[e ( _digitalWrite (2 , -> . `E2359 33 `i -> 0 `i ]
[; ;lcd.c: 63: PORTD= old_D;
"63
[e = _PORTD _old_D ]
[; ;lcd.c: 65: if((cmd == 0x02)||(cmd == 0x01)){
"65
[e $ ! || == -> _cmd `i -> 2 `i == -> _cmd `i -> 1 `i 285  ]
{
[; ;lcd.c: 66: Delay2ms();
"66
[e ( _Delay2ms ..  ]
"67
}
[; ;lcd.c: 67: }else{
[e $U 286  ]
[e :U 285 ]
{
[; ;lcd.c: 68: Delay40us();
"68
[e ( _Delay40us ..  ]
"69
}
[e :U 286 ]
[; ;lcd.c: 69: }
[; ;lcd.c: 72: }
"72
[e :UE 284 ]
}
"74
[v _lcdData `(v ~T0 @X0 1 ef1`uc ]
"75
{
[; ;lcd.c: 74: void lcdData(unsigned char valor)
[; ;lcd.c: 75: {
[e :U _lcdData ]
"74
[v _valor `uc ~T0 @X0 1 r1 ]
"75
[f ]
"77
[v _old_D `uc ~T0 @X0 1 a ]
[; ;lcd.c: 77: unsigned char old_D;
[; ;lcd.c: 78: old_D = PORTD;
"78
[e = _old_D _PORTD ]
[; ;lcd.c: 80: TRISD = 0x00;
"80
[e = _TRISD -> -> 0 `i `uc ]
[; ;lcd.c: 81: digitalWrite(PIN_E2, 1);
"81
[e ( _digitalWrite (2 , -> . `E2359 34 `i -> 1 `i ]
[; ;lcd.c: 83: PORTD = valor;
"83
[e = _PORTD _valor ]
[; ;lcd.c: 85: digitalWrite(PIN_E1, 1);
"85
[e ( _digitalWrite (2 , -> . `E2359 33 `i -> 1 `i ]
[; ;lcd.c: 86: digitalWrite(PIN_E1, 0);
"86
[e ( _digitalWrite (2 , -> . `E2359 33 `i -> 0 `i ]
[; ;lcd.c: 88: PORTD= old_D;
"88
[e = _PORTD _old_D ]
[; ;lcd.c: 90: Delay40us();
"90
[e ( _Delay40us ..  ]
[; ;lcd.c: 92: }
"92
[e :UE 287 ]
}
"95
[v _lcdInit `(v ~T0 @X0 1 ef ]
{
[; ;lcd.c: 95: void lcdInit(void){
[e :U _lcdInit ]
[f ]
[; ;lcd.c: 97: pinMode(PIN_E2, 0);
"97
[e ( _pinMode (2 , -> . `E2359 34 `i -> 0 `i ]
[; ;lcd.c: 98: pinMode(PIN_E1, 0);
"98
[e ( _pinMode (2 , -> . `E2359 33 `i -> 0 `i ]
[; ;lcd.c: 99: TRISD = 0x00;
"99
[e = _TRISD -> -> 0 `i `uc ]
[; ;lcd.c: 102: Delay2ms(); Delay2ms(); Delay2ms(); Delay2ms(); Delay2ms();
"102
[e ( _Delay2ms ..  ]
[e ( _Delay2ms ..  ]
[e ( _Delay2ms ..  ]
[e ( _Delay2ms ..  ]
[e ( _Delay2ms ..  ]
[; ;lcd.c: 104: lcdCommand(0x38);
"104
[e ( _lcdCommand (1 -> -> 56 `i `uc ]
[; ;lcd.c: 105: Delay2ms(); Delay2ms();
"105
[e ( _Delay2ms ..  ]
[e ( _Delay2ms ..  ]
[; ;lcd.c: 106: lcdCommand(0x38);
"106
[e ( _lcdCommand (1 -> -> 56 `i `uc ]
[; ;lcd.c: 107: Delay2ms();
"107
[e ( _Delay2ms ..  ]
[; ;lcd.c: 108: lcdCommand(0x38);
"108
[e ( _lcdCommand (1 -> -> 56 `i `uc ]
[; ;lcd.c: 110: lcdCommand(0x38);
"110
[e ( _lcdCommand (1 -> -> 56 `i `uc ]
[; ;lcd.c: 111: lcdCommand(0x06);
"111
[e ( _lcdCommand (1 -> -> 6 `i `uc ]
[; ;lcd.c: 114: lcdCommand(0x0C);
"114
[e ( _lcdCommand (1 -> -> 12 `i `uc ]
[; ;lcd.c: 115: lcdCommand(0x01);
"115
[e ( _lcdCommand (1 -> -> 1 `i `uc ]
[; ;lcd.c: 116: }
"116
[e :UE 288 ]
}
