// Package k210 created by svd2go ../vendor/kendryte/svd/k210.svd.gz
package k210

import "github.com/deadsy/rvdbg/soc"

// baseSoC returns the base SoC device for the K210 chip.
func baseSoC() *soc.Device {
	return &soc.Device{
		Vendor:  "Canaan Inc.",
		Name:    "K210",
		Descr:   "Kendryte K210 64-bit RISC-V CPU",
		Version: "1.0",
		CPU:     &soc.CPU{},
		Interrupts: []soc.Interrupt{
			{Name: "SPI0", IRQ: 1},
			{Name: "SPI1", IRQ: 2},
			{Name: "SPI_SLAVE", IRQ: 3},
			{Name: "SPI3", IRQ: 4},
			{Name: "I2S0", IRQ: 5},
			{Name: "I2S1", IRQ: 6},
			{Name: "I2S2", IRQ: 7},
			{Name: "I2C0", IRQ: 8},
			{Name: "I2C1", IRQ: 9},
			{Name: "I2C2", IRQ: 10},
			{Name: "UART1", IRQ: 11},
			{Name: "UART2", IRQ: 12},
			{Name: "UART3", IRQ: 13},
			{Name: "TIMER0A", IRQ: 14, Descr: "TIMER0 channel 0 or 1 interrupt"},
			{Name: "TIMER0B", IRQ: 15, Descr: "TIMER0 channel 2 or 3 interrupt"},
			{Name: "TIMER1A", IRQ: 16, Descr: "TIMER1 channel 0 or 1 interrupt"},
			{Name: "TIMER1B", IRQ: 17, Descr: "TIMER1 channel 2 or 3 interrupt"},
			{Name: "TIMER2A", IRQ: 18, Descr: "TIMER2 channel 0 or 1 interrupt"},
			{Name: "TIMER2B", IRQ: 19, Descr: "TIMER2 channel 2 or 3 interrupt"},
			{Name: "RTC", IRQ: 20},
			{Name: "WDT0", IRQ: 21},
			{Name: "WDT1", IRQ: 22},
			{Name: "APB_GPIO", IRQ: 23},
			{Name: "DVP", IRQ: 24},
			{Name: "KPU", IRQ: 25},
			{Name: "FFT", IRQ: 26},
			{Name: "DMA0", IRQ: 27},
			{Name: "DMA1", IRQ: 28},
			{Name: "DMA2", IRQ: 29},
			{Name: "DMA3", IRQ: 30},
			{Name: "DMA4", IRQ: 31},
			{Name: "DMA5", IRQ: 32},
			{Name: "UARTHS", IRQ: 33},
			{Name: "GPIOHS0", IRQ: 34},
			{Name: "GPIOHS1", IRQ: 35},
			{Name: "GPIOHS2", IRQ: 36},
			{Name: "GPIOHS3", IRQ: 37},
			{Name: "GPIOHS4", IRQ: 38},
			{Name: "GPIOHS5", IRQ: 39},
			{Name: "GPIOHS6", IRQ: 40},
			{Name: "GPIOHS7", IRQ: 41},
			{Name: "GPIOHS8", IRQ: 42},
			{Name: "GPIOHS9", IRQ: 43},
			{Name: "GPIOHS10", IRQ: 44},
			{Name: "GPIOHS11", IRQ: 45},
			{Name: "GPIOHS12", IRQ: 46},
			{Name: "GPIOHS13", IRQ: 47},
			{Name: "GPIOHS14", IRQ: 48},
			{Name: "GPIOHS15", IRQ: 49},
			{Name: "GPIOHS16", IRQ: 50},
			{Name: "GPIOHS17", IRQ: 51},
			{Name: "GPIOHS18", IRQ: 52},
			{Name: "GPIOHS19", IRQ: 53},
			{Name: "GPIOHS20", IRQ: 54},
			{Name: "GPIOHS21", IRQ: 55},
			{Name: "GPIOHS22", IRQ: 56},
			{Name: "GPIOHS23", IRQ: 57},
			{Name: "GPIOHS24", IRQ: 58},
			{Name: "GPIOHS25", IRQ: 59},
			{Name: "GPIOHS26", IRQ: 60},
			{Name: "GPIOHS27", IRQ: 61},
			{Name: "GPIOHS28", IRQ: 62},
			{Name: "GPIOHS29", IRQ: 63},
			{Name: "GPIOHS30", IRQ: 64},
			{Name: "GPIOHS31", IRQ: 65},
		},
		Peripherals: []soc.Peripheral{
			{
				Name:  "CLINT",
				Addr:  0x02000000,
				Size:  0x0,
				Descr: "Core Local Interruptor",
				Registers: []soc.Register{
					{
						Name:   "msip0",
						Offset: 0x0,
						Size:   32,
						Descr:  "Hart software interrupt register",
					},
					{
						Name:   "msip1",
						Offset: 0x4,
						Size:   32,
						Descr:  "Hart software interrupt register",
					},
					{
						Name:   "mtimecmp0",
						Offset: 0x4000,
						Size:   64,
						Descr:  "Hart time comparator register",
					},
					{
						Name:   "mtimecmp1",
						Offset: 0x4008,
						Size:   64,
						Descr:  "Hart time comparator register",
					},
					{
						Name:   "mtime",
						Offset: 0xbff8,
						Size:   64,
						Descr:  "Timer register",
					},
				},
			},
			{
				Name:  "PLIC",
				Addr:  0x0c000000,
				Size:  0x0,
				Descr: "Platform-Level Interrupt Controller",
				Registers: []soc.Register{
					{
						Name:   "enable0",
						Offset: 0x0,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority0",
						Offset: 0x0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "threshold",
						Offset: 0x0,
						Size:   32,
						Descr:  "Priority Threshold Register",
						Fields: []soc.Field{
							{Name: "priority", Msb: 2, Lsb: 0, Enums: soc.Enum{0: "Never", 1: "P1", 2: "P2", 3: "P3", 4: "P4", 5: "P5", 6: "P6", 7: "P7"}},
						},
					},
					{
						Name:   "claim",
						Offset: 0x4,
						Size:   32,
						Descr:  "Claim/Complete Register",
					},
					{
						Name:   "enable1",
						Offset: 0x4,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority1",
						Offset: 0x4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable2",
						Offset: 0x8,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority2",
						Offset: 0x8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable3",
						Offset: 0xc,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority3",
						Offset: 0xc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable4",
						Offset: 0x10,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority4",
						Offset: 0x10,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable5",
						Offset: 0x14,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority5",
						Offset: 0x14,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable6",
						Offset: 0x18,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority6",
						Offset: 0x18,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable7",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority7",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable8",
						Offset: 0x20,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority8",
						Offset: 0x20,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable9",
						Offset: 0x24,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority9",
						Offset: 0x24,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable10",
						Offset: 0x28,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority10",
						Offset: 0x28,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable11",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority11",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable12",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority12",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable13",
						Offset: 0x34,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority13",
						Offset: 0x34,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable14",
						Offset: 0x38,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority14",
						Offset: 0x38,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable15",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority15",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable16",
						Offset: 0x40,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority16",
						Offset: 0x40,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable17",
						Offset: 0x44,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority17",
						Offset: 0x44,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable18",
						Offset: 0x48,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority18",
						Offset: 0x48,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable19",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority19",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable20",
						Offset: 0x50,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority20",
						Offset: 0x50,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable21",
						Offset: 0x54,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority21",
						Offset: 0x54,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable22",
						Offset: 0x58,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority22",
						Offset: 0x58,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable23",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority23",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable24",
						Offset: 0x60,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority24",
						Offset: 0x60,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable25",
						Offset: 0x64,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority25",
						Offset: 0x64,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable26",
						Offset: 0x68,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority26",
						Offset: 0x68,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable27",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority27",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable28",
						Offset: 0x70,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority28",
						Offset: 0x70,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable29",
						Offset: 0x74,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority29",
						Offset: 0x74,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable30",
						Offset: 0x78,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority30",
						Offset: 0x78,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "enable31",
						Offset: 0x7c,
						Size:   32,
						Descr:  "Interrupt Enable Register",
					},
					{
						Name:   "priority31",
						Offset: 0x7c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority32",
						Offset: 0x80,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority33",
						Offset: 0x84,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority34",
						Offset: 0x88,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority35",
						Offset: 0x8c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority36",
						Offset: 0x90,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority37",
						Offset: 0x94,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority38",
						Offset: 0x98,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority39",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority40",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority41",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority42",
						Offset: 0xa8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority43",
						Offset: 0xac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority44",
						Offset: 0xb0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority45",
						Offset: 0xb4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority46",
						Offset: 0xb8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority47",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority48",
						Offset: 0xc0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority49",
						Offset: 0xc4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority50",
						Offset: 0xc8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority51",
						Offset: 0xcc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority52",
						Offset: 0xd0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority53",
						Offset: 0xd4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority54",
						Offset: 0xd8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority55",
						Offset: 0xdc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority56",
						Offset: 0xe0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority57",
						Offset: 0xe4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority58",
						Offset: 0xe8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority59",
						Offset: 0xec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority60",
						Offset: 0xf0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority61",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority62",
						Offset: 0xf8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority63",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority64",
						Offset: 0x100,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority65",
						Offset: 0x104,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority66",
						Offset: 0x108,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority67",
						Offset: 0x10c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority68",
						Offset: 0x110,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority69",
						Offset: 0x114,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority70",
						Offset: 0x118,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority71",
						Offset: 0x11c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority72",
						Offset: 0x120,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority73",
						Offset: 0x124,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority74",
						Offset: 0x128,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority75",
						Offset: 0x12c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority76",
						Offset: 0x130,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority77",
						Offset: 0x134,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority78",
						Offset: 0x138,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority79",
						Offset: 0x13c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority80",
						Offset: 0x140,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority81",
						Offset: 0x144,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority82",
						Offset: 0x148,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority83",
						Offset: 0x14c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority84",
						Offset: 0x150,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority85",
						Offset: 0x154,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority86",
						Offset: 0x158,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority87",
						Offset: 0x15c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority88",
						Offset: 0x160,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority89",
						Offset: 0x164,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority90",
						Offset: 0x168,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority91",
						Offset: 0x16c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority92",
						Offset: 0x170,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority93",
						Offset: 0x174,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority94",
						Offset: 0x178,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority95",
						Offset: 0x17c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority96",
						Offset: 0x180,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority97",
						Offset: 0x184,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority98",
						Offset: 0x188,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority99",
						Offset: 0x18c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority100",
						Offset: 0x190,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority101",
						Offset: 0x194,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority102",
						Offset: 0x198,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority103",
						Offset: 0x19c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority104",
						Offset: 0x1a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority105",
						Offset: 0x1a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority106",
						Offset: 0x1a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority107",
						Offset: 0x1ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority108",
						Offset: 0x1b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority109",
						Offset: 0x1b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority110",
						Offset: 0x1b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority111",
						Offset: 0x1bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority112",
						Offset: 0x1c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority113",
						Offset: 0x1c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority114",
						Offset: 0x1c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority115",
						Offset: 0x1cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority116",
						Offset: 0x1d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority117",
						Offset: 0x1d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority118",
						Offset: 0x1d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority119",
						Offset: 0x1dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority120",
						Offset: 0x1e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority121",
						Offset: 0x1e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority122",
						Offset: 0x1e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority123",
						Offset: 0x1ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority124",
						Offset: 0x1f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority125",
						Offset: 0x1f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority126",
						Offset: 0x1f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority127",
						Offset: 0x1fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority128",
						Offset: 0x200,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority129",
						Offset: 0x204,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority130",
						Offset: 0x208,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority131",
						Offset: 0x20c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority132",
						Offset: 0x210,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority133",
						Offset: 0x214,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority134",
						Offset: 0x218,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority135",
						Offset: 0x21c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority136",
						Offset: 0x220,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority137",
						Offset: 0x224,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority138",
						Offset: 0x228,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority139",
						Offset: 0x22c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority140",
						Offset: 0x230,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority141",
						Offset: 0x234,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority142",
						Offset: 0x238,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority143",
						Offset: 0x23c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority144",
						Offset: 0x240,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority145",
						Offset: 0x244,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority146",
						Offset: 0x248,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority147",
						Offset: 0x24c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority148",
						Offset: 0x250,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority149",
						Offset: 0x254,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority150",
						Offset: 0x258,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority151",
						Offset: 0x25c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority152",
						Offset: 0x260,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority153",
						Offset: 0x264,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority154",
						Offset: 0x268,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority155",
						Offset: 0x26c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority156",
						Offset: 0x270,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority157",
						Offset: 0x274,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority158",
						Offset: 0x278,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority159",
						Offset: 0x27c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority160",
						Offset: 0x280,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority161",
						Offset: 0x284,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority162",
						Offset: 0x288,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority163",
						Offset: 0x28c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority164",
						Offset: 0x290,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority165",
						Offset: 0x294,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority166",
						Offset: 0x298,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority167",
						Offset: 0x29c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority168",
						Offset: 0x2a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority169",
						Offset: 0x2a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority170",
						Offset: 0x2a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority171",
						Offset: 0x2ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority172",
						Offset: 0x2b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority173",
						Offset: 0x2b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority174",
						Offset: 0x2b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority175",
						Offset: 0x2bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority176",
						Offset: 0x2c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority177",
						Offset: 0x2c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority178",
						Offset: 0x2c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority179",
						Offset: 0x2cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority180",
						Offset: 0x2d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority181",
						Offset: 0x2d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority182",
						Offset: 0x2d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority183",
						Offset: 0x2dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority184",
						Offset: 0x2e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority185",
						Offset: 0x2e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority186",
						Offset: 0x2e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority187",
						Offset: 0x2ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority188",
						Offset: 0x2f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority189",
						Offset: 0x2f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority190",
						Offset: 0x2f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority191",
						Offset: 0x2fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority192",
						Offset: 0x300,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority193",
						Offset: 0x304,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority194",
						Offset: 0x308,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority195",
						Offset: 0x30c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority196",
						Offset: 0x310,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority197",
						Offset: 0x314,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority198",
						Offset: 0x318,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority199",
						Offset: 0x31c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority200",
						Offset: 0x320,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority201",
						Offset: 0x324,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority202",
						Offset: 0x328,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority203",
						Offset: 0x32c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority204",
						Offset: 0x330,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority205",
						Offset: 0x334,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority206",
						Offset: 0x338,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority207",
						Offset: 0x33c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority208",
						Offset: 0x340,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority209",
						Offset: 0x344,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority210",
						Offset: 0x348,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority211",
						Offset: 0x34c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority212",
						Offset: 0x350,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority213",
						Offset: 0x354,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority214",
						Offset: 0x358,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority215",
						Offset: 0x35c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority216",
						Offset: 0x360,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority217",
						Offset: 0x364,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority218",
						Offset: 0x368,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority219",
						Offset: 0x36c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority220",
						Offset: 0x370,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority221",
						Offset: 0x374,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority222",
						Offset: 0x378,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority223",
						Offset: 0x37c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority224",
						Offset: 0x380,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority225",
						Offset: 0x384,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority226",
						Offset: 0x388,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority227",
						Offset: 0x38c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority228",
						Offset: 0x390,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority229",
						Offset: 0x394,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority230",
						Offset: 0x398,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority231",
						Offset: 0x39c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority232",
						Offset: 0x3a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority233",
						Offset: 0x3a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority234",
						Offset: 0x3a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority235",
						Offset: 0x3ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority236",
						Offset: 0x3b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority237",
						Offset: 0x3b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority238",
						Offset: 0x3b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority239",
						Offset: 0x3bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority240",
						Offset: 0x3c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority241",
						Offset: 0x3c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority242",
						Offset: 0x3c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority243",
						Offset: 0x3cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority244",
						Offset: 0x3d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority245",
						Offset: 0x3d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority246",
						Offset: 0x3d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority247",
						Offset: 0x3dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority248",
						Offset: 0x3e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority249",
						Offset: 0x3e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority250",
						Offset: 0x3e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority251",
						Offset: 0x3ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority252",
						Offset: 0x3f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority253",
						Offset: 0x3f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority254",
						Offset: 0x3f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority255",
						Offset: 0x3fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority256",
						Offset: 0x400,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority257",
						Offset: 0x404,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority258",
						Offset: 0x408,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority259",
						Offset: 0x40c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority260",
						Offset: 0x410,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority261",
						Offset: 0x414,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority262",
						Offset: 0x418,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority263",
						Offset: 0x41c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority264",
						Offset: 0x420,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority265",
						Offset: 0x424,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority266",
						Offset: 0x428,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority267",
						Offset: 0x42c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority268",
						Offset: 0x430,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority269",
						Offset: 0x434,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority270",
						Offset: 0x438,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority271",
						Offset: 0x43c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority272",
						Offset: 0x440,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority273",
						Offset: 0x444,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority274",
						Offset: 0x448,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority275",
						Offset: 0x44c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority276",
						Offset: 0x450,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority277",
						Offset: 0x454,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority278",
						Offset: 0x458,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority279",
						Offset: 0x45c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority280",
						Offset: 0x460,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority281",
						Offset: 0x464,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority282",
						Offset: 0x468,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority283",
						Offset: 0x46c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority284",
						Offset: 0x470,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority285",
						Offset: 0x474,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority286",
						Offset: 0x478,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority287",
						Offset: 0x47c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority288",
						Offset: 0x480,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority289",
						Offset: 0x484,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority290",
						Offset: 0x488,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority291",
						Offset: 0x48c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority292",
						Offset: 0x490,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority293",
						Offset: 0x494,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority294",
						Offset: 0x498,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority295",
						Offset: 0x49c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority296",
						Offset: 0x4a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority297",
						Offset: 0x4a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority298",
						Offset: 0x4a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority299",
						Offset: 0x4ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority300",
						Offset: 0x4b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority301",
						Offset: 0x4b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority302",
						Offset: 0x4b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority303",
						Offset: 0x4bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority304",
						Offset: 0x4c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority305",
						Offset: 0x4c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority306",
						Offset: 0x4c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority307",
						Offset: 0x4cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority308",
						Offset: 0x4d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority309",
						Offset: 0x4d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority310",
						Offset: 0x4d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority311",
						Offset: 0x4dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority312",
						Offset: 0x4e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority313",
						Offset: 0x4e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority314",
						Offset: 0x4e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority315",
						Offset: 0x4ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority316",
						Offset: 0x4f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority317",
						Offset: 0x4f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority318",
						Offset: 0x4f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority319",
						Offset: 0x4fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority320",
						Offset: 0x500,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority321",
						Offset: 0x504,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority322",
						Offset: 0x508,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority323",
						Offset: 0x50c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority324",
						Offset: 0x510,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority325",
						Offset: 0x514,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority326",
						Offset: 0x518,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority327",
						Offset: 0x51c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority328",
						Offset: 0x520,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority329",
						Offset: 0x524,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority330",
						Offset: 0x528,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority331",
						Offset: 0x52c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority332",
						Offset: 0x530,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority333",
						Offset: 0x534,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority334",
						Offset: 0x538,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority335",
						Offset: 0x53c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority336",
						Offset: 0x540,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority337",
						Offset: 0x544,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority338",
						Offset: 0x548,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority339",
						Offset: 0x54c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority340",
						Offset: 0x550,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority341",
						Offset: 0x554,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority342",
						Offset: 0x558,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority343",
						Offset: 0x55c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority344",
						Offset: 0x560,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority345",
						Offset: 0x564,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority346",
						Offset: 0x568,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority347",
						Offset: 0x56c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority348",
						Offset: 0x570,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority349",
						Offset: 0x574,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority350",
						Offset: 0x578,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority351",
						Offset: 0x57c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority352",
						Offset: 0x580,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority353",
						Offset: 0x584,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority354",
						Offset: 0x588,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority355",
						Offset: 0x58c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority356",
						Offset: 0x590,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority357",
						Offset: 0x594,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority358",
						Offset: 0x598,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority359",
						Offset: 0x59c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority360",
						Offset: 0x5a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority361",
						Offset: 0x5a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority362",
						Offset: 0x5a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority363",
						Offset: 0x5ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority364",
						Offset: 0x5b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority365",
						Offset: 0x5b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority366",
						Offset: 0x5b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority367",
						Offset: 0x5bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority368",
						Offset: 0x5c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority369",
						Offset: 0x5c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority370",
						Offset: 0x5c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority371",
						Offset: 0x5cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority372",
						Offset: 0x5d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority373",
						Offset: 0x5d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority374",
						Offset: 0x5d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority375",
						Offset: 0x5dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority376",
						Offset: 0x5e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority377",
						Offset: 0x5e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority378",
						Offset: 0x5e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority379",
						Offset: 0x5ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority380",
						Offset: 0x5f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority381",
						Offset: 0x5f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority382",
						Offset: 0x5f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority383",
						Offset: 0x5fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority384",
						Offset: 0x600,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority385",
						Offset: 0x604,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority386",
						Offset: 0x608,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority387",
						Offset: 0x60c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority388",
						Offset: 0x610,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority389",
						Offset: 0x614,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority390",
						Offset: 0x618,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority391",
						Offset: 0x61c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority392",
						Offset: 0x620,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority393",
						Offset: 0x624,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority394",
						Offset: 0x628,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority395",
						Offset: 0x62c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority396",
						Offset: 0x630,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority397",
						Offset: 0x634,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority398",
						Offset: 0x638,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority399",
						Offset: 0x63c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority400",
						Offset: 0x640,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority401",
						Offset: 0x644,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority402",
						Offset: 0x648,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority403",
						Offset: 0x64c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority404",
						Offset: 0x650,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority405",
						Offset: 0x654,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority406",
						Offset: 0x658,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority407",
						Offset: 0x65c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority408",
						Offset: 0x660,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority409",
						Offset: 0x664,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority410",
						Offset: 0x668,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority411",
						Offset: 0x66c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority412",
						Offset: 0x670,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority413",
						Offset: 0x674,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority414",
						Offset: 0x678,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority415",
						Offset: 0x67c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority416",
						Offset: 0x680,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority417",
						Offset: 0x684,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority418",
						Offset: 0x688,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority419",
						Offset: 0x68c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority420",
						Offset: 0x690,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority421",
						Offset: 0x694,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority422",
						Offset: 0x698,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority423",
						Offset: 0x69c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority424",
						Offset: 0x6a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority425",
						Offset: 0x6a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority426",
						Offset: 0x6a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority427",
						Offset: 0x6ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority428",
						Offset: 0x6b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority429",
						Offset: 0x6b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority430",
						Offset: 0x6b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority431",
						Offset: 0x6bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority432",
						Offset: 0x6c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority433",
						Offset: 0x6c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority434",
						Offset: 0x6c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority435",
						Offset: 0x6cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority436",
						Offset: 0x6d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority437",
						Offset: 0x6d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority438",
						Offset: 0x6d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority439",
						Offset: 0x6dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority440",
						Offset: 0x6e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority441",
						Offset: 0x6e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority442",
						Offset: 0x6e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority443",
						Offset: 0x6ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority444",
						Offset: 0x6f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority445",
						Offset: 0x6f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority446",
						Offset: 0x6f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority447",
						Offset: 0x6fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority448",
						Offset: 0x700,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority449",
						Offset: 0x704,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority450",
						Offset: 0x708,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority451",
						Offset: 0x70c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority452",
						Offset: 0x710,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority453",
						Offset: 0x714,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority454",
						Offset: 0x718,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority455",
						Offset: 0x71c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority456",
						Offset: 0x720,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority457",
						Offset: 0x724,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority458",
						Offset: 0x728,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority459",
						Offset: 0x72c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority460",
						Offset: 0x730,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority461",
						Offset: 0x734,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority462",
						Offset: 0x738,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority463",
						Offset: 0x73c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority464",
						Offset: 0x740,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority465",
						Offset: 0x744,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority466",
						Offset: 0x748,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority467",
						Offset: 0x74c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority468",
						Offset: 0x750,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority469",
						Offset: 0x754,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority470",
						Offset: 0x758,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority471",
						Offset: 0x75c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority472",
						Offset: 0x760,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority473",
						Offset: 0x764,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority474",
						Offset: 0x768,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority475",
						Offset: 0x76c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority476",
						Offset: 0x770,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority477",
						Offset: 0x774,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority478",
						Offset: 0x778,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority479",
						Offset: 0x77c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority480",
						Offset: 0x780,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority481",
						Offset: 0x784,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority482",
						Offset: 0x788,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority483",
						Offset: 0x78c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority484",
						Offset: 0x790,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority485",
						Offset: 0x794,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority486",
						Offset: 0x798,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority487",
						Offset: 0x79c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority488",
						Offset: 0x7a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority489",
						Offset: 0x7a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority490",
						Offset: 0x7a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority491",
						Offset: 0x7ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority492",
						Offset: 0x7b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority493",
						Offset: 0x7b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority494",
						Offset: 0x7b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority495",
						Offset: 0x7bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority496",
						Offset: 0x7c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority497",
						Offset: 0x7c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority498",
						Offset: 0x7c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority499",
						Offset: 0x7cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority500",
						Offset: 0x7d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority501",
						Offset: 0x7d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority502",
						Offset: 0x7d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority503",
						Offset: 0x7dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority504",
						Offset: 0x7e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority505",
						Offset: 0x7e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority506",
						Offset: 0x7e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority507",
						Offset: 0x7ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority508",
						Offset: 0x7f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority509",
						Offset: 0x7f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority510",
						Offset: 0x7f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority511",
						Offset: 0x7fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority512",
						Offset: 0x800,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority513",
						Offset: 0x804,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority514",
						Offset: 0x808,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority515",
						Offset: 0x80c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority516",
						Offset: 0x810,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority517",
						Offset: 0x814,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority518",
						Offset: 0x818,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority519",
						Offset: 0x81c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority520",
						Offset: 0x820,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority521",
						Offset: 0x824,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority522",
						Offset: 0x828,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority523",
						Offset: 0x82c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority524",
						Offset: 0x830,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority525",
						Offset: 0x834,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority526",
						Offset: 0x838,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority527",
						Offset: 0x83c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority528",
						Offset: 0x840,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority529",
						Offset: 0x844,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority530",
						Offset: 0x848,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority531",
						Offset: 0x84c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority532",
						Offset: 0x850,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority533",
						Offset: 0x854,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority534",
						Offset: 0x858,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority535",
						Offset: 0x85c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority536",
						Offset: 0x860,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority537",
						Offset: 0x864,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority538",
						Offset: 0x868,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority539",
						Offset: 0x86c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority540",
						Offset: 0x870,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority541",
						Offset: 0x874,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority542",
						Offset: 0x878,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority543",
						Offset: 0x87c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority544",
						Offset: 0x880,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority545",
						Offset: 0x884,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority546",
						Offset: 0x888,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority547",
						Offset: 0x88c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority548",
						Offset: 0x890,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority549",
						Offset: 0x894,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority550",
						Offset: 0x898,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority551",
						Offset: 0x89c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority552",
						Offset: 0x8a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority553",
						Offset: 0x8a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority554",
						Offset: 0x8a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority555",
						Offset: 0x8ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority556",
						Offset: 0x8b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority557",
						Offset: 0x8b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority558",
						Offset: 0x8b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority559",
						Offset: 0x8bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority560",
						Offset: 0x8c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority561",
						Offset: 0x8c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority562",
						Offset: 0x8c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority563",
						Offset: 0x8cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority564",
						Offset: 0x8d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority565",
						Offset: 0x8d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority566",
						Offset: 0x8d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority567",
						Offset: 0x8dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority568",
						Offset: 0x8e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority569",
						Offset: 0x8e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority570",
						Offset: 0x8e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority571",
						Offset: 0x8ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority572",
						Offset: 0x8f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority573",
						Offset: 0x8f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority574",
						Offset: 0x8f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority575",
						Offset: 0x8fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority576",
						Offset: 0x900,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority577",
						Offset: 0x904,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority578",
						Offset: 0x908,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority579",
						Offset: 0x90c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority580",
						Offset: 0x910,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority581",
						Offset: 0x914,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority582",
						Offset: 0x918,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority583",
						Offset: 0x91c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority584",
						Offset: 0x920,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority585",
						Offset: 0x924,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority586",
						Offset: 0x928,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority587",
						Offset: 0x92c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority588",
						Offset: 0x930,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority589",
						Offset: 0x934,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority590",
						Offset: 0x938,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority591",
						Offset: 0x93c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority592",
						Offset: 0x940,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority593",
						Offset: 0x944,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority594",
						Offset: 0x948,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority595",
						Offset: 0x94c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority596",
						Offset: 0x950,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority597",
						Offset: 0x954,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority598",
						Offset: 0x958,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority599",
						Offset: 0x95c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority600",
						Offset: 0x960,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority601",
						Offset: 0x964,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority602",
						Offset: 0x968,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority603",
						Offset: 0x96c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority604",
						Offset: 0x970,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority605",
						Offset: 0x974,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority606",
						Offset: 0x978,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority607",
						Offset: 0x97c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority608",
						Offset: 0x980,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority609",
						Offset: 0x984,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority610",
						Offset: 0x988,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority611",
						Offset: 0x98c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority612",
						Offset: 0x990,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority613",
						Offset: 0x994,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority614",
						Offset: 0x998,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority615",
						Offset: 0x99c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority616",
						Offset: 0x9a0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority617",
						Offset: 0x9a4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority618",
						Offset: 0x9a8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority619",
						Offset: 0x9ac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority620",
						Offset: 0x9b0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority621",
						Offset: 0x9b4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority622",
						Offset: 0x9b8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority623",
						Offset: 0x9bc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority624",
						Offset: 0x9c0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority625",
						Offset: 0x9c4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority626",
						Offset: 0x9c8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority627",
						Offset: 0x9cc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority628",
						Offset: 0x9d0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority629",
						Offset: 0x9d4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority630",
						Offset: 0x9d8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority631",
						Offset: 0x9dc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority632",
						Offset: 0x9e0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority633",
						Offset: 0x9e4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority634",
						Offset: 0x9e8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority635",
						Offset: 0x9ec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority636",
						Offset: 0x9f0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority637",
						Offset: 0x9f4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority638",
						Offset: 0x9f8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority639",
						Offset: 0x9fc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority640",
						Offset: 0xa00,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority641",
						Offset: 0xa04,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority642",
						Offset: 0xa08,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority643",
						Offset: 0xa0c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority644",
						Offset: 0xa10,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority645",
						Offset: 0xa14,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority646",
						Offset: 0xa18,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority647",
						Offset: 0xa1c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority648",
						Offset: 0xa20,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority649",
						Offset: 0xa24,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority650",
						Offset: 0xa28,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority651",
						Offset: 0xa2c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority652",
						Offset: 0xa30,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority653",
						Offset: 0xa34,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority654",
						Offset: 0xa38,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority655",
						Offset: 0xa3c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority656",
						Offset: 0xa40,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority657",
						Offset: 0xa44,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority658",
						Offset: 0xa48,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority659",
						Offset: 0xa4c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority660",
						Offset: 0xa50,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority661",
						Offset: 0xa54,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority662",
						Offset: 0xa58,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority663",
						Offset: 0xa5c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority664",
						Offset: 0xa60,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority665",
						Offset: 0xa64,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority666",
						Offset: 0xa68,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority667",
						Offset: 0xa6c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority668",
						Offset: 0xa70,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority669",
						Offset: 0xa74,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority670",
						Offset: 0xa78,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority671",
						Offset: 0xa7c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority672",
						Offset: 0xa80,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority673",
						Offset: 0xa84,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority674",
						Offset: 0xa88,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority675",
						Offset: 0xa8c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority676",
						Offset: 0xa90,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority677",
						Offset: 0xa94,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority678",
						Offset: 0xa98,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority679",
						Offset: 0xa9c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority680",
						Offset: 0xaa0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority681",
						Offset: 0xaa4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority682",
						Offset: 0xaa8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority683",
						Offset: 0xaac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority684",
						Offset: 0xab0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority685",
						Offset: 0xab4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority686",
						Offset: 0xab8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority687",
						Offset: 0xabc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority688",
						Offset: 0xac0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority689",
						Offset: 0xac4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority690",
						Offset: 0xac8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority691",
						Offset: 0xacc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority692",
						Offset: 0xad0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority693",
						Offset: 0xad4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority694",
						Offset: 0xad8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority695",
						Offset: 0xadc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority696",
						Offset: 0xae0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority697",
						Offset: 0xae4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority698",
						Offset: 0xae8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority699",
						Offset: 0xaec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority700",
						Offset: 0xaf0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority701",
						Offset: 0xaf4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority702",
						Offset: 0xaf8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority703",
						Offset: 0xafc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority704",
						Offset: 0xb00,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority705",
						Offset: 0xb04,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority706",
						Offset: 0xb08,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority707",
						Offset: 0xb0c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority708",
						Offset: 0xb10,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority709",
						Offset: 0xb14,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority710",
						Offset: 0xb18,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority711",
						Offset: 0xb1c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority712",
						Offset: 0xb20,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority713",
						Offset: 0xb24,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority714",
						Offset: 0xb28,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority715",
						Offset: 0xb2c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority716",
						Offset: 0xb30,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority717",
						Offset: 0xb34,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority718",
						Offset: 0xb38,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority719",
						Offset: 0xb3c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority720",
						Offset: 0xb40,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority721",
						Offset: 0xb44,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority722",
						Offset: 0xb48,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority723",
						Offset: 0xb4c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority724",
						Offset: 0xb50,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority725",
						Offset: 0xb54,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority726",
						Offset: 0xb58,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority727",
						Offset: 0xb5c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority728",
						Offset: 0xb60,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority729",
						Offset: 0xb64,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority730",
						Offset: 0xb68,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority731",
						Offset: 0xb6c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority732",
						Offset: 0xb70,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority733",
						Offset: 0xb74,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority734",
						Offset: 0xb78,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority735",
						Offset: 0xb7c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority736",
						Offset: 0xb80,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority737",
						Offset: 0xb84,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority738",
						Offset: 0xb88,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority739",
						Offset: 0xb8c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority740",
						Offset: 0xb90,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority741",
						Offset: 0xb94,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority742",
						Offset: 0xb98,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority743",
						Offset: 0xb9c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority744",
						Offset: 0xba0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority745",
						Offset: 0xba4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority746",
						Offset: 0xba8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority747",
						Offset: 0xbac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority748",
						Offset: 0xbb0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority749",
						Offset: 0xbb4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority750",
						Offset: 0xbb8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority751",
						Offset: 0xbbc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority752",
						Offset: 0xbc0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority753",
						Offset: 0xbc4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority754",
						Offset: 0xbc8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority755",
						Offset: 0xbcc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority756",
						Offset: 0xbd0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority757",
						Offset: 0xbd4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority758",
						Offset: 0xbd8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority759",
						Offset: 0xbdc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority760",
						Offset: 0xbe0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority761",
						Offset: 0xbe4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority762",
						Offset: 0xbe8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority763",
						Offset: 0xbec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority764",
						Offset: 0xbf0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority765",
						Offset: 0xbf4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority766",
						Offset: 0xbf8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority767",
						Offset: 0xbfc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority768",
						Offset: 0xc00,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority769",
						Offset: 0xc04,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority770",
						Offset: 0xc08,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority771",
						Offset: 0xc0c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority772",
						Offset: 0xc10,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority773",
						Offset: 0xc14,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority774",
						Offset: 0xc18,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority775",
						Offset: 0xc1c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority776",
						Offset: 0xc20,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority777",
						Offset: 0xc24,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority778",
						Offset: 0xc28,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority779",
						Offset: 0xc2c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority780",
						Offset: 0xc30,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority781",
						Offset: 0xc34,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority782",
						Offset: 0xc38,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority783",
						Offset: 0xc3c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority784",
						Offset: 0xc40,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority785",
						Offset: 0xc44,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority786",
						Offset: 0xc48,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority787",
						Offset: 0xc4c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority788",
						Offset: 0xc50,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority789",
						Offset: 0xc54,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority790",
						Offset: 0xc58,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority791",
						Offset: 0xc5c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority792",
						Offset: 0xc60,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority793",
						Offset: 0xc64,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority794",
						Offset: 0xc68,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority795",
						Offset: 0xc6c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority796",
						Offset: 0xc70,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority797",
						Offset: 0xc74,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority798",
						Offset: 0xc78,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority799",
						Offset: 0xc7c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority800",
						Offset: 0xc80,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority801",
						Offset: 0xc84,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority802",
						Offset: 0xc88,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority803",
						Offset: 0xc8c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority804",
						Offset: 0xc90,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority805",
						Offset: 0xc94,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority806",
						Offset: 0xc98,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority807",
						Offset: 0xc9c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority808",
						Offset: 0xca0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority809",
						Offset: 0xca4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority810",
						Offset: 0xca8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority811",
						Offset: 0xcac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority812",
						Offset: 0xcb0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority813",
						Offset: 0xcb4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority814",
						Offset: 0xcb8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority815",
						Offset: 0xcbc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority816",
						Offset: 0xcc0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority817",
						Offset: 0xcc4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority818",
						Offset: 0xcc8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority819",
						Offset: 0xccc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority820",
						Offset: 0xcd0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority821",
						Offset: 0xcd4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority822",
						Offset: 0xcd8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority823",
						Offset: 0xcdc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority824",
						Offset: 0xce0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority825",
						Offset: 0xce4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority826",
						Offset: 0xce8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority827",
						Offset: 0xcec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority828",
						Offset: 0xcf0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority829",
						Offset: 0xcf4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority830",
						Offset: 0xcf8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority831",
						Offset: 0xcfc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority832",
						Offset: 0xd00,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority833",
						Offset: 0xd04,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority834",
						Offset: 0xd08,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority835",
						Offset: 0xd0c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority836",
						Offset: 0xd10,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority837",
						Offset: 0xd14,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority838",
						Offset: 0xd18,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority839",
						Offset: 0xd1c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority840",
						Offset: 0xd20,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority841",
						Offset: 0xd24,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority842",
						Offset: 0xd28,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority843",
						Offset: 0xd2c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority844",
						Offset: 0xd30,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority845",
						Offset: 0xd34,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority846",
						Offset: 0xd38,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority847",
						Offset: 0xd3c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority848",
						Offset: 0xd40,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority849",
						Offset: 0xd44,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority850",
						Offset: 0xd48,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority851",
						Offset: 0xd4c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority852",
						Offset: 0xd50,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority853",
						Offset: 0xd54,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority854",
						Offset: 0xd58,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority855",
						Offset: 0xd5c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority856",
						Offset: 0xd60,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority857",
						Offset: 0xd64,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority858",
						Offset: 0xd68,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority859",
						Offset: 0xd6c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority860",
						Offset: 0xd70,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority861",
						Offset: 0xd74,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority862",
						Offset: 0xd78,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority863",
						Offset: 0xd7c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority864",
						Offset: 0xd80,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority865",
						Offset: 0xd84,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority866",
						Offset: 0xd88,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority867",
						Offset: 0xd8c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority868",
						Offset: 0xd90,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority869",
						Offset: 0xd94,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority870",
						Offset: 0xd98,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority871",
						Offset: 0xd9c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority872",
						Offset: 0xda0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority873",
						Offset: 0xda4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority874",
						Offset: 0xda8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority875",
						Offset: 0xdac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority876",
						Offset: 0xdb0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority877",
						Offset: 0xdb4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority878",
						Offset: 0xdb8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority879",
						Offset: 0xdbc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority880",
						Offset: 0xdc0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority881",
						Offset: 0xdc4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority882",
						Offset: 0xdc8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority883",
						Offset: 0xdcc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority884",
						Offset: 0xdd0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority885",
						Offset: 0xdd4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority886",
						Offset: 0xdd8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority887",
						Offset: 0xddc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority888",
						Offset: 0xde0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority889",
						Offset: 0xde4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority890",
						Offset: 0xde8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority891",
						Offset: 0xdec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority892",
						Offset: 0xdf0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority893",
						Offset: 0xdf4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority894",
						Offset: 0xdf8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority895",
						Offset: 0xdfc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority896",
						Offset: 0xe00,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority897",
						Offset: 0xe04,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority898",
						Offset: 0xe08,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority899",
						Offset: 0xe0c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority900",
						Offset: 0xe10,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority901",
						Offset: 0xe14,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority902",
						Offset: 0xe18,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority903",
						Offset: 0xe1c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority904",
						Offset: 0xe20,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority905",
						Offset: 0xe24,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority906",
						Offset: 0xe28,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority907",
						Offset: 0xe2c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority908",
						Offset: 0xe30,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority909",
						Offset: 0xe34,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority910",
						Offset: 0xe38,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority911",
						Offset: 0xe3c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority912",
						Offset: 0xe40,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority913",
						Offset: 0xe44,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority914",
						Offset: 0xe48,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority915",
						Offset: 0xe4c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority916",
						Offset: 0xe50,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority917",
						Offset: 0xe54,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority918",
						Offset: 0xe58,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority919",
						Offset: 0xe5c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority920",
						Offset: 0xe60,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority921",
						Offset: 0xe64,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority922",
						Offset: 0xe68,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority923",
						Offset: 0xe6c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority924",
						Offset: 0xe70,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority925",
						Offset: 0xe74,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority926",
						Offset: 0xe78,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority927",
						Offset: 0xe7c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority928",
						Offset: 0xe80,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority929",
						Offset: 0xe84,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority930",
						Offset: 0xe88,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority931",
						Offset: 0xe8c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority932",
						Offset: 0xe90,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority933",
						Offset: 0xe94,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority934",
						Offset: 0xe98,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority935",
						Offset: 0xe9c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority936",
						Offset: 0xea0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority937",
						Offset: 0xea4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority938",
						Offset: 0xea8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority939",
						Offset: 0xeac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority940",
						Offset: 0xeb0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority941",
						Offset: 0xeb4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority942",
						Offset: 0xeb8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority943",
						Offset: 0xebc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority944",
						Offset: 0xec0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority945",
						Offset: 0xec4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority946",
						Offset: 0xec8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority947",
						Offset: 0xecc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority948",
						Offset: 0xed0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority949",
						Offset: 0xed4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority950",
						Offset: 0xed8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority951",
						Offset: 0xedc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority952",
						Offset: 0xee0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority953",
						Offset: 0xee4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority954",
						Offset: 0xee8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority955",
						Offset: 0xeec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority956",
						Offset: 0xef0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority957",
						Offset: 0xef4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority958",
						Offset: 0xef8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority959",
						Offset: 0xefc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority960",
						Offset: 0xf00,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority961",
						Offset: 0xf04,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority962",
						Offset: 0xf08,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority963",
						Offset: 0xf0c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority964",
						Offset: 0xf10,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority965",
						Offset: 0xf14,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority966",
						Offset: 0xf18,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority967",
						Offset: 0xf1c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority968",
						Offset: 0xf20,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority969",
						Offset: 0xf24,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority970",
						Offset: 0xf28,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority971",
						Offset: 0xf2c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority972",
						Offset: 0xf30,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority973",
						Offset: 0xf34,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority974",
						Offset: 0xf38,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority975",
						Offset: 0xf3c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority976",
						Offset: 0xf40,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority977",
						Offset: 0xf44,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority978",
						Offset: 0xf48,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority979",
						Offset: 0xf4c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority980",
						Offset: 0xf50,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority981",
						Offset: 0xf54,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority982",
						Offset: 0xf58,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority983",
						Offset: 0xf5c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority984",
						Offset: 0xf60,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority985",
						Offset: 0xf64,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority986",
						Offset: 0xf68,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority987",
						Offset: 0xf6c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority988",
						Offset: 0xf70,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority989",
						Offset: 0xf74,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority990",
						Offset: 0xf78,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority991",
						Offset: 0xf7c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority992",
						Offset: 0xf80,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority993",
						Offset: 0xf84,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority994",
						Offset: 0xf88,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority995",
						Offset: 0xf8c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority996",
						Offset: 0xf90,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority997",
						Offset: 0xf94,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority998",
						Offset: 0xf98,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority999",
						Offset: 0xf9c,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1000",
						Offset: 0xfa0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1001",
						Offset: 0xfa4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1002",
						Offset: 0xfa8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1003",
						Offset: 0xfac,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1004",
						Offset: 0xfb0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1005",
						Offset: 0xfb4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1006",
						Offset: 0xfb8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1007",
						Offset: 0xfbc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1008",
						Offset: 0xfc0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1009",
						Offset: 0xfc4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1010",
						Offset: 0xfc8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1011",
						Offset: 0xfcc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1012",
						Offset: 0xfd0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1013",
						Offset: 0xfd4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1014",
						Offset: 0xfd8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1015",
						Offset: 0xfdc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1016",
						Offset: 0xfe0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1017",
						Offset: 0xfe4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1018",
						Offset: 0xfe8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1019",
						Offset: 0xfec,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1020",
						Offset: 0xff0,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1021",
						Offset: 0xff4,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "priority1022",
						Offset: 0xff8,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "_reserved",
						Offset: 0xffc,
						Size:   32,
						Descr:  "Padding to make sure targets is an array",
					},
					{
						Name:   "priority1023",
						Offset: 0xffc,
						Size:   32,
						Descr:  "Interrupt Source Priority Register",
					},
					{
						Name:   "pending0",
						Offset: 0x1000,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending1",
						Offset: 0x1004,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending2",
						Offset: 0x1008,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending3",
						Offset: 0x100c,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending4",
						Offset: 0x1010,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending5",
						Offset: 0x1014,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending6",
						Offset: 0x1018,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending7",
						Offset: 0x101c,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending8",
						Offset: 0x1020,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending9",
						Offset: 0x1024,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending10",
						Offset: 0x1028,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending11",
						Offset: 0x102c,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending12",
						Offset: 0x1030,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending13",
						Offset: 0x1034,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending14",
						Offset: 0x1038,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending15",
						Offset: 0x103c,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending16",
						Offset: 0x1040,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending17",
						Offset: 0x1044,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending18",
						Offset: 0x1048,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending19",
						Offset: 0x104c,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending20",
						Offset: 0x1050,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending21",
						Offset: 0x1054,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending22",
						Offset: 0x1058,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending23",
						Offset: 0x105c,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending24",
						Offset: 0x1060,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending25",
						Offset: 0x1064,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending26",
						Offset: 0x1068,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending27",
						Offset: 0x106c,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending28",
						Offset: 0x1070,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending29",
						Offset: 0x1074,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending30",
						Offset: 0x1078,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
					{
						Name:   "pending31",
						Offset: 0x107c,
						Size:   32,
						Descr:  "Interrupt Pending Register",
					},
				},
			},
			{
				Name:  "UARTHS",
				Addr:  0x38000000,
				Size:  0x0,
				Descr: "High-speed UART",
				Registers: []soc.Register{
					{
						Name:   "txdata",
						Offset: 0x0,
						Size:   32,
						Descr:  "Transmit Data Register",
						Fields: []soc.Field{
							{Name: "full", Msb: 31, Lsb: 31, Descr: "Transmit FIFO full"},
							{Name: "data", Msb: 7, Lsb: 0, Descr: "Transmit data"},
						},
					},
					{
						Name:   "rxdata",
						Offset: 0x4,
						Size:   32,
						Descr:  "Receive Data Register",
						Fields: []soc.Field{
							{Name: "empty", Msb: 31, Lsb: 31, Descr: "Receive FIFO empty"},
							{Name: "data", Msb: 7, Lsb: 0, Descr: "Received data"},
						},
					},
					{
						Name:   "txctrl",
						Offset: 0x8,
						Size:   32,
						Descr:  "Transmit Control Register",
						Fields: []soc.Field{
							{Name: "txcnt", Msb: 18, Lsb: 16, Descr: "Transmit watermark level"},
							{Name: "nstop", Msb: 1, Lsb: 1, Descr: "Number of stop bits"},
							{Name: "txen", Msb: 0, Lsb: 0, Descr: "Transmit enable"},
						},
					},
					{
						Name:   "rxctrl",
						Offset: 0xc,
						Size:   32,
						Descr:  "Receive Control Register",
						Fields: []soc.Field{
							{Name: "rxcnt", Msb: 18, Lsb: 16, Descr: "Receive watermark level"},
							{Name: "rxen", Msb: 0, Lsb: 0, Descr: "Receive enable"},
						},
					},
					{
						Name:   "ie",
						Offset: 0x10,
						Size:   32,
						Descr:  "Interrupt Enable Register",
						Fields: []soc.Field{
							{Name: "rxwm", Msb: 1, Lsb: 1, Descr: "Receive watermark interrupt enable"},
							{Name: "txwm", Msb: 0, Lsb: 0, Descr: "Transmit watermark interrupt enable"},
						},
					},
					{
						Name:   "ip",
						Offset: 0x14,
						Size:   32,
						Descr:  "Interrupt Pending Register",
						Fields: []soc.Field{
							{Name: "rxwm", Msb: 1, Lsb: 1, Descr: "Receive watermark interrupt pending"},
							{Name: "txwm", Msb: 0, Lsb: 0, Descr: "Transmit watermark interrupt pending"},
						},
					},
					{
						Name:   "div",
						Offset: 0x18,
						Size:   32,
						Descr:  "Baud Rate Divisor Register",
						Fields: []soc.Field{
							{Name: "div", Msb: 15, Lsb: 0, Descr: "Baud rate divisor"},
						},
					},
				},
			},
			{
				Name:  "GPIOHS",
				Addr:  0x38001000,
				Size:  0x0,
				Descr: "High-speed GPIO",
				Registers: []soc.Register{
					{
						Name:   "input_val",
						Offset: 0x0,
						Size:   32,
						Descr:  "Input Value Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "input_en",
						Offset: 0x4,
						Size:   32,
						Descr:  "Pin Input Enable Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "output_en",
						Offset: 0x8,
						Size:   32,
						Descr:  "Pin Output Enable Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "output_val",
						Offset: 0xc,
						Size:   32,
						Descr:  "Output Value Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "pullup_en",
						Offset: 0x10,
						Size:   32,
						Descr:  "Internal Pull-Up Enable Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "drive",
						Offset: 0x14,
						Size:   32,
						Descr:  "Drive Strength Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "rise_ie",
						Offset: 0x18,
						Size:   32,
						Descr:  "Rise Interrupt Enable Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "rise_ip",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Rise Interrupt Pending Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "fall_ie",
						Offset: 0x20,
						Size:   32,
						Descr:  "Fall Interrupt Enable Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "fall_ip",
						Offset: 0x24,
						Size:   32,
						Descr:  "Fall Interrupt Pending Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "high_ie",
						Offset: 0x28,
						Size:   32,
						Descr:  "High Interrupt Enable Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "high_ip",
						Offset: 0x2c,
						Size:   32,
						Descr:  "High Interrupt Pending Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "low_ie",
						Offset: 0x30,
						Size:   32,
						Descr:  "Low Interrupt Enable Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "low_ip",
						Offset: 0x34,
						Size:   32,
						Descr:  "Low Interrupt Pending Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "iof_en",
						Offset: 0x38,
						Size:   32,
						Descr:  "HW I/O Function Enable Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "iof_sel",
						Offset: 0x3c,
						Size:   32,
						Descr:  "HW I/O Function Select Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "output_xor",
						Offset: 0x40,
						Size:   32,
						Descr:  "Output XOR (invert) Register",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
				},
			},
			{
				Name:  "KPU",
				Addr:  0x40800000,
				Size:  0x0,
				Descr: "Neural Network Accelerator",
				Registers: []soc.Register{
					{
						Name:   "layer_argument_fifo",
						Offset: 0x0,
						Size:   64,
						Descr:  "Layer arguments FIFO: each layer is defined by writing 12 successive argument values to this register",
					},
					{
						Name:   "interrupt_status",
						Offset: 0x8,
						Size:   64,
						Descr:  "Interrupt status",
						Fields: []soc.Field{
							{Name: "layer_cfg_almost_full", Msb: 2, Lsb: 2, Descr: "Interrupt raised when layer arguments FIFO almost full"},
							{Name: "layer_cfg_almost_empty", Msb: 1, Lsb: 1, Descr: "Interrupt raised when layer arguments FIFO almost empty"},
							{Name: "calc_done", Msb: 0, Lsb: 0, Descr: "Interrupt raised when calculation is done"},
						},
					},
					{
						Name:   "interrupt_raw",
						Offset: 0x10,
						Size:   64,
						Descr:  "Interrupt raw",
						Fields: []soc.Field{
							{Name: "layer_cfg_almost_full", Msb: 2, Lsb: 2, Descr: "Interrupt raised when layer arguments FIFO almost full"},
							{Name: "layer_cfg_almost_empty", Msb: 1, Lsb: 1, Descr: "Interrupt raised when layer arguments FIFO almost empty"},
							{Name: "calc_done", Msb: 0, Lsb: 0, Descr: "Interrupt raised when calculation is done"},
						},
					},
					{
						Name:   "interrupt_mask",
						Offset: 0x18,
						Size:   64,
						Descr:  "Interrupt mask: 0 enables the interrupt, 1 masks the interrupt",
						Fields: []soc.Field{
							{Name: "layer_cfg_almost_full", Msb: 2, Lsb: 2, Descr: "Interrupt raised when layer arguments FIFO almost full"},
							{Name: "layer_cfg_almost_empty", Msb: 1, Lsb: 1, Descr: "Interrupt raised when layer arguments FIFO almost empty"},
							{Name: "calc_done", Msb: 0, Lsb: 0, Descr: "Interrupt raised when calculation is done"},
						},
					},
					{
						Name:   "interrupt_clear",
						Offset: 0x20,
						Size:   64,
						Descr:  "Interrupt clear: write 1 to a bit to clear interrupt",
						Fields: []soc.Field{
							{Name: "layer_cfg_almost_full", Msb: 2, Lsb: 2, Descr: "Interrupt raised when layer arguments FIFO almost full"},
							{Name: "layer_cfg_almost_empty", Msb: 1, Lsb: 1, Descr: "Interrupt raised when layer arguments FIFO almost empty"},
							{Name: "calc_done", Msb: 0, Lsb: 0, Descr: "Interrupt raised when calculation is done"},
						},
					},
					{
						Name:   "fifo_threshold",
						Offset: 0x28,
						Size:   64,
						Descr:  "FIFO threshold",
						Fields: []soc.Field{
							{Name: "empty_threshold", Msb: 7, Lsb: 4, Descr: "FIFO empty threshold"},
							{Name: "full_threshold", Msb: 3, Lsb: 0, Descr: "FIFO full threshold"},
						},
					},
					{
						Name:   "fifo_data_out",
						Offset: 0x30,
						Size:   64,
						Descr:  "FIFO data output",
					},
					{
						Name:   "fifo_ctrl",
						Offset: 0x38,
						Size:   64,
						Descr:  "FIFO control",
						Fields: []soc.Field{
							{Name: "resp_fifo_flush_n", Msb: 4, Lsb: 4, Descr: "Flush response FIFO"},
							{Name: "cmd_fifo_flush_n", Msb: 3, Lsb: 3, Descr: "Flush command FIFO"},
							{Name: "cfg_fifo_flush_n", Msb: 2, Lsb: 2, Descr: "Flush configuration FIFO"},
							{Name: "gs_fifo_flush_n", Msb: 1, Lsb: 1, Descr: "Flush GS FIFO"},
							{Name: "dma_fifo_flush_n", Msb: 0, Lsb: 0, Descr: "Flush DMA FIFO"},
						},
					},
					{
						Name:   "eight_bit_mode",
						Offset: 0x40,
						Size:   64,
						Descr:  "Eight bit mode",
						Fields: []soc.Field{
							{Name: "eight_bit_mode", Msb: 0, Lsb: 0, Descr: "Use 8-bit instead of 16-bit precision if set"},
						},
					},
				},
			},
			{
				Name:  "FFT",
				Addr:  0x42000000,
				Size:  0x0,
				Descr: "Fast Fourier Transform Accelerator",
				Registers: []soc.Register{
					{
						Name:   "input_fifo",
						Offset: 0x0,
						Size:   64,
						Descr:  "FFT input data fifo",
					},
					{
						Name:   "ctrl",
						Offset: 0x8,
						Size:   64,
						Descr:  "FFT control register",
						Fields: []soc.Field{
							{Name: "data_mode", Msb: 17, Lsb: 17, Descr: "Effective width of input data", Enums: soc.Enum{1: "width_128", 0: "width_64"}},
							{Name: "input_mode", Msb: 16, Lsb: 15, Descr: "Input data arrangement", Enums: soc.Enum{0: "riri", 2: "rrii", 1: "rrrr"}},
							{Name: "dma_send", Msb: 14, Lsb: 14, Descr: "FFT DMA enable"},
							{Name: "enable", Msb: 13, Lsb: 13, Descr: "FFT enable"},
							{Name: "shift", Msb: 12, Lsb: 4, Descr: "Corresponding to the nine layer butterfly shift operation, 0x0: does not shift; 0x1: shift 1st layer."},
							{Name: "mode", Msb: 3, Lsb: 3, Descr: "FFT mode", Enums: soc.Enum{0: "fft", 1: "ifft"}},
							{Name: "point", Msb: 2, Lsb: 0, Descr: "FFT calculation data length", Enums: soc.Enum{2: "p128", 1: "p256", 0: "p512", 3: "p64"}},
						},
					},
					{
						Name:   "fifo_ctrl",
						Offset: 0x10,
						Size:   64,
						Descr:  "FIFO control",
						Fields: []soc.Field{
							{Name: "gs_fifo_flush", Msb: 2, Lsb: 2, Descr: "Output interface memory initialization flag"},
							{Name: "cmd_fifo_flush", Msb: 1, Lsb: 1, Descr: "Command memory initialization flag"},
							{Name: "resp_fifo_flush", Msb: 0, Lsb: 0, Descr: "Response memory initialization flag"},
						},
					},
					{
						Name:   "interrupt mask",
						Offset: 0x18,
						Size:   64,
						Descr:  "intr_mask",
						Fields: []soc.Field{
							{Name: "fft_done", Msb: 0, Lsb: 0, Descr: "FFT done"},
						},
					},
					{
						Name:   "intr_clear",
						Offset: 0x20,
						Size:   64,
						Descr:  "Interrupt clear",
						Fields: []soc.Field{
							{Name: "fft_done", Msb: 0, Lsb: 0, Descr: "FFT done"},
						},
					},
					{
						Name:   "status",
						Offset: 0x28,
						Size:   64,
						Descr:  "FFT status register",
						Fields: []soc.Field{
							{Name: "fft_done", Msb: 0, Lsb: 0, Descr: "FFT done"},
						},
					},
					{
						Name:   "status_raw",
						Offset: 0x30,
						Size:   64,
						Descr:  "FFT status raw",
						Fields: []soc.Field{
							{Name: "fft_work", Msb: 1, Lsb: 1, Descr: "FFT work"},
							{Name: "fft_done", Msb: 0, Lsb: 0, Descr: "FFT done"},
						},
					},
					{
						Name:   "output_fifo",
						Offset: 0x38,
						Size:   64,
						Descr:  "FFT output FIFO",
					},
				},
			},
			{
				Name:  "DMAC",
				Addr:  0x50000000,
				Size:  0x0,
				Descr: "Direct Memory Access Controller",
				Registers: []soc.Register{
					{
						Name:   "id",
						Offset: 0x0,
						Size:   64,
						Descr:  "ID Register",
					},
					{
						Name:   "sar",
						Offset: 0x0,
						Size:   32,
						Descr:  "SAR Address Register",
					},
					{
						Name:   "dar",
						Offset: 0x8,
						Size:   32,
						Descr:  "DAR Address Register",
					},
					{
						Name:   "compver",
						Offset: 0x8,
						Size:   64,
						Descr:  "COMPVER Register",
					},
					{
						Name:   "block_ts",
						Offset: 0x10,
						Size:   32,
						Descr:  "Block Transfer Size Register",
						Fields: []soc.Field{
							{Name: "block_ts", Msb: 21, Lsb: 0, Descr: "Block transfer size"},
						},
					},
					{
						Name:   "ctl",
						Offset: 0x18,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "shadowreg_or_lli_valid", Msb: 63, Lsb: 63, Descr: "last shadow linked list item valid (indicate shadowreg/LLI content is valid)"},
							{Name: "shadowreg_or_lli_last", Msb: 62, Lsb: 62, Descr: "Last shadow linked list item (indicates shadowreg/LLI content is the last one)"},
							{Name: "ioc_blktfr", Msb: 58, Lsb: 58, Descr: "Interrupt completion of block transfer"},
							{Name: "dst_stat_en", Msb: 57, Lsb: 57, Descr: "Destination status enable"},
							{Name: "src_stat_en", Msb: 56, Lsb: 56, Descr: "Source status enable"},
							{Name: "awlen", Msb: 55, Lsb: 48, Descr: "Destination burst length"},
							{Name: "awlen_en", Msb: 47, Lsb: 47, Descr: "Destination burst length enable"},
							{Name: "arlen", Msb: 46, Lsb: 39, Descr: "Source burst length"},
							{Name: "arlen_en", Msb: 38, Lsb: 38, Descr: "Source burst length enable"},
							{Name: "nonposted_lastwrite_en", Msb: 30, Lsb: 30, Descr: "Non Posted Last Write Enable (posted writes may be used till the end of the block)"},
							{Name: "dst_msize", Msb: 21, Lsb: 18, Descr: "Destination burst transaction length", Enums: soc.Enum{}},
							{Name: "src_msize", Msb: 17, Lsb: 14, Descr: "Source burst transaction length", Enums: soc.Enum{0: "length_1", 9: "length_1024", 6: "length_128", 3: "length_16", 7: "length_256", 4: "length_32", 1: "length_4", 8: "length_512", 5: "length_64", 2: "length_8"}},
							{Name: "dst_tr_width", Msb: 13, Lsb: 11, Descr: "Destination transfer width", Enums: soc.Enum{}},
							{Name: "src_tr_width", Msb: 10, Lsb: 8, Descr: "Source transfer width", Enums: soc.Enum{4: "width_128", 1: "width_16", 5: "width_256", 2: "width_32", 6: "width_512", 3: "width_64", 0: "width_8"}},
							{Name: "dinc", Msb: 6, Lsb: 6, Descr: "Destination address increment", Enums: soc.Enum{}},
							{Name: "sinc", Msb: 4, Lsb: 4, Descr: "Source address increment", Enums: soc.Enum{0: "increment", 1: "nochange"}},
							{Name: "dms", Msb: 2, Lsb: 2, Descr: "Destination master select", Enums: soc.Enum{}},
							{Name: "sms", Msb: 0, Lsb: 0, Descr: "Source master select", Enums: soc.Enum{0: "axi_master_1", 1: "axi_master_2"}},
						},
					},
					{
						Name:   "chen",
						Offset: 0x18,
						Size:   64,
						Descr:  "Channel Enable Register",
						Fields: []soc.Field{
							{Name: "ch%s_abort_we", Msb: 40, Lsb: 40, Descr: "Enable write to ch%s_abort bit"},
							{Name: "ch%s_abort", Msb: 32, Lsb: 32, Descr: "Abort request channel %s"},
							{Name: "ch%s_susp_we", Msb: 24, Lsb: 24, Descr: "Enable write to ch%s_susp bit"},
							{Name: "ch%s_susp", Msb: 16, Lsb: 16, Descr: "Suspend request channel %s"},
							{Name: "ch%s_en_we", Msb: 8, Lsb: 8, Descr: "Write enable channel %s"},
							{Name: "ch%s_en", Msb: 0, Lsb: 0, Descr: "Enable channel %s"},
						},
					},
					{
						Name:   "cfg",
						Offset: 0x20,
						Size:   32,
						Descr:  "Configure Register",
						Fields: []soc.Field{
							{Name: "dst_osr_lmt", Msb: 62, Lsb: 59, Descr: "Destination outstanding request limit"},
							{Name: "src_osr_lmt", Msb: 58, Lsb: 55, Descr: "Source outstanding request limit"},
							{Name: "lock_ch_l", Msb: 54, Lsb: 53, Descr: "Channel lock level", Enums: soc.Enum{1: "block_transfer", 0: "dma_transfer", 2: "transaction"}},
							{Name: "lock_ch", Msb: 52, Lsb: 52, Descr: "Channel lock bit"},
							{Name: "ch_prior", Msb: 51, Lsb: 49, Descr: "Channel priority (7 is highest, 0 is lowest)"},
							{Name: "dst_per", Msb: 47, Lsb: 44, Descr: "Assign a hardware handshaking interface to destination of channel"},
							{Name: "src_per", Msb: 42, Lsb: 39, Descr: "Assign a hardware handshaking interface to source of channel"},
							{Name: "dst_hwhs_pol", Msb: 38, Lsb: 38, Descr: "Destination hardware handshaking interface polarity", Enums: soc.Enum{}},
							{Name: "src_hwhs_pol", Msb: 37, Lsb: 37, Descr: "Source hardware handshaking interface polarity", Enums: soc.Enum{0: "active_high", 1: "active_low"}},
							{Name: "hs_sel_dst", Msb: 36, Lsb: 36, Descr: "Destination software or hardware handshaking select", Enums: soc.Enum{}},
							{Name: "hs_sel_src", Msb: 35, Lsb: 35, Descr: "Source software or hardware handshaking select", Enums: soc.Enum{0: "hardware", 1: "software"}},
							{Name: "tt_fc", Msb: 34, Lsb: 32, Descr: "Transfer type and flow control", Enums: soc.Enum{0: "mem2mem_dma", 1: "mem2prf_dma", 6: "mem2prf_prf", 2: "prf2mem_dma", 4: "prf2mem_prf", 3: "prf2prf_dma", 7: "prf2prf_dstprf", 5: "prf2prf_srcprf"}},
							{Name: "dst_multblk_type", Msb: 3, Lsb: 2, Descr: "Destination multi-block transfer type", Enums: soc.Enum{}},
							{Name: "src_multblk_type", Msb: 1, Lsb: 0, Descr: "Source multi-block transfer type", Enums: soc.Enum{0: "contiguous", 3: "linked_list", 1: "reload", 2: "shadow_register"}},
						},
					},
					{
						Name:   "llp",
						Offset: 0x28,
						Size:   32,
						Descr:  "Linked List Pointer register",
						Fields: []soc.Field{
							{Name: "loc", Msb: 63, Lsb: 6, Descr: "Starting address memeory of LLI block"},
							{Name: "lms", Msb: 0, Lsb: 0, Descr: "LLI master select", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "status",
						Offset: 0x30,
						Size:   32,
						Descr:  "Channel Status Register",
						Fields: []soc.Field{
							{Name: "cmpltd_blk_size", Msb: 21, Lsb: 0, Descr: "Completed block transfer size"},
						},
					},
					{
						Name:   "swhssrc",
						Offset: 0x38,
						Size:   32,
						Descr:  "Channel Software handshake Source Register",
						Fields: []soc.Field{
							{Name: "lst_we", Msb: 5, Lsb: 5, Descr: "Write enable bit for software handshake last request"},
							{Name: "lst", Msb: 4, Lsb: 4, Descr: "Software handshake last request for channel source"},
							{Name: "sglreq_we", Msb: 3, Lsb: 3, Descr: "Write enable bit for software handshake"},
							{Name: "sglreq", Msb: 2, Lsb: 2, Descr: "Software handshake single request for channel source"},
							{Name: "req_we", Msb: 1, Lsb: 1, Descr: "Write enable bit for software handshake request"},
							{Name: "req", Msb: 0, Lsb: 0, Descr: "Software handshake request for channel source"},
						},
					},
					{
						Name:   "com_intclear",
						Offset: 0x38,
						Size:   64,
						Descr:  "Common Interrupt Clear Register",
						Fields: []soc.Field{
							{Name: "slvif_undefinedreg_dec_err", Msb: 8, Lsb: 8, Descr: "Clear slvif_undefinedreg_dec_err in com_intstatus"},
							{Name: "slvif_wronhold_err", Msb: 3, Lsb: 3, Descr: "Clear slvif_wronhold_err interrupt in com_intstatus"},
							{Name: "slvif_rd2wo_err", Msb: 2, Lsb: 2, Descr: "Clear slvif_rd2wo_err interrupt in com_intstatus"},
							{Name: "slvif_wr2ro_err", Msb: 1, Lsb: 1, Descr: "Clear slvif_wr2ro_err interrupt in com_intstatus"},
							{Name: "slvif_dec_err", Msb: 0, Lsb: 0, Descr: "Clear slvif_dec_err interrupt in com_intstatus"},
						},
					},
					{
						Name:   "swhsdst",
						Offset: 0x40,
						Size:   32,
						Descr:  "Channel Software handshake Destination Register",
						Fields: []soc.Field{
							{Name: "lst_we", Msb: 5, Lsb: 5, Descr: "Write enable bit for software handshake last request"},
							{Name: "lst", Msb: 4, Lsb: 4, Descr: "Software handshake last request for channel destination"},
							{Name: "sglreq_we", Msb: 3, Lsb: 3, Descr: "Write enable bit for software handshake"},
							{Name: "sglreq", Msb: 2, Lsb: 2, Descr: "Software handshake single request for channel destination"},
							{Name: "req_we", Msb: 1, Lsb: 1, Descr: "Write enable bit for software handshake request"},
							{Name: "req", Msb: 0, Lsb: 0, Descr: "Software handshake request for channel destination"},
						},
					},
					{
						Name:   "com_intstatus_en",
						Offset: 0x40,
						Size:   64,
						Descr:  "Common Interrupt Status Enable Register",
						Fields: []soc.Field{
							{Name: "slvif_undefinedreg_dec_err", Msb: 8, Lsb: 8, Descr: "Slave Interface Undefined Register Decode Error"},
							{Name: "slvif_wronhold_err", Msb: 3, Lsb: 3, Descr: "Slave Interface Common Register Write On Hold Error"},
							{Name: "slvif_rd2wo_err", Msb: 2, Lsb: 2, Descr: "Slave Interface Common Register Read to Write-only Error"},
							{Name: "slvif_wr2ro_err", Msb: 1, Lsb: 1, Descr: "Slave Interface Common Register Write to Read only Error"},
							{Name: "slvif_dec_err", Msb: 0, Lsb: 0, Descr: "Slave Interface Common Register Decode Error"},
						},
					},
					{
						Name:   "blk_tfr",
						Offset: 0x48,
						Size:   32,
						Descr:  "Channel Block Transfer Resume Request Register",
						Fields: []soc.Field{
							{Name: "resumereq", Msb: 0, Lsb: 0, Descr: "Block transfer resume request"},
						},
					},
					{
						Name:   "com_intsignal_en",
						Offset: 0x48,
						Size:   64,
						Descr:  "Common Interrupt Signal Enable Register",
						Fields: []soc.Field{
							{Name: "slvif_undefinedreg_dec_err", Msb: 8, Lsb: 8, Descr: "Slave Interface Undefined Register Decode Error"},
							{Name: "slvif_wronhold_err", Msb: 3, Lsb: 3, Descr: "Slave Interface Common Register Write On Hold Error"},
							{Name: "slvif_rd2wo_err", Msb: 2, Lsb: 2, Descr: "Slave Interface Common Register Read to Write-only Error"},
							{Name: "slvif_wr2ro_err", Msb: 1, Lsb: 1, Descr: "Slave Interface Common Register Write to Read only Error"},
							{Name: "slvif_dec_err", Msb: 0, Lsb: 0, Descr: "Slave Interface Common Register Decode Error"},
						},
					},
					{
						Name:   "axi_id",
						Offset: 0x50,
						Size:   32,
						Descr:  "Channel AXI ID Register",
					},
					{
						Name:   "com_intstatus",
						Offset: 0x50,
						Size:   64,
						Descr:  "Common Interrupt Status",
						Fields: []soc.Field{
							{Name: "slvif_undefinedreg_dec_err", Msb: 8, Lsb: 8, Descr: "Slave Interface Undefined Register Decode Error"},
							{Name: "slvif_wronhold_err", Msb: 3, Lsb: 3, Descr: "Slave Interface Common Register Write On Hold Error"},
							{Name: "slvif_rd2wo_err", Msb: 2, Lsb: 2, Descr: "Slave Interface Common Register Read to Write-only Error"},
							{Name: "slvif_wr2ro_err", Msb: 1, Lsb: 1, Descr: "Slave Interface Common Register Write to Read only Error"},
							{Name: "slvif_dec_err", Msb: 0, Lsb: 0, Descr: "Slave Interface Common Register Decode Error"},
						},
					},
					{
						Name:   "reset",
						Offset: 0x58,
						Size:   64,
						Descr:  "Reset register",
						Fields: []soc.Field{
							{Name: "rst", Msb: 0, Lsb: 0, Descr: "DMAC reset request bit"},
						},
					},
					{
						Name:   "axi_qos",
						Offset: 0x58,
						Size:   32,
						Descr:  "AXI QOS Register",
					},
					{
						Name:   "intstatus_en",
						Offset: 0x80,
						Size:   32,
						Descr:  "Interrupt Status Enable Register",
						Fields: []soc.Field{
							{Name: "lli_wr_slv_err", Msb: 12, Lsb: 12, Descr: "LLI WRITE Slave Error"},
							{Name: "lli_rd_slv_err", Msb: 11, Lsb: 11, Descr: "LLI Read Slave Error"},
							{Name: "lli_wr_dec_err", Msb: 10, Lsb: 10, Descr: "LLI WRITE Decode Error"},
							{Name: "lli_rd_dec_err", Msb: 9, Lsb: 9, Descr: "LLI Read Decode Error Status Enable"},
							{Name: "dst_slv_err", Msb: 8, Lsb: 8, Descr: "Destination Slave Error"},
							{Name: "src_slv_err", Msb: 7, Lsb: 7, Descr: "Source Slave Error"},
							{Name: "dst_dec_err", Msb: 6, Lsb: 6, Descr: "Destination Decode Error"},
							{Name: "src_dec_err", Msb: 5, Lsb: 5, Descr: "Source Decode Error"},
							{Name: "dst_transcomp", Msb: 4, Lsb: 4, Descr: "Destination transaction complete"},
							{Name: "src_transcomp", Msb: 3, Lsb: 3, Descr: "Source transaction complete"},
							{Name: "tfr_done", Msb: 1, Lsb: 1, Descr: "Transfer done"},
							{Name: "block_tfr_done", Msb: 0, Lsb: 0, Descr: "Block transfer done"},
						},
					},
					{
						Name:   "intstatus",
						Offset: 0x88,
						Size:   32,
						Descr:  "Channel Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "lli_wr_slv_err", Msb: 12, Lsb: 12, Descr: "LLI WRITE Slave Error"},
							{Name: "lli_rd_slv_err", Msb: 11, Lsb: 11, Descr: "LLI Read Slave Error"},
							{Name: "lli_wr_dec_err", Msb: 10, Lsb: 10, Descr: "LLI WRITE Decode Error"},
							{Name: "lli_rd_dec_err", Msb: 9, Lsb: 9, Descr: "LLI Read Decode Error Status Enable"},
							{Name: "dst_slv_err", Msb: 8, Lsb: 8, Descr: "Destination Slave Error"},
							{Name: "src_slv_err", Msb: 7, Lsb: 7, Descr: "Source Slave Error"},
							{Name: "dst_dec_err", Msb: 6, Lsb: 6, Descr: "Destination Decode Error"},
							{Name: "src_dec_err", Msb: 5, Lsb: 5, Descr: "Source Decode Error"},
							{Name: "dst_transcomp", Msb: 4, Lsb: 4, Descr: "Destination transaction complete"},
							{Name: "src_transcomp", Msb: 3, Lsb: 3, Descr: "Source transaction complete"},
							{Name: "tfr_done", Msb: 1, Lsb: 1, Descr: "Transfer done"},
							{Name: "block_tfr_done", Msb: 0, Lsb: 0, Descr: "Block transfer done"},
						},
					},
					{
						Name:   "intsignal_en",
						Offset: 0x90,
						Size:   32,
						Descr:  "Interrupt Signal Enable Register",
						Fields: []soc.Field{
							{Name: "lli_wr_slv_err", Msb: 12, Lsb: 12, Descr: "LLI WRITE Slave Error"},
							{Name: "lli_rd_slv_err", Msb: 11, Lsb: 11, Descr: "LLI Read Slave Error"},
							{Name: "lli_wr_dec_err", Msb: 10, Lsb: 10, Descr: "LLI WRITE Decode Error"},
							{Name: "lli_rd_dec_err", Msb: 9, Lsb: 9, Descr: "LLI Read Decode Error Status Enable"},
							{Name: "dst_slv_err", Msb: 8, Lsb: 8, Descr: "Destination Slave Error"},
							{Name: "src_slv_err", Msb: 7, Lsb: 7, Descr: "Source Slave Error"},
							{Name: "dst_dec_err", Msb: 6, Lsb: 6, Descr: "Destination Decode Error"},
							{Name: "src_dec_err", Msb: 5, Lsb: 5, Descr: "Source Decode Error"},
							{Name: "dst_transcomp", Msb: 4, Lsb: 4, Descr: "Destination transaction complete"},
							{Name: "src_transcomp", Msb: 3, Lsb: 3, Descr: "Source transaction complete"},
							{Name: "tfr_done", Msb: 1, Lsb: 1, Descr: "Transfer done"},
							{Name: "block_tfr_done", Msb: 0, Lsb: 0, Descr: "Block transfer done"},
						},
					},
					{
						Name:   "intclear",
						Offset: 0x98,
						Size:   32,
						Descr:  "Interrupt Clear Register",
						Fields: []soc.Field{
							{Name: "lli_wr_slv_err", Msb: 12, Lsb: 12, Descr: "LLI WRITE Slave Error"},
							{Name: "lli_rd_slv_err", Msb: 11, Lsb: 11, Descr: "LLI Read Slave Error"},
							{Name: "lli_wr_dec_err", Msb: 10, Lsb: 10, Descr: "LLI WRITE Decode Error"},
							{Name: "lli_rd_dec_err", Msb: 9, Lsb: 9, Descr: "LLI Read Decode Error Status Enable"},
							{Name: "dst_slv_err", Msb: 8, Lsb: 8, Descr: "Destination Slave Error"},
							{Name: "src_slv_err", Msb: 7, Lsb: 7, Descr: "Source Slave Error"},
							{Name: "dst_dec_err", Msb: 6, Lsb: 6, Descr: "Destination Decode Error"},
							{Name: "src_dec_err", Msb: 5, Lsb: 5, Descr: "Source Decode Error"},
							{Name: "dst_transcomp", Msb: 4, Lsb: 4, Descr: "Destination transaction complete"},
							{Name: "src_transcomp", Msb: 3, Lsb: 3, Descr: "Source transaction complete"},
							{Name: "tfr_done", Msb: 1, Lsb: 1, Descr: "Transfer done"},
							{Name: "block_tfr_done", Msb: 0, Lsb: 0, Descr: "Block transfer done"},
						},
					},
					{
						Name:   "_reserved",
						Offset: 0xf8,
						Size:   32,
						Descr:  "Padding to make structure size 256 bytes so that channels[] is an array",
					},
				},
			},
			{
				Name:  "GPIO",
				Addr:  0x50200000,
				Size:  0x0,
				Descr: "General Purpose Input/Output Interface",
				Registers: []soc.Register{
					{
						Name:   "data_output",
						Offset: 0x0,
						Size:   32,
						Descr:  "Data (output) registers",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "direction",
						Offset: 0x4,
						Size:   32,
						Descr:  "Data direction registers",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0, Enums: soc.Enum{0: "input", 1: "output"}},
						},
					},
					{
						Name:   "source",
						Offset: 0x8,
						Size:   32,
						Descr:  "Data source registers",
					},
					{
						Name:   "interrupt_enable",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt enable/disable registers",
					},
					{
						Name:   "interrupt_mask",
						Offset: 0x34,
						Size:   32,
						Descr:  "Interrupt mask registers",
					},
					{
						Name:   "interrupt_level",
						Offset: 0x38,
						Size:   32,
						Descr:  "Interrupt level registers",
					},
					{
						Name:   "interrupt_polarity",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Interrupt polarity registers",
					},
					{
						Name:   "interrupt_status",
						Offset: 0x40,
						Size:   32,
						Descr:  "Interrupt status registers",
					},
					{
						Name:   "interrupt_status_raw",
						Offset: 0x44,
						Size:   32,
						Descr:  "Raw interrupt status registers",
					},
					{
						Name:   "interrupt_debounce",
						Offset: 0x48,
						Size:   32,
						Descr:  "Interrupt debounce registers",
					},
					{
						Name:   "interrupt_clear",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Registers for clearing interrupts",
					},
					{
						Name:   "data_input",
						Offset: 0x50,
						Size:   32,
						Descr:  "External port (data input) registers",
						Fields: []soc.Field{
							{Name: "pin%s", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "sync_level",
						Offset: 0x60,
						Size:   32,
						Descr:  "Sync level registers",
					},
					{
						Name:   "id_code",
						Offset: 0x64,
						Size:   32,
						Descr:  "ID code",
					},
					{
						Name:   "interrupt_bothedge",
						Offset: 0x68,
						Size:   32,
						Descr:  "Interrupt both edge type",
					},
				},
			},
			{
				Name:  "UART1",
				Addr:  0x50210000,
				Size:  0x0,
				Descr: "Universal Asynchronous Receiver-Transmitter 1",
				Registers: []soc.Register{
					{
						Name:   "rbr_dll_thr",
						Offset: 0x0,
						Size:   32,
						Descr:  "Receive Buffer Register / Divisor Latch (Low) / Transmit Holding Register (depending on context and R/W)",
					},
					{
						Name:   "dlh_ier",
						Offset: 0x4,
						Size:   32,
						Descr:  "Divisor Latch (High) / Interrupt Enable Register",
					},
					{
						Name:   "fcr_iir",
						Offset: 0x8,
						Size:   32,
						Descr:  "FIFO Control Register / Interrupt Identification Register",
					},
					{
						Name:   "lcr",
						Offset: 0xc,
						Size:   32,
						Descr:  "Line Control Register",
					},
					{
						Name:   "mcr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Modem Control Register",
					},
					{
						Name:   "lsr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Line Status Register",
					},
					{
						Name:   "msr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Modem Status Register",
					},
					{
						Name:   "scr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Scratchpad Register",
					},
					{
						Name:   "lpdll",
						Offset: 0x20,
						Size:   32,
						Descr:  "Low Power Divisor Latch (Low) Register",
					},
					{
						Name:   "lpdlh",
						Offset: 0x24,
						Size:   32,
						Descr:  "Low Power Divisor Latch (High) Register",
					},
					{
						Name:   "srbr_sthr0",
						Offset: 0x30,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr1",
						Offset: 0x34,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr2",
						Offset: 0x38,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr3",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr4",
						Offset: 0x40,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr5",
						Offset: 0x44,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr6",
						Offset: 0x48,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr7",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr8",
						Offset: 0x50,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr9",
						Offset: 0x54,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr10",
						Offset: 0x58,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr11",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr12",
						Offset: 0x60,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr13",
						Offset: 0x64,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr14",
						Offset: 0x68,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr15",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "far",
						Offset: 0x70,
						Size:   32,
						Descr:  "FIFO Access Register",
					},
					{
						Name:   "tfr",
						Offset: 0x74,
						Size:   32,
						Descr:  "Transmit FIFO Read Register",
					},
					{
						Name:   "rfw",
						Offset: 0x78,
						Size:   32,
						Descr:  "Receive FIFO Write Register",
					},
					{
						Name:   "usr",
						Offset: 0x7c,
						Size:   32,
						Descr:  "UART Status Register",
					},
					{
						Name:   "tfl",
						Offset: 0x80,
						Size:   32,
						Descr:  "Transmit FIFO Level",
					},
					{
						Name:   "rfl",
						Offset: 0x84,
						Size:   32,
						Descr:  "Receive FIFO Level",
					},
					{
						Name:   "srr",
						Offset: 0x88,
						Size:   32,
						Descr:  "Software Reset Register",
					},
					{
						Name:   "srts",
						Offset: 0x8c,
						Size:   32,
						Descr:  "Shadow Request to Send Register",
					},
					{
						Name:   "sbcr",
						Offset: 0x90,
						Size:   32,
						Descr:  "Shadow Break Control Register",
					},
					{
						Name:   "sdmam",
						Offset: 0x94,
						Size:   32,
						Descr:  "Shadow DMA Mode",
					},
					{
						Name:   "sfe",
						Offset: 0x98,
						Size:   32,
						Descr:  "Shadow FIFO Enable",
					},
					{
						Name:   "srt",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Shadow RCVR Trigger Register",
					},
					{
						Name:   "stet",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Shadow TX Empty Trigger Register",
					},
					{
						Name:   "htx",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Halt TX Regster",
					},
					{
						Name:   "dmasa",
						Offset: 0xa8,
						Size:   32,
						Descr:  "DMA Software Acknowledge Register",
					},
					{
						Name:   "tcr",
						Offset: 0xac,
						Size:   32,
						Descr:  "Transfer Control Register",
					},
					{
						Name:   "de_en",
						Offset: 0xb0,
						Size:   32,
						Descr:  "DE Enable Register",
					},
					{
						Name:   "re_en",
						Offset: 0xb4,
						Size:   32,
						Descr:  "RE Enable Register",
					},
					{
						Name:   "det",
						Offset: 0xb8,
						Size:   32,
						Descr:  "DE Assertion Time Register",
					},
					{
						Name:   "tat",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Turn-Around Time Register",
					},
					{
						Name:   "dlf",
						Offset: 0xc0,
						Size:   32,
						Descr:  "Divisor Latch (Fractional) Register",
					},
					{
						Name:   "rar",
						Offset: 0xc4,
						Size:   32,
						Descr:  "Receive-Mode Address Register",
					},
					{
						Name:   "tar",
						Offset: 0xc8,
						Size:   32,
						Descr:  "Transmit-Mode Address Register",
					},
					{
						Name:   "lcr_ext",
						Offset: 0xcc,
						Size:   32,
						Descr:  "Line Control Register (Extended)",
					},
					{
						Name:   "cpr",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Component Parameter Register",
					},
					{
						Name:   "ucv",
						Offset: 0xf8,
						Size:   32,
						Descr:  "UART Component Version",
					},
					{
						Name:   "ctr",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Component Type Register",
					},
				},
			},
			{
				Name:  "UART2",
				Addr:  0x50220000,
				Size:  0x0,
				Descr: "Universal Asynchronous Receiver-Transmitter 2",
				Registers: []soc.Register{
					{
						Name:   "rbr_dll_thr",
						Offset: 0x0,
						Size:   32,
						Descr:  "Receive Buffer Register / Divisor Latch (Low) / Transmit Holding Register (depending on context and R/W)",
					},
					{
						Name:   "dlh_ier",
						Offset: 0x4,
						Size:   32,
						Descr:  "Divisor Latch (High) / Interrupt Enable Register",
					},
					{
						Name:   "fcr_iir",
						Offset: 0x8,
						Size:   32,
						Descr:  "FIFO Control Register / Interrupt Identification Register",
					},
					{
						Name:   "lcr",
						Offset: 0xc,
						Size:   32,
						Descr:  "Line Control Register",
					},
					{
						Name:   "mcr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Modem Control Register",
					},
					{
						Name:   "lsr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Line Status Register",
					},
					{
						Name:   "msr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Modem Status Register",
					},
					{
						Name:   "scr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Scratchpad Register",
					},
					{
						Name:   "lpdll",
						Offset: 0x20,
						Size:   32,
						Descr:  "Low Power Divisor Latch (Low) Register",
					},
					{
						Name:   "lpdlh",
						Offset: 0x24,
						Size:   32,
						Descr:  "Low Power Divisor Latch (High) Register",
					},
					{
						Name:   "srbr_sthr0",
						Offset: 0x30,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr1",
						Offset: 0x34,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr2",
						Offset: 0x38,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr3",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr4",
						Offset: 0x40,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr5",
						Offset: 0x44,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr6",
						Offset: 0x48,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr7",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr8",
						Offset: 0x50,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr9",
						Offset: 0x54,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr10",
						Offset: 0x58,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr11",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr12",
						Offset: 0x60,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr13",
						Offset: 0x64,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr14",
						Offset: 0x68,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr15",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "far",
						Offset: 0x70,
						Size:   32,
						Descr:  "FIFO Access Register",
					},
					{
						Name:   "tfr",
						Offset: 0x74,
						Size:   32,
						Descr:  "Transmit FIFO Read Register",
					},
					{
						Name:   "rfw",
						Offset: 0x78,
						Size:   32,
						Descr:  "Receive FIFO Write Register",
					},
					{
						Name:   "usr",
						Offset: 0x7c,
						Size:   32,
						Descr:  "UART Status Register",
					},
					{
						Name:   "tfl",
						Offset: 0x80,
						Size:   32,
						Descr:  "Transmit FIFO Level",
					},
					{
						Name:   "rfl",
						Offset: 0x84,
						Size:   32,
						Descr:  "Receive FIFO Level",
					},
					{
						Name:   "srr",
						Offset: 0x88,
						Size:   32,
						Descr:  "Software Reset Register",
					},
					{
						Name:   "srts",
						Offset: 0x8c,
						Size:   32,
						Descr:  "Shadow Request to Send Register",
					},
					{
						Name:   "sbcr",
						Offset: 0x90,
						Size:   32,
						Descr:  "Shadow Break Control Register",
					},
					{
						Name:   "sdmam",
						Offset: 0x94,
						Size:   32,
						Descr:  "Shadow DMA Mode",
					},
					{
						Name:   "sfe",
						Offset: 0x98,
						Size:   32,
						Descr:  "Shadow FIFO Enable",
					},
					{
						Name:   "srt",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Shadow RCVR Trigger Register",
					},
					{
						Name:   "stet",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Shadow TX Empty Trigger Register",
					},
					{
						Name:   "htx",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Halt TX Regster",
					},
					{
						Name:   "dmasa",
						Offset: 0xa8,
						Size:   32,
						Descr:  "DMA Software Acknowledge Register",
					},
					{
						Name:   "tcr",
						Offset: 0xac,
						Size:   32,
						Descr:  "Transfer Control Register",
					},
					{
						Name:   "de_en",
						Offset: 0xb0,
						Size:   32,
						Descr:  "DE Enable Register",
					},
					{
						Name:   "re_en",
						Offset: 0xb4,
						Size:   32,
						Descr:  "RE Enable Register",
					},
					{
						Name:   "det",
						Offset: 0xb8,
						Size:   32,
						Descr:  "DE Assertion Time Register",
					},
					{
						Name:   "tat",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Turn-Around Time Register",
					},
					{
						Name:   "dlf",
						Offset: 0xc0,
						Size:   32,
						Descr:  "Divisor Latch (Fractional) Register",
					},
					{
						Name:   "rar",
						Offset: 0xc4,
						Size:   32,
						Descr:  "Receive-Mode Address Register",
					},
					{
						Name:   "tar",
						Offset: 0xc8,
						Size:   32,
						Descr:  "Transmit-Mode Address Register",
					},
					{
						Name:   "lcr_ext",
						Offset: 0xcc,
						Size:   32,
						Descr:  "Line Control Register (Extended)",
					},
					{
						Name:   "cpr",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Component Parameter Register",
					},
					{
						Name:   "ucv",
						Offset: 0xf8,
						Size:   32,
						Descr:  "UART Component Version",
					},
					{
						Name:   "ctr",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Component Type Register",
					},
				},
			},
			{
				Name:  "UART3",
				Addr:  0x50230000,
				Size:  0x0,
				Descr: "Universal Asynchronous Receiver-Transmitter 3",
				Registers: []soc.Register{
					{
						Name:   "rbr_dll_thr",
						Offset: 0x0,
						Size:   32,
						Descr:  "Receive Buffer Register / Divisor Latch (Low) / Transmit Holding Register (depending on context and R/W)",
					},
					{
						Name:   "dlh_ier",
						Offset: 0x4,
						Size:   32,
						Descr:  "Divisor Latch (High) / Interrupt Enable Register",
					},
					{
						Name:   "fcr_iir",
						Offset: 0x8,
						Size:   32,
						Descr:  "FIFO Control Register / Interrupt Identification Register",
					},
					{
						Name:   "lcr",
						Offset: 0xc,
						Size:   32,
						Descr:  "Line Control Register",
					},
					{
						Name:   "mcr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Modem Control Register",
					},
					{
						Name:   "lsr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Line Status Register",
					},
					{
						Name:   "msr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Modem Status Register",
					},
					{
						Name:   "scr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Scratchpad Register",
					},
					{
						Name:   "lpdll",
						Offset: 0x20,
						Size:   32,
						Descr:  "Low Power Divisor Latch (Low) Register",
					},
					{
						Name:   "lpdlh",
						Offset: 0x24,
						Size:   32,
						Descr:  "Low Power Divisor Latch (High) Register",
					},
					{
						Name:   "srbr_sthr0",
						Offset: 0x30,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr1",
						Offset: 0x34,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr2",
						Offset: 0x38,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr3",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr4",
						Offset: 0x40,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr5",
						Offset: 0x44,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr6",
						Offset: 0x48,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr7",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr8",
						Offset: 0x50,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr9",
						Offset: 0x54,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr10",
						Offset: 0x58,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr11",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr12",
						Offset: 0x60,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr13",
						Offset: 0x64,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr14",
						Offset: 0x68,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "srbr_sthr15",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Shadow Receive Buffer Register / Shadow Transmit Holding Register (depending on R/W)",
					},
					{
						Name:   "far",
						Offset: 0x70,
						Size:   32,
						Descr:  "FIFO Access Register",
					},
					{
						Name:   "tfr",
						Offset: 0x74,
						Size:   32,
						Descr:  "Transmit FIFO Read Register",
					},
					{
						Name:   "rfw",
						Offset: 0x78,
						Size:   32,
						Descr:  "Receive FIFO Write Register",
					},
					{
						Name:   "usr",
						Offset: 0x7c,
						Size:   32,
						Descr:  "UART Status Register",
					},
					{
						Name:   "tfl",
						Offset: 0x80,
						Size:   32,
						Descr:  "Transmit FIFO Level",
					},
					{
						Name:   "rfl",
						Offset: 0x84,
						Size:   32,
						Descr:  "Receive FIFO Level",
					},
					{
						Name:   "srr",
						Offset: 0x88,
						Size:   32,
						Descr:  "Software Reset Register",
					},
					{
						Name:   "srts",
						Offset: 0x8c,
						Size:   32,
						Descr:  "Shadow Request to Send Register",
					},
					{
						Name:   "sbcr",
						Offset: 0x90,
						Size:   32,
						Descr:  "Shadow Break Control Register",
					},
					{
						Name:   "sdmam",
						Offset: 0x94,
						Size:   32,
						Descr:  "Shadow DMA Mode",
					},
					{
						Name:   "sfe",
						Offset: 0x98,
						Size:   32,
						Descr:  "Shadow FIFO Enable",
					},
					{
						Name:   "srt",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Shadow RCVR Trigger Register",
					},
					{
						Name:   "stet",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Shadow TX Empty Trigger Register",
					},
					{
						Name:   "htx",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Halt TX Regster",
					},
					{
						Name:   "dmasa",
						Offset: 0xa8,
						Size:   32,
						Descr:  "DMA Software Acknowledge Register",
					},
					{
						Name:   "tcr",
						Offset: 0xac,
						Size:   32,
						Descr:  "Transfer Control Register",
					},
					{
						Name:   "de_en",
						Offset: 0xb0,
						Size:   32,
						Descr:  "DE Enable Register",
					},
					{
						Name:   "re_en",
						Offset: 0xb4,
						Size:   32,
						Descr:  "RE Enable Register",
					},
					{
						Name:   "det",
						Offset: 0xb8,
						Size:   32,
						Descr:  "DE Assertion Time Register",
					},
					{
						Name:   "tat",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Turn-Around Time Register",
					},
					{
						Name:   "dlf",
						Offset: 0xc0,
						Size:   32,
						Descr:  "Divisor Latch (Fractional) Register",
					},
					{
						Name:   "rar",
						Offset: 0xc4,
						Size:   32,
						Descr:  "Receive-Mode Address Register",
					},
					{
						Name:   "tar",
						Offset: 0xc8,
						Size:   32,
						Descr:  "Transmit-Mode Address Register",
					},
					{
						Name:   "lcr_ext",
						Offset: 0xcc,
						Size:   32,
						Descr:  "Line Control Register (Extended)",
					},
					{
						Name:   "cpr",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Component Parameter Register",
					},
					{
						Name:   "ucv",
						Offset: 0xf8,
						Size:   32,
						Descr:  "UART Component Version",
					},
					{
						Name:   "ctr",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Component Type Register",
					},
				},
			},
			{
				Name:  "SPI2",
				Addr:  0x50240000,
				Size:  0x0,
				Descr: "Serial Peripheral Interface 2 (slave)",
				Registers: []soc.Register{
					{
						Name:   "dummy",
						Offset: 0x0,
						Size:   32,
						Descr:  "Dummy register: this peripheral is not implemented yet",
					},
				},
			},
			{
				Name:  "I2S0",
				Addr:  0x50250000,
				Size:  0x0,
				Descr: "Inter-Integrated Sound Interface 0",
				Registers: []soc.Register{
					{
						Name:   "ier",
						Offset: 0x0,
						Size:   32,
						Descr:  "Enable Register",
						Fields: []soc.Field{
							{Name: "ien", Msb: 0, Lsb: 0, Descr: "I2S Enable"},
						},
					},
					{
						Name:   "left_rxtx",
						Offset: 0x0,
						Size:   32,
						Descr:  "Left Receive or Left Transmit Register",
					},
					{
						Name:   "irer",
						Offset: 0x4,
						Size:   32,
						Descr:  "Receiver Block Enable Register",
						Fields: []soc.Field{
							{Name: "rxen", Msb: 0, Lsb: 0, Descr: "Receiver block enable"},
						},
					},
					{
						Name:   "right_rxtx",
						Offset: 0x4,
						Size:   32,
						Descr:  "Right Receive or Right Transmit Register",
					},
					{
						Name:   "rer",
						Offset: 0x8,
						Size:   32,
						Descr:  "Receive Enable Register",
						Fields: []soc.Field{
							{Name: "rxchenx", Msb: 0, Lsb: 0, Descr: "Receive channel enable/disable"},
						},
					},
					{
						Name:   "iter",
						Offset: 0x8,
						Size:   32,
						Descr:  "Transmitter Block Enable Register",
						Fields: []soc.Field{
							{Name: "txen", Msb: 0, Lsb: 0, Descr: "Transmitter block enable"},
						},
					},
					{
						Name:   "cer",
						Offset: 0xc,
						Size:   32,
						Descr:  "Clock Generation enable",
						Fields: []soc.Field{
							{Name: "clken", Msb: 0, Lsb: 0, Descr: "Transmitter block enable"},
						},
					},
					{
						Name:   "ter",
						Offset: 0xc,
						Size:   32,
						Descr:  "Transmit Enable Register",
						Fields: []soc.Field{
							{Name: "txchenx", Msb: 0, Lsb: 0, Descr: "Transmit channel enable/disable"},
						},
					},
					{
						Name:   "ccr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Clock Configuration Register",
						Fields: []soc.Field{
							{Name: "sign_expand_en", Msb: 11, Lsb: 11, Descr: "SIGN_EXPAND_EN"},
							{Name: "dma_divide_16", Msb: 10, Lsb: 10, Descr: "Split 32bit data to two 16 bit data and filled in left and right channel. Used with dma_tx_en or dma_rx_en"},
							{Name: "dma_rx_en", Msb: 9, Lsb: 9, Descr: "DMA receive enable control"},
							{Name: "dma_tx_en", Msb: 8, Lsb: 8, Descr: "DMA transmit enable control"},
							{Name: "align_mode", Msb: 7, Lsb: 5, Descr: "Alignment mode setting", Enums: soc.Enum{4: "left", 2: "right", 1: "standard"}},
							{Name: "clk_word_size", Msb: 4, Lsb: 3, Descr: "The number of sclk cycles for which the word select line stayd in the left aligned or right aligned mode", Enums: soc.Enum{0: "cycles16", 1: "cycles24", 2: "cycles32"}},
							{Name: "clk_gate", Msb: 2, Lsb: 0, Descr: "Gating of sclk", Enums: soc.Enum{1: "cycles12", 2: "cycles16", 3: "cycles20", 4: "cycles24", 0: "no"}},
						},
					},
					{
						Name:   "rcr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Receive Configuration Register",
						Fields: []soc.Field{
							{Name: "wlen", Msb: 2, Lsb: 0, Descr: "Desired data resolution of receiver", Enums: soc.Enum{0: "ignore", 1: "resolution12", 2: "resolution16", 3: "resolution20", 4: "resolution24", 5: "resolution32"}},
						},
					},
					{
						Name:   "tcr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Transmit Configuration Register",
						Fields: []soc.Field{
							{Name: "wlen", Msb: 2, Lsb: 0, Descr: "Desired data resolution of transmitter", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "rxffr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Receiver Block FIFO Reset Register",
						Fields: []soc.Field{
							{Name: "rxffr", Msb: 0, Lsb: 0, Descr: "Receiver FIFO reset", Enums: soc.Enum{1: "flush", 0: "not_flush"}},
						},
					},
					{
						Name:   "isr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "txfo", Msb: 5, Lsb: 5, Descr: "Status of data overrun interrupt for the TX channel"},
							{Name: "txfe", Msb: 4, Lsb: 4, Descr: "Status of transmit empty triger interrupt"},
							{Name: "rxfo", Msb: 1, Lsb: 1, Descr: "Status of data overrun interrupt for RX channel"},
							{Name: "rxda", Msb: 0, Lsb: 0, Descr: "Status of receiver data available interrupt"},
						},
					},
					{
						Name:   "txffr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Transmitter Block FIFO Reset Register",
						Fields: []soc.Field{
							{Name: "rxffr", Msb: 0, Lsb: 0, Descr: "Transmitter FIFO reset", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "imr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Interrupt Mask Register",
						Fields: []soc.Field{
							{Name: "txfom", Msb: 5, Lsb: 5, Descr: "Mask TX FIFO overrun interrupt"},
							{Name: "txfem", Msb: 4, Lsb: 4, Descr: "Mask TX FIFO empty interrupt"},
							{Name: "rxfom", Msb: 1, Lsb: 1, Descr: "Mask RX FIFO overrun interrupt"},
							{Name: "rxdam", Msb: 0, Lsb: 0, Descr: "Mask RX FIFO data available interrupt"},
						},
					},
					{
						Name:   "ror",
						Offset: 0x20,
						Size:   32,
						Descr:  "Receive Overrun Register",
						Fields: []soc.Field{
							{Name: "rxcho", Msb: 0, Lsb: 0, Descr: "Read this bit to clear RX FIFO data overrun interrupt. 0x0 for RX FIFO write valid, 0x1 for RX FIFO write overrun"},
						},
					},
					{
						Name:   "tor",
						Offset: 0x24,
						Size:   32,
						Descr:  "Transmit Overrun Register",
						Fields: []soc.Field{
							{Name: "txcho", Msb: 0, Lsb: 0, Descr: "Read this bit to clear TX FIFO data overrun interrupt. 0x0 for TX FIFO write valid, 0x1 for TX FIFO write overrun"},
						},
					},
					{
						Name:   "rfcr",
						Offset: 0x28,
						Size:   32,
						Descr:  "Receive FIFO Configuration Register",
						Fields: []soc.Field{
							{Name: "rxchdt", Msb: 3, Lsb: 0, Descr: "Trigger level in the RX FIFO at which the receiver data available interrupt generate", Enums: soc.Enum{0: "level1", 9: "level10", 10: "level11", 11: "level12", 12: "level13", 13: "level14", 14: "level15", 15: "level16", 1: "level2", 2: "level3", 3: "level4", 4: "level5", 5: "level6", 6: "level7", 7: "level8", 8: "level9"}},
						},
					},
					{
						Name:   "tfcr",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Transmit FIFO Configuration Register",
						Fields: []soc.Field{
							{Name: "txchet", Msb: 3, Lsb: 0, Descr: "Trigger level in the TX FIFO at which the transmitter data available interrupt generate", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "rff",
						Offset: 0x30,
						Size:   32,
						Descr:  "Receive FIFO Flush Register",
						Fields: []soc.Field{
							{Name: "rxchfr", Msb: 0, Lsb: 0, Descr: "Receiver channel FIFO reset", Enums: soc.Enum{1: "flush", 0: "not_flush"}},
						},
					},
					{
						Name:   "tff",
						Offset: 0x34,
						Size:   32,
						Descr:  "Transmit FIFO Flush Register",
						Fields: []soc.Field{
							{Name: "rtxchfr", Msb: 0, Lsb: 0, Descr: "Transmit channel FIFO reset", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "_reserved0",
						Offset: 0x38,
						Size:   32,
						Descr:  "_RESERVED0",
					},
					{
						Name:   "_reserved1",
						Offset: 0x3c,
						Size:   32,
						Descr:  "_RESERVED0",
					},
					{
						Name:   "rxdma",
						Offset: 0x1c0,
						Size:   32,
						Descr:  "Receiver Block DMA Register",
					},
					{
						Name:   "rrxdma",
						Offset: 0x1c4,
						Size:   32,
						Descr:  "Reset Receiver Block DMA Register",
					},
					{
						Name:   "txdma",
						Offset: 0x1c8,
						Size:   32,
						Descr:  "Transmitter Block DMA Register",
					},
					{
						Name:   "rtxdma",
						Offset: 0x1cc,
						Size:   32,
						Descr:  "Reset Transmitter Block DMA Register",
					},
					{
						Name:   "i2s_comp_param_2",
						Offset: 0x1f0,
						Size:   32,
						Descr:  "Component Parameter Register 2",
					},
					{
						Name:   "i2s_comp_param_1",
						Offset: 0x1f4,
						Size:   32,
						Descr:  "Component Parameter Register 1",
					},
					{
						Name:   "i2s_comp_version_1",
						Offset: 0x1f8,
						Size:   32,
						Descr:  "Component Version Register",
					},
					{
						Name:   "i2s_comp_type",
						Offset: 0x1fc,
						Size:   32,
						Descr:  "Component Type Register",
					},
				},
			},
			{
				Name:  "APU",
				Addr:  0x50250200,
				Size:  0x0,
				Descr: "Audio Processor",
				Registers: []soc.Register{
					{
						Name:   "ch_cfg",
						Offset: 0x0,
						Size:   32,
						Descr:  "Channel Config Register",
						Fields: []soc.Field{
							{Name: "we_data_src_mode", Msb: 31, Lsb: 31, Descr: "Write enable for data_out_mode parameter"},
							{Name: "we_audio_gain", Msb: 30, Lsb: 30, Descr: "Write enable for audio_gain parameter"},
							{Name: "we_target_dir", Msb: 29, Lsb: 29, Descr: "Write enable for target_dir parameter"},
							{Name: "we_sound_ch_en", Msb: 28, Lsb: 28, Descr: "Write enable for sound_ch_en parameter"},
							{Name: "data_src_mode", Msb: 24, Lsb: 24, Descr: "Audio data source configure parameter"},
							{Name: "audio_gain", Msb: 22, Lsb: 12, Descr: "Audio sample gain factor"},
							{Name: "target_dir", Msb: 11, Lsb: 8, Descr: "Target direction select for valid voice output"},
							{Name: "sound_ch_en", Msb: 7, Lsb: 0, Descr: "BF unit sound channel enable control bits"},
						},
					},
					{
						Name:   "ctl",
						Offset: 0x4,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "we_update_voice_dir", Msb: 12, Lsb: 12, Descr: "Write enable for we_update_voice_dir parameter"},
							{Name: "we_voice_gen_path_rst", Msb: 11, Lsb: 11, Descr: "Write enable for we_voice_gen_path_rst parameter"},
							{Name: "we_stream_gen", Msb: 10, Lsb: 10, Descr: "Write enable for we_stream_gen parameter"},
							{Name: "we_search_path_rst", Msb: 9, Lsb: 9, Descr: "Write enable for we_search_path_rst parameter"},
							{Name: "we_dir_search_en", Msb: 8, Lsb: 8, Descr: "Write enable for we_dir_search_en parameter"},
							{Name: "update_voice_dir", Msb: 6, Lsb: 6, Descr: "Switch to a new voice source direction"},
							{Name: "voice_gen_path_reset", Msb: 5, Lsb: 5, Descr: "Reset all control logic on voice stream generating path"},
							{Name: "stream_gen_en", Msb: 4, Lsb: 4, Descr: "Valid voice sample stream generation enable bit"},
							{Name: "search_path_reset", Msb: 1, Lsb: 1, Descr: "Reset all control logic on direction search processing path"},
							{Name: "dir_search_en", Msb: 0, Lsb: 0, Descr: "Sound direction searching enable bit"},
						},
					},
					{
						Name:   "dir_bidx0",
						Offset: 0x8,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx1",
						Offset: 0xc,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx2",
						Offset: 0x10,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx3",
						Offset: 0x14,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx4",
						Offset: 0x18,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx5",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx6",
						Offset: 0x20,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx7",
						Offset: 0x24,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx8",
						Offset: 0x28,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx9",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx10",
						Offset: 0x30,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx11",
						Offset: 0x34,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx12",
						Offset: 0x38,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx13",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx14",
						Offset: 0x40,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx15",
						Offset: 0x44,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx16",
						Offset: 0x48,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx17",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx18",
						Offset: 0x50,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx19",
						Offset: 0x54,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx20",
						Offset: 0x58,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx21",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx22",
						Offset: 0x60,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx23",
						Offset: 0x64,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx24",
						Offset: 0x68,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx25",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx26",
						Offset: 0x70,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx27",
						Offset: 0x74,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx28",
						Offset: 0x78,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx29",
						Offset: 0x7c,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx30",
						Offset: 0x80,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "dir_bidx31",
						Offset: 0x84,
						Size:   32,
						Descr:  "Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)",
						Fields: []soc.Field{
							{Name: "rd_idx%s", Msb: 5, Lsb: 0, Descr: "rd_idx%s"},
						},
					},
					{
						Name:   "pre_fir0_coef0",
						Offset: 0x88,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir0_coef1",
						Offset: 0x8c,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir0_coef2",
						Offset: 0x90,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir0_coef3",
						Offset: 0x94,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir0_coef4",
						Offset: 0x98,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir0_coef5",
						Offset: 0x9c,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir0_coef6",
						Offset: 0xa0,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir0_coef7",
						Offset: 0xa4,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir0_coef8",
						Offset: 0xa8,
						Size:   32,
						Descr:  "FIR0 pre-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef0",
						Offset: 0xac,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef1",
						Offset: 0xb0,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef2",
						Offset: 0xb4,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef3",
						Offset: 0xb8,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef4",
						Offset: 0xbc,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef5",
						Offset: 0xc0,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef6",
						Offset: 0xc4,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef7",
						Offset: 0xc8,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir0_coef8",
						Offset: 0xcc,
						Size:   32,
						Descr:  "FIR0 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef0",
						Offset: 0xd0,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef1",
						Offset: 0xd4,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef2",
						Offset: 0xd8,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef3",
						Offset: 0xdc,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef4",
						Offset: 0xe0,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef5",
						Offset: 0xe4,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef6",
						Offset: 0xe8,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef7",
						Offset: 0xec,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "pre_fir1_coef8",
						Offset: 0xf0,
						Size:   32,
						Descr:  "FIR1 pre-filter coeffecients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef0",
						Offset: 0xf4,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef1",
						Offset: 0xf8,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef2",
						Offset: 0xfc,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef3",
						Offset: 0x100,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef4",
						Offset: 0x104,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef5",
						Offset: 0x108,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef6",
						Offset: 0x10c,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef7",
						Offset: 0x110,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "post_fir1_coef8",
						Offset: 0x114,
						Size:   32,
						Descr:  "FIR1 post-filter coefficients",
						Fields: []soc.Field{
							{Name: "tap1", Msb: 31, Lsb: 16, Descr: "Tap 1"},
							{Name: "tap0", Msb: 15, Lsb: 0, Descr: "Tap 0"},
						},
					},
					{
						Name:   "dwsz_cfg",
						Offset: 0x118,
						Size:   32,
						Descr:  "Downsize Config Register",
						Fields: []soc.Field{
							{Name: "smpl_shift_bits", Msb: 12, Lsb: 8, Descr: "Sample precision reduction when the source sound sample precision is 20/24/32 bits"},
							{Name: "voc_dwn_siz_rate", Msb: 7, Lsb: 4, Descr: "Down-sizing ratio used for voice stream generation"},
							{Name: "dir_dwn_siz_rate", Msb: 3, Lsb: 0, Descr: "Down-sizing ratio used for direction searching"},
						},
					},
					{
						Name:   "fft_cfg",
						Offset: 0x11c,
						Size:   32,
						Descr:  "FFT Config Register",
						Fields: []soc.Field{
							{Name: "fft_enable", Msb: 12, Lsb: 12, Descr: "FFT enable"},
							{Name: "fft_shift_factor", Msb: 8, Lsb: 0, Descr: "FFT shift factor"},
						},
					},
					{
						Name:   "sobuf_dma_rdata",
						Offset: 0x120,
						Size:   32,
						Descr:  "Read register for DMA to sample-out buffers",
					},
					{
						Name:   "vobuf_dma_rdata",
						Offset: 0x124,
						Size:   32,
						Descr:  "Read register for DMA to voice-out buffers",
					},
					{
						Name:   "int_stat",
						Offset: 0x128,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "voc_buf_data_rdy", Msb: 1, Lsb: 1, Descr: "Voice output stream buffer data ready interrupt event"},
							{Name: "dir_search_data_rdy", Msb: 0, Lsb: 0, Descr: "Sound direction searching data ready interrupt event"},
						},
					},
					{
						Name:   "int_mask",
						Offset: 0x12c,
						Size:   32,
						Descr:  "Interrupt Mask Register",
						Fields: []soc.Field{
							{Name: "voc_buf_data_rdy", Msb: 1, Lsb: 1, Descr: "Voice output stream buffer data ready interrupt event"},
							{Name: "dir_search_data_rdy", Msb: 0, Lsb: 0, Descr: "Sound direction searching data ready interrupt event"},
						},
					},
					{
						Name:   "sat_counter",
						Offset: 0x130,
						Size:   32,
						Descr:  "Saturation Counter",
						Fields: []soc.Field{
							{Name: "total", Msb: 31, Lsb: 16, Descr: "Total"},
							{Name: "counter", Msb: 15, Lsb: 0, Descr: "Counter"},
						},
					},
					{
						Name:   "sat_limits",
						Offset: 0x134,
						Size:   32,
						Descr:  "Saturation Limits",
						Fields: []soc.Field{
							{Name: "bottom", Msb: 31, Lsb: 16, Descr: "Bottom limit"},
							{Name: "upper", Msb: 15, Lsb: 0, Descr: "Upper limit"},
						},
					},
				},
			},
			{
				Name:  "I2S1",
				Addr:  0x50260000,
				Size:  0x0,
				Descr: "Inter-Integrated Sound Interface 1",
				Registers: []soc.Register{
					{
						Name:   "ier",
						Offset: 0x0,
						Size:   32,
						Descr:  "Enable Register",
						Fields: []soc.Field{
							{Name: "ien", Msb: 0, Lsb: 0, Descr: "I2S Enable"},
						},
					},
					{
						Name:   "left_rxtx",
						Offset: 0x0,
						Size:   32,
						Descr:  "Left Receive or Left Transmit Register",
					},
					{
						Name:   "irer",
						Offset: 0x4,
						Size:   32,
						Descr:  "Receiver Block Enable Register",
						Fields: []soc.Field{
							{Name: "rxen", Msb: 0, Lsb: 0, Descr: "Receiver block enable"},
						},
					},
					{
						Name:   "right_rxtx",
						Offset: 0x4,
						Size:   32,
						Descr:  "Right Receive or Right Transmit Register",
					},
					{
						Name:   "rer",
						Offset: 0x8,
						Size:   32,
						Descr:  "Receive Enable Register",
						Fields: []soc.Field{
							{Name: "rxchenx", Msb: 0, Lsb: 0, Descr: "Receive channel enable/disable"},
						},
					},
					{
						Name:   "iter",
						Offset: 0x8,
						Size:   32,
						Descr:  "Transmitter Block Enable Register",
						Fields: []soc.Field{
							{Name: "txen", Msb: 0, Lsb: 0, Descr: "Transmitter block enable"},
						},
					},
					{
						Name:   "cer",
						Offset: 0xc,
						Size:   32,
						Descr:  "Clock Generation enable",
						Fields: []soc.Field{
							{Name: "clken", Msb: 0, Lsb: 0, Descr: "Transmitter block enable"},
						},
					},
					{
						Name:   "ter",
						Offset: 0xc,
						Size:   32,
						Descr:  "Transmit Enable Register",
						Fields: []soc.Field{
							{Name: "txchenx", Msb: 0, Lsb: 0, Descr: "Transmit channel enable/disable"},
						},
					},
					{
						Name:   "ccr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Clock Configuration Register",
						Fields: []soc.Field{
							{Name: "sign_expand_en", Msb: 11, Lsb: 11, Descr: "SIGN_EXPAND_EN"},
							{Name: "dma_divide_16", Msb: 10, Lsb: 10, Descr: "Split 32bit data to two 16 bit data and filled in left and right channel. Used with dma_tx_en or dma_rx_en"},
							{Name: "dma_rx_en", Msb: 9, Lsb: 9, Descr: "DMA receive enable control"},
							{Name: "dma_tx_en", Msb: 8, Lsb: 8, Descr: "DMA transmit enable control"},
							{Name: "align_mode", Msb: 7, Lsb: 5, Descr: "Alignment mode setting", Enums: soc.Enum{4: "left", 2: "right", 1: "standard"}},
							{Name: "clk_word_size", Msb: 4, Lsb: 3, Descr: "The number of sclk cycles for which the word select line stayd in the left aligned or right aligned mode", Enums: soc.Enum{0: "cycles16", 1: "cycles24", 2: "cycles32"}},
							{Name: "clk_gate", Msb: 2, Lsb: 0, Descr: "Gating of sclk", Enums: soc.Enum{1: "cycles12", 2: "cycles16", 3: "cycles20", 4: "cycles24", 0: "no"}},
						},
					},
					{
						Name:   "rcr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Receive Configuration Register",
						Fields: []soc.Field{
							{Name: "wlen", Msb: 2, Lsb: 0, Descr: "Desired data resolution of receiver", Enums: soc.Enum{0: "ignore", 1: "resolution12", 2: "resolution16", 3: "resolution20", 4: "resolution24", 5: "resolution32"}},
						},
					},
					{
						Name:   "tcr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Transmit Configuration Register",
						Fields: []soc.Field{
							{Name: "wlen", Msb: 2, Lsb: 0, Descr: "Desired data resolution of transmitter", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "rxffr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Receiver Block FIFO Reset Register",
						Fields: []soc.Field{
							{Name: "rxffr", Msb: 0, Lsb: 0, Descr: "Receiver FIFO reset", Enums: soc.Enum{1: "flush", 0: "not_flush"}},
						},
					},
					{
						Name:   "isr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "txfo", Msb: 5, Lsb: 5, Descr: "Status of data overrun interrupt for the TX channel"},
							{Name: "txfe", Msb: 4, Lsb: 4, Descr: "Status of transmit empty triger interrupt"},
							{Name: "rxfo", Msb: 1, Lsb: 1, Descr: "Status of data overrun interrupt for RX channel"},
							{Name: "rxda", Msb: 0, Lsb: 0, Descr: "Status of receiver data avaliable interrupt"},
						},
					},
					{
						Name:   "txffr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Transmitter Block FIFO Reset Register",
						Fields: []soc.Field{
							{Name: "rxffr", Msb: 0, Lsb: 0, Descr: "Transmitter FIFO reset", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "imr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Interrupt Mask Register",
						Fields: []soc.Field{
							{Name: "txfom", Msb: 5, Lsb: 5, Descr: "Mask TX FIFO overrun interrupt"},
							{Name: "txfem", Msb: 4, Lsb: 4, Descr: "Mask TX FIFO empty interrupt"},
							{Name: "rxfom", Msb: 1, Lsb: 1, Descr: "Mask RX FIFO overrun interrupt"},
							{Name: "rxdam", Msb: 0, Lsb: 0, Descr: "Mask RX FIFO data avaliable interrupt"},
						},
					},
					{
						Name:   "ror",
						Offset: 0x20,
						Size:   32,
						Descr:  "Receive Overrun Register",
						Fields: []soc.Field{
							{Name: "rxcho", Msb: 0, Lsb: 0, Descr: "Read this bit to clear RX FIFO data overrun interrupt. 0x0 for RX FIFO write valid, 0x1 for RX FIFO write overrun"},
						},
					},
					{
						Name:   "tor",
						Offset: 0x24,
						Size:   32,
						Descr:  "Transmit Overrun Register",
						Fields: []soc.Field{
							{Name: "txcho", Msb: 0, Lsb: 0, Descr: "Read this bit to clear TX FIFO data overrun interrupt. 0x0 for TX FIFO write valid, 0x1 for TX FIFO write overrun"},
						},
					},
					{
						Name:   "rfcr",
						Offset: 0x28,
						Size:   32,
						Descr:  "Receive FIFO Configuration Register",
						Fields: []soc.Field{
							{Name: "rxchdt", Msb: 3, Lsb: 0, Descr: "Trigger level in the RX FIFO at which the receiver data available interrupt generate", Enums: soc.Enum{0: "level1", 9: "level10", 10: "level11", 11: "level12", 12: "level13", 13: "level14", 14: "level15", 15: "level16", 1: "level2", 2: "level3", 3: "level4", 4: "level5", 5: "level6", 6: "level7", 7: "level8", 8: "level9"}},
						},
					},
					{
						Name:   "tfcr",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Transmit FIFO Configuration Register",
						Fields: []soc.Field{
							{Name: "txchet", Msb: 3, Lsb: 0, Descr: "Trigger level in the TX FIFO at which the transmitter data available interrupt generate", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "rff",
						Offset: 0x30,
						Size:   32,
						Descr:  "Receive FIFO Flush Register",
						Fields: []soc.Field{
							{Name: "rxchfr", Msb: 0, Lsb: 0, Descr: "Receiver channel FIFO reset", Enums: soc.Enum{1: "flush", 0: "not_flush"}},
						},
					},
					{
						Name:   "tff",
						Offset: 0x34,
						Size:   32,
						Descr:  "Transmit FIFO Flush Register",
						Fields: []soc.Field{
							{Name: "rtxchfr", Msb: 0, Lsb: 0, Descr: "Transmit channel FIFO reset", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "_reserved0",
						Offset: 0x38,
						Size:   32,
						Descr:  "_RESERVED0",
					},
					{
						Name:   "_reserved1",
						Offset: 0x3c,
						Size:   32,
						Descr:  "_RESERVED0",
					},
					{
						Name:   "rxdma",
						Offset: 0x1c0,
						Size:   32,
						Descr:  "Receiver Block DMA Register",
					},
					{
						Name:   "rrxdma",
						Offset: 0x1c4,
						Size:   32,
						Descr:  "Reset Receiver Block DMA Register",
					},
					{
						Name:   "txdma",
						Offset: 0x1c8,
						Size:   32,
						Descr:  "Transmitter Block DMA Register",
					},
					{
						Name:   "rtxdma",
						Offset: 0x1cc,
						Size:   32,
						Descr:  "Reset Transmitter Block DMA Register",
					},
					{
						Name:   "i2s_comp_param_2",
						Offset: 0x1f0,
						Size:   32,
						Descr:  "Component Parameter Register 2",
					},
					{
						Name:   "i2s_comp_param_1",
						Offset: 0x1f4,
						Size:   32,
						Descr:  "Component Parameter Register 1",
					},
					{
						Name:   "i2s_comp_version_1",
						Offset: 0x1f8,
						Size:   32,
						Descr:  "Component Version Register",
					},
					{
						Name:   "i2s_comp_type",
						Offset: 0x1fc,
						Size:   32,
						Descr:  "Component Type Register",
					},
				},
			},
			{
				Name:  "I2S2",
				Addr:  0x50270000,
				Size:  0x0,
				Descr: "Inter-Integrated Sound Interface 2",
				Registers: []soc.Register{
					{
						Name:   "ier",
						Offset: 0x0,
						Size:   32,
						Descr:  "Enable Register",
						Fields: []soc.Field{
							{Name: "ien", Msb: 0, Lsb: 0, Descr: "I2S Enable"},
						},
					},
					{
						Name:   "left_rxtx",
						Offset: 0x0,
						Size:   32,
						Descr:  "Left Receive or Left Transmit Register",
					},
					{
						Name:   "irer",
						Offset: 0x4,
						Size:   32,
						Descr:  "Receiver Block Enable Register",
						Fields: []soc.Field{
							{Name: "rxen", Msb: 0, Lsb: 0, Descr: "Receiver block enable"},
						},
					},
					{
						Name:   "right_rxtx",
						Offset: 0x4,
						Size:   32,
						Descr:  "Right Receive or Right Transmit Register",
					},
					{
						Name:   "rer",
						Offset: 0x8,
						Size:   32,
						Descr:  "Receive Enable Register",
						Fields: []soc.Field{
							{Name: "rxchenx", Msb: 0, Lsb: 0, Descr: "Receive channel enable/disable"},
						},
					},
					{
						Name:   "iter",
						Offset: 0x8,
						Size:   32,
						Descr:  "Transmitter Block Enable Register",
						Fields: []soc.Field{
							{Name: "txen", Msb: 0, Lsb: 0, Descr: "Transmitter block enable"},
						},
					},
					{
						Name:   "cer",
						Offset: 0xc,
						Size:   32,
						Descr:  "Clock Generation enable",
						Fields: []soc.Field{
							{Name: "clken", Msb: 0, Lsb: 0, Descr: "Transmitter block enable"},
						},
					},
					{
						Name:   "ter",
						Offset: 0xc,
						Size:   32,
						Descr:  "Transmit Enable Register",
						Fields: []soc.Field{
							{Name: "txchenx", Msb: 0, Lsb: 0, Descr: "Transmit channel enable/disable"},
						},
					},
					{
						Name:   "ccr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Clock Configuration Register",
						Fields: []soc.Field{
							{Name: "sign_expand_en", Msb: 11, Lsb: 11, Descr: "SIGN_EXPAND_EN"},
							{Name: "dma_divide_16", Msb: 10, Lsb: 10, Descr: "Split 32bit data to two 16 bit data and filled in left and right channel. Used with dma_tx_en or dma_rx_en"},
							{Name: "dma_rx_en", Msb: 9, Lsb: 9, Descr: "DMA receive enable control"},
							{Name: "dma_tx_en", Msb: 8, Lsb: 8, Descr: "DMA transmit enable control"},
							{Name: "align_mode", Msb: 7, Lsb: 5, Descr: "Alignment mode setting", Enums: soc.Enum{4: "left", 2: "right", 1: "standard"}},
							{Name: "clk_word_size", Msb: 4, Lsb: 3, Descr: "The number of sclk cycles for which the word select line stayd in the left aligned or right aligned mode", Enums: soc.Enum{0: "cycles16", 1: "cycles24", 2: "cycles32"}},
							{Name: "clk_gate", Msb: 2, Lsb: 0, Descr: "Gating of sclk", Enums: soc.Enum{1: "cycles12", 2: "cycles16", 3: "cycles20", 4: "cycles24", 0: "no"}},
						},
					},
					{
						Name:   "rcr",
						Offset: 0x10,
						Size:   32,
						Descr:  "Receive Configuration Register",
						Fields: []soc.Field{
							{Name: "wlen", Msb: 2, Lsb: 0, Descr: "Desired data resolution of receiver", Enums: soc.Enum{0: "ignore", 1: "resolution12", 2: "resolution16", 3: "resolution20", 4: "resolution24", 5: "resolution32"}},
						},
					},
					{
						Name:   "tcr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Transmit Configuration Register",
						Fields: []soc.Field{
							{Name: "wlen", Msb: 2, Lsb: 0, Descr: "Desired data resolution of transmitter", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "rxffr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Receiver Block FIFO Reset Register",
						Fields: []soc.Field{
							{Name: "rxffr", Msb: 0, Lsb: 0, Descr: "Receiver FIFO reset", Enums: soc.Enum{1: "flush", 0: "not_flush"}},
						},
					},
					{
						Name:   "isr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "txfo", Msb: 5, Lsb: 5, Descr: "Status of data overrun interrupt for the TX channel"},
							{Name: "txfe", Msb: 4, Lsb: 4, Descr: "Status of transmit empty triger interrupt"},
							{Name: "rxfo", Msb: 1, Lsb: 1, Descr: "Status of data overrun interrupt for RX channel"},
							{Name: "rxda", Msb: 0, Lsb: 0, Descr: "Status of receiver data avaliable interrupt"},
						},
					},
					{
						Name:   "txffr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Transmitter Block FIFO Reset Register",
						Fields: []soc.Field{
							{Name: "rxffr", Msb: 0, Lsb: 0, Descr: "Transmitter FIFO reset", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "imr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Interrupt Mask Register",
						Fields: []soc.Field{
							{Name: "txfom", Msb: 5, Lsb: 5, Descr: "Mask TX FIFO overrun interrupt"},
							{Name: "txfem", Msb: 4, Lsb: 4, Descr: "Mask TX FIFO empty interrupt"},
							{Name: "rxfom", Msb: 1, Lsb: 1, Descr: "Mask RX FIFO overrun interrupt"},
							{Name: "rxdam", Msb: 0, Lsb: 0, Descr: "Mask RX FIFO data avaliable interrupt"},
						},
					},
					{
						Name:   "ror",
						Offset: 0x20,
						Size:   32,
						Descr:  "Receive Overrun Register",
						Fields: []soc.Field{
							{Name: "rxcho", Msb: 0, Lsb: 0, Descr: "Read this bit to clear RX FIFO data overrun interrupt. 0x0 for RX FIFO write valid, 0x1 for RX FIFO write overrun"},
						},
					},
					{
						Name:   "tor",
						Offset: 0x24,
						Size:   32,
						Descr:  "Transmit Overrun Register",
						Fields: []soc.Field{
							{Name: "txcho", Msb: 0, Lsb: 0, Descr: "Read this bit to clear TX FIFO data overrun interrupt. 0x0 for TX FIFO write valid, 0x1 for TX FIFO write overrun"},
						},
					},
					{
						Name:   "rfcr",
						Offset: 0x28,
						Size:   32,
						Descr:  "Receive FIFO Configuration Register",
						Fields: []soc.Field{
							{Name: "rxchdt", Msb: 3, Lsb: 0, Descr: "Trigger level in the RX FIFO at which the receiver data available interrupt generate", Enums: soc.Enum{0: "level1", 9: "level10", 10: "level11", 11: "level12", 12: "level13", 13: "level14", 14: "level15", 15: "level16", 1: "level2", 2: "level3", 3: "level4", 4: "level5", 5: "level6", 6: "level7", 7: "level8", 8: "level9"}},
						},
					},
					{
						Name:   "tfcr",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Transmit FIFO Configuration Register",
						Fields: []soc.Field{
							{Name: "txchet", Msb: 3, Lsb: 0, Descr: "Trigger level in the TX FIFO at which the transmitter data available interrupt generate", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "rff",
						Offset: 0x30,
						Size:   32,
						Descr:  "Receive FIFO Flush Register",
						Fields: []soc.Field{
							{Name: "rxchfr", Msb: 0, Lsb: 0, Descr: "Receiver channel FIFO reset", Enums: soc.Enum{1: "flush", 0: "not_flush"}},
						},
					},
					{
						Name:   "tff",
						Offset: 0x34,
						Size:   32,
						Descr:  "Transmit FIFO Flush Register",
						Fields: []soc.Field{
							{Name: "rtxchfr", Msb: 0, Lsb: 0, Descr: "Transmit channel FIFO reset", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "_reserved0",
						Offset: 0x38,
						Size:   32,
						Descr:  "_RESERVED0",
					},
					{
						Name:   "_reserved1",
						Offset: 0x3c,
						Size:   32,
						Descr:  "_RESERVED0",
					},
					{
						Name:   "rxdma",
						Offset: 0x1c0,
						Size:   32,
						Descr:  "Receiver Block DMA Register",
					},
					{
						Name:   "rrxdma",
						Offset: 0x1c4,
						Size:   32,
						Descr:  "Reset Receiver Block DMA Register",
					},
					{
						Name:   "txdma",
						Offset: 0x1c8,
						Size:   32,
						Descr:  "Transmitter Block DMA Register",
					},
					{
						Name:   "rtxdma",
						Offset: 0x1cc,
						Size:   32,
						Descr:  "Reset Transmitter Block DMA Register",
					},
					{
						Name:   "i2s_comp_param_2",
						Offset: 0x1f0,
						Size:   32,
						Descr:  "Component Parameter Register 2",
					},
					{
						Name:   "i2s_comp_param_1",
						Offset: 0x1f4,
						Size:   32,
						Descr:  "Component Parameter Register 1",
					},
					{
						Name:   "i2s_comp_version_1",
						Offset: 0x1f8,
						Size:   32,
						Descr:  "Component Version Register",
					},
					{
						Name:   "i2s_comp_type",
						Offset: 0x1fc,
						Size:   32,
						Descr:  "Component Type Register",
					},
				},
			},
			{
				Name:  "I2C0",
				Addr:  0x50280000,
				Size:  0x0,
				Descr: "Inter-Integrated Circuit Bus 0",
				Registers: []soc.Register{
					{
						Name:   "con",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "tx_empty", Msb: 8, Lsb: 8, Descr: "TX_EMPTY_CTRL"},
							{Name: "stop_det", Msb: 7, Lsb: 7, Descr: "STOP_DET_IFADDRESSED"},
							{Name: "slave_disable", Msb: 6, Lsb: 6, Descr: "Disable Slave"},
							{Name: "restart_en", Msb: 5, Lsb: 5, Descr: "Enable Restart"},
							{Name: "addr_slave_width", Msb: 3, Lsb: 3, Descr: "Slave address width", Enums: soc.Enum{1: "b10", 0: "b7"}},
							{Name: "speed", Msb: 2, Lsb: 1, Descr: "Speed", Enums: soc.Enum{1: "fast", 2: "highspeed", 0: "standard"}},
							{Name: "master_mode", Msb: 0, Lsb: 0, Descr: "Master Mode"},
						},
					},
					{
						Name:   "tar",
						Offset: 0x4,
						Size:   32,
						Descr:  "Target Address Register",
						Fields: []soc.Field{
							{Name: "addr_master_width", Msb: 12, Lsb: 12, Descr: "Master Address", Enums: soc.Enum{1: "b10", 0: "b7"}},
							{Name: "special", Msb: 11, Lsb: 11, Descr: "SPECIAL"},
							{Name: "gc", Msb: 10, Lsb: 10, Descr: "GC_OR_START"},
							{Name: "address", Msb: 9, Lsb: 0, Descr: "Target Address"},
						},
					},
					{
						Name:   "sar",
						Offset: 0x8,
						Size:   32,
						Descr:  "Slave Address Register",
						Fields: []soc.Field{
							{Name: "address", Msb: 9, Lsb: 0, Descr: "Slave Address"},
						},
					},
					{
						Name:   "data_cmd",
						Offset: 0x10,
						Size:   32,
						Descr:  "Data Buffer and Command Register",
						Fields: []soc.Field{
							{Name: "cmd", Msb: 8, Lsb: 8, Descr: "CMD"},
							{Name: "data", Msb: 7, Lsb: 0, Descr: "Data"},
						},
					},
					{
						Name:   "ss_scl_hcnt",
						Offset: 0x14,
						Size:   32,
						Descr:  "Standard Speed Clock SCL High Count Register",
						Fields: []soc.Field{
							{Name: "count", Msb: 15, Lsb: 0, Descr: "COUNT"},
						},
					},
					{
						Name:   "ss_scl_lcnt",
						Offset: 0x18,
						Size:   32,
						Descr:  "Standard Speed Clock SCL Low Count Register",
						Fields: []soc.Field{
							{Name: "count", Msb: 15, Lsb: 0, Descr: "COUNT"},
						},
					},
					{
						Name:   "intr_stat",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "intr_mask",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt Mask Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "raw_intr_stat",
						Offset: 0x34,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "rx_tl",
						Offset: 0x38,
						Size:   32,
						Descr:  "Receive FIFO Threshold Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "tx_tl",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Transmit FIFO Threshold Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "clr_intr",
						Offset: 0x40,
						Size:   32,
						Descr:  "Clear Combined and Individual Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_under",
						Offset: 0x44,
						Size:   32,
						Descr:  "Clear RX_UNDER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_over",
						Offset: 0x48,
						Size:   32,
						Descr:  "Clear RX_OVER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_tx_over",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Clear TX_OVER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rd_req",
						Offset: 0x50,
						Size:   32,
						Descr:  "Clear RD_REQ Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_tx_abrt",
						Offset: 0x54,
						Size:   32,
						Descr:  "Clear TX_ABRT Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_done",
						Offset: 0x58,
						Size:   32,
						Descr:  "Clear RX_DONE Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_activity",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Clear ACTIVITY Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_stop_det",
						Offset: 0x60,
						Size:   32,
						Descr:  "Clear STOP_DET Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_start_det",
						Offset: 0x64,
						Size:   32,
						Descr:  "Clear START_DET Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_gen_call",
						Offset: 0x68,
						Size:   32,
						Descr:  "I2C Clear GEN_CALL Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "enable",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Enable Register",
						Fields: []soc.Field{
							{Name: "tx_cmd_block", Msb: 2, Lsb: 2, Descr: "TX_CMD_BLOCK"},
							{Name: "abort", Msb: 1, Lsb: 1, Descr: "ABORT"},
							{Name: "enable", Msb: 0, Lsb: 0, Descr: "ENABLE"},
						},
					},
					{
						Name:   "status",
						Offset: 0x70,
						Size:   32,
						Descr:  "Status Register",
						Fields: []soc.Field{
							{Name: "slv_activity", Msb: 6, Lsb: 6, Descr: "SLV_ACTIVITY"},
							{Name: "mst_activity", Msb: 5, Lsb: 5, Descr: "MST_ACTIVITY"},
							{Name: "rff", Msb: 4, Lsb: 4, Descr: "RFF"},
							{Name: "rfne", Msb: 3, Lsb: 3, Descr: "RFNE"},
							{Name: "tfe", Msb: 2, Lsb: 2, Descr: "TFE"},
							{Name: "tfnf", Msb: 1, Lsb: 1, Descr: "TFNF"},
							{Name: "activity", Msb: 0, Lsb: 0, Descr: "ACTIVITY"},
						},
					},
					{
						Name:   "txflr",
						Offset: 0x74,
						Size:   32,
						Descr:  "Transmit FIFO Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "rxflr",
						Offset: 0x78,
						Size:   32,
						Descr:  "Receive FIFO Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "sda_hold",
						Offset: 0x7c,
						Size:   32,
						Descr:  "SDA Hold Time Length Register",
						Fields: []soc.Field{
							{Name: "rx", Msb: 23, Lsb: 16, Descr: "RX"},
							{Name: "tx", Msb: 15, Lsb: 0, Descr: "TX"},
						},
					},
					{
						Name:   "tx_abrt_source",
						Offset: 0x80,
						Size:   32,
						Descr:  "Transmit Abort Source Register",
						Fields: []soc.Field{
							{Name: "user_abrt", Msb: 16, Lsb: 16, Descr: "USER_ABRT"},
							{Name: "slvrd_intx", Msb: 15, Lsb: 15, Descr: "SLVRD_INTX"},
							{Name: "slv_arblost", Msb: 14, Lsb: 14, Descr: "SLV_ARBLOST"},
							{Name: "slvflush_txfifo", Msb: 13, Lsb: 13, Descr: "SLVFLUSH_TXFIFO"},
							{Name: "mst_arblost", Msb: 12, Lsb: 12, Descr: "MST_ARBLOST"},
							{Name: "master_dis", Msb: 11, Lsb: 11, Descr: "MASTER_DIS"},
							{Name: "rd_10_norstrt", Msb: 10, Lsb: 10, Descr: "10B_RD_NORSTRT"},
							{Name: "sbyte_norstrt", Msb: 9, Lsb: 9, Descr: "SBYTE_NORSTRT"},
							{Name: "hs_norstrt", Msb: 8, Lsb: 8, Descr: "HS_NORSTRT"},
							{Name: "sbyte_ackdet", Msb: 7, Lsb: 7, Descr: "SBYTE_ACKDET"},
							{Name: "hs_ackdet", Msb: 6, Lsb: 6, Descr: "HS_ACKDET"},
							{Name: "gcall_read", Msb: 5, Lsb: 5, Descr: "GCALL_READ"},
							{Name: "gcall_noack", Msb: 4, Lsb: 4, Descr: "GCALL_NOACK"},
							{Name: "txdata_noack", Msb: 3, Lsb: 3, Descr: "TXDATA_NOACK"},
							{Name: "addr2_10_noack", Msb: 2, Lsb: 2, Descr: "10B_ADDR2_NOACK"},
							{Name: "addr1_10_noack", Msb: 1, Lsb: 1, Descr: "10B_ADDR1_NOACK"},
							{Name: "addr7_noack", Msb: 0, Lsb: 0, Descr: "7B_ADDR_NOACK"},
						},
					},
					{
						Name:   "dma_cr",
						Offset: 0x88,
						Size:   32,
						Descr:  "I2C DMA Control Register",
						Fields: []soc.Field{
							{Name: "TDMAE", Msb: 1, Lsb: 1, Descr: "TDMAE"},
							{Name: "RDMAE", Msb: 0, Lsb: 0, Descr: "RDMAE"},
						},
					},
					{
						Name:   "dma_tdlr",
						Offset: 0x8c,
						Size:   32,
						Descr:  "DMA Transmit Data Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "dma_rdlr",
						Offset: 0x90,
						Size:   32,
						Descr:  "DMA Receive Data Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "sda_setup",
						Offset: 0x94,
						Size:   32,
						Descr:  "SDA Setup Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 7, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "general_call",
						Offset: 0x98,
						Size:   32,
						Descr:  "ACK General Call Register",
						Fields: []soc.Field{
							{Name: "call_enable", Msb: 0, Lsb: 0, Descr: "CALL_ENABLE"},
						},
					},
					{
						Name:   "enable_status",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Enable Status Register",
						Fields: []soc.Field{
							{Name: "slv_rx_data_lost", Msb: 2, Lsb: 2, Descr: "SLV_RX_DATA_LOST"},
							{Name: "slv_dis_busy", Msb: 1, Lsb: 1, Descr: "SLV_DIS_BUSY"},
							{Name: "ic_enable", Msb: 0, Lsb: 0, Descr: "IC_ENABLE"},
						},
					},
					{
						Name:   "fs_spklen",
						Offset: 0xa0,
						Size:   32,
						Descr:  "SS, FS or FM+ spike suppression limit",
						Fields: []soc.Field{
							{Name: "value", Msb: 7, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "comp_param_1",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Component Parameter Register 1",
						Fields: []soc.Field{
							{Name: "tx_buffer_depth", Msb: 23, Lsb: 16, Descr: "TX_BUFFER_DEPTH"},
							{Name: "rx_buffer_depth", Msb: 15, Lsb: 8, Descr: "RX_BUFFER_DEPTH"},
							{Name: "encoded_params", Msb: 7, Lsb: 7, Descr: "ENCODED_PARAMS"},
							{Name: "has_dma", Msb: 6, Lsb: 6, Descr: "HAS_DMA"},
							{Name: "intr_io", Msb: 5, Lsb: 5, Descr: "INTR_IO"},
							{Name: "hc_count_values", Msb: 4, Lsb: 4, Descr: "HC_COUNT_VALUES"},
							{Name: "max_speed_mode", Msb: 3, Lsb: 2, Descr: "MAX_SPEED_MODE"},
							{Name: "apb_data_width", Msb: 1, Lsb: 0, Descr: "APB_DATA_WIDTH"},
						},
					},
					{
						Name:   "comp_version",
						Offset: 0xf8,
						Size:   32,
						Descr:  "Component Version Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 31, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "comp_type",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Component Type Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 31, Lsb: 0, Descr: "VALUE"},
						},
					},
				},
			},
			{
				Name:  "I2C1",
				Addr:  0x50290000,
				Size:  0x0,
				Descr: "Inter-Integrated Circuit Bus 1",
				Registers: []soc.Register{
					{
						Name:   "con",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "tx_empty", Msb: 8, Lsb: 8, Descr: "TX_EMPTY_CTRL"},
							{Name: "stop_det", Msb: 7, Lsb: 7, Descr: "STOP_DET_IFADDRESSED"},
							{Name: "slave_disable", Msb: 6, Lsb: 6, Descr: "Disable Slave"},
							{Name: "restart_en", Msb: 5, Lsb: 5, Descr: "Enable Restart"},
							{Name: "addr_slave_width", Msb: 3, Lsb: 3, Descr: "Slave address width", Enums: soc.Enum{1: "b10", 0: "b7"}},
							{Name: "speed", Msb: 2, Lsb: 1, Descr: "Speed", Enums: soc.Enum{1: "fast", 2: "highspeed", 0: "standard"}},
							{Name: "master_mode", Msb: 0, Lsb: 0, Descr: "Master Mode"},
						},
					},
					{
						Name:   "tar",
						Offset: 0x4,
						Size:   32,
						Descr:  "Target Address Register",
						Fields: []soc.Field{
							{Name: "addr_master_width", Msb: 12, Lsb: 12, Descr: "Master Address", Enums: soc.Enum{1: "b10", 0: "b7"}},
							{Name: "special", Msb: 11, Lsb: 11, Descr: "SPECIAL"},
							{Name: "gc", Msb: 10, Lsb: 10, Descr: "GC_OR_START"},
							{Name: "address", Msb: 9, Lsb: 0, Descr: "Target Address"},
						},
					},
					{
						Name:   "sar",
						Offset: 0x8,
						Size:   32,
						Descr:  "Slave Address Register",
						Fields: []soc.Field{
							{Name: "address", Msb: 9, Lsb: 0, Descr: "Slave Address"},
						},
					},
					{
						Name:   "data_cmd",
						Offset: 0x10,
						Size:   32,
						Descr:  "Data Buffer and Command Register",
						Fields: []soc.Field{
							{Name: "cmd", Msb: 8, Lsb: 8, Descr: "CMD"},
							{Name: "data", Msb: 7, Lsb: 0, Descr: "Data"},
						},
					},
					{
						Name:   "ss_scl_hcnt",
						Offset: 0x14,
						Size:   32,
						Descr:  "Standard Speed Clock SCL High Count Register",
						Fields: []soc.Field{
							{Name: "count", Msb: 15, Lsb: 0, Descr: "COUNT"},
						},
					},
					{
						Name:   "ss_scl_lcnt",
						Offset: 0x18,
						Size:   32,
						Descr:  "Standard Speed Clock SCL Low Count Register",
						Fields: []soc.Field{
							{Name: "count", Msb: 15, Lsb: 0, Descr: "COUNT"},
						},
					},
					{
						Name:   "intr_stat",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "intr_mask",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt Mask Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "raw_intr_stat",
						Offset: 0x34,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "rx_tl",
						Offset: 0x38,
						Size:   32,
						Descr:  "Receive FIFO Threshold Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "tx_tl",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Transmit FIFO Threshold Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "clr_intr",
						Offset: 0x40,
						Size:   32,
						Descr:  "Clear Combined and Individual Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_under",
						Offset: 0x44,
						Size:   32,
						Descr:  "Clear RX_UNDER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_over",
						Offset: 0x48,
						Size:   32,
						Descr:  "Clear RX_OVER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_tx_over",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Clear TX_OVER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rd_req",
						Offset: 0x50,
						Size:   32,
						Descr:  "Clear RD_REQ Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_tx_abrt",
						Offset: 0x54,
						Size:   32,
						Descr:  "Clear TX_ABRT Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_done",
						Offset: 0x58,
						Size:   32,
						Descr:  "Clear RX_DONE Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_activity",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Clear ACTIVITY Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_stop_det",
						Offset: 0x60,
						Size:   32,
						Descr:  "Clear STOP_DET Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_start_det",
						Offset: 0x64,
						Size:   32,
						Descr:  "Clear START_DET Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_gen_call",
						Offset: 0x68,
						Size:   32,
						Descr:  "I2C Clear GEN_CALL Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "enable",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Enable Register",
						Fields: []soc.Field{
							{Name: "tx_cmd_block", Msb: 2, Lsb: 2, Descr: "TX_CMD_BLOCK"},
							{Name: "abort", Msb: 1, Lsb: 1, Descr: "ABORT"},
							{Name: "enable", Msb: 0, Lsb: 0, Descr: "ENABLE"},
						},
					},
					{
						Name:   "status",
						Offset: 0x70,
						Size:   32,
						Descr:  "Status Register",
						Fields: []soc.Field{
							{Name: "slv_activity", Msb: 6, Lsb: 6, Descr: "SLV_ACTIVITY"},
							{Name: "mst_activity", Msb: 5, Lsb: 5, Descr: "MST_ACTIVITY"},
							{Name: "rff", Msb: 4, Lsb: 4, Descr: "RFF"},
							{Name: "rfne", Msb: 3, Lsb: 3, Descr: "RFNE"},
							{Name: "tfe", Msb: 2, Lsb: 2, Descr: "TFE"},
							{Name: "tfnf", Msb: 1, Lsb: 1, Descr: "TFNF"},
							{Name: "activity", Msb: 0, Lsb: 0, Descr: "ACTIVITY"},
						},
					},
					{
						Name:   "txflr",
						Offset: 0x74,
						Size:   32,
						Descr:  "Transmit FIFO Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "rxflr",
						Offset: 0x78,
						Size:   32,
						Descr:  "Receive FIFO Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "sda_hold",
						Offset: 0x7c,
						Size:   32,
						Descr:  "SDA Hold Time Length Register",
						Fields: []soc.Field{
							{Name: "rx", Msb: 23, Lsb: 16, Descr: "RX"},
							{Name: "tx", Msb: 15, Lsb: 0, Descr: "TX"},
						},
					},
					{
						Name:   "tx_abrt_source",
						Offset: 0x80,
						Size:   32,
						Descr:  "Transmit Abort Source Register",
						Fields: []soc.Field{
							{Name: "user_abrt", Msb: 16, Lsb: 16, Descr: "USER_ABRT"},
							{Name: "slvrd_intx", Msb: 15, Lsb: 15, Descr: "SLVRD_INTX"},
							{Name: "slv_arblost", Msb: 14, Lsb: 14, Descr: "SLV_ARBLOST"},
							{Name: "slvflush_txfifo", Msb: 13, Lsb: 13, Descr: "SLVFLUSH_TXFIFO"},
							{Name: "mst_arblost", Msb: 12, Lsb: 12, Descr: "MST_ARBLOST"},
							{Name: "master_dis", Msb: 11, Lsb: 11, Descr: "MASTER_DIS"},
							{Name: "rd_10_norstrt", Msb: 10, Lsb: 10, Descr: "10B_RD_NORSTRT"},
							{Name: "sbyte_norstrt", Msb: 9, Lsb: 9, Descr: "SBYTE_NORSTRT"},
							{Name: "hs_norstrt", Msb: 8, Lsb: 8, Descr: "HS_NORSTRT"},
							{Name: "sbyte_ackdet", Msb: 7, Lsb: 7, Descr: "SBYTE_ACKDET"},
							{Name: "hs_ackdet", Msb: 6, Lsb: 6, Descr: "HS_ACKDET"},
							{Name: "gcall_read", Msb: 5, Lsb: 5, Descr: "GCALL_READ"},
							{Name: "gcall_noack", Msb: 4, Lsb: 4, Descr: "GCALL_NOACK"},
							{Name: "txdata_noack", Msb: 3, Lsb: 3, Descr: "TXDATA_NOACK"},
							{Name: "addr2_10_noack", Msb: 2, Lsb: 2, Descr: "10B_ADDR2_NOACK"},
							{Name: "addr1_10_noack", Msb: 1, Lsb: 1, Descr: "10B_ADDR1_NOACK"},
							{Name: "addr7_noack", Msb: 0, Lsb: 0, Descr: "7B_ADDR_NOACK"},
						},
					},
					{
						Name:   "dma_cr",
						Offset: 0x88,
						Size:   32,
						Descr:  "I2C DMA Control Register",
						Fields: []soc.Field{
							{Name: "TDMAE", Msb: 1, Lsb: 1, Descr: "TDMAE"},
							{Name: "RDMAE", Msb: 0, Lsb: 0, Descr: "RDMAE"},
						},
					},
					{
						Name:   "dma_tdlr",
						Offset: 0x8c,
						Size:   32,
						Descr:  "DMA Transmit Data Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "dma_rdlr",
						Offset: 0x90,
						Size:   32,
						Descr:  "DMA Receive Data Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "sda_setup",
						Offset: 0x94,
						Size:   32,
						Descr:  "SDA Setup Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 7, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "general_call",
						Offset: 0x98,
						Size:   32,
						Descr:  "ACK General Call Register",
						Fields: []soc.Field{
							{Name: "call_enable", Msb: 0, Lsb: 0, Descr: "CALL_ENABLE"},
						},
					},
					{
						Name:   "enable_status",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Enable Status Register",
						Fields: []soc.Field{
							{Name: "slv_rx_data_lost", Msb: 2, Lsb: 2, Descr: "SLV_RX_DATA_LOST"},
							{Name: "slv_dis_busy", Msb: 1, Lsb: 1, Descr: "SLV_DIS_BUSY"},
							{Name: "ic_enable", Msb: 0, Lsb: 0, Descr: "IC_ENABLE"},
						},
					},
					{
						Name:   "fs_spklen",
						Offset: 0xa0,
						Size:   32,
						Descr:  "SS, FS or FM+ spike suppression limit",
						Fields: []soc.Field{
							{Name: "value", Msb: 7, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "comp_param_1",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Component Parameter Register 1",
						Fields: []soc.Field{
							{Name: "tx_buffer_depth", Msb: 23, Lsb: 16, Descr: "TX_BUFFER_DEPTH"},
							{Name: "rx_buffer_depth", Msb: 15, Lsb: 8, Descr: "RX_BUFFER_DEPTH"},
							{Name: "encoded_params", Msb: 7, Lsb: 7, Descr: "ENCODED_PARAMS"},
							{Name: "has_dma", Msb: 6, Lsb: 6, Descr: "HAS_DMA"},
							{Name: "intr_io", Msb: 5, Lsb: 5, Descr: "INTR_IO"},
							{Name: "hc_count_values", Msb: 4, Lsb: 4, Descr: "HC_COUNT_VALUES"},
							{Name: "max_speed_mode", Msb: 3, Lsb: 2, Descr: "MAX_SPEED_MODE"},
							{Name: "apb_data_width", Msb: 1, Lsb: 0, Descr: "APB_DATA_WIDTH"},
						},
					},
					{
						Name:   "comp_version",
						Offset: 0xf8,
						Size:   32,
						Descr:  "Component Version Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 31, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "comp_type",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Component Type Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 31, Lsb: 0, Descr: "VALUE"},
						},
					},
				},
			},
			{
				Name:  "I2C2",
				Addr:  0x502a0000,
				Size:  0x0,
				Descr: "Inter-Integrated Circuit Bus 2",
				Registers: []soc.Register{
					{
						Name:   "con",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "tx_empty", Msb: 8, Lsb: 8, Descr: "TX_EMPTY_CTRL"},
							{Name: "stop_det", Msb: 7, Lsb: 7, Descr: "STOP_DET_IFADDRESSED"},
							{Name: "slave_disable", Msb: 6, Lsb: 6, Descr: "Disable Slave"},
							{Name: "restart_en", Msb: 5, Lsb: 5, Descr: "Enable Restart"},
							{Name: "addr_slave_width", Msb: 3, Lsb: 3, Descr: "Slave address width", Enums: soc.Enum{1: "b10", 0: "b7"}},
							{Name: "speed", Msb: 2, Lsb: 1, Descr: "Speed", Enums: soc.Enum{1: "fast", 2: "highspeed", 0: "standard"}},
							{Name: "master_mode", Msb: 0, Lsb: 0, Descr: "Master Mode"},
						},
					},
					{
						Name:   "tar",
						Offset: 0x4,
						Size:   32,
						Descr:  "Target Address Register",
						Fields: []soc.Field{
							{Name: "addr_master_width", Msb: 12, Lsb: 12, Descr: "Master Address", Enums: soc.Enum{1: "b10", 0: "b7"}},
							{Name: "special", Msb: 11, Lsb: 11, Descr: "SPECIAL"},
							{Name: "gc", Msb: 10, Lsb: 10, Descr: "GC_OR_START"},
							{Name: "address", Msb: 9, Lsb: 0, Descr: "Target Address"},
						},
					},
					{
						Name:   "sar",
						Offset: 0x8,
						Size:   32,
						Descr:  "Slave Address Register",
						Fields: []soc.Field{
							{Name: "address", Msb: 9, Lsb: 0, Descr: "Slave Address"},
						},
					},
					{
						Name:   "data_cmd",
						Offset: 0x10,
						Size:   32,
						Descr:  "Data Buffer and Command Register",
						Fields: []soc.Field{
							{Name: "cmd", Msb: 8, Lsb: 8, Descr: "CMD"},
							{Name: "data", Msb: 7, Lsb: 0, Descr: "Data"},
						},
					},
					{
						Name:   "ss_scl_hcnt",
						Offset: 0x14,
						Size:   32,
						Descr:  "Standard Speed Clock SCL High Count Register",
						Fields: []soc.Field{
							{Name: "count", Msb: 15, Lsb: 0, Descr: "COUNT"},
						},
					},
					{
						Name:   "ss_scl_lcnt",
						Offset: 0x18,
						Size:   32,
						Descr:  "Standard Speed Clock SCL Low Count Register",
						Fields: []soc.Field{
							{Name: "count", Msb: 15, Lsb: 0, Descr: "COUNT"},
						},
					},
					{
						Name:   "intr_stat",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "intr_mask",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt Mask Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "raw_intr_stat",
						Offset: 0x34,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "gen_call", Msb: 11, Lsb: 11, Descr: "GEN_CALL"},
							{Name: "start_det", Msb: 10, Lsb: 10, Descr: "START_DET"},
							{Name: "stop_det", Msb: 9, Lsb: 9, Descr: "STOP_DET"},
							{Name: "activity", Msb: 8, Lsb: 8, Descr: "ACTIVITY"},
							{Name: "rx_done", Msb: 7, Lsb: 7, Descr: "RX_DONE"},
							{Name: "tx_abrt", Msb: 6, Lsb: 6, Descr: "TX_ABRT"},
							{Name: "rd_req", Msb: 5, Lsb: 5, Descr: "RD_REQ"},
							{Name: "tx_empty", Msb: 4, Lsb: 4, Descr: "TX_EMPTY"},
							{Name: "tx_over", Msb: 3, Lsb: 3, Descr: "TX_OVER"},
							{Name: "rx_full", Msb: 2, Lsb: 2, Descr: "RX_FULL"},
							{Name: "rx_over", Msb: 1, Lsb: 1, Descr: "RX_OVER"},
							{Name: "rx_under", Msb: 0, Lsb: 0, Descr: "RX_UNDER"},
						},
					},
					{
						Name:   "rx_tl",
						Offset: 0x38,
						Size:   32,
						Descr:  "Receive FIFO Threshold Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "tx_tl",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Transmit FIFO Threshold Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "clr_intr",
						Offset: 0x40,
						Size:   32,
						Descr:  "Clear Combined and Individual Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_under",
						Offset: 0x44,
						Size:   32,
						Descr:  "Clear RX_UNDER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_over",
						Offset: 0x48,
						Size:   32,
						Descr:  "Clear RX_OVER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_tx_over",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Clear TX_OVER Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rd_req",
						Offset: 0x50,
						Size:   32,
						Descr:  "Clear RD_REQ Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_tx_abrt",
						Offset: 0x54,
						Size:   32,
						Descr:  "Clear TX_ABRT Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_rx_done",
						Offset: 0x58,
						Size:   32,
						Descr:  "Clear RX_DONE Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_activity",
						Offset: 0x5c,
						Size:   32,
						Descr:  "Clear ACTIVITY Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_stop_det",
						Offset: 0x60,
						Size:   32,
						Descr:  "Clear STOP_DET Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_start_det",
						Offset: 0x64,
						Size:   32,
						Descr:  "Clear START_DET Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "clr_gen_call",
						Offset: 0x68,
						Size:   32,
						Descr:  "I2C Clear GEN_CALL Interrupt Register",
						Fields: []soc.Field{
							{Name: "clr", Msb: 0, Lsb: 0, Descr: "CLR"},
						},
					},
					{
						Name:   "enable",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Enable Register",
						Fields: []soc.Field{
							{Name: "tx_cmd_block", Msb: 2, Lsb: 2, Descr: "TX_CMD_BLOCK"},
							{Name: "abort", Msb: 1, Lsb: 1, Descr: "ABORT"},
							{Name: "enable", Msb: 0, Lsb: 0, Descr: "ENABLE"},
						},
					},
					{
						Name:   "status",
						Offset: 0x70,
						Size:   32,
						Descr:  "Status Register",
						Fields: []soc.Field{
							{Name: "slv_activity", Msb: 6, Lsb: 6, Descr: "SLV_ACTIVITY"},
							{Name: "mst_activity", Msb: 5, Lsb: 5, Descr: "MST_ACTIVITY"},
							{Name: "rff", Msb: 4, Lsb: 4, Descr: "RFF"},
							{Name: "rfne", Msb: 3, Lsb: 3, Descr: "RFNE"},
							{Name: "tfe", Msb: 2, Lsb: 2, Descr: "TFE"},
							{Name: "tfnf", Msb: 1, Lsb: 1, Descr: "TFNF"},
							{Name: "activity", Msb: 0, Lsb: 0, Descr: "ACTIVITY"},
						},
					},
					{
						Name:   "txflr",
						Offset: 0x74,
						Size:   32,
						Descr:  "Transmit FIFO Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "rxflr",
						Offset: 0x78,
						Size:   32,
						Descr:  "Receive FIFO Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "sda_hold",
						Offset: 0x7c,
						Size:   32,
						Descr:  "SDA Hold Time Length Register",
						Fields: []soc.Field{
							{Name: "rx", Msb: 23, Lsb: 16, Descr: "RX"},
							{Name: "tx", Msb: 15, Lsb: 0, Descr: "TX"},
						},
					},
					{
						Name:   "tx_abrt_source",
						Offset: 0x80,
						Size:   32,
						Descr:  "Transmit Abort Source Register",
						Fields: []soc.Field{
							{Name: "user_abrt", Msb: 16, Lsb: 16, Descr: "USER_ABRT"},
							{Name: "slvrd_intx", Msb: 15, Lsb: 15, Descr: "SLVRD_INTX"},
							{Name: "slv_arblost", Msb: 14, Lsb: 14, Descr: "SLV_ARBLOST"},
							{Name: "slvflush_txfifo", Msb: 13, Lsb: 13, Descr: "SLVFLUSH_TXFIFO"},
							{Name: "mst_arblost", Msb: 12, Lsb: 12, Descr: "MST_ARBLOST"},
							{Name: "master_dis", Msb: 11, Lsb: 11, Descr: "MASTER_DIS"},
							{Name: "rd_10_norstrt", Msb: 10, Lsb: 10, Descr: "10B_RD_NORSTRT"},
							{Name: "sbyte_norstrt", Msb: 9, Lsb: 9, Descr: "SBYTE_NORSTRT"},
							{Name: "hs_norstrt", Msb: 8, Lsb: 8, Descr: "HS_NORSTRT"},
							{Name: "sbyte_ackdet", Msb: 7, Lsb: 7, Descr: "SBYTE_ACKDET"},
							{Name: "hs_ackdet", Msb: 6, Lsb: 6, Descr: "HS_ACKDET"},
							{Name: "gcall_read", Msb: 5, Lsb: 5, Descr: "GCALL_READ"},
							{Name: "gcall_noack", Msb: 4, Lsb: 4, Descr: "GCALL_NOACK"},
							{Name: "txdata_noack", Msb: 3, Lsb: 3, Descr: "TXDATA_NOACK"},
							{Name: "addr2_10_noack", Msb: 2, Lsb: 2, Descr: "10B_ADDR2_NOACK"},
							{Name: "addr1_10_noack", Msb: 1, Lsb: 1, Descr: "10B_ADDR1_NOACK"},
							{Name: "addr7_noack", Msb: 0, Lsb: 0, Descr: "7B_ADDR_NOACK"},
						},
					},
					{
						Name:   "dma_cr",
						Offset: 0x88,
						Size:   32,
						Descr:  "I2C DMA Control Register",
						Fields: []soc.Field{
							{Name: "TDMAE", Msb: 1, Lsb: 1, Descr: "TDMAE"},
							{Name: "RDMAE", Msb: 0, Lsb: 0, Descr: "RDMAE"},
						},
					},
					{
						Name:   "dma_tdlr",
						Offset: 0x8c,
						Size:   32,
						Descr:  "DMA Transmit Data Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "dma_rdlr",
						Offset: 0x90,
						Size:   32,
						Descr:  "DMA Receive Data Level Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 2, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "sda_setup",
						Offset: 0x94,
						Size:   32,
						Descr:  "SDA Setup Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 7, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "general_call",
						Offset: 0x98,
						Size:   32,
						Descr:  "ACK General Call Register",
						Fields: []soc.Field{
							{Name: "call_enable", Msb: 0, Lsb: 0, Descr: "CALL_ENABLE"},
						},
					},
					{
						Name:   "enable_status",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Enable Status Register",
						Fields: []soc.Field{
							{Name: "slv_rx_data_lost", Msb: 2, Lsb: 2, Descr: "SLV_RX_DATA_LOST"},
							{Name: "slv_dis_busy", Msb: 1, Lsb: 1, Descr: "SLV_DIS_BUSY"},
							{Name: "ic_enable", Msb: 0, Lsb: 0, Descr: "IC_ENABLE"},
						},
					},
					{
						Name:   "fs_spklen",
						Offset: 0xa0,
						Size:   32,
						Descr:  "SS, FS or FM+ spike suppression limit",
						Fields: []soc.Field{
							{Name: "value", Msb: 7, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "comp_param_1",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Component Parameter Register 1",
						Fields: []soc.Field{
							{Name: "tx_buffer_depth", Msb: 23, Lsb: 16, Descr: "TX_BUFFER_DEPTH"},
							{Name: "rx_buffer_depth", Msb: 15, Lsb: 8, Descr: "RX_BUFFER_DEPTH"},
							{Name: "encoded_params", Msb: 7, Lsb: 7, Descr: "ENCODED_PARAMS"},
							{Name: "has_dma", Msb: 6, Lsb: 6, Descr: "HAS_DMA"},
							{Name: "intr_io", Msb: 5, Lsb: 5, Descr: "INTR_IO"},
							{Name: "hc_count_values", Msb: 4, Lsb: 4, Descr: "HC_COUNT_VALUES"},
							{Name: "max_speed_mode", Msb: 3, Lsb: 2, Descr: "MAX_SPEED_MODE"},
							{Name: "apb_data_width", Msb: 1, Lsb: 0, Descr: "APB_DATA_WIDTH"},
						},
					},
					{
						Name:   "comp_version",
						Offset: 0xf8,
						Size:   32,
						Descr:  "Component Version Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 31, Lsb: 0, Descr: "VALUE"},
						},
					},
					{
						Name:   "comp_type",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Component Type Register",
						Fields: []soc.Field{
							{Name: "value", Msb: 31, Lsb: 0, Descr: "VALUE"},
						},
					},
				},
			},
			{
				Name:  "FPIOA",
				Addr:  0x502b0000,
				Size:  0x0,
				Descr: "Field Programmable IO Array",
				Registers: []soc.Register{
					{
						Name:   "io0",
						Offset: 0x0,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io1",
						Offset: 0x4,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io2",
						Offset: 0x8,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io3",
						Offset: 0xc,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io4",
						Offset: 0x10,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io5",
						Offset: 0x14,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io6",
						Offset: 0x18,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io7",
						Offset: 0x1c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io8",
						Offset: 0x20,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io9",
						Offset: 0x24,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io10",
						Offset: 0x28,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io11",
						Offset: 0x2c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io12",
						Offset: 0x30,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io13",
						Offset: 0x34,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io14",
						Offset: 0x38,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io15",
						Offset: 0x3c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io16",
						Offset: 0x40,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io17",
						Offset: 0x44,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io18",
						Offset: 0x48,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io19",
						Offset: 0x4c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io20",
						Offset: 0x50,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io21",
						Offset: 0x54,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io22",
						Offset: 0x58,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io23",
						Offset: 0x5c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io24",
						Offset: 0x60,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io25",
						Offset: 0x64,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io26",
						Offset: 0x68,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io27",
						Offset: 0x6c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io28",
						Offset: 0x70,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io29",
						Offset: 0x74,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io30",
						Offset: 0x78,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io31",
						Offset: 0x7c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io32",
						Offset: 0x80,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io33",
						Offset: 0x84,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io34",
						Offset: 0x88,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io35",
						Offset: 0x8c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io36",
						Offset: 0x90,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io37",
						Offset: 0x94,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io38",
						Offset: 0x98,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io39",
						Offset: 0x9c,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io40",
						Offset: 0xa0,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io41",
						Offset: 0xa4,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io42",
						Offset: 0xa8,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io43",
						Offset: 0xac,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io44",
						Offset: 0xb0,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io45",
						Offset: 0xb4,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io46",
						Offset: 0xb8,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "io47",
						Offset: 0xbc,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer io array",
						Fields: []soc.Field{
							{Name: "pad_di", Msb: 31, Lsb: 31, Descr: "Read current IOs data input"},
							{Name: "st", Msb: 23, Lsb: 23, Descr: "Schmitt trigger"},
							{Name: "di_inv", Msb: 22, Lsb: 22, Descr: "Invert Data input"},
							{Name: "ie_inv", Msb: 21, Lsb: 21, Descr: "Invert input enable"},
							{Name: "ie_en", Msb: 20, Lsb: 20, Descr: "Static input enable, will AND with IE_INV"},
							{Name: "sl", Msb: 19, Lsb: 19, Descr: "Slew rate control enable"},
							{Name: "pd", Msb: 17, Lsb: 17, Descr: "Pull down enable. 0 for nothing, 1 for pull down"},
							{Name: "pu", Msb: 16, Lsb: 16, Descr: "Pull up enable. 0 for nothing, 1 for pull up"},
							{Name: "do_inv", Msb: 15, Lsb: 15, Descr: "Invert the result of data output select (DO_SEL)"},
							{Name: "do_sel", Msb: 14, Lsb: 14, Descr: "Data output select: 0 for DO, 1 for OE"},
							{Name: "oe_inv", Msb: 13, Lsb: 13, Descr: "Invert output enable"},
							{Name: "oe_en", Msb: 12, Lsb: 12, Descr: "Static output enable, will AND with OE_INV"},
							{Name: "ds", Msb: 11, Lsb: 8, Descr: "Driving selector"},
							{Name: "ch_sel", Msb: 7, Lsb: 0, Descr: "Channel select from 256 input"},
						},
					},
					{
						Name:   "tie_en0",
						Offset: 0xc0,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie enable array",
					},
					{
						Name:   "tie_en1",
						Offset: 0xc4,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie enable array",
					},
					{
						Name:   "tie_en2",
						Offset: 0xc8,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie enable array",
					},
					{
						Name:   "tie_en3",
						Offset: 0xcc,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie enable array",
					},
					{
						Name:   "tie_en4",
						Offset: 0xd0,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie enable array",
					},
					{
						Name:   "tie_en5",
						Offset: 0xd4,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie enable array",
					},
					{
						Name:   "tie_en6",
						Offset: 0xd8,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie enable array",
					},
					{
						Name:   "tie_en7",
						Offset: 0xdc,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie enable array",
					},
					{
						Name:   "tie_val0",
						Offset: 0xe0,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie value array",
					},
					{
						Name:   "tie_val1",
						Offset: 0xe4,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie value array",
					},
					{
						Name:   "tie_val2",
						Offset: 0xe8,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie value array",
					},
					{
						Name:   "tie_val3",
						Offset: 0xec,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie value array",
					},
					{
						Name:   "tie_val4",
						Offset: 0xf0,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie value array",
					},
					{
						Name:   "tie_val5",
						Offset: 0xf4,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie value array",
					},
					{
						Name:   "tie_val6",
						Offset: 0xf8,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie value array",
					},
					{
						Name:   "tie_val7",
						Offset: 0xfc,
						Size:   32,
						Descr:  "FPIOA GPIO multiplexer tie value array",
					},
				},
			},
			{
				Name:  "SHA256",
				Addr:  0x502c0000,
				Size:  0x0,
				Descr: "SHA256 Accelerator",
				Registers: []soc.Register{
					{
						Name:   "result0",
						Offset: 0x0,
						Size:   32,
						Descr:  "Calculated SHA256 return value",
					},
					{
						Name:   "result1",
						Offset: 0x4,
						Size:   32,
						Descr:  "Calculated SHA256 return value",
					},
					{
						Name:   "result2",
						Offset: 0x8,
						Size:   32,
						Descr:  "Calculated SHA256 return value",
					},
					{
						Name:   "result3",
						Offset: 0xc,
						Size:   32,
						Descr:  "Calculated SHA256 return value",
					},
					{
						Name:   "result4",
						Offset: 0x10,
						Size:   32,
						Descr:  "Calculated SHA256 return value",
					},
					{
						Name:   "result5",
						Offset: 0x14,
						Size:   32,
						Descr:  "Calculated SHA256 return value",
					},
					{
						Name:   "result6",
						Offset: 0x18,
						Size:   32,
						Descr:  "Calculated SHA256 return value",
					},
					{
						Name:   "result7",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Calculated SHA256 return value",
					},
					{
						Name:   "data_in",
						Offset: 0x20,
						Size:   32,
						Descr:  "SHA256 input data is written to this register",
					},
					{
						Name:   "num_reg",
						Offset: 0x28,
						Size:   32,
						Descr:  "Counters register",
						Fields: []soc.Field{
							{Name: "data_num", Msb: 31, Lsb: 16, Descr: "Currently calculated block number. 512bit=1block"},
							{Name: "data_cnt", Msb: 15, Lsb: 0, Descr: "The total amount of data calculated by SHA256 is set by this register, and the smallest unit is 512bit"},
						},
					},
					{
						Name:   "function_reg_0",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Function configuration register 0",
						Fields: []soc.Field{
							{Name: "endian", Msb: 16, Lsb: 16, Descr: "Endian setting", Enums: soc.Enum{1: "be", 0: "le"}},
							{Name: "overflow", Msb: 8, Lsb: 8, Descr: "SHA256 calculation overflow flag"},
							{Name: "en", Msb: 0, Lsb: 0, Descr: "write:SHA256 enable register. read:Calculation completed flag"},
						},
					},
					{
						Name:   "function_reg_1",
						Offset: 0x34,
						Size:   32,
						Descr:  "Function configuration register 1",
						Fields: []soc.Field{
							{Name: "fifo_in_full", Msb: 8, Lsb: 8, Descr: "1:SHA256 input fifo is full; 0:not full"},
							{Name: "dma_en", Msb: 0, Lsb: 0, Descr: "SHA and DMA handshake signals enable. 1:enable; 0:disable"},
						},
					},
				},
			},
			{
				Name:  "TIMER0",
				Addr:  0x502d0000,
				Size:  0x0,
				Descr: "Timer 0",
				Registers: []soc.Register{
					{
						Name:   "load_count",
						Offset: 0x0,
						Size:   32,
						Descr:  "Load Count Register",
					},
					{
						Name:   "current_value",
						Offset: 0x4,
						Size:   32,
						Descr:  "Current Value Register",
					},
					{
						Name:   "control",
						Offset: 0x8,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "pwm_enable", Msb: 3, Lsb: 3, Descr: "PWM_ENABLE"},
							{Name: "interrupt", Msb: 2, Lsb: 2, Descr: "INTERRUPT_MASK"},
							{Name: "mode", Msb: 1, Lsb: 1, Descr: "MODE", Enums: soc.Enum{0: "free", 1: "user"}},
							{Name: "enable", Msb: 0, Lsb: 0, Descr: "ENABLE"},
						},
					},
					{
						Name:   "intr_stat",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Interrupt Status Register",
					},
					{
						Name:   "eoi",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Interrupt Clear Register",
					},
					{
						Name:   "raw_intr_stat",
						Offset: 0xa8,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
					},
					{
						Name:   "comp_version",
						Offset: 0xac,
						Size:   32,
						Descr:  "Component Version Register",
					},
					{
						Name:   "load_count20",
						Offset: 0xb0,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count21",
						Offset: 0xb4,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count22",
						Offset: 0xb8,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count23",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
				},
			},
			{
				Name:  "TIMER1",
				Addr:  0x502e0000,
				Size:  0x0,
				Descr: "Timer 1",
				Registers: []soc.Register{
					{
						Name:   "load_count",
						Offset: 0x0,
						Size:   32,
						Descr:  "Load Count Register",
					},
					{
						Name:   "current_value",
						Offset: 0x4,
						Size:   32,
						Descr:  "Current Value Register",
					},
					{
						Name:   "control",
						Offset: 0x8,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "pwm_enable", Msb: 3, Lsb: 3, Descr: "PWM_ENABLE"},
							{Name: "interrupt", Msb: 2, Lsb: 2, Descr: "INTERRUPT_MASK"},
							{Name: "mode", Msb: 1, Lsb: 1, Descr: "MODE", Enums: soc.Enum{0: "free", 1: "user"}},
							{Name: "enable", Msb: 0, Lsb: 0, Descr: "ENABLE"},
						},
					},
					{
						Name:   "intr_stat",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Interrupt Status Register",
					},
					{
						Name:   "eoi",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Interrupt Clear Register",
					},
					{
						Name:   "raw_intr_stat",
						Offset: 0xa8,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
					},
					{
						Name:   "comp_version",
						Offset: 0xac,
						Size:   32,
						Descr:  "Component Version Register",
					},
					{
						Name:   "load_count20",
						Offset: 0xb0,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count21",
						Offset: 0xb4,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count22",
						Offset: 0xb8,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count23",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
				},
			},
			{
				Name:  "TIMER2",
				Addr:  0x502f0000,
				Size:  0x0,
				Descr: "Timer 2",
				Registers: []soc.Register{
					{
						Name:   "load_count",
						Offset: 0x0,
						Size:   32,
						Descr:  "Load Count Register",
					},
					{
						Name:   "current_value",
						Offset: 0x4,
						Size:   32,
						Descr:  "Current Value Register",
					},
					{
						Name:   "control",
						Offset: 0x8,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "pwm_enable", Msb: 3, Lsb: 3, Descr: "PWM_ENABLE"},
							{Name: "interrupt", Msb: 2, Lsb: 2, Descr: "INTERRUPT_MASK"},
							{Name: "mode", Msb: 1, Lsb: 1, Descr: "MODE", Enums: soc.Enum{0: "free", 1: "user"}},
							{Name: "enable", Msb: 0, Lsb: 0, Descr: "ENABLE"},
						},
					},
					{
						Name:   "intr_stat",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Interrupt Status Register",
					},
					{
						Name:   "eoi",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Interrupt Clear Register",
					},
					{
						Name:   "raw_intr_stat",
						Offset: 0xa8,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
					},
					{
						Name:   "comp_version",
						Offset: 0xac,
						Size:   32,
						Descr:  "Component Version Register",
					},
					{
						Name:   "load_count20",
						Offset: 0xb0,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count21",
						Offset: 0xb4,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count22",
						Offset: 0xb8,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
					{
						Name:   "load_count23",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Load Count2 Register",
					},
				},
			},
			{
				Name:  "WDT0",
				Addr:  0x50400000,
				Size:  0x0,
				Descr: "Watchdog Timer 0",
				Registers: []soc.Register{
					{
						Name:   "cr",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "rpl", Msb: 4, Lsb: 2, Descr: "rpl"},
							{Name: "rmod", Msb: 1, Lsb: 1, Descr: "rmod", Enums: soc.Enum{1: "interrupt", 0: "reset"}},
							{Name: "enable", Msb: 0, Lsb: 0, Descr: "enable"},
						},
					},
					{
						Name:   "torr",
						Offset: 0x4,
						Size:   32,
						Descr:  "Timeout Range Register",
						Fields: []soc.Field{
							{Name: "top1", Msb: 7, Lsb: 4, Descr: "top (upper half)"},
							{Name: "top0", Msb: 3, Lsb: 0, Descr: "top (lower half)"},
						},
					},
					{
						Name:   "ccvr",
						Offset: 0x8,
						Size:   32,
						Descr:  "Current Counter Value Register",
					},
					{
						Name:   "crr",
						Offset: 0xc,
						Size:   32,
						Descr:  "Counter Restart Register",
					},
					{
						Name:   "stat",
						Offset: 0x10,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "stat", Msb: 0, Lsb: 0, Descr: "stat"},
						},
					},
					{
						Name:   "eoi",
						Offset: 0x14,
						Size:   32,
						Descr:  "Interrupt Clear Register",
						Fields: []soc.Field{
							{Name: "eoi", Msb: 0, Lsb: 0, Descr: "eoi"},
						},
					},
					{
						Name:   "prot_level",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Protection level Register",
						Fields: []soc.Field{
							{Name: "prot_level", Msb: 2, Lsb: 0, Descr: "prot_level"},
						},
					},
					{
						Name:   "comp_param_5",
						Offset: 0xe4,
						Size:   32,
						Descr:  "Component Parameters Register 5",
						Fields: []soc.Field{
							{Name: "user_top_max", Msb: 31, Lsb: 0, Descr: "user_top_max"},
						},
					},
					{
						Name:   "comp_param_4",
						Offset: 0xe8,
						Size:   32,
						Descr:  "Component Parameters Register 4",
						Fields: []soc.Field{
							{Name: "user_top_init_max", Msb: 31, Lsb: 0, Descr: "user_top_init_max"},
						},
					},
					{
						Name:   "comp_param_3",
						Offset: 0xec,
						Size:   32,
						Descr:  "Component Parameters Register 3",
						Fields: []soc.Field{
							{Name: "top_rst", Msb: 31, Lsb: 0, Descr: "top_rst"},
						},
					},
					{
						Name:   "comp_param_2",
						Offset: 0xf0,
						Size:   32,
						Descr:  "Component Parameters Register 2",
						Fields: []soc.Field{
							{Name: "cnt_rst", Msb: 31, Lsb: 0, Descr: "cnt_rst"},
						},
					},
					{
						Name:   "comp_param_1",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Component Parameters Register 1",
						Fields: []soc.Field{
							{Name: "cnt_width", Msb: 28, Lsb: 24, Descr: "cnt_width"},
							{Name: "dflt_top_init", Msb: 23, Lsb: 20, Descr: "dflt_top_init"},
							{Name: "dflt_top", Msb: 19, Lsb: 16, Descr: "dflt_top"},
							{Name: "dflt_rpl", Msb: 12, Lsb: 10, Descr: "dflt_rpl"},
							{Name: "apb_data_width", Msb: 9, Lsb: 8, Descr: "apb_data_width"},
							{Name: "pause", Msb: 7, Lsb: 7, Descr: "pause"},
							{Name: "use_fix_top", Msb: 6, Lsb: 6, Descr: "use_fix_top"},
							{Name: "hc_top", Msb: 5, Lsb: 5, Descr: "hc_top"},
							{Name: "hc_rpl", Msb: 4, Lsb: 4, Descr: "hc_rpl"},
							{Name: "hc_rmod", Msb: 3, Lsb: 3, Descr: "hc_rmod"},
							{Name: "dual_top", Msb: 2, Lsb: 2, Descr: "dual_top"},
							{Name: "dflt_rmod", Msb: 1, Lsb: 1, Descr: "dflt_rmod"},
							{Name: "always_en", Msb: 0, Lsb: 0, Descr: "always_en"},
						},
					},
					{
						Name:   "comp_version",
						Offset: 0xf8,
						Size:   32,
						Descr:  "Component Version Register",
					},
					{
						Name:   "comp_type",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Component Type Register",
					},
				},
			},
			{
				Name:  "WDT1",
				Addr:  0x50410000,
				Size:  0x0,
				Descr: "Watchdog Timer 1",
				Registers: []soc.Register{
					{
						Name:   "cr",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control Register",
						Fields: []soc.Field{
							{Name: "rpl", Msb: 4, Lsb: 2, Descr: "rpl"},
							{Name: "rmod", Msb: 1, Lsb: 1, Descr: "rmod", Enums: soc.Enum{1: "interrupt", 0: "reset"}},
							{Name: "enable", Msb: 0, Lsb: 0, Descr: "enable"},
						},
					},
					{
						Name:   "torr",
						Offset: 0x4,
						Size:   32,
						Descr:  "Timeout Range Register",
						Fields: []soc.Field{
							{Name: "top1", Msb: 7, Lsb: 4, Descr: "top (upper half)"},
							{Name: "top0", Msb: 3, Lsb: 0, Descr: "top (lower half)"},
						},
					},
					{
						Name:   "ccvr",
						Offset: 0x8,
						Size:   32,
						Descr:  "Current Counter Value Register",
					},
					{
						Name:   "crr",
						Offset: 0xc,
						Size:   32,
						Descr:  "Counter Restart Register",
					},
					{
						Name:   "stat",
						Offset: 0x10,
						Size:   32,
						Descr:  "Interrupt Status Register",
						Fields: []soc.Field{
							{Name: "stat", Msb: 0, Lsb: 0, Descr: "stat"},
						},
					},
					{
						Name:   "eoi",
						Offset: 0x14,
						Size:   32,
						Descr:  "Interrupt Clear Register",
						Fields: []soc.Field{
							{Name: "eoi", Msb: 0, Lsb: 0, Descr: "eoi"},
						},
					},
					{
						Name:   "prot_level",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Protection level Register",
						Fields: []soc.Field{
							{Name: "prot_level", Msb: 2, Lsb: 0, Descr: "prot_level"},
						},
					},
					{
						Name:   "comp_param_5",
						Offset: 0xe4,
						Size:   32,
						Descr:  "Component Parameters Register 5",
						Fields: []soc.Field{
							{Name: "user_top_max", Msb: 31, Lsb: 0, Descr: "user_top_max"},
						},
					},
					{
						Name:   "comp_param_4",
						Offset: 0xe8,
						Size:   32,
						Descr:  "Component Parameters Register 4",
						Fields: []soc.Field{
							{Name: "user_top_init_max", Msb: 31, Lsb: 0, Descr: "user_top_init_max"},
						},
					},
					{
						Name:   "comp_param_3",
						Offset: 0xec,
						Size:   32,
						Descr:  "Component Parameters Register 3",
						Fields: []soc.Field{
							{Name: "top_rst", Msb: 31, Lsb: 0, Descr: "top_rst"},
						},
					},
					{
						Name:   "comp_param_2",
						Offset: 0xf0,
						Size:   32,
						Descr:  "Component Parameters Register 2",
						Fields: []soc.Field{
							{Name: "cnt_rst", Msb: 31, Lsb: 0, Descr: "cnt_rst"},
						},
					},
					{
						Name:   "comp_param_1",
						Offset: 0xf4,
						Size:   32,
						Descr:  "Component Parameters Register 1",
						Fields: []soc.Field{
							{Name: "cnt_width", Msb: 28, Lsb: 24, Descr: "cnt_width"},
							{Name: "dflt_top_init", Msb: 23, Lsb: 20, Descr: "dflt_top_init"},
							{Name: "dflt_top", Msb: 19, Lsb: 16, Descr: "dflt_top"},
							{Name: "dflt_rpl", Msb: 12, Lsb: 10, Descr: "dflt_rpl"},
							{Name: "apb_data_width", Msb: 9, Lsb: 8, Descr: "apb_data_width"},
							{Name: "pause", Msb: 7, Lsb: 7, Descr: "pause"},
							{Name: "use_fix_top", Msb: 6, Lsb: 6, Descr: "use_fix_top"},
							{Name: "hc_top", Msb: 5, Lsb: 5, Descr: "hc_top"},
							{Name: "hc_rpl", Msb: 4, Lsb: 4, Descr: "hc_rpl"},
							{Name: "hc_rmod", Msb: 3, Lsb: 3, Descr: "hc_rmod"},
							{Name: "dual_top", Msb: 2, Lsb: 2, Descr: "dual_top"},
							{Name: "dflt_rmod", Msb: 1, Lsb: 1, Descr: "dflt_rmod"},
							{Name: "always_en", Msb: 0, Lsb: 0, Descr: "always_en"},
						},
					},
					{
						Name:   "comp_version",
						Offset: 0xf8,
						Size:   32,
						Descr:  "Component Version Register",
					},
					{
						Name:   "comp_type",
						Offset: 0xfc,
						Size:   32,
						Descr:  "Component Type Register",
					},
				},
			},
			{
				Name:  "OTP",
				Addr:  0x50420000,
				Size:  0x0,
				Descr: "One-Time Programmable Memory Controller",
				Registers: []soc.Register{
					{
						Name:   "dummy",
						Offset: 0x0,
						Size:   32,
						Descr:  "Dummy register: this peripheral is not implemented yet",
					},
				},
			},
			{
				Name:  "DVP",
				Addr:  0x50430000,
				Size:  0x0,
				Descr: "Digital Video Port",
				Registers: []soc.Register{
					{
						Name:   "dvp_cfg",
						Offset: 0x0,
						Size:   32,
						Descr:  "Config Register",
						Fields: []soc.Field{
							{Name: "line_num", Msb: 29, Lsb: 20, Descr: "LINE_NUM"},
							{Name: "href_burst_num", Msb: 19, Lsb: 12, Descr: "HREF_BURST_NUM"},
							{Name: "format", Msb: 10, Lsb: 9, Descr: "FORMAT", Enums: soc.Enum{0: "rgb", 3: "y", 1: "yuv"}},
							{Name: "burst_size_4beats", Msb: 8, Lsb: 8, Descr: "BURST_SIZE_4BEATS"},
							{Name: "auto_enable", Msb: 4, Lsb: 4, Descr: "AUTO_ENABLE"},
							{Name: "display_output_enable", Msb: 3, Lsb: 3, Descr: "DISPLAY_OUTPUT_ENABLE"},
							{Name: "ai_output_enable", Msb: 2, Lsb: 2, Descr: "AI_OUTPUT_ENABLE"},
							{Name: "finish_int_enable", Msb: 1, Lsb: 1, Descr: "FINISH_INT_ENABLE"},
							{Name: "start_int_enable", Msb: 0, Lsb: 0, Descr: "START_INT_ENABLE"},
						},
					},
					{
						Name:   "r_addr",
						Offset: 0x4,
						Size:   32,
						Descr:  "R_ADDR",
					},
					{
						Name:   "g_addr",
						Offset: 0x8,
						Size:   32,
						Descr:  "G_ADDR",
					},
					{
						Name:   "b_addr",
						Offset: 0xc,
						Size:   32,
						Descr:  "B_ADDR",
					},
					{
						Name:   "cmos_cfg",
						Offset: 0x10,
						Size:   32,
						Descr:  "CMOS Config Register",
						Fields: []soc.Field{
							{Name: "power_down", Msb: 24, Lsb: 24, Descr: "POWER_DOWN"},
							{Name: "reset", Msb: 16, Lsb: 16, Descr: "RESET"},
							{Name: "clk_enable", Msb: 8, Lsb: 8, Descr: "CLK_ENABLE"},
							{Name: "clk_div", Msb: 7, Lsb: 0, Descr: "CLK_DIV"},
						},
					},
					{
						Name:   "sccb_cfg",
						Offset: 0x14,
						Size:   32,
						Descr:  "SCCB Config Register",
						Fields: []soc.Field{
							{Name: "rdata", Msb: 31, Lsb: 24, Descr: "RDATA"},
							{Name: "scl_hcnt", Msb: 23, Lsb: 16, Descr: "SCL_HCNT"},
							{Name: "scl_lcnt", Msb: 15, Lsb: 8, Descr: "SCL_LCNT"},
							{Name: "byte_num", Msb: 1, Lsb: 0, Descr: "BYTE_NUM", Enums: soc.Enum{1: "num2", 2: "num3", 3: "num4"}},
						},
					},
					{
						Name:   "sccb_ctl",
						Offset: 0x18,
						Size:   32,
						Descr:  "SCCB Control Register",
						Fields: []soc.Field{
							{Name: "wdata_byte1", Msb: 31, Lsb: 24, Descr: "WDATA_BYTE1"},
							{Name: "wdata_byte0", Msb: 23, Lsb: 16, Descr: "WDATA_BYTE0"},
							{Name: "reg_address", Msb: 15, Lsb: 8, Descr: "REG_ADDRESS"},
							{Name: "device_address", Msb: 7, Lsb: 0, Descr: "DEVICE_ADDRESS"},
						},
					},
					{
						Name:   "axi",
						Offset: 0x1c,
						Size:   32,
						Descr:  "AXI Register",
						Fields: []soc.Field{
							{Name: "gm_mlen", Msb: 7, Lsb: 0, Descr: "GM_MLEN", Enums: soc.Enum{0: "byte1", 3: "byte4"}},
						},
					},
					{
						Name:   "sts",
						Offset: 0x20,
						Size:   32,
						Descr:  "STS Register",
						Fields: []soc.Field{
							{Name: "sccb_en_we", Msb: 25, Lsb: 25, Descr: "SCCB_EN_WE"},
							{Name: "sccb_en", Msb: 24, Lsb: 24, Descr: "SCCB_EN"},
							{Name: "dvp_en_we", Msb: 17, Lsb: 17, Descr: "DVP_EN_WE"},
							{Name: "dvp_en", Msb: 16, Lsb: 16, Descr: "DVP_EN"},
							{Name: "frame_finish_we", Msb: 9, Lsb: 9, Descr: "FRAME_FINISH_WE"},
							{Name: "frame_finish", Msb: 8, Lsb: 8, Descr: "FRAME_FINISH"},
							{Name: "frame_start_we", Msb: 1, Lsb: 1, Descr: "FRAME_START_WE"},
							{Name: "frame_start", Msb: 0, Lsb: 0, Descr: "FRAME_START"},
						},
					},
					{
						Name:   "reverse",
						Offset: 0x24,
						Size:   32,
						Descr:  "REVERSE",
					},
					{
						Name:   "rgb_addr",
						Offset: 0x28,
						Size:   32,
						Descr:  "RGB_ADDR",
					},
				},
			},
			{
				Name:  "SYSCTL",
				Addr:  0x50440000,
				Size:  0x0,
				Descr: "System Controller",
				Registers: []soc.Register{
					{
						Name:   "git_id",
						Offset: 0x0,
						Size:   32,
						Descr:  "Git short commit id",
					},
					{
						Name:   "clk_freq",
						Offset: 0x4,
						Size:   32,
						Descr:  "System clock base frequency",
					},
					{
						Name:   "pll0",
						Offset: 0x8,
						Size:   32,
						Descr:  "PLL0 controller",
						Fields: []soc.Field{
							{Name: "test_en", Msb: 26, Lsb: 26},
							{Name: "out_en", Msb: 25, Lsb: 25},
							{Name: "test", Msb: 24, Lsb: 24},
							{Name: "bypass", Msb: 23, Lsb: 23},
							{Name: "intfb", Msb: 22, Lsb: 22},
							{Name: "pwrd", Msb: 21, Lsb: 21},
							{Name: "reset", Msb: 20, Lsb: 20},
							{Name: "bwadj", Msb: 19, Lsb: 14},
							{Name: "clkod", Msb: 13, Lsb: 10},
							{Name: "clkf", Msb: 9, Lsb: 4},
							{Name: "clkr", Msb: 3, Lsb: 0},
						},
					},
					{
						Name:   "pll1",
						Offset: 0xc,
						Size:   32,
						Descr:  "PLL1 controller",
						Fields: []soc.Field{
							{Name: "out_en", Msb: 25, Lsb: 25},
							{Name: "test", Msb: 24, Lsb: 24},
							{Name: "bypass", Msb: 23, Lsb: 23},
							{Name: "intfb", Msb: 22, Lsb: 22},
							{Name: "pwrd", Msb: 21, Lsb: 21},
							{Name: "reset", Msb: 20, Lsb: 20},
							{Name: "bwadj", Msb: 19, Lsb: 14},
							{Name: "clkod", Msb: 13, Lsb: 10},
							{Name: "clkf", Msb: 9, Lsb: 4},
							{Name: "clkr", Msb: 3, Lsb: 0},
						},
					},
					{
						Name:   "pll2",
						Offset: 0x10,
						Size:   32,
						Descr:  "PLL2 controller",
						Fields: []soc.Field{
							{Name: "ckin_sel", Msb: 27, Lsb: 26},
							{Name: "out_en", Msb: 25, Lsb: 25},
							{Name: "test", Msb: 24, Lsb: 24},
							{Name: "bypass", Msb: 23, Lsb: 23},
							{Name: "intfb", Msb: 22, Lsb: 22},
							{Name: "pwrd", Msb: 21, Lsb: 21},
							{Name: "reset", Msb: 20, Lsb: 20},
							{Name: "bwadj", Msb: 19, Lsb: 14},
							{Name: "clkod", Msb: 13, Lsb: 10},
							{Name: "clkf", Msb: 9, Lsb: 4},
							{Name: "clkr", Msb: 3, Lsb: 0},
						},
					},
					{
						Name:   "pll_lock",
						Offset: 0x18,
						Size:   32,
						Descr:  "PLL lock tester",
						Fields: []soc.Field{
							{Name: "test_clk_out2", Msb: 19, Lsb: 19},
							{Name: "pll_slip_clear2", Msb: 18, Lsb: 18},
							{Name: "pll_lock2", Msb: 17, Lsb: 16},
							{Name: "test_clk_out1", Msb: 11, Lsb: 11},
							{Name: "pll_slip_clear1", Msb: 10, Lsb: 10},
							{Name: "pll_lock1", Msb: 9, Lsb: 8},
							{Name: "test_clk_out0", Msb: 3, Lsb: 3},
							{Name: "pll_slip_clear0", Msb: 2, Lsb: 2},
							{Name: "pll_lock0", Msb: 1, Lsb: 0},
						},
					},
					{
						Name:   "rom_error",
						Offset: 0x1c,
						Size:   32,
						Descr:  "AXI ROM detector",
						Fields: []soc.Field{
							{Name: "rom_one_error", Msb: 1, Lsb: 1},
							{Name: "rom_mul_error", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "clk_sel0",
						Offset: 0x20,
						Size:   32,
						Descr:  "Clock select controller 0",
						Fields: []soc.Field{
							{Name: "timer2_clk_sel", Msb: 15, Lsb: 15},
							{Name: "timer1_clk_sel", Msb: 14, Lsb: 14},
							{Name: "timer0_clk_sel", Msb: 13, Lsb: 13},
							{Name: "spi3_clk_sel", Msb: 12, Lsb: 12},
							{Name: "apb2_clk_sel", Msb: 11, Lsb: 9},
							{Name: "apb1_clk_sel", Msb: 8, Lsb: 6},
							{Name: "apb0_clk_sel", Msb: 5, Lsb: 3},
							{Name: "aclk_divider_sel", Msb: 2, Lsb: 1},
							{Name: "aclk_sel", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "clk_sel1",
						Offset: 0x24,
						Size:   32,
						Descr:  "Clock select controller 1",
						Fields: []soc.Field{
							{Name: "spi3_sample_clk_sel", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "clk_en_cent",
						Offset: 0x28,
						Size:   32,
						Descr:  "Central clock enable",
						Fields: []soc.Field{
							{Name: "apb2_clk_en", Msb: 5, Lsb: 5},
							{Name: "apb1_clk_en", Msb: 4, Lsb: 4},
							{Name: "apb0_clk_en", Msb: 3, Lsb: 3},
							{Name: "sram1_clk_en", Msb: 2, Lsb: 2},
							{Name: "sram0_clk_en", Msb: 1, Lsb: 1},
							{Name: "cpu_clk_en", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "clk_en_peri",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Peripheral clock enable",
						Fields: []soc.Field{
							{Name: "rtc_clk_en", Msb: 29, Lsb: 29},
							{Name: "otp_clk_en", Msb: 27, Lsb: 27},
							{Name: "sha_clk_en", Msb: 26, Lsb: 26},
							{Name: "wdt1_clk_en", Msb: 25, Lsb: 25},
							{Name: "wdt0_clk_en", Msb: 24, Lsb: 24},
							{Name: "timer2_clk_en", Msb: 23, Lsb: 23},
							{Name: "timer1_clk_en", Msb: 22, Lsb: 22},
							{Name: "timer0_clk_en", Msb: 21, Lsb: 21},
							{Name: "fpioa_clk_en", Msb: 20, Lsb: 20},
							{Name: "aes_clk_en", Msb: 19, Lsb: 19},
							{Name: "uart3_clk_en", Msb: 18, Lsb: 18},
							{Name: "uart2_clk_en", Msb: 17, Lsb: 17},
							{Name: "uart1_clk_en", Msb: 16, Lsb: 16},
							{Name: "i2c2_clk_en", Msb: 15, Lsb: 15},
							{Name: "i2c1_clk_en", Msb: 14, Lsb: 14},
							{Name: "i2c0_clk_en", Msb: 13, Lsb: 13},
							{Name: "i2s2_clk_en", Msb: 12, Lsb: 12},
							{Name: "i2s1_clk_en", Msb: 11, Lsb: 11},
							{Name: "i2s0_clk_en", Msb: 10, Lsb: 10},
							{Name: "spi3_clk_en", Msb: 9, Lsb: 9},
							{Name: "spi2_clk_en", Msb: 8, Lsb: 8},
							{Name: "spi1_clk_en", Msb: 7, Lsb: 7},
							{Name: "spi0_clk_en", Msb: 6, Lsb: 6},
							{Name: "gpio_clk_en", Msb: 5, Lsb: 5},
							{Name: "fft_clk_en", Msb: 4, Lsb: 4},
							{Name: "dvp_clk_en", Msb: 3, Lsb: 3},
							{Name: "ai_clk_en", Msb: 2, Lsb: 2},
							{Name: "dma_clk_en", Msb: 1, Lsb: 1},
							{Name: "rom_clk_en", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "soft_reset",
						Offset: 0x30,
						Size:   32,
						Descr:  "Soft reset ctrl",
						Fields: []soc.Field{
							{Name: "soft_reset", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "peri_reset",
						Offset: 0x34,
						Size:   32,
						Descr:  "Peripheral reset controller",
						Fields: []soc.Field{
							{Name: "rtc_reset", Msb: 29, Lsb: 29},
							{Name: "sha_reset", Msb: 26, Lsb: 26},
							{Name: "wdt1_reset", Msb: 25, Lsb: 25},
							{Name: "wdt0_reset", Msb: 24, Lsb: 24},
							{Name: "timer2_reset", Msb: 23, Lsb: 23},
							{Name: "timer1_reset", Msb: 22, Lsb: 22},
							{Name: "timer0_reset", Msb: 21, Lsb: 21},
							{Name: "fpioa_reset", Msb: 20, Lsb: 20},
							{Name: "aes_reset", Msb: 19, Lsb: 19},
							{Name: "uart3_reset", Msb: 18, Lsb: 18},
							{Name: "uart2_reset", Msb: 17, Lsb: 17},
							{Name: "uart1_reset", Msb: 16, Lsb: 16},
							{Name: "i2c2_reset", Msb: 15, Lsb: 15},
							{Name: "i2c1_reset", Msb: 14, Lsb: 14},
							{Name: "i2c0_reset", Msb: 13, Lsb: 13},
							{Name: "i2s2_reset", Msb: 12, Lsb: 12},
							{Name: "i2s1_reset", Msb: 11, Lsb: 11},
							{Name: "i2s0_reset", Msb: 10, Lsb: 10},
							{Name: "spi3_reset", Msb: 9, Lsb: 9},
							{Name: "spi2_reset", Msb: 8, Lsb: 8},
							{Name: "spi1_reset", Msb: 7, Lsb: 7},
							{Name: "spi0_reset", Msb: 6, Lsb: 6},
							{Name: "gpio_reset", Msb: 5, Lsb: 5},
							{Name: "fft_reset", Msb: 4, Lsb: 4},
							{Name: "dvp_reset", Msb: 3, Lsb: 3},
							{Name: "ai_reset", Msb: 2, Lsb: 2},
							{Name: "dma_reset", Msb: 1, Lsb: 1},
							{Name: "rom_reset", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "clk_th0",
						Offset: 0x38,
						Size:   32,
						Descr:  "Clock threshold controller 0",
						Fields: []soc.Field{
							{Name: "rom_gclk", Msb: 19, Lsb: 16},
							{Name: "dvp_gclk", Msb: 15, Lsb: 12},
							{Name: "ai_gclk", Msb: 11, Lsb: 8},
							{Name: "sram1_gclk", Msb: 7, Lsb: 4},
							{Name: "sram0_gclk", Msb: 3, Lsb: 0},
						},
					},
					{
						Name:   "clk_th1",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Clock threshold controller 1",
						Fields: []soc.Field{
							{Name: "spi3_clk", Msb: 31, Lsb: 24},
							{Name: "spi2_clk", Msb: 23, Lsb: 16},
							{Name: "spi1_clk", Msb: 15, Lsb: 8},
							{Name: "spi0_clk", Msb: 7, Lsb: 0},
						},
					},
					{
						Name:   "clk_th2",
						Offset: 0x40,
						Size:   32,
						Descr:  "Clock threshold controller 2",
						Fields: []soc.Field{
							{Name: "timer2_clk", Msb: 23, Lsb: 16},
							{Name: "timer1_clk", Msb: 15, Lsb: 8},
							{Name: "timer0_clk", Msb: 7, Lsb: 0},
						},
					},
					{
						Name:   "clk_th3",
						Offset: 0x44,
						Size:   32,
						Descr:  "Clock threshold controller 3",
						Fields: []soc.Field{
							{Name: "i2s1_clk", Msb: 31, Lsb: 16},
							{Name: "i2s0_clk", Msb: 15, Lsb: 0},
						},
					},
					{
						Name:   "clk_th4",
						Offset: 0x48,
						Size:   32,
						Descr:  "Clock threshold controller 4",
						Fields: []soc.Field{
							{Name: "i2s1_mclk", Msb: 31, Lsb: 24},
							{Name: "i2s0_mclk", Msb: 23, Lsb: 16},
							{Name: "i2s2_clk", Msb: 15, Lsb: 0},
						},
					},
					{
						Name:   "clk_th5",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Clock threshold controller 5",
						Fields: []soc.Field{
							{Name: "i2c2_clk", Msb: 31, Lsb: 24},
							{Name: "i2c1_clk", Msb: 23, Lsb: 16},
							{Name: "i2c0_clk", Msb: 15, Lsb: 8},
							{Name: "i2s2_mclk", Msb: 7, Lsb: 0},
						},
					},
					{
						Name:   "clk_th6",
						Offset: 0x50,
						Size:   32,
						Descr:  "Clock threshold controller 6",
						Fields: []soc.Field{
							{Name: "wdt1_clk", Msb: 15, Lsb: 8},
							{Name: "wdt0_clk", Msb: 7, Lsb: 0},
						},
					},
					{
						Name:   "misc",
						Offset: 0x54,
						Size:   32,
						Descr:  "Miscellaneous controller",
						Fields: []soc.Field{
							{Name: "spi_dvp_data_enable", Msb: 10, Lsb: 10},
							{Name: "debug_sel", Msb: 5, Lsb: 0},
						},
					},
					{
						Name:   "peri",
						Offset: 0x58,
						Size:   32,
						Descr:  "Peripheral controller",
						Fields: []soc.Field{
							{Name: "debug_clk_bypass", Msb: 24, Lsb: 24},
							{Name: "dvp_clk_bypass", Msb: 23, Lsb: 23},
							{Name: "jtag_clk_bypass", Msb: 22, Lsb: 22},
							{Name: "i2s2_clk_bypass", Msb: 21, Lsb: 21},
							{Name: "i2s1_clk_bypass", Msb: 20, Lsb: 20},
							{Name: "i2s0_clk_bypass", Msb: 19, Lsb: 19},
							{Name: "spi2_clk_bypass", Msb: 18, Lsb: 18},
							{Name: "spi1_clk_bypass", Msb: 17, Lsb: 17},
							{Name: "spi0_clk_bypass", Msb: 16, Lsb: 16},
							{Name: "spi3_xip_en", Msb: 15, Lsb: 15},
							{Name: "spi2_xip_en", Msb: 14, Lsb: 14},
							{Name: "spi1_xip_en", Msb: 13, Lsb: 13},
							{Name: "spi0_xip_en", Msb: 12, Lsb: 12},
							{Name: "timer11_pause", Msb: 11, Lsb: 11},
							{Name: "timer10_pause", Msb: 10, Lsb: 10},
							{Name: "timer9_pause", Msb: 9, Lsb: 9},
							{Name: "timer8_pause", Msb: 8, Lsb: 8},
							{Name: "timer7_pause", Msb: 7, Lsb: 7},
							{Name: "timer6_pause", Msb: 6, Lsb: 6},
							{Name: "timer5_pause", Msb: 5, Lsb: 5},
							{Name: "timer4_pause", Msb: 4, Lsb: 4},
							{Name: "timer3_pause", Msb: 3, Lsb: 3},
							{Name: "timer2_pause", Msb: 2, Lsb: 2},
							{Name: "timer1_pause", Msb: 1, Lsb: 1},
							{Name: "timer0_pause", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "spi_sleep",
						Offset: 0x5c,
						Size:   32,
						Descr:  "SPI sleep controller",
						Fields: []soc.Field{
							{Name: "ssi3_sleep", Msb: 3, Lsb: 3},
							{Name: "ssi2_sleep", Msb: 2, Lsb: 2},
							{Name: "ssi1_sleep", Msb: 1, Lsb: 1},
							{Name: "ssi0_sleep", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "reset_status",
						Offset: 0x60,
						Size:   32,
						Descr:  "Reset source status",
						Fields: []soc.Field{
							{Name: "soft_reset_sts", Msb: 4, Lsb: 4},
							{Name: "wdt1_reset_sts", Msb: 3, Lsb: 3},
							{Name: "wdt0_reset_sts", Msb: 2, Lsb: 2},
							{Name: "pin_reset_sts", Msb: 1, Lsb: 1},
							{Name: "reset_sts_clr", Msb: 0, Lsb: 0},
						},
					},
					{
						Name:   "dma_sel0",
						Offset: 0x64,
						Size:   32,
						Descr:  "DMA handshake selector",
						Fields: []soc.Field{
							{Name: "dma_sel4", Msb: 29, Lsb: 24, Enums: soc.Enum{}},
							{Name: "dma_sel3", Msb: 23, Lsb: 18, Enums: soc.Enum{}},
							{Name: "dma_sel2", Msb: 17, Lsb: 12, Enums: soc.Enum{}},
							{Name: "dma_sel1", Msb: 11, Lsb: 6, Enums: soc.Enum{}},
							{Name: "dma_sel0", Msb: 5, Lsb: 0, Enums: soc.Enum{20: "aes_req", 22: "ai_rx_req", 23: "fft_rx_req", 24: "fft_tx_req", 8: "i2c0_rx_req", 9: "i2c0_tx_req", 10: "i2c1_rx_req", 11: "i2c1_tx_req", 12: "i2c2_rx_req", 13: "i2c2_tx_req", 31: "i2s0_bf_dir_req", 32: "i2s0_bf_voice_req", 26: "i2s0_rx_req", 25: "i2s0_tx_req", 28: "i2s1_rx_req", 27: "i2s1_tx_req", 30: "i2s2_rx_req", 29: "i2s2_tx_req", 21: "sha_rx_req", 0: "ssi0_rx_req", 1: "ssi0_tx_req", 2: "ssi1_rx_req", 3: "ssi1_tx_req", 4: "ssi2_rx_req", 5: "ssi2_tx_req", 6: "ssi3_rx_req", 7: "ssi3_tx_req", 14: "uart1_rx_req", 15: "uart1_tx_req", 16: "uart2_rx_req", 17: "uart2_tx_req", 18: "uart3_rx_req", 19: "uart3_tx_req"}},
						},
					},
					{
						Name:   "dma_sel1",
						Offset: 0x68,
						Size:   32,
						Descr:  "DMA handshake selector",
						Fields: []soc.Field{
							{Name: "dma_sel5", Msb: 5, Lsb: 0, Enums: soc.Enum{}},
						},
					},
					{
						Name:   "power_sel",
						Offset: 0x6c,
						Size:   32,
						Descr:  "IO Power Mode Select controller",
						Fields: []soc.Field{
							{Name: "power_mode_sel7", Msb: 7, Lsb: 7},
							{Name: "power_mode_sel6", Msb: 6, Lsb: 6},
							{Name: "power_mode_sel5", Msb: 5, Lsb: 5},
							{Name: "power_mode_sel4", Msb: 4, Lsb: 4},
							{Name: "power_mode_sel3", Msb: 3, Lsb: 3},
							{Name: "power_mode_sel2", Msb: 2, Lsb: 2},
							{Name: "power_mode_sel1", Msb: 1, Lsb: 1},
							{Name: "power_mode_sel0", Msb: 0, Lsb: 0},
						},
					},
				},
			},
			{
				Name:  "AES",
				Addr:  0x50450000,
				Size:  0x0,
				Descr: "AES Accelerator",
				Registers: []soc.Register{
					{
						Name:   "key0",
						Offset: 0x0,
						Size:   32,
						Descr:  "1st-4th word of key",
					},
					{
						Name:   "key1",
						Offset: 0x4,
						Size:   32,
						Descr:  "1st-4th word of key",
					},
					{
						Name:   "key2",
						Offset: 0x8,
						Size:   32,
						Descr:  "1st-4th word of key",
					},
					{
						Name:   "key3",
						Offset: 0xc,
						Size:   32,
						Descr:  "1st-4th word of key",
					},
					{
						Name:   "encrypt_sel",
						Offset: 0x10,
						Size:   32,
						Descr:  "Encryption or decryption select",
						Fields: []soc.Field{
							{Name: "encrypt_sel", Msb: 0, Lsb: 0, Descr: "Select encryption or decryption mode", Enums: soc.Enum{1: "decryption", 0: "encryption"}},
						},
					},
					{
						Name:   "mode_ctl",
						Offset: 0x14,
						Size:   32,
						Descr:  "AES mode register",
						Fields: []soc.Field{
							{Name: "output_order", Msb: 9, Lsb: 9, Descr: "Output data order", Enums: soc.Enum{}},
							{Name: "input_order", Msb: 7, Lsb: 7, Descr: "Input data order", Enums: soc.Enum{}},
							{Name: "key_order", Msb: 5, Lsb: 5, Descr: "Input key order", Enums: soc.Enum{0: "be", 1: "le"}},
							{Name: "key_mode", Msb: 4, Lsb: 3, Descr: "Key mode", Enums: soc.Enum{0: "AES128", 1: "AES192", 2: "AES256"}},
							{Name: "cipher_mode", Msb: 2, Lsb: 0, Descr: "Cipher mode", Enums: soc.Enum{1: "CBC", 0: "ECB", 2: "GCM"}},
						},
					},
					{
						Name:   "iv0",
						Offset: 0x18,
						Size:   32,
						Descr:  "Initialisation Vector (96 bit for GCM, 128 bit for CBC)",
					},
					{
						Name:   "iv1",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Initialisation Vector (96 bit for GCM, 128 bit for CBC)",
					},
					{
						Name:   "iv2",
						Offset: 0x20,
						Size:   32,
						Descr:  "Initialisation Vector (96 bit for GCM, 128 bit for CBC)",
					},
					{
						Name:   "iv3",
						Offset: 0x24,
						Size:   32,
						Descr:  "Initialisation Vector (96 bit for GCM, 128 bit for CBC)",
					},
					{
						Name:   "endian",
						Offset: 0x28,
						Size:   32,
						Descr:  "Endian control",
						Fields: []soc.Field{
							{Name: "endian", Msb: 0, Lsb: 0, Descr: "Input data endian", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "finish",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Finished status",
						Fields: []soc.Field{
							{Name: "finish", Msb: 0, Lsb: 0, Descr: "AES operation finished status", Enums: soc.Enum{1: "finished", 0: "not_finished"}},
						},
					},
					{
						Name:   "dma_sel",
						Offset: 0x30,
						Size:   32,
						Descr:  "DMA select",
						Fields: []soc.Field{
							{Name: "dma_sel", Msb: 0, Lsb: 0, Descr: "Output to DMA if set, to CPU otherwise"},
						},
					},
					{
						Name:   "aad_num",
						Offset: 0x34,
						Size:   32,
						Descr:  "GCM additional authenticated data count in bytes, minus one",
					},
					{
						Name:   "pc_num",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Plaintext/ciphertext input data count in bytes, minus one",
					},
					{
						Name:   "text_data",
						Offset: 0x40,
						Size:   32,
						Descr:  "Plaintext/ciphertext input data",
					},
					{
						Name:   "aad_data",
						Offset: 0x44,
						Size:   32,
						Descr:  "Additional authenticated data",
					},
					{
						Name:   "tag_chk",
						Offset: 0x48,
						Size:   32,
						Descr:  "Tag check status",
						Fields: []soc.Field{
							{Name: "tag_chk", Msb: 1, Lsb: 0, Descr: "Tag check status", Enums: soc.Enum{0: "busy", 1: "fail", 2: "success"}},
						},
					},
					{
						Name:   "data_in_flag",
						Offset: 0x4c,
						Size:   32,
						Descr:  "Data can input flag",
						Fields: []soc.Field{
							{Name: "data_in_flag", Msb: 0, Lsb: 0, Descr: "Data can be written to text_data or aad_data when this flag is set", Enums: soc.Enum{1: "can_input", 0: "cannot_input"}},
						},
					},
					{
						Name:   "gcm_in_tag0",
						Offset: 0x50,
						Size:   32,
						Descr:  "GCM input tag for comparison with the calculated tag",
					},
					{
						Name:   "gcm_in_tag1",
						Offset: 0x54,
						Size:   32,
						Descr:  "GCM input tag for comparison with the calculated tag",
					},
					{
						Name:   "gcm_in_tag2",
						Offset: 0x58,
						Size:   32,
						Descr:  "GCM input tag for comparison with the calculated tag",
					},
					{
						Name:   "gcm_in_tag3",
						Offset: 0x5c,
						Size:   32,
						Descr:  "GCM input tag for comparison with the calculated tag",
					},
					{
						Name:   "out_data",
						Offset: 0x60,
						Size:   32,
						Descr:  "Plaintext/ciphertext output data",
					},
					{
						Name:   "en",
						Offset: 0x64,
						Size:   32,
						Descr:  "AES module enable",
						Fields: []soc.Field{
							{Name: "en", Msb: 0, Lsb: 0, Descr: "AES module enable", Enums: soc.Enum{0: "disable", 1: "enable"}},
						},
					},
					{
						Name:   "data_out_flag",
						Offset: 0x68,
						Size:   32,
						Descr:  "Data can output flag",
						Fields: []soc.Field{
							{Name: "data_out_flag", Msb: 0, Lsb: 0, Descr: "Data can be read from out_data when this flag is set", Enums: soc.Enum{1: "can_output", 0: "cannot_output"}},
						},
					},
					{
						Name:   "tag_in_flag",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Can input tag (when using GCM)",
						Fields: []soc.Field{
							{Name: "tag_in_flag", Msb: 0, Lsb: 0, Descr: "GCM tag can be written to gcm_in_tag when this flag is set", Enums: soc.Enum{}},
						},
					},
					{
						Name:   "tag_clear",
						Offset: 0x70,
						Size:   32,
						Descr:  "Tag clear (a write to this register clears the tag_chk status)",
					},
					{
						Name:   "gcm_out_tag0",
						Offset: 0x74,
						Size:   32,
						Descr:  "Computed GCM output tag",
					},
					{
						Name:   "gcm_out_tag1",
						Offset: 0x78,
						Size:   32,
						Descr:  "Computed GCM output tag",
					},
					{
						Name:   "gcm_out_tag2",
						Offset: 0x7c,
						Size:   32,
						Descr:  "Computed GCM output tag",
					},
					{
						Name:   "gcm_out_tag3",
						Offset: 0x80,
						Size:   32,
						Descr:  "Computed GCM output tag",
					},
					{
						Name:   "key_ext0",
						Offset: 0x84,
						Size:   32,
						Descr:  "5th-8th word of key",
					},
					{
						Name:   "key_ext1",
						Offset: 0x88,
						Size:   32,
						Descr:  "5th-8th word of key",
					},
					{
						Name:   "key_ext2",
						Offset: 0x8c,
						Size:   32,
						Descr:  "5th-8th word of key",
					},
					{
						Name:   "key_ext3",
						Offset: 0x90,
						Size:   32,
						Descr:  "5th-8th word of key",
					},
				},
			},
			{
				Name:  "RTC",
				Addr:  0x50460000,
				Size:  0x0,
				Descr: "Real Time Clock",
				Registers: []soc.Register{
					{
						Name:   "date",
						Offset: 0x0,
						Size:   32,
						Descr:  "Timer date information",
						Fields: []soc.Field{
							{Name: "year", Msb: 31, Lsb: 20, Descr: "Year. Range [0,99]"},
							{Name: "month", Msb: 19, Lsb: 16, Descr: "Month. Range [1,12]"},
							{Name: "day", Msb: 12, Lsb: 8, Descr: "Day. Range [1,31] or [1,30] or [1,29] or [1,28]"},
							{Name: "week", Msb: 2, Lsb: 0, Descr: "Week. Range [0,6]. 0 is Sunday"},
						},
					},
					{
						Name:   "time",
						Offset: 0x4,
						Size:   32,
						Descr:  "Timer time information",
						Fields: []soc.Field{
							{Name: "hour", Msb: 28, Lsb: 24, Descr: "Hour. Range [0,23]"},
							{Name: "minute", Msb: 21, Lsb: 16, Descr: "Minute. Range [0,59]"},
							{Name: "second", Msb: 15, Lsb: 10, Descr: "Second. Range [0,59]"},
						},
					},
					{
						Name:   "alarm_date",
						Offset: 0x8,
						Size:   32,
						Descr:  "Alarm date information",
						Fields: []soc.Field{
							{Name: "year", Msb: 31, Lsb: 20, Descr: "Year. Range [0,99]"},
							{Name: "month", Msb: 19, Lsb: 16, Descr: "Month. Range [1,12]"},
							{Name: "day", Msb: 12, Lsb: 8, Descr: "Day. Range [1,31] or [1,30] or [1,29] or [1,28]"},
							{Name: "week", Msb: 2, Lsb: 0, Descr: "Week. Range [0,6]. 0 is Sunday"},
						},
					},
					{
						Name:   "alarm_time",
						Offset: 0xc,
						Size:   32,
						Descr:  "Alarm time information",
						Fields: []soc.Field{
							{Name: "hour", Msb: 28, Lsb: 24, Descr: "Hour. Range [0,23]"},
							{Name: "minute", Msb: 21, Lsb: 16, Descr: "Minute. Range [0,59]"},
							{Name: "second", Msb: 15, Lsb: 10, Descr: "Second. Range [0,59]"},
						},
					},
					{
						Name:   "initial_count",
						Offset: 0x10,
						Size:   32,
						Descr:  "Timer counter initial value",
						Fields: []soc.Field{
							{Name: "count", Msb: 31, Lsb: 0, Descr: "RTC counter initial value"},
						},
					},
					{
						Name:   "current_count",
						Offset: 0x14,
						Size:   32,
						Descr:  "Timer counter current value",
						Fields: []soc.Field{
							{Name: "count", Msb: 31, Lsb: 0, Descr: "RTC counter current value"},
						},
					},
					{
						Name:   "interrupt_ctrl",
						Offset: 0x18,
						Size:   32,
						Descr:  "RTC interrupt settings",
						Fields: []soc.Field{
							{Name: "alarm_compare_mask", Msb: 31, Lsb: 24, Descr: "Alarm compare mask for interrupt"},
							{Name: "tick_int_mode", Msb: 3, Lsb: 2, Descr: "Tick interrupt enable"},
							{Name: "alarm_enable", Msb: 1, Lsb: 1, Descr: "Alarm interrupt enable"},
							{Name: "tick_enable", Msb: 0, Lsb: 0, Descr: "TICK_ENABLE"},
						},
					},
					{
						Name:   "register_ctrl",
						Offset: 0x1c,
						Size:   32,
						Descr:  "RTC register settings",
						Fields: []soc.Field{
							{Name: "interrupt_register_mask", Msb: 30, Lsb: 30, Descr: "RTC interrupt register mask"},
							{Name: "initial_count_mask", Msb: 29, Lsb: 29, Descr: "RTC counter initial count value mask"},
							{Name: "alarm_mask", Msb: 28, Lsb: 21, Descr: "RTC alarm mask"},
							{Name: "timer_mask", Msb: 20, Lsb: 13, Descr: "RTC timer mask"},
							{Name: "write_enable", Msb: 1, Lsb: 1, Descr: "RTC timer write enable"},
							{Name: "read_enable", Msb: 0, Lsb: 0, Descr: "RTC timer read enable"},
						},
					},
					{
						Name:   "extended",
						Offset: 0x28,
						Size:   32,
						Descr:  "Timer extended information",
						Fields: []soc.Field{
							{Name: "leap_year", Msb: 5, Lsb: 5, Descr: "Is leap year. 1 is leap year, 0 is not leap year", Enums: soc.Enum{1: "leap", 0: "not_leap"}},
							{Name: "century", Msb: 4, Lsb: 0, Descr: "Century. Range [0,31]"},
						},
					},
				},
			},
			{
				Name:  "SPI0",
				Addr:  0x52000000,
				Size:  0x0,
				Descr: "Serial Peripheral Interface 0 (master)",
				Registers: []soc.Register{
					{
						Name:   "ctrlr0",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control Register 0",
						Fields: []soc.Field{
							{Name: "frame_format", Msb: 22, Lsb: 21, Descr: "FRAME_FORMAT", Enums: soc.Enum{1: "dual", 3: "octal", 2: "quad", 0: "standard"}},
							{Name: "data_length", Msb: 20, Lsb: 16, Descr: "DATA_BIT_LENGTH"},
							{Name: "tmod", Msb: 9, Lsb: 8, Descr: "TRANSFER_MODE", Enums: soc.Enum{3: "eerom", 2: "recv", 1: "trans", 0: "trans_recv"}},
							{Name: "work_mode", Msb: 7, Lsb: 6, Descr: "WORK_MODE", Enums: soc.Enum{0: "mode0", 1: "mode1", 2: "mode2", 3: "mode3"}},
						},
					},
					{
						Name:   "ctrlr1",
						Offset: 0x4,
						Size:   32,
						Descr:  "Control Register 1",
					},
					{
						Name:   "ssienr",
						Offset: 0x8,
						Size:   32,
						Descr:  "Enable Register",
					},
					{
						Name:   "mwcr",
						Offset: 0xc,
						Size:   32,
						Descr:  "Microwire Control Register",
					},
					{
						Name:   "ser",
						Offset: 0x10,
						Size:   32,
						Descr:  "Slave Enable Register",
					},
					{
						Name:   "baudr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Baud Rate Select",
					},
					{
						Name:   "txftlr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Transmit FIFO Threshold Level",
					},
					{
						Name:   "rxftlr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Receive FIFO Threshold Level",
					},
					{
						Name:   "txflr",
						Offset: 0x20,
						Size:   32,
						Descr:  "Transmit FIFO Level Register",
					},
					{
						Name:   "rxflr",
						Offset: 0x24,
						Size:   32,
						Descr:  "Receive FIFO Level Register",
					},
					{
						Name:   "sr",
						Offset: 0x28,
						Size:   32,
						Descr:  "Status Register",
					},
					{
						Name:   "imr",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Interrupt Mask Register",
					},
					{
						Name:   "isr",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt Status Register",
					},
					{
						Name:   "risr",
						Offset: 0x34,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
					},
					{
						Name:   "txoicr",
						Offset: 0x38,
						Size:   32,
						Descr:  "Transmit FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "rxoicr",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Receive FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "rxuicr",
						Offset: 0x40,
						Size:   32,
						Descr:  "Receive FIFO Underflow Interrupt Clear Register",
					},
					{
						Name:   "msticr",
						Offset: 0x44,
						Size:   32,
						Descr:  "Multi-Master Interrupt Clear Register",
					},
					{
						Name:   "icr",
						Offset: 0x48,
						Size:   32,
						Descr:  "Interrupt Clear Register",
					},
					{
						Name:   "dmacr",
						Offset: 0x4c,
						Size:   32,
						Descr:  "DMA Control Register",
					},
					{
						Name:   "dmatdlr",
						Offset: 0x50,
						Size:   32,
						Descr:  "DMA Transmit Data Level",
					},
					{
						Name:   "dmardlr",
						Offset: 0x54,
						Size:   32,
						Descr:  "DMA Receive Data Level",
					},
					{
						Name:   "idr",
						Offset: 0x58,
						Size:   32,
						Descr:  "Identification Register",
					},
					{
						Name:   "ssic_version_id",
						Offset: 0x5c,
						Size:   32,
						Descr:  "DWC_ssi component version",
					},
					{
						Name:   "dr0",
						Offset: 0x60,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr1",
						Offset: 0x64,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr2",
						Offset: 0x68,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr3",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr4",
						Offset: 0x70,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr5",
						Offset: 0x74,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr6",
						Offset: 0x78,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr7",
						Offset: 0x7c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr8",
						Offset: 0x80,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr9",
						Offset: 0x84,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr10",
						Offset: 0x88,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr11",
						Offset: 0x8c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr12",
						Offset: 0x90,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr13",
						Offset: 0x94,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr14",
						Offset: 0x98,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr15",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr16",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr17",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr18",
						Offset: 0xa8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr19",
						Offset: 0xac,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr20",
						Offset: 0xb0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr21",
						Offset: 0xb4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr22",
						Offset: 0xb8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr23",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr24",
						Offset: 0xc0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr25",
						Offset: 0xc4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr26",
						Offset: 0xc8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr27",
						Offset: 0xcc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr28",
						Offset: 0xd0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr29",
						Offset: 0xd4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr30",
						Offset: 0xd8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr31",
						Offset: 0xdc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr32",
						Offset: 0xe0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr33",
						Offset: 0xe4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr34",
						Offset: 0xe8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr35",
						Offset: 0xec,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "rx_sample_delay",
						Offset: 0xf0,
						Size:   32,
						Descr:  "RX Sample Delay Register",
					},
					{
						Name:   "spi_ctrlr0",
						Offset: 0xf4,
						Size:   32,
						Descr:  "SPI Control Register",
						Fields: []soc.Field{
							{Name: "wait_cycles", Msb: 15, Lsb: 11, Descr: "WAIT_CYCLES"},
							{Name: "inst_length", Msb: 9, Lsb: 8, Descr: "INSTRUCTION_LENGTH"},
							{Name: "addr_length", Msb: 5, Lsb: 2, Descr: "ADDR_LENGTH"},
							{Name: "aitm", Msb: 1, Lsb: 0, Descr: "instruction_address_trans_mode", Enums: soc.Enum{1: "addr_standard", 2: "as_frame_format", 0: "standard"}},
						},
					},
					{
						Name:   "xip_mode_bits",
						Offset: 0xfc,
						Size:   32,
						Descr:  "XIP Mode bits",
					},
					{
						Name:   "xip_incr_inst",
						Offset: 0x100,
						Size:   32,
						Descr:  "XIP INCR transfer opcode",
					},
					{
						Name:   "xip_wrap_inst",
						Offset: 0x104,
						Size:   32,
						Descr:  "XIP WRAP transfer opcode",
					},
					{
						Name:   "xip_ctrl",
						Offset: 0x108,
						Size:   32,
						Descr:  "XIP Control Register",
					},
					{
						Name:   "xip_ser",
						Offset: 0x10c,
						Size:   32,
						Descr:  "XIP Slave Enable Register",
					},
					{
						Name:   "xrxoicr",
						Offset: 0x110,
						Size:   32,
						Descr:  "XIP Receive FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "xip_cnt_time_out",
						Offset: 0x114,
						Size:   32,
						Descr:  "XIP time out register for continuous transfers",
					},
					{
						Name:   "endian",
						Offset: 0x118,
						Size:   32,
						Descr:  "ENDIAN",
					},
				},
			},
			{
				Name:  "SPI1",
				Addr:  0x53000000,
				Size:  0x0,
				Descr: "Serial Peripheral Interface 1 (master)",
				Registers: []soc.Register{
					{
						Name:   "ctrlr0",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control Register 0",
						Fields: []soc.Field{
							{Name: "frame_format", Msb: 22, Lsb: 21, Descr: "FRAME_FORMAT", Enums: soc.Enum{1: "dual", 3: "octal", 2: "quad", 0: "standard"}},
							{Name: "data_length", Msb: 20, Lsb: 16, Descr: "DATA_BIT_LENGTH"},
							{Name: "tmod", Msb: 9, Lsb: 8, Descr: "TRANSFER_MODE", Enums: soc.Enum{3: "eerom", 2: "recv", 1: "trans", 0: "trans_recv"}},
							{Name: "work_mode", Msb: 7, Lsb: 6, Descr: "WORK_MODE", Enums: soc.Enum{0: "mode0", 1: "mode1", 2: "mode2", 3: "mode3"}},
						},
					},
					{
						Name:   "ctrlr1",
						Offset: 0x4,
						Size:   32,
						Descr:  "Control Register 1",
					},
					{
						Name:   "ssienr",
						Offset: 0x8,
						Size:   32,
						Descr:  "Enable Register",
					},
					{
						Name:   "mwcr",
						Offset: 0xc,
						Size:   32,
						Descr:  "Microwire Control Register",
					},
					{
						Name:   "ser",
						Offset: 0x10,
						Size:   32,
						Descr:  "Slave Enable Register",
					},
					{
						Name:   "baudr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Baud Rate Select",
					},
					{
						Name:   "txftlr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Transmit FIFO Threshold Level",
					},
					{
						Name:   "rxftlr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Receive FIFO Threshold Level",
					},
					{
						Name:   "txflr",
						Offset: 0x20,
						Size:   32,
						Descr:  "Transmit FIFO Level Register",
					},
					{
						Name:   "rxflr",
						Offset: 0x24,
						Size:   32,
						Descr:  "Receive FIFO Level Register",
					},
					{
						Name:   "sr",
						Offset: 0x28,
						Size:   32,
						Descr:  "Status Register",
					},
					{
						Name:   "imr",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Interrupt Mask Register",
					},
					{
						Name:   "isr",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt Status Register",
					},
					{
						Name:   "risr",
						Offset: 0x34,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
					},
					{
						Name:   "txoicr",
						Offset: 0x38,
						Size:   32,
						Descr:  "Transmit FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "rxoicr",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Receive FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "rxuicr",
						Offset: 0x40,
						Size:   32,
						Descr:  "Receive FIFO Underflow Interrupt Clear Register",
					},
					{
						Name:   "msticr",
						Offset: 0x44,
						Size:   32,
						Descr:  "Multi-Master Interrupt Clear Register",
					},
					{
						Name:   "icr",
						Offset: 0x48,
						Size:   32,
						Descr:  "Interrupt Clear Register",
					},
					{
						Name:   "dmacr",
						Offset: 0x4c,
						Size:   32,
						Descr:  "DMA Control Register",
					},
					{
						Name:   "dmatdlr",
						Offset: 0x50,
						Size:   32,
						Descr:  "DMA Transmit Data Level",
					},
					{
						Name:   "dmardlr",
						Offset: 0x54,
						Size:   32,
						Descr:  "DMA Receive Data Level",
					},
					{
						Name:   "idr",
						Offset: 0x58,
						Size:   32,
						Descr:  "Identification Register",
					},
					{
						Name:   "ssic_version_id",
						Offset: 0x5c,
						Size:   32,
						Descr:  "DWC_ssi component version",
					},
					{
						Name:   "dr0",
						Offset: 0x60,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr1",
						Offset: 0x64,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr2",
						Offset: 0x68,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr3",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr4",
						Offset: 0x70,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr5",
						Offset: 0x74,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr6",
						Offset: 0x78,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr7",
						Offset: 0x7c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr8",
						Offset: 0x80,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr9",
						Offset: 0x84,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr10",
						Offset: 0x88,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr11",
						Offset: 0x8c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr12",
						Offset: 0x90,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr13",
						Offset: 0x94,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr14",
						Offset: 0x98,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr15",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr16",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr17",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr18",
						Offset: 0xa8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr19",
						Offset: 0xac,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr20",
						Offset: 0xb0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr21",
						Offset: 0xb4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr22",
						Offset: 0xb8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr23",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr24",
						Offset: 0xc0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr25",
						Offset: 0xc4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr26",
						Offset: 0xc8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr27",
						Offset: 0xcc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr28",
						Offset: 0xd0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr29",
						Offset: 0xd4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr30",
						Offset: 0xd8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr31",
						Offset: 0xdc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr32",
						Offset: 0xe0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr33",
						Offset: 0xe4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr34",
						Offset: 0xe8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr35",
						Offset: 0xec,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "rx_sample_delay",
						Offset: 0xf0,
						Size:   32,
						Descr:  "RX Sample Delay Register",
					},
					{
						Name:   "spi_ctrlr0",
						Offset: 0xf4,
						Size:   32,
						Descr:  "SPI Control Register",
						Fields: []soc.Field{
							{Name: "wait_cycles", Msb: 15, Lsb: 11, Descr: "WAIT_CYCLES"},
							{Name: "inst_length", Msb: 9, Lsb: 8, Descr: "INSTRUCTION_LENGTH"},
							{Name: "addr_length", Msb: 5, Lsb: 2, Descr: "ADDR_LENGTH"},
							{Name: "aitm", Msb: 1, Lsb: 0, Descr: "instruction_address_trans_mode", Enums: soc.Enum{1: "addr_standard", 2: "as_frame_format", 0: "standard"}},
						},
					},
					{
						Name:   "xip_mode_bits",
						Offset: 0xfc,
						Size:   32,
						Descr:  "XIP Mode bits",
					},
					{
						Name:   "xip_incr_inst",
						Offset: 0x100,
						Size:   32,
						Descr:  "XIP INCR transfer opcode",
					},
					{
						Name:   "xip_wrap_inst",
						Offset: 0x104,
						Size:   32,
						Descr:  "XIP WRAP transfer opcode",
					},
					{
						Name:   "xip_ctrl",
						Offset: 0x108,
						Size:   32,
						Descr:  "XIP Control Register",
					},
					{
						Name:   "xip_ser",
						Offset: 0x10c,
						Size:   32,
						Descr:  "XIP Slave Enable Register",
					},
					{
						Name:   "xrxoicr",
						Offset: 0x110,
						Size:   32,
						Descr:  "XIP Receive FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "xip_cnt_time_out",
						Offset: 0x114,
						Size:   32,
						Descr:  "XIP time out register for continuous transfers",
					},
					{
						Name:   "endian",
						Offset: 0x118,
						Size:   32,
						Descr:  "ENDIAN",
					},
				},
			},
			{
				Name:  "SPI3",
				Addr:  0x54000000,
				Size:  0x0,
				Descr: "Serial Peripheral Interface 3 (master)",
				Registers: []soc.Register{
					{
						Name:   "ctrlr0",
						Offset: 0x0,
						Size:   32,
						Descr:  "Control Register 0",
						Fields: []soc.Field{
							{Name: "frame_format", Msb: 23, Lsb: 22, Descr: "FRAME_FORMAT", Enums: soc.Enum{1: "dual", 3: "octal", 2: "quad", 0: "standard"}},
							{Name: "tmod", Msb: 11, Lsb: 10, Descr: "TRANSFER_MODE", Enums: soc.Enum{3: "eerom", 2: "recv", 1: "trans", 0: "trans_recv"}},
							{Name: "work_mode", Msb: 9, Lsb: 8, Descr: "WORK_MODE", Enums: soc.Enum{0: "mode0", 1: "mode1", 2: "mode2", 3: "mode3"}},
							{Name: "data_length", Msb: 4, Lsb: 0, Descr: "DATA_BIT_LENGTH"},
						},
					},
					{
						Name:   "ctrlr1",
						Offset: 0x4,
						Size:   32,
						Descr:  "Control Register 1",
					},
					{
						Name:   "ssienr",
						Offset: 0x8,
						Size:   32,
						Descr:  "Enable Register",
					},
					{
						Name:   "mwcr",
						Offset: 0xc,
						Size:   32,
						Descr:  "Microwire Control Register",
					},
					{
						Name:   "ser",
						Offset: 0x10,
						Size:   32,
						Descr:  "Slave Enable Register",
					},
					{
						Name:   "baudr",
						Offset: 0x14,
						Size:   32,
						Descr:  "Baud Rate Select",
					},
					{
						Name:   "txftlr",
						Offset: 0x18,
						Size:   32,
						Descr:  "Transmit FIFO Threshold Level",
					},
					{
						Name:   "rxftlr",
						Offset: 0x1c,
						Size:   32,
						Descr:  "Receive FIFO Threshold Level",
					},
					{
						Name:   "txflr",
						Offset: 0x20,
						Size:   32,
						Descr:  "Transmit FIFO Level Register",
					},
					{
						Name:   "rxflr",
						Offset: 0x24,
						Size:   32,
						Descr:  "Receive FIFO Level Register",
					},
					{
						Name:   "sr",
						Offset: 0x28,
						Size:   32,
						Descr:  "Status Register",
					},
					{
						Name:   "imr",
						Offset: 0x2c,
						Size:   32,
						Descr:  "Interrupt Mask Register",
					},
					{
						Name:   "isr",
						Offset: 0x30,
						Size:   32,
						Descr:  "Interrupt Status Register",
					},
					{
						Name:   "risr",
						Offset: 0x34,
						Size:   32,
						Descr:  "Raw Interrupt Status Register",
					},
					{
						Name:   "txoicr",
						Offset: 0x38,
						Size:   32,
						Descr:  "Transmit FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "rxoicr",
						Offset: 0x3c,
						Size:   32,
						Descr:  "Receive FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "rxuicr",
						Offset: 0x40,
						Size:   32,
						Descr:  "Receive FIFO Underflow Interrupt Clear Register",
					},
					{
						Name:   "msticr",
						Offset: 0x44,
						Size:   32,
						Descr:  "Multi-Master Interrupt Clear Register",
					},
					{
						Name:   "icr",
						Offset: 0x48,
						Size:   32,
						Descr:  "Interrupt Clear Register",
					},
					{
						Name:   "dmacr",
						Offset: 0x4c,
						Size:   32,
						Descr:  "DMA Control Register",
					},
					{
						Name:   "dmatdlr",
						Offset: 0x50,
						Size:   32,
						Descr:  "DMA Transmit Data Level",
					},
					{
						Name:   "dmardlr",
						Offset: 0x54,
						Size:   32,
						Descr:  "DMA Receive Data Level",
					},
					{
						Name:   "idr",
						Offset: 0x58,
						Size:   32,
						Descr:  "Identification Register",
					},
					{
						Name:   "ssic_version_id",
						Offset: 0x5c,
						Size:   32,
						Descr:  "DWC_ssi component version",
					},
					{
						Name:   "dr0",
						Offset: 0x60,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr1",
						Offset: 0x64,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr2",
						Offset: 0x68,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr3",
						Offset: 0x6c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr4",
						Offset: 0x70,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr5",
						Offset: 0x74,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr6",
						Offset: 0x78,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr7",
						Offset: 0x7c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr8",
						Offset: 0x80,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr9",
						Offset: 0x84,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr10",
						Offset: 0x88,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr11",
						Offset: 0x8c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr12",
						Offset: 0x90,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr13",
						Offset: 0x94,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr14",
						Offset: 0x98,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr15",
						Offset: 0x9c,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr16",
						Offset: 0xa0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr17",
						Offset: 0xa4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr18",
						Offset: 0xa8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr19",
						Offset: 0xac,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr20",
						Offset: 0xb0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr21",
						Offset: 0xb4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr22",
						Offset: 0xb8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr23",
						Offset: 0xbc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr24",
						Offset: 0xc0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr25",
						Offset: 0xc4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr26",
						Offset: 0xc8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr27",
						Offset: 0xcc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr28",
						Offset: 0xd0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr29",
						Offset: 0xd4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr30",
						Offset: 0xd8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr31",
						Offset: 0xdc,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr32",
						Offset: 0xe0,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr33",
						Offset: 0xe4,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr34",
						Offset: 0xe8,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "dr35",
						Offset: 0xec,
						Size:   32,
						Descr:  "Data Register",
					},
					{
						Name:   "rx_sample_delay",
						Offset: 0xf0,
						Size:   32,
						Descr:  "RX Sample Delay Register",
					},
					{
						Name:   "spi_ctrlr0",
						Offset: 0xf4,
						Size:   32,
						Descr:  "SPI Control Register",
						Fields: []soc.Field{
							{Name: "wait_cycles", Msb: 15, Lsb: 11, Descr: "WAIT_CYCLES"},
							{Name: "inst_length", Msb: 9, Lsb: 8, Descr: "INSTRUCTION_LENGTH"},
							{Name: "addr_length", Msb: 5, Lsb: 2, Descr: "ADDR_LENGTH"},
							{Name: "aitm", Msb: 1, Lsb: 0, Descr: "instruction_address_trans_mode", Enums: soc.Enum{1: "addr_standard", 2: "as_frame_format", 0: "standard"}},
						},
					},
					{
						Name:   "xip_mode_bits",
						Offset: 0xfc,
						Size:   32,
						Descr:  "XIP Mode bits",
					},
					{
						Name:   "xip_incr_inst",
						Offset: 0x100,
						Size:   32,
						Descr:  "XIP INCR transfer opcode",
					},
					{
						Name:   "xip_wrap_inst",
						Offset: 0x104,
						Size:   32,
						Descr:  "XIP WRAP transfer opcode",
					},
					{
						Name:   "xip_ctrl",
						Offset: 0x108,
						Size:   32,
						Descr:  "XIP Control Register",
					},
					{
						Name:   "xip_ser",
						Offset: 0x10c,
						Size:   32,
						Descr:  "XIP Slave Enable Register",
					},
					{
						Name:   "xrxoicr",
						Offset: 0x110,
						Size:   32,
						Descr:  "XIP Receive FIFO Overflow Interrupt Clear Register",
					},
					{
						Name:   "xip_cnt_time_out",
						Offset: 0x114,
						Size:   32,
						Descr:  "XIP time out register for continuous transfers",
					},
					{
						Name:   "endian",
						Offset: 0x118,
						Size:   32,
						Descr:  "ENDIAN",
					},
				},
			},
		},
	}
}
