// Seed: 596195374
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always id_12 = id_13;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri id_7,
    output supply1 id_8,
    input wand id_9,
    input supply1 id_10
);
  wire id_12;
  wire id_13;
  module_0(
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
endmodule
