\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{System Specifications}{}% 2
\BOOKMARK [1][-]{section.3}{Link Budget}{}% 3
\BOOKMARK [1][-]{section.4}{Design Description}{}% 4
\BOOKMARK [2][-]{subsection.4.1}{Frequency and Phase Synchronization}{section.4}% 5
\BOOKMARK [1][-]{section.5}{Design Motivation}{}% 6
\BOOKMARK [2][-]{subsection.5.1}{System specifications}{section.5}% 7
\BOOKMARK [3][-]{subsubsection.5.1.1}{Transmit Power}{subsection.5.1}% 8
\BOOKMARK [3][-]{subsubsection.5.1.2}{Modulation Scheme}{subsection.5.1}% 9
\BOOKMARK [3][-]{subsubsection.5.1.3}{Bandwidth}{subsection.5.1}% 10
\BOOKMARK [2][-]{subsection.5.2}{System Architecture}{section.5}% 11
\BOOKMARK [2][-]{subsection.5.3}{Implemented Functionality}{section.5}% 12
\BOOKMARK [3][-]{subsubsection.5.3.1}{Source Encoding}{subsection.5.3}% 13
\BOOKMARK [3][-]{subsubsection.5.3.2}{Scrambler}{subsection.5.3}% 14
\BOOKMARK [3][-]{subsubsection.5.3.3}{FEC}{subsection.5.3}% 15
\BOOKMARK [3][-]{subsubsection.5.3.4}{Frequency and Phase Synchronization}{subsection.5.3}% 16
\BOOKMARK [1][-]{section.6}{Measurements and Verification}{}% 17
\BOOKMARK [2][-]{subsection.6.1}{Verification of System Parameters}{section.6}% 18
\BOOKMARK [2][-]{subsection.6.2}{Performance Measurements}{section.6}% 19
\BOOKMARK [2][-]{subsection.6.3}{Discussion of Obtained Results}{section.6}% 20
\BOOKMARK [1][-]{section.7}{Conclusion}{}% 21
\BOOKMARK [1][-]{section*.1}{References}{}% 22
\BOOKMARK [1][-]{section*.2}{Appendix A: Block Diagram}{}% 23
