#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct  3 18:48:19 2022
# Process ID: 1452
# Current directory: D:/LogicDesignLab/lab2_advanced/lab2_advanced.runs/synt_1
# Command line: vivado.exe -log Decode_And_Execute_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Decode_And_Execute_fpga.tcl
# Log file: D:/LogicDesignLab/lab2_advanced/lab2_advanced.runs/synt_1/Decode_And_Execute_fpga.vds
# Journal file: D:/LogicDesignLab/lab2_advanced/lab2_advanced.runs/synt_1\vivado.jou
#-----------------------------------------------------------
source Decode_And_Execute_fpga.tcl -notrace
Command: synth_design -top Decode_And_Execute_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10736
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module half_adder [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Multiplier_4bit.v:52]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module adder [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Multiplier_4bit.v:64]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module nand_and [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:2]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module nand_or [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module nand_not [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:27]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module nand_xor [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:36]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decode_And_Execute_fpga' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/new/Lab2_Team30_Decode_And_Execute_fpga.v:69]
INFO: [Synth 8-6157] synthesizing module 'Decode_And_Execute' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:230]
INFO: [Synth 8-6157] synthesizing module 'suber4bit' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:119]
INFO: [Synth 8-6157] synthesizing module 'complementer4bit' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:108]
INFO: [Synth 8-6157] synthesizing module 'ug_not' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:3]
INFO: [Synth 8-6157] synthesizing module 'Universal_Gate' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Universal_Gate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Universal_Gate' (1#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Universal_Gate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ug_not' (2#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder4bit' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:93]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Multiplier_4bit.v:64]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Multiplier_4bit.v:52]
INFO: [Synth 8-6157] synthesizing module 'nand_and' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'nand_and' (3#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'nand_xor' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:36]
INFO: [Synth 8-6157] synthesizing module 'nand_not' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:27]
INFO: [Synth 8-6155] done synthesizing module 'nand_not' (4#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:27]
INFO: [Synth 8-6157] synthesizing module 'nand_or' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:14]
INFO: [Synth 8-6155] done synthesizing module 'nand_or' (5#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:14]
INFO: [Synth 8-6155] done synthesizing module 'nand_xor' (6#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Ripple_Carry_Adder.v:36]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (7#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Multiplier_4bit.v:52]
INFO: [Synth 8-6155] done synthesizing module 'adder' (8#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Multiplier_4bit.v:64]
INFO: [Synth 8-6155] done synthesizing module 'adder4bit' (9#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:93]
INFO: [Synth 8-6155] done synthesizing module 'complementer4bit' (10#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:108]
INFO: [Synth 8-6155] done synthesizing module 'suber4bit' (11#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:119]
INFO: [Synth 8-6157] synthesizing module 'ug_or' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ug_or' (12#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'ug_and' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ug_and' (13#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:12]
INFO: [Synth 8-6157] synthesizing module 'ari_r_shift' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:131]
INFO: [Synth 8-6155] done synthesizing module 'ari_r_shift' (14#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:131]
INFO: [Synth 8-6157] synthesizing module 'cir_l_shift' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:145]
INFO: [Synth 8-6155] done synthesizing module 'cir_l_shift' (15#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:145]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:159]
INFO: [Synth 8-6157] synthesizing module 'ug_xnor' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:52]
INFO: [Synth 8-6155] done synthesizing module 'ug_xnor' (16#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:52]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (17#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:159]
INFO: [Synth 8-6157] synthesizing module 'mux8' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:205]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:188]
INFO: [Synth 8-6155] done synthesizing module 'mux' (18#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:188]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (19#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:205]
INFO: [Synth 8-6155] done synthesizing module 'Decode_And_Execute' (20#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/imports/LogicDesignLab/Lab2_Team30_Decode_And_Execute.v:230]
INFO: [Synth 8-6157] synthesizing module 'seg_display' [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/new/Lab2_Team30_Decode_And_Execute_fpga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_display' (21#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/new/Lab2_Team30_Decode_And_Execute_fpga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode_And_Execute_fpga' (22#1) [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/sources_1/new/Lab2_Team30_Decode_And_Execute_fpga.v:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1000.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/LogicDesignLab/lab2_advanced/lab2_advanced.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Decode_And_Execute_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Decode_And_Execute_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dae/ARS/a3' (ug_not) to 'dae/ARS/a2'
INFO: [Synth 8-223] decloning instance 'dae/cmp/g5[2]' (ug_not) to 'dae/cmp/g5[0]'
INFO: [Synth 8-223] decloning instance 'dae/cmp/g5[2]' (ug_not) to 'dae/cmp/g0[2]'
INFO: [Synth 8-223] decloning instance 'dae/cmp/g5[2]' (ug_not) to 'dae/cmp/g0[1]'
INFO: [Synth 8-223] decloning instance 'dae/cmp/g5[2]' (ug_not) to 'dae/cmp/g0[0]'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT4 |     1|
|3     |LUT5 |     6|
|4     |LUT6 |    18|
|5     |IBUF |    11|
|6     |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.742 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.742 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.742 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.742 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/LogicDesignLab/lab2_advanced/lab2_advanced.runs/synt_1/Decode_And_Execute_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Decode_And_Execute_fpga_utilization_synth.rpt -pb Decode_And_Execute_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 18:48:48 2022...
