ncverilog: 06.20-s004: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
TOOL:	ncverilog	06.20-s004: Started on Apr 27, 2018 at 21:15:30 JST
ncverilog
	+access+r
	ff16_test.v
	ff16.v
file: ff16_test.v
	module worklib.test:v
		errors: 0, warnings: 0
file: ff16.v
	module worklib.ff16:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ff16:v <0x434689ad>
			streams:   3, words:   959
		worklib.test:v <0x23a89994>
			streams:   5, words:  1987
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:                4       4
		Scalar wires:             1       -
		Vectored wires:           3       -
		Always blocks:            2       2
		Initial blocks:           1       1
		Cont. assignments:        1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
ncsim> source /usr/local/vdec/cadence/IUS06.20.004/tools/inca/files/ncsimrc
ncsim> run
od=000e
Simulation complete via $finish(1) at time 5 NS + 0
./ff16_test.v:21 	$display("od=%h", od); $finish;
ncsim> exit
TOOL:	ncverilog	06.20-s004: Exiting on Apr 27, 2018 at 21:15:33 JST  (total: 00:00:03)
