
*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/Measurements_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/VivadoProjects/xfer_req_signal_projection/xfer_req_signal_projection.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/VivadoProjects/TDC_vhdl/TDC_vhdl.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/UserMemoryAccess_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/Singleshot_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/adi/hdl/projects/daq2/ip_repo/USER_PIN_CONTROL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Xandr/OneDrive - Universidade de Aveiro/MEMORY_Buffer/MEMORY_Buffer.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 385.316 ; gain = 29.230
Command: synth_design -top system_top -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14344 
WARNING: [Synth 8-2611] redeclaration of ansi port up_es_reset is not allowed [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:167]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 533.305 ; gain = 135.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [C:/adi/hdl/projects/daq2/zc706/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6157] synthesizing module 'daq2_spi' [C:/adi/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'daq2_spi' (4#1) [C:/adi/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [C:/adi/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (5#1) [C:/adi/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [C:/adi/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (5#1) [C:/adi/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:7405]
INFO: [Synth 8-3491] module 'system_axi_bram_ctrl_0_1' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/synth/system_axi_bram_ctrl_0_1.vhd:59' bound to instance 'BRAM_CONTROLLER' of component 'system_axi_bram_ctrl_0_1' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9225]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/synth/system_axi_bram_ctrl_0_1.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30482' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/synth/system_axi_bram_ctrl_0_1.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-3919] null assignment ignored [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11670]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (6#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11670]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23289]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (7#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (8#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (9#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (10#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (11#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (12#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (13#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24481]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24759]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (14#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29169]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16206]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:20111]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21452]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15714]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (15#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (16#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (17#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (18#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_1' (19#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/synth/system_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-3491] module 'system_Counter_Xbits_0_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Counter_Xbits_0_0_1/synth/system_Counter_Xbits_0_0.vhd:56' bound to instance 'Counter_XBits' of component 'system_Counter_Xbits_0_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9268]
INFO: [Synth 8-638] synthesizing module 'system_Counter_Xbits_0_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Counter_Xbits_0_0_1/synth/system_Counter_Xbits_0_0.vhd:66]
	Parameter bits bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'Counter_Xbits' declared at 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/Counter_Xbits.vhd:31' bound to instance 'U0' of component 'Counter_Xbits' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Counter_Xbits_0_0_1/synth/system_Counter_Xbits_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Counter_Xbits' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/Counter_Xbits.vhd:41]
	Parameter bits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter_Xbits' (20#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/Counter_Xbits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'system_Counter_Xbits_0_0' (21#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Counter_Xbits_0_0_1/synth/system_Counter_Xbits_0_0.vhd:66]
INFO: [Synth 8-3491] module 'system_DFlipFlop_0_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_DFlipFlop_0_0_1/synth/system_DFlipFlop_0_0.vhd:56' bound to instance 'DFlipFlop_0' of component 'system_DFlipFlop_0_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9276]
INFO: [Synth 8-638] synthesizing module 'system_DFlipFlop_0_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_DFlipFlop_0_0_1/synth/system_DFlipFlop_0_0.vhd:64]
INFO: [Synth 8-3491] module 'DFlipFlop' declared at 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/FlipflopD.vhd:34' bound to instance 'U0' of component 'DFlipFlop' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_DFlipFlop_0_0_1/synth/system_DFlipFlop_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/FlipflopD.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (22#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/FlipflopD.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'system_DFlipFlop_0_0' (23#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_DFlipFlop_0_0_1/synth/system_DFlipFlop_0_0.vhd:64]
INFO: [Synth 8-3491] module 'system_xlconstant_1_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_xlconstant_1_0_1/synth/system_xlconstant_1_0.v:57' bound to instance 'GND' of component 'system_xlconstant_1_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9282]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_1_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_xlconstant_1_0_1/synth/system_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (24#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_1_0' (25#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_xlconstant_1_0_1/synth/system_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'system_GND_1_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57' bound to instance 'GND_1' of component 'system_GND_1_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9286]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (26#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-3491] module 'system_Mem_Buffer_0_1' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Mem_Buffer_0_1/synth/system_Mem_Buffer_0_1.vhd:56' bound to instance 'Mem_Buffer_0' of component 'system_Mem_Buffer_0_1' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9290]
INFO: [Synth 8-638] synthesizing module 'system_Mem_Buffer_0_1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Mem_Buffer_0_1/synth/system_Mem_Buffer_0_1.vhd:67]
	Parameter ADDRESS_BITS bound to: 128 - type: integer 
	Parameter Data_size bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Mem_Buffer' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cf63/Mem_Buffer.vhd:35' bound to instance 'U0' of component 'Mem_Buffer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Mem_Buffer_0_1/synth/system_Mem_Buffer_0_1.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Mem_Buffer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cf63/Mem_Buffer.vhd:46]
	Parameter ADDRESS_BITS bound to: 128 - type: integer 
	Parameter Data_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mem_Buffer' (27#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cf63/Mem_Buffer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'system_Mem_Buffer_0_1' (28#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Mem_Buffer_0_1/synth/system_Mem_Buffer_0_1.vhd:67]
INFO: [Synth 8-3491] module 'system_Singleshot_0_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Singleshot_0_0/synth/system_Singleshot_0_0.vhd:56' bound to instance 'Singleshot_0' of component 'system_Singleshot_0_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9299]
INFO: [Synth 8-638] synthesizing module 'system_Singleshot_0_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Singleshot_0_0/synth/system_Singleshot_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Singleshot_v1_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0.vhd:5' bound to instance 'U0' of component 'Singleshot_v1_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Singleshot_0_0/synth/system_Singleshot_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'Singleshot_v1_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Singleshot_v1_0_S00_AXI' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0_S00_AXI.vhd:5' bound to instance 'Singleshot_v1_0_S00_AXI_inst' of component 'Singleshot_v1_0_S00_AXI' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Singleshot_v1_0_S00_AXI' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0_S00_AXI.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'Singleshot_v1_0_S00_AXI' (29#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Singleshot_v1_0' (30#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/be26/hdl/Singleshot_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_Singleshot_0_0' (31#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_Singleshot_0_0/synth/system_Singleshot_0_0.vhd:83]
INFO: [Synth 8-3491] module 'system_StateMachine_0_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_StateMachine_0_0_1/synth/system_StateMachine_0_0.vhd:56' bound to instance 'State_Machine' of component 'system_StateMachine_0_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9324]
INFO: [Synth 8-638] synthesizing module 'system_StateMachine_0_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_StateMachine_0_0_1/synth/system_StateMachine_0_0.vhd:69]
INFO: [Synth 8-3491] module 'StateMachine' declared at 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/StateMachine.vhd:29' bound to instance 'U0' of component 'StateMachine' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_StateMachine_0_0_1/synth/system_StateMachine_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'StateMachine' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/StateMachine.vhd:41]
WARNING: [Synth 8-614] signal 'wraparound' is read in the process but is not in the sensitivity list [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/StateMachine.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'StateMachine' (32#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/new/StateMachine.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'system_StateMachine_0_0' (33#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_StateMachine_0_0_1/synth/system_StateMachine_0_0.vhd:69]
INFO: [Synth 8-3491] module 'system_blk_mem_gen_0_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0_1/synth/system_blk_mem_gen_0_0.vhd:59' bound to instance 'UserMemoryAccess_BRAM' of component 'system_blk_mem_gen_0_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9335]
INFO: [Synth 8-638] synthesizing module 'system_blk_mem_gen_0_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0_1/synth/system_blk_mem_gen_0_0.vhd:75]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     30.235272 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0_1/synth/system_blk_mem_gen_0_0.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'system_blk_mem_gen_0_0' (44#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0_1/synth/system_blk_mem_gen_0_0.vhd:75]
INFO: [Synth 8-3491] module 'system_axi_ad9144_core_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_core_0/synth/system_axi_ad9144_core_0.v:57' bound to instance 'axi_ad9144_core' of component 'system_axi_ad9144_core_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9350]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_core_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_core_0/synth/system_axi_ad9144_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9144' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e097/axi_ad9144.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter QUAD_OR_DUAL_N bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_regmap.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (45#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (46#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (46#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (47#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 1'b0 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 589922 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (48#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (48#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (49#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (50#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (51#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_common.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' (52#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_regmap.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_core' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_core.v:26]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter DAC_CDW bound to: 64 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_CDW bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_channel' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_channel.v:26]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 20 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 20 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter CLK_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_2.v:38]
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 20 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 18 - type: integer 
	Parameter CORDIC bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 2 - type: integer 
	Parameter DDS_D_DW bound to: 20 - type: integer 
	Parameter DDS_P_DW bound to: 18 - type: integer 
	Parameter C_T_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_1.v:38]
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 20 - type: integer 
	Parameter DDS_P_DW bound to: 18 - type: integer 
	Parameter DDS_CORDIC_TYPE bound to: 1 - type: integer 
	Parameter DDS_POLINOMIAL_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_sine_cordic.v:38]
	Parameter PHASE_DW bound to: 18 - type: integer 
	Parameter CORDIC_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter LUT_FSCALE bound to: 262144 - type: integer 
	Parameter X_FSCALE bound to: 1048576 - type: integer 
	Parameter APROX_DW_GAIN_ERR bound to: 4 - type: integer 
	Parameter X_VALUE bound to: 20'b01001101101110100011 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:61]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:77]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized11' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized11' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized12' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized12' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized13' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized13' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized14' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized14' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized15' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 18 - type: integer 
	Parameter D_DW bound to: 20 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized15' (53#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (54#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 21 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 21 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (55#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (56#1) [C:/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (57#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (58#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (59#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (60#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_channel' (61#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_channel.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_framer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_framer.v:26]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter FRAMES_PER_BEAT bound to: 4 - type: integer 
	Parameter SAMPLES_PER_BEAT bound to: 8 - type: integer 
	Parameter BITS_PER_CHANNEL_PER_FRAME bound to: 16 - type: integer 
	Parameter BITS_PER_LANE_PER_FRAME bound to: 8 - type: integer 
	Parameter TAIL_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (62#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (62#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_framer' (63#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_framer.v:26]
INFO: [Synth 8-6157] synthesizing module 'ad_ip_jesd204_tpl_dac_pn' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_pn.v:26]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DW bound to: 63 - type: integer 
	Parameter PN7_W bound to: 63 - type: integer 
	Parameter PN15_W bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_pn' (64#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_pn.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac_core' (65#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac_core.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_ip_jesd204_tpl_dac' (66#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/31ab/ad_ip_jesd204_tpl_dac.v:26]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9144' (67#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e097/axi_ad9144.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_core_0' (68#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_core_0/synth/system_axi_ad9144_core_0.v:57]
INFO: [Synth 8-3491] module 'system_axi_ad9144_dma_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/synth/system_axi_ad9144_dma_0.v:57' bound to instance 'axi_ad9144_dma' of component 'system_axi_ad9144_dma_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9386]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_dma_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/synth/system_axi_ad9144_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac.v:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 16384 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 256 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262753 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (69#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (70#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (71#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (71#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (72#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (73#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (74#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 26 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 26 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_axi_stream' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/dest_axi_stream.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_response_generator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/response_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_generator' (75#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/response_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_axi_stream' (76#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/dest_axi_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_mm_axi' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/src_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'splitter' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/splitter.v:38]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'splitter' (77#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/splitter.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/address_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 4'b1000 
	Parameter MAX_LENGTH bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (78#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_mm_axi' (79#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/src_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (79#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (80#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 130 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (81#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter BURST_LEN bound to: 8 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 3 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (82#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (83#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (84#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (85#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (85#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (85#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 57 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (85#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (86#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (86#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (87#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (88#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (89#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (90#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_dma_0' (91#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/synth/system_axi_ad9144_dma_0.v:57]
INFO: [Synth 8-3491] module 'system_axi_ad9144_fifo_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/synth/system_axi_ad9144_fifo_0.v:57' bound to instance 'axi_ad9144_fifo' of component 'system_axi_ad9144_fifo_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9432]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9144_fifo_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/synth/system_axi_ad9144_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_dacfifo' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo.v:38]
	Parameter ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FIFO_THRESHOLD_HI bound to: 65531 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_b2g' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_b2g' (92#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_g2b' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_g2b' (93#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem__parameterized0' (93#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_dacfifo_bypass' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo_bypass.v:38]
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter DAC_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DMA_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DMA_BUF_THRESHOLD_HI bound to: 11 - type: integer 
	Parameter DAC_BUF_THRESHOLD_LO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter A_DATA_WIDTH bound to: 128 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter B_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MIN_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (94#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'ad_b2g__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_b2g__parameterized0' (94#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_g2b__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_g2b__parameterized0' (94#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_mem_rea_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo_bypass.v:217]
INFO: [Synth 8-6155] done synthesizing module 'util_dacfifo_bypass' (95#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo_bypass.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_xfer_req_d_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo.v:185]
INFO: [Synth 8-6155] done synthesizing module 'util_dacfifo' (96#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/dde9/util_dacfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9144_fifo_0' (97#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/synth/system_axi_ad9144_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_ad9144_jesd_imp_1POUUDD' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:55]
INFO: [Synth 8-3491] module 'system_tx_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:57' bound to instance 'tx' of component 'system_tx_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:239]
INFO: [Synth 8-6157] synthesizing module 'system_tx_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 256 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 64 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter DW bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_lane' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx_lane.v:47]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler' (98#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_scrambler.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_lane' (99#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx_lane.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lmfc' (100#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9857/jesd204_lmfc.v:47]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_WAIT bound to: 2'b00 
	Parameter STATE_CGS bound to: 2'b01 
	Parameter STATE_ILAS bound to: 2'b10 
	Parameter STATE_DATA bound to: 2'b11 
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (100#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9c92/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_ctrl' (101#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/836f/jesd204_tx_ctrl.v:47]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter CW bound to: 3 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'system_tx_axi_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:57' bound to instance 'tx_axi' of component 'system_tx_axi_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:280]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 21 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:296]
	Parameter TOTAL_WIDTH bound to: 21 - type: integer 
	Parameter NUM_OF_EVENTS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_sysref.v:121]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e2c2/jesd204_up_tx.v:155]
WARNING: [Synth 8-5856] 3D RAM up_cfg_ilas_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'axi_ad9144_jesd_imp_1POUUDD' (111#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:55]
INFO: [Synth 8-3491] module 'system_axi_ad9144_jesd_rstgen_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:59' bound to instance 'axi_ad9144_jesd_rstgen' of component 'system_axi_ad9144_jesd_rstgen_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9488]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_jesd_rstgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (113#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (114#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (115#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (116#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (117#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_jesd_rstgen_0' (118#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:74]
INFO: [Synth 8-3491] module 'system_axi_ad9144_upack_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_upack_0/synth/system_axi_ad9144_upack_0.v:57' bound to instance 'axi_ad9144_upack' of component 'system_axi_ad9144_upack_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9501]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 512 - type: integer 
	Parameter SEL_WIDTH bound to: 64 - type: integer 
	Parameter EXT_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:195]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 2 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 512 - type: integer 
	Parameter SEL_WIDTH bound to: 128 - type: integer 
	Parameter EXT_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-4471] merging register 'dac_dsf_req_d1_reg' into 'dac_valid_d1_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:91]
INFO: [Synth 8-4471] merging register 'dac_dsf_sync_d1_reg' into 'dac_valid_d1_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:92]
WARNING: [Synth 8-6014] Unused sequential element dac_dsf_req_d1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:91]
WARNING: [Synth 8-6014] Unused sequential element dac_dsf_sync_d1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:92]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_6_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:961]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:962]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1154]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1644]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1836]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_4_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:2496]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_6_2_0_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:961]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_2_0_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:962]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_2_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1154]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_3_0_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1644]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_3_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:1836]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_4_0_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dmx.v:2496]
INFO: [Synth 8-3491] module 'system_axi_ad9144_xcvr_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_xcvr_0/synth/system_axi_ad9144_xcvr_0.v:57' bound to instance 'axi_ad9144_xcvr' of component 'system_axi_ad9144_xcvr_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9516]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111101 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000000111011 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010001 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010000 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101001111 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:397]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'system_axi_ad9680_core_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_core_0/synth/system_axi_ad9680_core_0.v:57' bound to instance 'axi_ad9680_core' of component 'system_axi_ad9680_core_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9616]
	Parameter ID bound to: 0 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 655458 - type: integer 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_start_code_reg[31:0]' into 'up_adc_gpio_out_int_reg[31:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_common.v:329]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_common.v:329]
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CDW_RAW bound to: 56 - type: integer 
	Parameter CDW_FMT bound to: 64 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DW bound to: 55 - type: integer 
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter TAIL_BITS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter H bound to: 1 - type: integer 
	Parameter HD bound to: 1 - type: integer 
	Parameter OCT_OFFSET bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'system_axi_ad9680_cpack_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/synth/system_axi_ad9680_cpack_0.v:57' bound to instance 'axi_ad9680_cpack' of component 'system_axi_ad9680_cpack_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9653]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:135]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 128 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_samples_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:79]
WARNING: [Synth 8-6014] Unused sequential element adc_data_int_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack_dsf.v:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack.v:206]
INFO: [Synth 8-638] synthesizing module 'axi_ad9680_jesd_imp_9H50XX' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:385]
INFO: [Synth 8-3491] module 'system_rx_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57' bound to instance 'rx' of component 'system_rx_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:599]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 512 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DW bound to: 128 - type: integer 
	Parameter CW bound to: 16 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter MAX_DATA_PATH_WIDTH bound to: 8 - type: integer 
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_ILAS bound to: 1'b1 
	Parameter STATE_DATA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element multi_frame_counter_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:104]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:112]
WARNING: [Synth 8-6014] Unused sequential element frame_length_error_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:121]
WARNING: [Synth 8-6014] Unused sequential element frame_counter_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_ilas_monitor.v:131]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CGS_STATE_INIT bound to: 2'b00 
	Parameter CGS_STATE_CHECK bound to: 2'b01 
	Parameter CGS_STATE_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_cgs.v:92]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 176 - type: integer 
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 129 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter STATUS_STATE_RESET bound to: 2'b01 
	Parameter STATUS_STATE_WAIT_FOR_PHY bound to: 2'b01 
	Parameter STATUS_STATE_CGS bound to: 2'b10 
	Parameter STATUS_STATE_SYNCHRONIZED bound to: 2'b11 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_WAIT_FOR_PHY bound to: 1 - type: integer 
	Parameter STATE_CGS bound to: 2 - type: integer 
	Parameter STATE_DEGLITCH bound to: 3 - type: integer 
	Parameter STATE_SYNCHRONIZED bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx_ctrl.v:114]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx.v:336]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d2_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/43b4/jesd204_rx.v:337]
INFO: [Synth 8-3491] module 'system_rx_axi_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57' bound to instance 'rx_axi' of component 'system_rx_axi_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:652]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 256 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 19 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 4096 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/e642/jesd204_up_common.v:296]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter LANE_BASE_ADDR bound to: 24 - type: integer 
	Parameter NUM_OF_BITS bound to: 138 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_rx.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8aa3/jesd204_up_rx.v:179]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9680_jesd_imp_9H50XX' (161#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:385]
INFO: [Synth 8-3491] module 'system_axi_ad9680_jesd_rstgen_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:59' bound to instance 'axi_ad9680_jesd_rstgen' of component 'system_axi_ad9680_jesd_rstgen_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9716]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_jesd_rstgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_jesd_rstgen_0' (162#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:74]
INFO: [Synth 8-3491] module 'system_axi_ad9680_xcvr_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/synth/system_axi_ad9680_xcvr_0.v:57' bound to instance 'axi_ad9680_xcvr' of component 'system_axi_ad9680_xcvr_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9729]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111101 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000000111011 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010001 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010000 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101001111 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:427]
INFO: [Synth 8-4471] merging register 'up_icm_wr_reg' into 'up_icm_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:288]
INFO: [Synth 8-4471] merging register 'up_icm_busy_reg' into 'up_icm_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:291]
WARNING: [Synth 8-6014] Unused sequential element up_icm_wr_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_icm_busy_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:291]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:4817]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:771]
INFO: [Synth 8-3491] module 'system_auto_pc_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:945]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 46 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (181#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:771]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1072]
INFO: [Synth 8-3491] module 'system_auto_pc_1' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_1' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1246]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (183#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1072]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1373]
INFO: [Synth 8-3491] module 'system_auto_pc_2' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_2_1/synth/system_auto_pc_2.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_2' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1547]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 44 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 17 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 17 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (185#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1373]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1674]
INFO: [Synth 8-3491] module 'system_auto_pc_3' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_3' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1848]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 15 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (187#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1674]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1975]
INFO: [Synth 8-3491] module 'system_auto_pc_4' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_4' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2149]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (189#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:1975]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2276]
INFO: [Synth 8-3491] module 'system_auto_pc_5' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_5' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2450]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (191#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2276]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2577]
INFO: [Synth 8-3491] module 'system_auto_pc_6' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_6/synth/system_auto_pc_6.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_6' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2751]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (193#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2577]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GBLMBI' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2878]
INFO: [Synth 8-3491] module 'system_auto_pc_7' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_7/synth/system_auto_pc_7.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_7' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3052]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GBLMBI' (195#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:2878]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_E05M9W' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3187]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_E05M9W' (196#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3187]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_17AVPN9' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3366]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_17AVPN9' (197#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3366]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:4204]
INFO: [Synth 8-3491] module 'system_auto_pc_8' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_8/synth/system_auto_pc_8.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_8' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:4445]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (199#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:4204]
INFO: [Synth 8-3491] module 'system_xbar_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60' bound to instance 'xbar' of component 'system_xbar_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:6516]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000100101010100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010010100000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101001100000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 320'b00000000000000000000000000000000000000000000000000000000000011010000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000100101010100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010010100000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101001100000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 640'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000111111111111100000000000000000000000000000000010000111100000000001111111111110000000000000000000000000000000001000100101010100011111111111111000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010001001010010111111111111111110000000000000000000000000000000001111100010000100000111111111111000000000000000000000000000000000100010010101001001111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000100101001101111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 11 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
	Parameter P_M_AXILITE_MASK bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000100101010100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010010100000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101001100000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000111111111111100000000000000000000000000000000010000111100000000001111111111110000000000000000000000000000000001000100101010100011111111111111000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010001001010010111111111111111110000000000000000000000000000000001111100010000100000111111111111000000000000000000000000000000000100010010101001001111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000100101001101111111111111111 
	Parameter C_TARGET_QUAL bound to: 11'b01111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 75 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (210#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:4817]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp1_interconnect_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:6985]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_H1ZQRK' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3515]
INFO: [Synth 8-3491] module 'system_auto_ds_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_ds_0/synth/system_auto_ds_0.v:58' bound to instance 'auto_ds' of component 'system_auto_ds_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3613]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 38'b11111111111111111111111111111100000000 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_18_axi3_conv does not have driver. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1056]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 38'b00000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:968]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_H1ZQRK' (239#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3515]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp1_interconnect_0' (240#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:6985]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp3_interconnect_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:7154]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_MCTRXI' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3714]
INFO: [Synth 8-3491] module 'system_auto_pc_9' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_pc_9/synth/system_auto_pc_9.v:58' bound to instance 'auto_pc' of component 'system_auto_pc_9' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3987]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'system_auto_us_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58' bound to instance 'auto_us' of component 'system_auto_us_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:4044]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_MCTRXI' (248#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:3714]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp3_interconnect_0' (249#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:7154]
INFO: [Synth 8-3491] module 'system_sys_concat_intc_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58' bound to instance 'sys_concat_intc' of component 'system_sys_concat_intc_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:10251]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'system_sys_ps7_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60' bound to instance 'sys_ps7' of component 'system_sys_ps7_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:10271]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:687]
INFO: [Synth 8-3491] module 'system_sys_rstgen_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:59' bound to instance 'sys_rstgen' of component 'system_sys_rstgen_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:10459]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (256#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (256#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (257#1) [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
INFO: [Synth 8-3491] module 'system_util_daq2_xcvr_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/synth/system_util_daq2_xcvr_0.v:57' bound to instance 'util_daq2_xcvr' of component 'system_util_daq2_xcvr_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:10472]
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0000110000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter TX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_LANE_INVERT bound to: 0 - type: integer 
	Parameter RX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RX_LANE_INVERT bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0000110000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000110000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_POLARITY bound to: 0 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RX_POLARITY bound to: 0 - type: integer 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 4 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b11111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter ES_SDATA_MASK bound to: 80'b11111111111111111111111111111111111111110000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 1994880 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b111 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b111 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-3491] module 'system_xlconstant_0_0' declared at 'c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'system_xlconstant_0_0' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:10705]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Singleshot_0'. This will prevent further optimization [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9299]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Mem_Buffer_0'. This will prevent further optimization [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9290]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DFlipFlop_0'. This will prevent further optimization [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:9276]
INFO: [Synth 8-256] done synthesizing module 'system' (265#1) [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/synth/system.vhd:7405]
WARNING: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_es_reset
WARNING: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_lpm_dfe_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:34 ; elapsed = 00:04:45 . Memory (MB): peak = 1077.473 ; gain = 679.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:36 ; elapsed = 00:04:48 . Memory (MB): peak = 1077.473 ; gain = 679.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:36 ; elapsed = 00:04:48 . Memory (MB): peak = 1077.473 ; gain = 679.547
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1603.066 ; gain = 0.066
Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/constrs_1/new/system.xdc]
Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/system_constr.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/adi/hdl/projects/daq2/zc706/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk_p'. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk_n'. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_rst'. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_plddr3_constr.xdc]
Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_vsync'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_hsync'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data_e'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[0]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[1]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[2]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[3]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[4]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[5]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[6]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[7]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[8]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[9]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[10]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[11]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[12]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[13]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[14]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[15]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[16]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[17]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[18]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[19]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[20]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[21]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[22]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[23]'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spdif'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_scl'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_sda'. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/adi/hdl/projects/common/zc706/zc706_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1612.098 ; gain = 0.488
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1612.449 ; gain = 0.352
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1614.281 ; gain = 0.355
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  DSP48E => DSP48E1: 16 instances
  FDR => FDRE: 37 instances
  MUXCY_L => MUXCY: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  SRL16 => SRL16E: 3 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1614.633 ; gain = 0.352
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1614.633 ; gain = 0.352
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:29 ; elapsed = 00:05:40 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:29 ; elapsed = 00:05:40 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_fifo_d_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_fifo_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_fifo_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_bypass_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_bypass_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_bypass_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_bypass_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_req_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_waddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_waddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_mem_raddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_mem_raddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_mem_raddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_mem_raddr_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_mem_raddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_mem_raddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_mem_raddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_mem_raddr_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_rst_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 20).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_rx_rst_done_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_rx_rst_done_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_rx_rst_done_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_rx_rst_done_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_rx_rst_done_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_rx_rst_done_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rx_rst_done_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rx_rst_done_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_tx_rst_done_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_tx_rst_done_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_tx_rst_done_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_tx_rst_done_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_tx_rst_done_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_tx_rst_done_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_tx_rst_done_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_tx_rst_done_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 156).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 159).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 159).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 159).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 159).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 162).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_dma/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 177).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 180).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 186).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_daq2_xcvr/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 201).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 204).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 240).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst. (constraint file  C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/dont_touch.xdc, line 245).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_lmfc/sysref_d1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_lmfc/sysref_d2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc, line 2).
Applied set_property IOB = TRUE for i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_lmfc/sysref_r_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_d1_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_d2_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc, line 2).
Applied set_property IOB = TRUE for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg. (constraint file  c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc, line 8).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_cpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_daq2_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/Mem_Buffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/Singleshot_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/State_Machine. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/Counter_XBits. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/DFlipFlop_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/UserMemoryAccess_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/BRAM_CONTROLLER. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst /\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:31 ; elapsed = 00:05:42 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "spi_rd_wr_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr_rst_cmb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sng_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5546] ROM "act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "arb_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wraparound" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_start" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register s_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StateMachine'
INFO: [Synth 8-5544] ROM "Reset_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_response_manager'
INFO: [Synth 8-5544] ROM "burst_pointer_end" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_charisk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_skip_ilas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '512' to '64' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/295a/util_upack_dsf.v:196]
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_ies_voffset_step_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:390]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_max_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:391]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_min_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:392]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_min_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:394]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_step_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/9761/axi_adxcvr_up.v:395]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
INFO: [Synth 8-5544] ROM "status_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deglitch_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_align" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_cgs'
INFO: [Synth 8-5544] ROM "rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'up_fsm_reg' in module 'axi_adxcvr_es__parameterized0'
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "up_wr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "up_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_19_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                               00 |                               00
           state_capture |                               01 |                               01
            state_finish |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
               STATE_ACC |                              001 |                              001
       STATE_WRITE_RESPR |                              010 |                              010
        STATE_ZERO_COMPL |                              011 |                              011
      STATE_WRITE_ZRCMPL |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_dmac_response_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                              000 |                              000
      STATE_WAIT_FOR_PHY |                              001 |                              001
               STATE_CGS |                              010 |                              010
          STATE_DEGLITCH |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CGS_STATE_INIT |                              001 |                               00
         CGS_STATE_CHECK |                              010 |                               01
          CGS_STATE_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_cgs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ES_FSM_IDLE |         000000000000000000000001 |                            00000
     ES_FSM_HOFFSET_READ |         000000000000000000000010 |                            00001
     ES_FSM_HOFFSET_RRDY |         000000000000000000000100 |                            00010
    ES_FSM_HOFFSET_WRITE |         000000000000000000001000 |                            00011
     ES_FSM_HOFFSET_WRDY |         000000000000000000010000 |                            00100
     ES_FSM_VOFFSET_READ |         000000000000000000100000 |                            00101
     ES_FSM_VOFFSET_RRDY |         000000000000000001000000 |                            00110
    ES_FSM_VOFFSET_WRITE |         000000000000000010000000 |                            00111
     ES_FSM_VOFFSET_WRDY |         000000000000000100000000 |                            01000
        ES_FSM_CTRL_READ |         000000000000001000000000 |                            01001
        ES_FSM_CTRL_RRDY |         000000000000010000000000 |                            01010
      ES_FSM_START_WRITE |         000000000000100000000000 |                            01011
       ES_FSM_START_WRDY |         000000000001000000000000 |                            01100
      ES_FSM_STATUS_READ |         000000000010000000000000 |                            01101
      ES_FSM_STATUS_RRDY |         000000000100000000000000 |                            01110
       ES_FSM_STOP_WRITE |         000000001000000000000000 |                            01111
        ES_FSM_STOP_WRDY |         000000010000000000000000 |                            10000
        ES_FSM_SCNT_READ |         000000100000000000000000 |                            10001
        ES_FSM_SCNT_RRDY |         000001000000000000000000 |                            10010
        ES_FSM_ECNT_READ |         000010000000000000000000 |                            10011
        ES_FSM_ECNT_RRDY |         000100000000000000000000 |                            10100
        ES_FSM_AXI_WRITE |         001000000000000000000000 |                            10101
        ES_FSM_AXI_READY |         010000000000000000000000 |                            10110
           ES_FSM_UPDATE |         100000000000000000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'up_fsm_reg' using encoding 'one-hot' in module 'axi_adxcvr_es__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_19_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:00 ; elapsed = 00:06:15 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ad_dds_2                           |           4|     10751|
|2     |ad_dds__GC0                        |           1|       645|
|3     |ad_ip_jesd204_tpl_dac_channel__GC0 |           1|       716|
|4     |ad_ip_jesd204_tpl_dac_core__GC0    |           1|       472|
|5     |ad_ip_jesd204_tpl_dac_regmap       |           1|      5850|
|6     |util_upack_dmx                     |           4|     31428|
|7     |util_upack__GC0                    |           1|      2957|
|8     |util_cpack_mux                     |           4|     25025|
|9     |util_cpack__GC0                    |           1|      7352|
|10    |system__GCB0                       |           1|     29393|
|11    |system__GCB1                       |           1|     23134|
|12    |system__GCB2                       |           1|     16948|
|13    |system__GCB3                       |           1|     17327|
|14    |system_top__GC0                    |           1|        89|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack.v:214]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 544   
	   2 Input     20 Bit       Adders := 16    
	   3 Input     18 Bit       Adders := 272   
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 66    
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 21    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 15    
	   2 Input      6 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 53    
	   2 Input      4 Bit       Adders := 53    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 15    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 32    
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     57 Bit         XORs := 1     
	   2 Input     56 Bit         XORs := 4     
	   2 Input     49 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 8     
	   2 Input     20 Bit         XORs := 544   
	   2 Input     18 Bit         XORs := 272   
	   2 Input      1 Bit         XORs := 203   
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	             5056 Bit    Registers := 1     
	              512 Bit    Registers := 4     
	              176 Bit    Registers := 1     
	              167 Bit    Registers := 4     
	              138 Bit    Registers := 2     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 19    
	              112 Bit    Registers := 8     
	               96 Bit    Registers := 12    
	               80 Bit    Registers := 20    
	               78 Bit    Registers := 4     
	               75 Bit    Registers := 1     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 44    
	               62 Bit    Registers := 6     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 2     
	               48 Bit    Registers := 20    
	               46 Bit    Registers := 16    
	               44 Bit    Registers := 8     
	               42 Bit    Registers := 4     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 20    
	               32 Bit    Registers := 100   
	               30 Bit    Registers := 9     
	               29 Bit    Registers := 6     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 640   
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 288   
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1244  
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 71    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 86    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 79    
	                4 Bit    Registers := 140   
	                3 Bit    Registers := 90    
	                2 Bit    Registers := 147   
	                1 Bit    Registers := 1840  
+---RAMs : 
	            8192K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
	              128 Bit         RAMs := 4     
	              104 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 10    
	   4 Input    128 Bit        Muxes := 1     
	   9 Input    112 Bit        Muxes := 4     
	  13 Input     96 Bit        Muxes := 4     
	   2 Input     96 Bit        Muxes := 4     
	  17 Input     96 Bit        Muxes := 4     
	  17 Input     80 Bit        Muxes := 12    
	   2 Input     80 Bit        Muxes := 12    
	   9 Input     80 Bit        Muxes := 4     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 23    
	  17 Input     64 Bit        Muxes := 16    
	   7 Input     64 Bit        Muxes := 4     
	   2 Input     62 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 2     
	  17 Input     48 Bit        Muxes := 12    
	   2 Input     48 Bit        Muxes := 12    
	   9 Input     48 Bit        Muxes := 4     
	   2 Input     46 Bit        Muxes := 16    
	   2 Input     44 Bit        Muxes := 8     
	   2 Input     42 Bit        Muxes := 4     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 81    
	  25 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 4     
	  17 Input     32 Bit        Muxes := 4     
	  27 Input     32 Bit        Muxes := 2     
	  18 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 25    
	   7 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   8 Input     30 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 3     
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 15    
	   2 Input     23 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 16    
	   6 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 16    
	   3 Input     18 Bit        Muxes := 16    
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 512   
	  17 Input     16 Bit        Muxes := 184   
	   9 Input     16 Bit        Muxes := 104   
	  13 Input     16 Bit        Muxes := 44    
	   3 Input     16 Bit        Muxes := 241   
	   4 Input     16 Bit        Muxes := 40    
	   7 Input     16 Bit        Muxes := 20    
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 61    
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 40    
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 62    
	  17 Input      5 Bit        Muxes := 28    
	   3 Input      4 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 179   
	   4 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 95    
	   3 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 12    
	   8 Input      3 Bit        Muxes := 10    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 156   
	  17 Input      2 Bit        Muxes := 168   
	   9 Input      2 Bit        Muxes := 24    
	  13 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 100   
	   4 Input      2 Bit        Muxes := 39    
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1239  
	   3 Input      1 Bit        Muxes := 81    
	   9 Input      1 Bit        Muxes := 51    
	  13 Input      1 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 96    
	   7 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/486c/util_cpack.v:214]
Hierarchical RTL Component report 
Module up_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module up_xfer_cntrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_dac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ad_dds_cordic_pipe__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_sine_cordic__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module ad_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module ad_dds_cordic_pipe 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_cordic_pipe__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
Module ad_dds_sine_cordic 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module ad_dds_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 4     
Module ad_dds 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_dac_channel 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_ip_jesd204_tpl_dac_pn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     57 Bit         XORs := 1     
	   2 Input     49 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module util_upack_dmx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 226   
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 46    
	   2 Input     16 Bit        Muxes := 89    
	   9 Input     16 Bit        Muxes := 26    
	  13 Input     16 Bit        Muxes := 11    
	   3 Input     16 Bit        Muxes := 42    
	   4 Input     16 Bit        Muxes := 10    
	   7 Input     16 Bit        Muxes := 5     
	  17 Input      2 Bit        Muxes := 42    
	   9 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_upack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
Module util_upack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
Module util_upack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_cpack_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 5     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	  17 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	  17 Input     48 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module util_cpack 
Detailed RTL Component Info : 
+---Registers : 
	             5056 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi_adxcvr_mdrp__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_es__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  24 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 15    
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_up__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module up_axi__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_adxcvr_mdrp__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_up 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module up_axi__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module util_adxcvr_xcm 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module util_adxcvr_xch__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module jesd204_lmfc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_tx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_eof_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module up_axi__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module up_clock_mon__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_up_common 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module jesd204_up_sysref__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module jesd204_up_tx 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 4     
Module axi_jesd204_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     75 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module Singleshot_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module StateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Counter_Xbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module up_xfer_cntrl__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_adc_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_xcvr_rx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_ip_jesd204_tpl_adc_pnmon__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               56 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_ip_jesd204_tpl_adc_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               56 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline_stage__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              176 Bit    Registers := 1     
Module pipeline_stage__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
Module jesd204_lmfc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module jesd204_rx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module jesd204_eof_generator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_lane_latency_monitor 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module align_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane__2 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane__3 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module jesd204_rx_lane 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module up_clock_mon__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_up_common__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module jesd204_up_sysref 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              138 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module jesd204_up_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module xpm_cdc_async_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_18_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module ad_b2g 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module ad_g2b__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module ad_g2b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module ad_mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	            8192K Bit         RAMs := 1     
Module ad_mem_asym 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ad_b2g__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module ad_g2b__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module ad_b2g__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module ad_g2b__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module util_dacfifo_bypass 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_dacfifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_address_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_dmac_reset_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_axi_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module dmac_src_mm_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               57 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 28    
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_v8_4_2_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_v8_4_2_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
Module Mem_Buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module daq2_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_dac_channel.v:368]
INFO: [Synth 8-4471] merging register 'dac_dds_incr_0_reg[15:0]' into 'dac_dds_incr_0_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:92]
INFO: [Synth 8-4471] merging register 'dac_dds_incr_1_reg[15:0]' into 'dac_dds_incr_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_dds.v:93]
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[17]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[18]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[19]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[20]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[21]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[22]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[23]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[24]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[26]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[31]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_core/\inst/i_dac_jesd204/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg )
INFO: [Synth 8-3886] merging instance 'ad_dds__GC0:/dac_dds_incr_1_reg[0]' (FD) to 'ad_dds__GC0:/dac_dds_incr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds__GC0:/dac_dds_incr_1_reg[1]' (FD) to 'ad_dds__GC0:/dac_dds_incr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds__GC0:/dac_dds_incr_0_reg[0]' (FD) to 'ad_dds__GC0:/dac_dds_incr_0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds__GC0:/\dac_dds_incr_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[72] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[128]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[129]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[130]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[131]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[132]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[133]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[134]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[135]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[136]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[137]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[138]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[139]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[140]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[141]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[142]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[143]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[144]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[145]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[146]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[147]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[148]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[149]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[150]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[151]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[152]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[153]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[154]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[155]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[156]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[157]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[158]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[159]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[160]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[161]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[162]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[163]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[164]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[165]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[166]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[167]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[168]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[169]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[170]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[171]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[172]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[173]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[174]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[175]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[176]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '44' to '36' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '44' to '36' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '42' to '34' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '42' to '34' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '44' to '36' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '44' to '36' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
INFO: [Synth 8-4471] merging register 'inst/i_adc_jesd204/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-5545] ROM "inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/i_adc_jesd204/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '27' to '1' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/364f/util_axis_fifo.v:97]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg' and it is trimmed from '8' to '7' bits. [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/6453/axi_dmac_burst_memory.v:298]
WARNING: [Synth 8-6040] Register U0/s_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 128 RAM instances of RAM i_mem_fifo/m_ram_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (U0/s_counter_reg_rep[2]) is unused and will be removed from module system_Mem_Buffer_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_counter_reg_rep[1]) is unused and will be removed from module system_Mem_Buffer_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_counter_reg_rep[0]) is unused and will be removed from module system_Mem_Buffer_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module system_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:24 ; elapsed = 00:08:09 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Mem_Buffer  | p_0_out    | 1024x128      | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ad_mem__parameterized0: | m_ram_reg  | 64 K x 128(NO_CHANGE)  | W |   | 64 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 
|ad_mem_asym:            | m_ram_reg  | 16 x 128(NO_CHANGE)    | W |   | 16 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ad_mem:                 | m_ram_reg  | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg                           | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg                           | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg                           | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg                           | Implied        | 4 x 32               | RAM32M x 6     | 
|axi_hp1_interconnect/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_hp1_interconnect/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_src_reg                                      | Implied        | 16 x 1               | RAM16X1D x 1   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_dest_reg                                     | Implied        | 16 x 1               | RAM16X1D x 2   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                     | Implied        | 4 x 26               | RAM32M x 5     | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg                | Implied        | 8 x 8                | RAM32M x 2     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_ad9144_fifo/inst/i_0/i_mem_fifo/m_ram_reg_1_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ad_dds_2                           |           8|      6534|
|2     |ad_dds__GC0                        |           2|       625|
|3     |ad_ip_jesd204_tpl_dac_channel__GC0 |           2|       714|
|4     |ad_ip_jesd204_tpl_dac_core__GC0    |           1|       675|
|5     |ad_ip_jesd204_tpl_dac_regmap       |           1|      3219|
|6     |util_upack_dmx                     |           4|     13129|
|7     |util_upack__GC0                    |           1|      1467|
|8     |util_cpack_mux                     |           4|     14115|
|9     |util_cpack__GC0                    |           1|      2478|
|10    |system__GCB0                       |           1|     12623|
|11    |system__GCB1                       |           1|     18141|
|12    |system__GCB2                       |           1|     13057|
|13    |system__GCB3                       |           1|      9177|
|14    |system_top__GC0                    |           1|        89|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:41 ; elapsed = 00:08:28 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:56 ; elapsed = 00:08:43 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ad_mem__parameterized0: | m_ram_reg  | 64 K x 128(NO_CHANGE)  | W |   | 64 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 
|ad_mem_asym:            | m_ram_reg  | 16 x 128(NO_CHANGE)    | W |   | 16 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ad_mem:                 | m_ram_reg  | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg                           | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg                           | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg                           | Implied        | 4 x 32               | RAM32M x 6     | 
|\axi_ad9680_jesd/rx_axi /inst                                                                                                                                                                                                    | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg                           | Implied        | 4 x 32               | RAM32M x 6     | 
|axi_hp1_interconnect/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_hp1_interconnect/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_src_reg                                      | Implied        | 16 x 1               | RAM16X1D x 1   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/eot_mem_dest_reg                                     | Implied        | 16 x 1               | RAM16X1D x 2   | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg                     | Implied        | 4 x 26               | RAM32M x 5     | 
|axi_ad9144_dma/inst                                                                                                                                                                                                              | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg                | Implied        | 8 x 8                | RAM32M x 2     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ad_dds_2                           |           8|      6534|
|2     |ad_dds__GC0                        |           2|       625|
|3     |ad_ip_jesd204_tpl_dac_channel__GC0 |           2|       714|
|4     |ad_ip_jesd204_tpl_dac_core__GC0    |           1|       675|
|5     |ad_ip_jesd204_tpl_dac_regmap       |           1|      3219|
|6     |util_upack_dmx                     |           1|       341|
|7     |util_upack__GC0                    |           1|      1467|
|8     |util_cpack_mux                     |           4|       225|
|9     |util_cpack__GC0                    |           1|      2478|
|10    |system__GCB0                       |           1|     12623|
|11    |system__GCB1                       |           1|     18141|
|12    |system__GCB2                       |           1|     13057|
|13    |system__GCB3                       |           1|      9177|
|14    |system_top__GC0                    |           1|        89|
|15    |util_upack_dmx__1                  |           3|       338|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:36 ; elapsed = 00:09:25 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/adc_mux_enable_reg[0] is being inverted and renamed to inst/adc_mux_enable_reg[0]_inv.
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/adi/hdl/projects/daq2/zc706/daq2_zc706.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:44 ; elapsed = 00:09:34 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:45 ; elapsed = 00:09:35 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:08 ; elapsed = 00:10:00 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:09 ; elapsed = 00:10:00 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:11 ; elapsed = 00:10:02 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:12 ; elapsed = 00:10:03 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_axi_ad9144_core_0  | inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dac_dds_data_reg[62] | 4      | 120   | NO           | YES                | YES               | 120    | 0       | 
|system_axi_ad9144_upack_0 | inst/g_dmx[0].i_dmx/dac_valid_int_reg                                       | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|system_axi_ad9680_cpack_0 | inst/g_mux[1].i_mux/adc_mux_valid_reg                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9680_xcvr_0  | inst/i_mstatus_ch_15/up_pll_locked_int_reg                                  | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9680_xcvr_0  | inst/i_mstatus_ch_15/up_rst_done_int_reg                                    | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9144_xcvr_0  | inst/i_mstatus_ch_15/up_pll_locked_int_reg                                  | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9144_xcvr_0  | inst/i_mstatus_ch_15/up_rst_done_int_reg                                    | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                 | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__4     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |DSP48E        |     1|
|2     |DSP48E__1     |     1|
|3     |DSP48E__10    |     1|
|4     |DSP48E__11    |     1|
|5     |DSP48E__12    |     1|
|6     |DSP48E__13    |     1|
|7     |DSP48E__14    |     1|
|8     |DSP48E__15    |     1|
|9     |DSP48E__2     |     1|
|10    |DSP48E__3     |     1|
|11    |DSP48E__4     |     1|
|12    |DSP48E__5     |     1|
|13    |DSP48E__6     |     1|
|14    |DSP48E__7     |     1|
|15    |DSP48E__8     |     1|
|16    |DSP48E__9     |     1|
|17    |BIBUF         |   130|
|18    |BUFG          |     9|
|19    |CARRY4        |  4586|
|20    |GTXE2_CHANNEL |     4|
|21    |GTXE2_COMMON  |     1|
|22    |IBUFDS_GTE2   |     2|
|23    |LUT1          |  5786|
|24    |LUT2          |  4659|
|25    |LUT3          | 17836|
|26    |LUT4          |  2651|
|27    |LUT5          |  2323|
|28    |LUT6          |  4458|
|29    |MUXF7         |   196|
|30    |PS7           |     1|
|31    |RAM16X1D      |     3|
|32    |RAM32M        |    31|
|33    |RAM32X1D      |     1|
|34    |RAMB18E1_1    |     1|
|35    |RAMB18E1_2    |     4|
|36    |RAMB36E1      |   128|
|37    |RAMB36E1_1    |   128|
|38    |RAMB36E1_2    |     2|
|39    |RAMB36E1_3    |     2|
|40    |RAMB36E1_4    |    12|
|41    |RAMB36E1_5    |     2|
|42    |SRL16         |     3|
|43    |SRL16E        |   208|
|44    |SRLC32E       |   330|
|45    |FDCE          |  4390|
|46    |FDPE          |    80|
|47    |FDR           |    24|
|48    |FDRE          | 31356|
|49    |FDSE          |   463|
|50    |IBUF          |     4|
|51    |IBUFDS        |     4|
|52    |IOBUF         |    25|
|53    |OBUF          |     5|
|54    |OBUFDS        |     1|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                                                |Module                                                                    |Cells |
+------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                                     |                                                                          | 82313|
|2     |  i_spi                                                                                 |daq2_spi                                                                  |    20|
|3     |  i_system_wrapper                                                                      |system_wrapper                                                            | 82252|
|4     |    system_i                                                                            |system                                                                    | 82250|
|5     |      axi_ad9144_core                                                                   |system_axi_ad9144_core_0                                                  | 50154|
|6     |        inst                                                                            |axi_ad9144                                                                | 50154|
|7     |          i_dac_jesd204                                                                 |ad_ip_jesd204_tpl_dac                                                     | 50154|
|8     |            i_core                                                                      |ad_ip_jesd204_tpl_dac_core                                                | 47170|
|9     |              \g_channel[0].i_channel                                                   |ad_ip_jesd204_tpl_dac_channel                                             | 23457|
|10    |                i_dds                                                                   |ad_dds_410                                                                | 23392|
|11    |                  \dds_phase[1].i_dds_2                                                 |ad_dds_2_411                                                              |  5748|
|12    |                    i_dds_1_0                                                           |ad_dds_1_541                                                              |  2778|
|13    |                      i_dds_scale                                                       |ad_mul_563                                                                |   154|
|14    |                        i_mult_macro                                                    |MULT_MACRO_582                                                            |   154|
|15    |                      i_dds_sine                                                        |ad_dds_sine_cordic_564                                                    |  2579|
|16    |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_565                                                    |   169|
|17    |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_566                                    |   148|
|18    |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_567                                   |   148|
|19    |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_568                                   |   148|
|20    |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_569                                   |   148|
|21    |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_570                                   |   148|
|22    |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_571                                   |   148|
|23    |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_572                                   |   148|
|24    |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_573                                    |   148|
|25    |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_574                                    |   148|
|26    |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_575                                    |   148|
|27    |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_576                                    |   148|
|28    |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_577                                    |   148|
|29    |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_578                                    |   148|
|30    |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_579                                    |   148|
|31    |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_580                                    |   148|
|32    |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_581                                    |   148|
|33    |                    i_dds_1_1                                                           |ad_dds_1_542                                                              |  2753|
|34    |                      i_dds_scale                                                       |ad_mul_543                                                                |   154|
|35    |                        i_mult_macro                                                    |MULT_MACRO_562                                                            |   154|
|36    |                      i_dds_sine                                                        |ad_dds_sine_cordic_544                                                    |  2579|
|37    |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_545                                                    |   169|
|38    |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_546                                    |   148|
|39    |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_547                                   |   148|
|40    |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_548                                   |   148|
|41    |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_549                                   |   148|
|42    |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_550                                   |   148|
|43    |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_551                                   |   148|
|44    |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_552                                   |   148|
|45    |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_553                                    |   148|
|46    |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_554                                    |   148|
|47    |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_555                                    |   148|
|48    |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_556                                    |   148|
|49    |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_557                                    |   148|
|50    |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_558                                    |   148|
|51    |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_559                                    |   148|
|52    |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_560                                    |   148|
|53    |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_561                                    |   148|
|54    |                  \dds_phase[2].i_dds_2                                                 |ad_dds_2_412                                                              |  5748|
|55    |                    i_dds_1_0                                                           |ad_dds_1_499                                                              |  2778|
|56    |                      i_dds_scale                                                       |ad_mul_521                                                                |   154|
|57    |                        i_mult_macro                                                    |MULT_MACRO_540                                                            |   154|
|58    |                      i_dds_sine                                                        |ad_dds_sine_cordic_522                                                    |  2579|
|59    |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_523                                                    |   169|
|60    |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_524                                    |   148|
|61    |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_525                                   |   148|
|62    |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_526                                   |   148|
|63    |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_527                                   |   148|
|64    |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_528                                   |   148|
|65    |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_529                                   |   148|
|66    |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_530                                   |   148|
|67    |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_531                                    |   148|
|68    |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_532                                    |   148|
|69    |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_533                                    |   148|
|70    |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_534                                    |   148|
|71    |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_535                                    |   148|
|72    |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_536                                    |   148|
|73    |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_537                                    |   148|
|74    |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_538                                    |   148|
|75    |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_539                                    |   148|
|76    |                    i_dds_1_1                                                           |ad_dds_1_500                                                              |  2753|
|77    |                      i_dds_scale                                                       |ad_mul_501                                                                |   154|
|78    |                        i_mult_macro                                                    |MULT_MACRO_520                                                            |   154|
|79    |                      i_dds_sine                                                        |ad_dds_sine_cordic_502                                                    |  2579|
|80    |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_503                                                    |   169|
|81    |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_504                                    |   148|
|82    |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_505                                   |   148|
|83    |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_506                                   |   148|
|84    |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_507                                   |   148|
|85    |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_508                                   |   148|
|86    |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_509                                   |   148|
|87    |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_510                                   |   148|
|88    |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_511                                    |   148|
|89    |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_512                                    |   148|
|90    |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_513                                    |   148|
|91    |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_514                                    |   148|
|92    |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_515                                    |   148|
|93    |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_516                                    |   148|
|94    |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_517                                    |   148|
|95    |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_518                                    |   148|
|96    |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_519                                    |   148|
|97    |                  \dds_phase[3].i_dds_2                                                 |ad_dds_2_413                                                              |  5748|
|98    |                    i_dds_1_0                                                           |ad_dds_1_457                                                              |  2778|
|99    |                      i_dds_scale                                                       |ad_mul_479                                                                |   154|
|100   |                        i_mult_macro                                                    |MULT_MACRO_498                                                            |   154|
|101   |                      i_dds_sine                                                        |ad_dds_sine_cordic_480                                                    |  2579|
|102   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_481                                                    |   169|
|103   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_482                                    |   148|
|104   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_483                                   |   148|
|105   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_484                                   |   148|
|106   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_485                                   |   148|
|107   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_486                                   |   148|
|108   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_487                                   |   148|
|109   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_488                                   |   148|
|110   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_489                                    |   148|
|111   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_490                                    |   148|
|112   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_491                                    |   148|
|113   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_492                                    |   148|
|114   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_493                                    |   148|
|115   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_494                                    |   148|
|116   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_495                                    |   148|
|117   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_496                                    |   148|
|118   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_497                                    |   148|
|119   |                    i_dds_1_1                                                           |ad_dds_1_458                                                              |  2753|
|120   |                      i_dds_scale                                                       |ad_mul_459                                                                |   154|
|121   |                        i_mult_macro                                                    |MULT_MACRO_478                                                            |   154|
|122   |                      i_dds_sine                                                        |ad_dds_sine_cordic_460                                                    |  2579|
|123   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_461                                                    |   169|
|124   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_462                                    |   148|
|125   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_463                                   |   148|
|126   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_464                                   |   148|
|127   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_465                                   |   148|
|128   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_466                                   |   148|
|129   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_467                                   |   148|
|130   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_468                                   |   148|
|131   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_469                                    |   148|
|132   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_470                                    |   148|
|133   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_471                                    |   148|
|134   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_472                                    |   148|
|135   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_473                                    |   148|
|136   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_474                                    |   148|
|137   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_475                                    |   148|
|138   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_476                                    |   148|
|139   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_477                                    |   148|
|140   |                  \dds_phase[4].i_dds_2                                                 |ad_dds_2_414                                                              |  5780|
|141   |                    i_dds_1_0                                                           |ad_dds_1_415                                                              |  2778|
|142   |                      i_dds_scale                                                       |ad_mul_437                                                                |   154|
|143   |                        i_mult_macro                                                    |MULT_MACRO_456                                                            |   154|
|144   |                      i_dds_sine                                                        |ad_dds_sine_cordic_438                                                    |  2579|
|145   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_439                                                    |   169|
|146   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_440                                    |   148|
|147   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_441                                   |   148|
|148   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_442                                   |   148|
|149   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_443                                   |   148|
|150   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_444                                   |   148|
|151   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_445                                   |   148|
|152   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_446                                   |   148|
|153   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_447                                    |   148|
|154   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_448                                    |   148|
|155   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_449                                    |   148|
|156   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_450                                    |   148|
|157   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_451                                    |   148|
|158   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_452                                    |   148|
|159   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_453                                    |   148|
|160   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_454                                    |   148|
|161   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_455                                    |   148|
|162   |                    i_dds_1_1                                                           |ad_dds_1_416                                                              |  2753|
|163   |                      i_dds_scale                                                       |ad_mul_417                                                                |   154|
|164   |                        i_mult_macro                                                    |MULT_MACRO_436                                                            |   154|
|165   |                      i_dds_sine                                                        |ad_dds_sine_cordic_418                                                    |  2579|
|166   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_419                                                    |   169|
|167   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_420                                    |   148|
|168   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_421                                   |   148|
|169   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_422                                   |   148|
|170   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_423                                   |   148|
|171   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_424                                   |   148|
|172   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_425                                   |   148|
|173   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_426                                   |   148|
|174   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_427                                    |   148|
|175   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_428                                    |   148|
|176   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_429                                    |   148|
|177   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_430                                    |   148|
|178   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_431                                    |   148|
|179   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_432                                    |   148|
|180   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_433                                    |   148|
|181   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_434                                    |   148|
|182   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_435                                    |   148|
|183   |              \g_channel[1].i_channel                                                   |ad_ip_jesd204_tpl_dac_channel_259                                         | 23457|
|184   |                i_dds                                                                   |ad_dds                                                                    | 23392|
|185   |                  \dds_phase[1].i_dds_2                                                 |ad_dds_2                                                                  |  5748|
|186   |                    i_dds_1_0                                                           |ad_dds_1_368                                                              |  2778|
|187   |                      i_dds_scale                                                       |ad_mul_390                                                                |   154|
|188   |                        i_mult_macro                                                    |MULT_MACRO_409                                                            |   154|
|189   |                      i_dds_sine                                                        |ad_dds_sine_cordic_391                                                    |  2579|
|190   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_392                                                    |   169|
|191   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_393                                    |   148|
|192   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_394                                   |   148|
|193   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_395                                   |   148|
|194   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_396                                   |   148|
|195   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_397                                   |   148|
|196   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_398                                   |   148|
|197   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_399                                   |   148|
|198   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_400                                    |   148|
|199   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_401                                    |   148|
|200   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_402                                    |   148|
|201   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_403                                    |   148|
|202   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_404                                    |   148|
|203   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_405                                    |   148|
|204   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_406                                    |   148|
|205   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_407                                    |   148|
|206   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_408                                    |   148|
|207   |                    i_dds_1_1                                                           |ad_dds_1_369                                                              |  2753|
|208   |                      i_dds_scale                                                       |ad_mul_370                                                                |   154|
|209   |                        i_mult_macro                                                    |MULT_MACRO_389                                                            |   154|
|210   |                      i_dds_sine                                                        |ad_dds_sine_cordic_371                                                    |  2579|
|211   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_372                                                    |   169|
|212   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_373                                    |   148|
|213   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_374                                   |   148|
|214   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_375                                   |   148|
|215   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_376                                   |   148|
|216   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_377                                   |   148|
|217   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_378                                   |   148|
|218   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_379                                   |   148|
|219   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_380                                    |   148|
|220   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_381                                    |   148|
|221   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_382                                    |   148|
|222   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_383                                    |   148|
|223   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_384                                    |   148|
|224   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_385                                    |   148|
|225   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_386                                    |   148|
|226   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_387                                    |   148|
|227   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_388                                    |   148|
|228   |                  \dds_phase[2].i_dds_2                                                 |ad_dds_2_260                                                              |  5748|
|229   |                    i_dds_1_0                                                           |ad_dds_1_326                                                              |  2778|
|230   |                      i_dds_scale                                                       |ad_mul_348                                                                |   154|
|231   |                        i_mult_macro                                                    |MULT_MACRO_367                                                            |   154|
|232   |                      i_dds_sine                                                        |ad_dds_sine_cordic_349                                                    |  2579|
|233   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_350                                                    |   169|
|234   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_351                                    |   148|
|235   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_352                                   |   148|
|236   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_353                                   |   148|
|237   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_354                                   |   148|
|238   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_355                                   |   148|
|239   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_356                                   |   148|
|240   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_357                                   |   148|
|241   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_358                                    |   148|
|242   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_359                                    |   148|
|243   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_360                                    |   148|
|244   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_361                                    |   148|
|245   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_362                                    |   148|
|246   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_363                                    |   148|
|247   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_364                                    |   148|
|248   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_365                                    |   148|
|249   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_366                                    |   148|
|250   |                    i_dds_1_1                                                           |ad_dds_1_327                                                              |  2753|
|251   |                      i_dds_scale                                                       |ad_mul_328                                                                |   154|
|252   |                        i_mult_macro                                                    |MULT_MACRO_347                                                            |   154|
|253   |                      i_dds_sine                                                        |ad_dds_sine_cordic_329                                                    |  2579|
|254   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_330                                                    |   169|
|255   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_331                                    |   148|
|256   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_332                                   |   148|
|257   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_333                                   |   148|
|258   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_334                                   |   148|
|259   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_335                                   |   148|
|260   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_336                                   |   148|
|261   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_337                                   |   148|
|262   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_338                                    |   148|
|263   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_339                                    |   148|
|264   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_340                                    |   148|
|265   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_341                                    |   148|
|266   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_342                                    |   148|
|267   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_343                                    |   148|
|268   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_344                                    |   148|
|269   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_345                                    |   148|
|270   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_346                                    |   148|
|271   |                  \dds_phase[3].i_dds_2                                                 |ad_dds_2_261                                                              |  5748|
|272   |                    i_dds_1_0                                                           |ad_dds_1_284                                                              |  2778|
|273   |                      i_dds_scale                                                       |ad_mul_306                                                                |   154|
|274   |                        i_mult_macro                                                    |MULT_MACRO_325                                                            |   154|
|275   |                      i_dds_sine                                                        |ad_dds_sine_cordic_307                                                    |  2579|
|276   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_308                                                    |   169|
|277   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_309                                    |   148|
|278   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_310                                   |   148|
|279   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_311                                   |   148|
|280   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_312                                   |   148|
|281   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_313                                   |   148|
|282   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_314                                   |   148|
|283   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_315                                   |   148|
|284   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_316                                    |   148|
|285   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_317                                    |   148|
|286   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_318                                    |   148|
|287   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_319                                    |   148|
|288   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_320                                    |   148|
|289   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_321                                    |   148|
|290   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_322                                    |   148|
|291   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_323                                    |   148|
|292   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_324                                    |   148|
|293   |                    i_dds_1_1                                                           |ad_dds_1_285                                                              |  2753|
|294   |                      i_dds_scale                                                       |ad_mul_286                                                                |   154|
|295   |                        i_mult_macro                                                    |MULT_MACRO_305                                                            |   154|
|296   |                      i_dds_sine                                                        |ad_dds_sine_cordic_287                                                    |  2579|
|297   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_288                                                    |   169|
|298   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_289                                    |   148|
|299   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_290                                   |   148|
|300   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_291                                   |   148|
|301   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_292                                   |   148|
|302   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_293                                   |   148|
|303   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_294                                   |   148|
|304   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_295                                   |   148|
|305   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_296                                    |   148|
|306   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_297                                    |   148|
|307   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_298                                    |   148|
|308   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_299                                    |   148|
|309   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_300                                    |   148|
|310   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_301                                    |   148|
|311   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_302                                    |   148|
|312   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_303                                    |   148|
|313   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_304                                    |   148|
|314   |                  \dds_phase[4].i_dds_2                                                 |ad_dds_2_262                                                              |  5780|
|315   |                    i_dds_1_0                                                           |ad_dds_1                                                                  |  2778|
|316   |                      i_dds_scale                                                       |ad_mul_264                                                                |   154|
|317   |                        i_mult_macro                                                    |MULT_MACRO_283                                                            |   154|
|318   |                      i_dds_sine                                                        |ad_dds_sine_cordic_265                                                    |  2579|
|319   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe_266                                                    |   169|
|320   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9_267                                    |   148|
|321   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10_268                                   |   148|
|322   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11_269                                   |   148|
|323   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12_270                                   |   148|
|324   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13_271                                   |   148|
|325   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14_272                                   |   148|
|326   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15_273                                   |   148|
|327   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0_274                                    |   148|
|328   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1_275                                    |   148|
|329   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2_276                                    |   148|
|330   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3_277                                    |   148|
|331   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4_278                                    |   148|
|332   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5_279                                    |   148|
|333   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6_280                                    |   148|
|334   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7_281                                    |   148|
|335   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8_282                                    |   148|
|336   |                    i_dds_1_1                                                           |ad_dds_1_263                                                              |  2753|
|337   |                      i_dds_scale                                                       |ad_mul                                                                    |   154|
|338   |                        i_mult_macro                                                    |MULT_MACRO                                                                |   154|
|339   |                      i_dds_sine                                                        |ad_dds_sine_cordic                                                        |  2579|
|340   |                        \rotation[0].pipe                                               |ad_dds_cordic_pipe                                                        |   169|
|341   |                        \rotation[10].pipe                                              |ad_dds_cordic_pipe__parameterized9                                        |   148|
|342   |                        \rotation[11].pipe                                              |ad_dds_cordic_pipe__parameterized10                                       |   148|
|343   |                        \rotation[12].pipe                                              |ad_dds_cordic_pipe__parameterized11                                       |   148|
|344   |                        \rotation[13].pipe                                              |ad_dds_cordic_pipe__parameterized12                                       |   148|
|345   |                        \rotation[14].pipe                                              |ad_dds_cordic_pipe__parameterized13                                       |   148|
|346   |                        \rotation[15].pipe                                              |ad_dds_cordic_pipe__parameterized14                                       |   148|
|347   |                        \rotation[16].pipe                                              |ad_dds_cordic_pipe__parameterized15                                       |   148|
|348   |                        \rotation[1].pipe                                               |ad_dds_cordic_pipe__parameterized0                                        |   148|
|349   |                        \rotation[2].pipe                                               |ad_dds_cordic_pipe__parameterized1                                        |   148|
|350   |                        \rotation[3].pipe                                               |ad_dds_cordic_pipe__parameterized2                                        |   148|
|351   |                        \rotation[4].pipe                                               |ad_dds_cordic_pipe__parameterized3                                        |   148|
|352   |                        \rotation[5].pipe                                               |ad_dds_cordic_pipe__parameterized4                                        |   148|
|353   |                        \rotation[6].pipe                                               |ad_dds_cordic_pipe__parameterized5                                        |   148|
|354   |                        \rotation[7].pipe                                               |ad_dds_cordic_pipe__parameterized6                                        |   148|
|355   |                        \rotation[8].pipe                                               |ad_dds_cordic_pipe__parameterized7                                        |   148|
|356   |                        \rotation[9].pipe                                               |ad_dds_cordic_pipe__parameterized8                                        |   148|
|357   |              i_pn_gen                                                                  |ad_ip_jesd204_tpl_dac_pn                                                  |   256|
|358   |            i_regmap                                                                    |ad_ip_jesd204_tpl_dac_regmap                                              |  2984|
|359   |              \g_channel[0].i_up_dac_channel                                            |up_dac_channel                                                            |   986|
|360   |                i_xfer_cntrl                                                            |up_xfer_cntrl__xdcDup__1                                                  |   361|
|361   |              \g_channel[1].i_up_dac_channel                                            |up_dac_channel__parameterized0                                            |   986|
|362   |                i_xfer_cntrl                                                            |up_xfer_cntrl                                                             |   361|
|363   |              i_up_axi                                                                  |up_axi_258                                                                |   382|
|364   |              i_up_dac_common                                                           |up_dac_common                                                             |   498|
|365   |                i_mmcm_rst_reg                                                          |ad_rst__xdcDup__1                                                         |     6|
|366   |                i_core_rst_reg                                                          |ad_rst                                                                    |     6|
|367   |                i_xfer_cntrl                                                            |up_xfer_cntrl__parameterized0                                             |    73|
|368   |                i_xfer_status                                                           |up_xfer_status                                                            |    35|
|369   |                i_clock_mon                                                             |up_clock_mon__xdcDup__1                                                   |   146|
|370   |      axi_ad9144_upack                                                                  |system_axi_ad9144_upack_0                                                 |  1836|
|371   |        inst                                                                            |util_upack                                                                |  1836|
|372   |          \g_dmx[0].i_dmx                                                               |util_upack_dmx                                                            |   195|
|373   |          \g_dmx[1].i_dmx                                                               |util_upack_dmx_255                                                        |   204|
|374   |          \g_dmx[2].i_dmx                                                               |util_upack_dmx_256                                                        |   192|
|375   |          \g_dmx[3].i_dmx                                                               |util_upack_dmx_257                                                        |   194|
|376   |          \g_dsf[0].i_dsf                                                               |util_upack_dsf                                                            |   789|
|377   |          \g_dsf[1].i_dsf                                                               |util_upack_dsf__parameterized0                                            |   260|
|378   |      axi_ad9680_cpack                                                                  |system_axi_ad9680_cpack_0                                                 |  2405|
|379   |        inst                                                                            |util_cpack                                                                |  2405|
|380   |          \g_dsf[0].i_dsf                                                               |util_cpack_dsf                                                            |  1102|
|381   |          \g_dsf[1].i_dsf                                                               |util_cpack_dsf__parameterized0                                            |   259|
|382   |          \g_mux[0].i_mux                                                               |util_cpack_mux                                                            |   146|
|383   |          \g_mux[1].i_mux                                                               |util_cpack_mux_252                                                        |   155|
|384   |          \g_mux[2].i_mux                                                               |util_cpack_mux_253                                                        |   144|
|385   |          \g_mux[3].i_mux                                                               |util_cpack_mux_254                                                        |   144|
|386   |      axi_ad9680_xcvr                                                                   |system_axi_ad9680_xcvr_0                                                  |  3809|
|387   |        inst                                                                            |axi_adxcvr__parameterized0                                                |  3809|
|388   |          i_axi                                                                         |up_axi__parameterized2_203                                                |   346|
|389   |          i_es                                                                          |axi_adxcvr_es__parameterized0                                             |   430|
|390   |          i_mdrp_ch_0                                                                   |axi_adxcvr_mdrp_204                                                       |    71|
|391   |          i_mdrp_ch_1                                                                   |axi_adxcvr_mdrp__parameterized0_205                                       |    87|
|392   |          i_mdrp_ch_10                                                                  |axi_adxcvr_mdrp__parameterized9_206                                       |    54|
|393   |          i_mdrp_ch_11                                                                  |axi_adxcvr_mdrp__parameterized10_207                                      |    54|
|394   |          i_mdrp_ch_12                                                                  |axi_adxcvr_mdrp__parameterized11_208                                      |    54|
|395   |          i_mdrp_ch_13                                                                  |axi_adxcvr_mdrp__parameterized12_209                                      |    54|
|396   |          i_mdrp_ch_14                                                                  |axi_adxcvr_mdrp__parameterized13_210                                      |    55|
|397   |          i_mdrp_ch_15                                                                  |axi_adxcvr_mdrp__parameterized14_211                                      |    54|
|398   |          i_mdrp_ch_2                                                                   |axi_adxcvr_mdrp__parameterized1_212                                       |    87|
|399   |          i_mdrp_ch_3                                                                   |axi_adxcvr_mdrp__parameterized2_213                                       |   103|
|400   |          i_mdrp_ch_4                                                                   |axi_adxcvr_mdrp__parameterized3_214                                       |    54|
|401   |          i_mdrp_ch_5                                                                   |axi_adxcvr_mdrp__parameterized4_215                                       |    54|
|402   |          i_mdrp_ch_6                                                                   |axi_adxcvr_mdrp__parameterized5_216                                       |    54|
|403   |          i_mdrp_ch_7                                                                   |axi_adxcvr_mdrp__parameterized6_217                                       |    55|
|404   |          i_mdrp_ch_8                                                                   |axi_adxcvr_mdrp__parameterized7_218                                       |    54|
|405   |          i_mdrp_ch_9                                                                   |axi_adxcvr_mdrp__parameterized8_219                                       |    54|
|406   |          i_mdrp_es_0                                                                   |axi_adxcvr_mdrp_220                                                       |    71|
|407   |          i_mdrp_es_1                                                                   |axi_adxcvr_mdrp__parameterized0_221                                       |    87|
|408   |          i_mdrp_es_10                                                                  |axi_adxcvr_mdrp__parameterized9_222                                       |    54|
|409   |          i_mdrp_es_11                                                                  |axi_adxcvr_mdrp__parameterized10_223                                      |    54|
|410   |          i_mdrp_es_12                                                                  |axi_adxcvr_mdrp__parameterized11_224                                      |    54|
|411   |          i_mdrp_es_13                                                                  |axi_adxcvr_mdrp__parameterized12_225                                      |    54|
|412   |          i_mdrp_es_14                                                                  |axi_adxcvr_mdrp__parameterized13_226                                      |    55|
|413   |          i_mdrp_es_15                                                                  |axi_adxcvr_mdrp__parameterized14_227                                      |    48|
|414   |          i_mdrp_es_2                                                                   |axi_adxcvr_mdrp__parameterized1_228                                       |    87|
|415   |          i_mdrp_es_3                                                                   |axi_adxcvr_mdrp__parameterized2_229                                       |   103|
|416   |          i_mdrp_es_4                                                                   |axi_adxcvr_mdrp__parameterized3_230                                       |    54|
|417   |          i_mdrp_es_5                                                                   |axi_adxcvr_mdrp__parameterized4_231                                       |    54|
|418   |          i_mdrp_es_6                                                                   |axi_adxcvr_mdrp__parameterized5_232                                       |    54|
|419   |          i_mdrp_es_7                                                                   |axi_adxcvr_mdrp__parameterized6_233                                       |    55|
|420   |          i_mdrp_es_8                                                                   |axi_adxcvr_mdrp__parameterized7_234                                       |    54|
|421   |          i_mdrp_es_9                                                                   |axi_adxcvr_mdrp__parameterized8_235                                       |    54|
|422   |          i_mstatus_ch_0                                                                |axi_adxcvr_mstatus_236                                                    |     4|
|423   |          i_mstatus_ch_1                                                                |axi_adxcvr_mstatus__parameterized0_237                                    |     4|
|424   |          i_mstatus_ch_10                                                               |axi_adxcvr_mstatus__parameterized9_238                                    |     1|
|425   |          i_mstatus_ch_11                                                               |axi_adxcvr_mstatus__parameterized10_239                                   |     1|
|426   |          i_mstatus_ch_12                                                               |axi_adxcvr_mstatus__parameterized11_240                                   |     1|
|427   |          i_mstatus_ch_13                                                               |axi_adxcvr_mstatus__parameterized12_241                                   |     3|
|428   |          i_mstatus_ch_14                                                               |axi_adxcvr_mstatus__parameterized13_242                                   |     5|
|429   |          i_mstatus_ch_15                                                               |axi_adxcvr_mstatus__parameterized14_243                                   |     2|
|430   |          i_mstatus_ch_2                                                                |axi_adxcvr_mstatus__parameterized1_244                                    |     4|
|431   |          i_mstatus_ch_3                                                                |axi_adxcvr_mstatus__parameterized2_245                                    |     1|
|432   |          i_mstatus_ch_4                                                                |axi_adxcvr_mstatus__parameterized3_246                                    |     1|
|433   |          i_mstatus_ch_5                                                                |axi_adxcvr_mstatus__parameterized4_247                                    |     1|
|434   |          i_mstatus_ch_6                                                                |axi_adxcvr_mstatus__parameterized5_248                                    |     1|
|435   |          i_mstatus_ch_7                                                                |axi_adxcvr_mstatus__parameterized6_249                                    |     1|
|436   |          i_mstatus_ch_8                                                                |axi_adxcvr_mstatus__parameterized7_250                                    |     1|
|437   |          i_mstatus_ch_9                                                                |axi_adxcvr_mstatus__parameterized8_251                                    |     1|
|438   |          i_up                                                                          |axi_adxcvr_up__parameterized0                                             |  1011|
|439   |      axi_ad9144_xcvr                                                                   |system_axi_ad9144_xcvr_0                                                  |  2237|
|440   |        inst                                                                            |axi_adxcvr                                                                |  2237|
|441   |          i_axi                                                                         |up_axi__parameterized2                                                    |   309|
|442   |          i_mdrp_ch_0                                                                   |axi_adxcvr_mdrp                                                           |    71|
|443   |          i_mdrp_ch_1                                                                   |axi_adxcvr_mdrp__parameterized0                                           |    87|
|444   |          i_mdrp_ch_10                                                                  |axi_adxcvr_mdrp__parameterized9                                           |    54|
|445   |          i_mdrp_ch_11                                                                  |axi_adxcvr_mdrp__parameterized10                                          |    54|
|446   |          i_mdrp_ch_12                                                                  |axi_adxcvr_mdrp__parameterized11                                          |    54|
|447   |          i_mdrp_ch_13                                                                  |axi_adxcvr_mdrp__parameterized12                                          |    54|
|448   |          i_mdrp_ch_14                                                                  |axi_adxcvr_mdrp__parameterized13                                          |    55|
|449   |          i_mdrp_ch_15                                                                  |axi_adxcvr_mdrp__parameterized14                                          |    55|
|450   |          i_mdrp_ch_2                                                                   |axi_adxcvr_mdrp__parameterized1                                           |    87|
|451   |          i_mdrp_ch_3                                                                   |axi_adxcvr_mdrp__parameterized2                                           |   103|
|452   |          i_mdrp_ch_4                                                                   |axi_adxcvr_mdrp__parameterized3                                           |    54|
|453   |          i_mdrp_ch_5                                                                   |axi_adxcvr_mdrp__parameterized4                                           |    54|
|454   |          i_mdrp_ch_6                                                                   |axi_adxcvr_mdrp__parameterized5                                           |    54|
|455   |          i_mdrp_ch_7                                                                   |axi_adxcvr_mdrp__parameterized6                                           |    55|
|456   |          i_mdrp_ch_8                                                                   |axi_adxcvr_mdrp__parameterized7                                           |    54|
|457   |          i_mdrp_ch_9                                                                   |axi_adxcvr_mdrp__parameterized8                                           |    54|
|458   |          i_mdrp_cm_0                                                                   |axi_adxcvr_mdrp_199                                                       |    71|
|459   |          i_mdrp_cm_12                                                                  |axi_adxcvr_mdrp__parameterized11_200                                      |    55|
|460   |          i_mdrp_cm_4                                                                   |axi_adxcvr_mdrp__parameterized3_201                                       |    55|
|461   |          i_mdrp_cm_8                                                                   |axi_adxcvr_mdrp__parameterized7_202                                       |    54|
|462   |          i_mstatus_ch_0                                                                |axi_adxcvr_mstatus                                                        |     4|
|463   |          i_mstatus_ch_1                                                                |axi_adxcvr_mstatus__parameterized0                                        |     4|
|464   |          i_mstatus_ch_10                                                               |axi_adxcvr_mstatus__parameterized9                                        |     1|
|465   |          i_mstatus_ch_11                                                               |axi_adxcvr_mstatus__parameterized10                                       |     1|
|466   |          i_mstatus_ch_12                                                               |axi_adxcvr_mstatus__parameterized11                                       |     1|
|467   |          i_mstatus_ch_13                                                               |axi_adxcvr_mstatus__parameterized12                                       |     3|
|468   |          i_mstatus_ch_14                                                               |axi_adxcvr_mstatus__parameterized13                                       |     5|
|469   |          i_mstatus_ch_15                                                               |axi_adxcvr_mstatus__parameterized14                                       |     2|
|470   |          i_mstatus_ch_2                                                                |axi_adxcvr_mstatus__parameterized1                                        |     4|
|471   |          i_mstatus_ch_3                                                                |axi_adxcvr_mstatus__parameterized2                                        |     1|
|472   |          i_mstatus_ch_4                                                                |axi_adxcvr_mstatus__parameterized3                                        |     1|
|473   |          i_mstatus_ch_5                                                                |axi_adxcvr_mstatus__parameterized4                                        |     1|
|474   |          i_mstatus_ch_6                                                                |axi_adxcvr_mstatus__parameterized5                                        |     1|
|475   |          i_mstatus_ch_7                                                                |axi_adxcvr_mstatus__parameterized6                                        |     1|
|476   |          i_mstatus_ch_8                                                                |axi_adxcvr_mstatus__parameterized7                                        |     1|
|477   |          i_mstatus_ch_9                                                                |axi_adxcvr_mstatus__parameterized8                                        |     1|
|478   |          i_up                                                                          |axi_adxcvr_up                                                             |   662|
|479   |      util_daq2_xcvr                                                                    |system_util_daq2_xcvr_0                                                   |   836|
|480   |        inst                                                                            |util_adxcvr                                                               |   836|
|481   |          i_xch_0                                                                       |util_adxcvr_xch__xdcDup__1                                                |   188|
|482   |          i_xch_1                                                                       |util_adxcvr_xch__xdcDup__2                                                |   187|
|483   |          i_xch_2                                                                       |util_adxcvr_xch__xdcDup__3                                                |   186|
|484   |          i_xch_3                                                                       |util_adxcvr_xch                                                           |   187|
|485   |          i_xcm_0                                                                       |util_adxcvr_xcm                                                           |    88|
|486   |      axi_cpu_interconnect                                                              |system_axi_cpu_interconnect_0                                             |  7828|
|487   |        xbar                                                                            |system_xbar_0                                                             |   692|
|488   |          inst                                                                          |axi_crossbar_v2_1_19_axi_crossbar                                         |   692|
|489   |            \gen_sasd.crossbar_sasd_0                                                   |axi_crossbar_v2_1_19_crossbar_sasd                                        |   692|
|490   |              addr_arbiter_inst                                                         |axi_crossbar_v2_1_19_addr_arbiter_sasd                                    |   262|
|491   |              \gen_decerr.decerr_slave_inst                                             |axi_crossbar_v2_1_19_decerr_slave                                         |    53|
|492   |              reg_slice_r                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized13           |   327|
|493   |              splitter_ar                                                               |axi_crossbar_v2_1_19_splitter__parameterized0                             |     4|
|494   |              splitter_aw                                                               |axi_crossbar_v2_1_19_splitter                                             |    21|
|495   |        m00_couplers                                                                    |m00_couplers_imp_I5GH1N                                                   |   886|
|496   |          auto_pc                                                                       |system_auto_pc_0                                                          |   886|
|497   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter_176                 |   886|
|498   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s_177                                    |   886|
|499   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel_178                         |   175|
|500   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm_195                         |    29|
|501   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator_196                     |   146|
|502   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd_197                           |    79|
|503   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_198                           |    62|
|504   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel_179                          |    69|
|505   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1_193        |    49|
|506   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2_194        |    18|
|507   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice_180                         |   404|
|508   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice_189                        |   139|
|509   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice_190                        |   143|
|510   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_191        |    12|
|511   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_192        |   110|
|512   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel_181                         |   179|
|513   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm_185                         |    19|
|514   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator_186                     |   152|
|515   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd_187                           |    76|
|516   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_188                           |    72|
|517   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel_182                          |    57|
|518   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo_183                        |    23|
|519   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0_184        |     9|
|520   |        m01_couplers                                                                    |m01_couplers_imp_1UBGIXM                                                  |   886|
|521   |          auto_pc                                                                       |system_auto_pc_1                                                          |   886|
|522   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter_153                 |   886|
|523   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s_154                                    |   886|
|524   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel_155                         |   175|
|525   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm_172                         |    29|
|526   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator_173                     |   146|
|527   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd_174                           |    79|
|528   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_175                           |    62|
|529   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel_156                          |    69|
|530   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1_170        |    49|
|531   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2_171        |    18|
|532   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice_157                         |   404|
|533   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice_166                        |   139|
|534   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice_167                        |   143|
|535   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_168        |    12|
|536   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_169        |   110|
|537   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel_158                         |   179|
|538   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm_162                         |    19|
|539   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator_163                     |   152|
|540   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd_164                           |    76|
|541   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_165                           |    72|
|542   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel_159                          |    57|
|543   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo_160                        |    23|
|544   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0_161        |     9|
|545   |        m02_couplers                                                                    |m02_couplers_imp_1J5P44O                                                  |   874|
|546   |          auto_pc                                                                       |system_auto_pc_2                                                          |   874|
|547   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0_130 |   874|
|548   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s__parameterized0_131                    |   874|
|549   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0_132         |   175|
|550   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm_149                         |    29|
|551   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0_150     |   146|
|552   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0_151           |    79|
|553   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0_152           |    62|
|554   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel_133                          |    69|
|555   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1_147        |    49|
|556   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2_148        |    18|
|557   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice__parameterized1_134         |   392|
|558   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized7_143        |   133|
|559   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized7_144        |   137|
|560   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_145        |    12|
|561   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_146        |   110|
|562   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0_135         |   179|
|563   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm_139                         |    19|
|564   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0_140     |   152|
|565   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0_141           |    76|
|566   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0_142           |    72|
|567   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel_136                          |    57|
|568   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo_137                        |    23|
|569   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0_138        |     9|
|570   |        m03_couplers                                                                    |m03_couplers_imp_T17W6X                                                   |   862|
|571   |          auto_pc                                                                       |system_auto_pc_3                                                          |   862|
|572   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized1     |   862|
|573   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s__parameterized1                        |   862|
|574   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized1             |   175|
|575   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm_126                         |    29|
|576   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized1_127     |   146|
|577   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized1_128           |    79|
|578   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized1_129           |    62|
|579   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel_116                          |    69|
|580   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1_124        |    49|
|581   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2_125        |    18|
|582   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice__parameterized3             |   380|
|583   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized9            |   127|
|584   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized9_121        |   131|
|585   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_122        |    12|
|586   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_123        |   110|
|587   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized1             |   179|
|588   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm_120                         |    19|
|589   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized1         |   152|
|590   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized1               |    76|
|591   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized1               |    72|
|592   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel_117                          |    57|
|593   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo_118                        |    23|
|594   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0_119        |     9|
|595   |        m04_couplers                                                                    |m04_couplers_imp_15FU5SC                                                  |   886|
|596   |          auto_pc                                                                       |system_auto_pc_4                                                          |   886|
|597   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter_93                  |   886|
|598   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s_94                                     |   886|
|599   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel_95                          |   175|
|600   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm_112                         |    29|
|601   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator_113                     |   146|
|602   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd_114                           |    79|
|603   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_115                           |    62|
|604   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel_96                           |    69|
|605   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1_110        |    49|
|606   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2_111        |    18|
|607   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice_97                          |   404|
|608   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice_106                        |   139|
|609   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice_107                        |   143|
|610   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_108        |    12|
|611   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_109        |   110|
|612   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel_98                          |   179|
|613   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm_102                         |    19|
|614   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator_103                     |   152|
|615   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd_104                           |    76|
|616   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_105                           |    72|
|617   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel_99                           |    57|
|618   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo_100                        |    23|
|619   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0_101        |     9|
|620   |        m05_couplers                                                                    |m05_couplers_imp_GFBASD                                                   |   886|
|621   |          auto_pc                                                                       |system_auto_pc_5                                                          |   886|
|622   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter                     |   886|
|623   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s                                        |   886|
|624   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel                             |   175|
|625   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm_89                          |    29|
|626   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator_90                      |   146|
|627   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd_91                            |    79|
|628   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_92                            |    62|
|629   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel_79                           |    69|
|630   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1_87         |    49|
|631   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2_88         |    18|
|632   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice                             |   404|
|633   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice                            |   139|
|634   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice_84                         |   143|
|635   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_85         |    12|
|636   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_86         |   110|
|637   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel                             |   179|
|638   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm_83                          |    19|
|639   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator                         |   152|
|640   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd                               |    76|
|641   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                               |    72|
|642   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel_80                           |    57|
|643   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo_81                         |    23|
|644   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0_82         |     9|
|645   |        m06_couplers                                                                    |m06_couplers_imp_59JXRJ                                                   |   874|
|646   |          auto_pc                                                                       |system_auto_pc_6                                                          |   874|
|647   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0     |   874|
|648   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s__parameterized0                        |   874|
|649   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0             |   175|
|650   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm_75                          |    29|
|651   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0_76      |   146|
|652   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0_77            |    79|
|653   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0_78            |    62|
|654   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel_65                           |    69|
|655   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1_73         |    49|
|656   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2_74         |    18|
|657   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice__parameterized1             |   392|
|658   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized7            |   133|
|659   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized7_70         |   137|
|660   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_71         |    12|
|661   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_72         |   110|
|662   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0             |   179|
|663   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm_69                          |    19|
|664   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0         |   152|
|665   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0               |    76|
|666   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0               |    72|
|667   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel_66                           |    57|
|668   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo_67                         |    23|
|669   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0_68         |     9|
|670   |        m07_couplers                                                                    |m07_couplers_imp_1GBLMBI                                                  |   982|
|671   |          auto_pc                                                                       |system_auto_pc_7                                                          |   982|
|672   |            inst                                                                        |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized2     |   982|
|673   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                     |axi_protocol_converter_v2_1_18_b2s__parameterized2                        |   982|
|674   |                \RD.ar_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized2             |   175|
|675   |                  ar_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                             |    29|
|676   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized2_62      |   146|
|677   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized2_63            |    79|
|678   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized2_64            |    62|
|679   |                \RD.r_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_r_channel                              |    69|
|680   |                  rd_data_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1            |    49|
|681   |                  transaction_fifo_0                                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2            |    18|
|682   |                SI_REG                                                                  |axi_register_slice_v2_1_18_axi_register_slice__parameterized5             |   500|
|683   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized11           |   187|
|684   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized11_61        |   191|
|685   |                  \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1            |    12|
|686   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2            |   110|
|687   |                \WR.aw_channel_0                                                        |axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized2             |   179|
|688   |                  aw_cmd_fsm_0                                                          |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                             |    19|
|689   |                  cmd_translator_0                                                      |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized2         |   152|
|690   |                    incr_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized2               |    76|
|691   |                    wrap_cmd_0                                                          |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized2               |    72|
|692   |                \WR.b_channel_0                                                         |axi_protocol_converter_v2_1_18_b2s_b_channel                              |    57|
|693   |                  bid_fifo_0                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo                            |    23|
|694   |                  bresp_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0            |     9|
|695   |        s00_couplers                                                                    |s00_couplers_imp_WZLZH6                                                   |     0|
|696   |          auto_pc                                                                       |system_auto_pc_8                                                          |     0|
|697   |      Singleshot_0                                                                      |system_Singleshot_0_0                                                     |   231|
|698   |        U0                                                                              |Singleshot_v1_0                                                           |   231|
|699   |          Singleshot_v1_0_S00_AXI_inst                                                  |Singleshot_v1_0_S00_AXI                                                   |   231|
|700   |      State_Machine                                                                     |system_StateMachine_0_0                                                   |     6|
|701   |        U0                                                                              |StateMachine                                                              |     6|
|702   |      GND_1                                                                             |system_GND_1_0                                                            |     0|
|703   |      sys_rstgen                                                                        |system_sys_rstgen_0                                                       |    62|
|704   |        U0                                                                              |proc_sys_reset__parameterized2                                            |    62|
|705   |          EXT_LPF                                                                       |lpf__parameterized0                                                       |    19|
|706   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync_59                                                               |     6|
|707   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |cdc_sync_60                                                               |     5|
|708   |          SEQ                                                                           |sequence_psr_57                                                           |    38|
|709   |            SEQ_COUNTER                                                                 |upcnt_n_58                                                                |    13|
|710   |      sys_concat_intc                                                                   |system_sys_concat_intc_0                                                  |     0|
|711   |      GND                                                                               |system_xlconstant_1_0                                                     |     0|
|712   |      DFlipFlop_0                                                                       |system_DFlipFlop_0_0                                                      |     1|
|713   |        U0                                                                              |DFlipFlop                                                                 |     1|
|714   |      Counter_XBits                                                                     |system_Counter_Xbits_0_0                                                  |    32|
|715   |        U0                                                                              |Counter_Xbits                                                             |    32|
|716   |      axi_ad9680_core                                                                   |system_axi_ad9680_core_0                                                  |  2429|
|717   |        inst                                                                            |axi_ad9680                                                                |  2429|
|718   |          i_adc_jesd204                                                                 |ad_ip_jesd204_tpl_adc                                                     |  2429|
|719   |            i_core                                                                      |ad_ip_jesd204_tpl_adc_core                                                |  1008|
|720   |              \g_channel[0].i_channel                                                   |ad_ip_jesd204_tpl_adc_channel                                             |   257|
|721   |                \g_datafmt[0].i_ad_datafmt                                              |ad_datafmt_51                                                             |    15|
|722   |                \g_datafmt[1].i_ad_datafmt                                              |ad_datafmt_52                                                             |    15|
|723   |                \g_datafmt[2].i_ad_datafmt                                              |ad_datafmt_53                                                             |    15|
|724   |                \g_datafmt[3].i_ad_datafmt                                              |ad_datafmt_54                                                             |    15|
|725   |                i_pnmon                                                                 |ad_ip_jesd204_tpl_adc_pnmon_55                                            |   197|
|726   |                  i_pnmon                                                               |ad_pnmon_56                                                               |   141|
|727   |              \g_channel[1].i_channel                                                   |ad_ip_jesd204_tpl_adc_channel_44                                          |   265|
|728   |                \g_datafmt[0].i_ad_datafmt                                              |ad_datafmt                                                                |    15|
|729   |                \g_datafmt[1].i_ad_datafmt                                              |ad_datafmt_48                                                             |    15|
|730   |                \g_datafmt[2].i_ad_datafmt                                              |ad_datafmt_49                                                             |    15|
|731   |                \g_datafmt[3].i_ad_datafmt                                              |ad_datafmt_50                                                             |    15|
|732   |                i_pnmon                                                                 |ad_ip_jesd204_tpl_adc_pnmon                                               |   205|
|733   |                  i_pnmon                                                               |ad_pnmon                                                                  |   149|
|734   |              i_deframer                                                                |ad_ip_jesd204_tpl_adc_deframer                                            |   485|
|735   |                \g_xcvr_if[0].i_xcvr_if                                                 |ad_xcvr_rx_if                                                             |   143|
|736   |                \g_xcvr_if[1].i_xcvr_if                                                 |ad_xcvr_rx_if_45                                                          |   102|
|737   |                \g_xcvr_if[2].i_xcvr_if                                                 |ad_xcvr_rx_if_46                                                          |   135|
|738   |                \g_xcvr_if[3].i_xcvr_if                                                 |ad_xcvr_rx_if_47                                                          |   105|
|739   |            i_regmap                                                                    |ad_ip_jesd204_tpl_adc_regmap                                              |  1421|
|740   |              \g_channel[0].i_up_adc_channel                                            |up_adc_channel                                                            |   286|
|741   |                i_xfer_cntrl                                                            |up_xfer_cntrl__parameterized1__xdcDup__1                                  |   183|
|742   |                i_xfer_status                                                           |up_xfer_status__parameterized0__xdcDup__2                                 |    39|
|743   |              \g_channel[1].i_up_adc_channel                                            |up_adc_channel__parameterized0                                            |   287|
|744   |                i_xfer_cntrl                                                            |up_xfer_cntrl__parameterized1                                             |   183|
|745   |                i_xfer_status                                                           |up_xfer_status__parameterized0                                            |    39|
|746   |              i_up_adc_common                                                           |up_adc_common                                                             |   420|
|747   |                i_mmcm_rst_reg                                                          |ad_rst__xdcDup__2                                                         |     6|
|748   |                i_core_rst_reg                                                          |ad_rst__xdcDup__3                                                         |     6|
|749   |                i_xfer_cntrl                                                            |up_xfer_cntrl__parameterized2                                             |   101|
|750   |                i_xfer_status                                                           |up_xfer_status__parameterized0__xdcDup__1                                 |    39|
|751   |                i_clock_mon                                                             |up_clock_mon                                                              |   146|
|752   |              i_up_axi                                                                  |up_axi                                                                    |   374|
|753   |      axi_ad9680_jesd_rstgen                                                            |system_axi_ad9680_jesd_rstgen_0                                           |    66|
|754   |        U0                                                                              |proc_sys_reset__1                                                         |    66|
|755   |          EXT_LPF                                                                       |lpf_39                                                                    |    23|
|756   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync_42                                                               |     6|
|757   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |cdc_sync_43                                                               |     6|
|758   |          SEQ                                                                           |sequence_psr_40                                                           |    38|
|759   |            SEQ_COUNTER                                                                 |upcnt_n_41                                                                |    13|
|760   |      axi_ad9144_jesd_rstgen                                                            |system_axi_ad9144_jesd_rstgen_0                                           |    66|
|761   |        U0                                                                              |proc_sys_reset                                                            |    66|
|762   |          EXT_LPF                                                                       |lpf                                                                       |    23|
|763   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync                                                                  |     6|
|764   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |cdc_sync_38                                                               |     6|
|765   |          SEQ                                                                           |sequence_psr                                                              |    38|
|766   |            SEQ_COUNTER                                                                 |upcnt_n                                                                   |    13|
|767   |      axi_hp1_interconnect                                                              |system_axi_hp1_interconnect_0                                             |  1177|
|768   |        s00_couplers                                                                    |s00_couplers_imp_H1ZQRK                                                   |  1177|
|769   |          auto_ds                                                                       |system_auto_ds_0                                                          |  1177|
|770   |            inst                                                                        |axi_dwidth_converter_v2_1_18_top                                          |  1177|
|771   |              \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                |axi_dwidth_converter_v2_1_18_axi_downsizer                                |   886|
|772   |                \USE_READ.read_addr_inst                                                |axi_dwidth_converter_v2_1_18_a_downsizer                                  |   729|
|773   |                  cmd_queue                                                             |axi_data_fifo_v2_1_17_axic_fifo__parameterized0                           |   358|
|774   |                    inst                                                                |axi_data_fifo_v2_1_17_fifo_gen__parameterized0                            |   358|
|775   |                      fifo_gen_inst                                                     |fifo_generator_v13_2_3__parameterized0                                    |   129|
|776   |                        inst_fifo_gen                                                   |fifo_generator_v13_2_3_synth__parameterized0                              |   129|
|777   |                          \gconvfifo.rf                                                 |fifo_generator_top__parameterized0                                        |   129|
|778   |                            \grf.rf                                                     |fifo_generator_ramfifo__parameterized0                                    |   129|
|779   |                              \gntv_or_sync_fifo.gl0.rd                                 |rd_logic_31                                                               |    32|
|780   |                                \gr1.gr1_int.rfwft                                      |rd_fwft_35                                                                |    15|
|781   |                                \grss.rsts                                              |rd_status_flags_ss_36                                                     |     2|
|782   |                                rpntr                                                   |rd_bin_cntr_37                                                            |    15|
|783   |                              \gntv_or_sync_fifo.gl0.wr                                 |wr_logic_32                                                               |    28|
|784   |                                \gwss.wsts                                              |wr_status_flags_ss_33                                                     |     5|
|785   |                                wpntr                                                   |wr_bin_cntr_34                                                            |    23|
|786   |                              \gntv_or_sync_fifo.mem                                    |memory__parameterized0                                                    |    63|
|787   |                                \gdm.dm_gen.dm                                          |dmem__parameterized0                                                      |    34|
|788   |                              rstblk                                                    |reset_blk_ramfifo                                                         |     6|
|789   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |xpm_cdc_async_rst__2                                                      |     2|
|790   |                \USE_READ.read_data_inst                                                |axi_dwidth_converter_v2_1_18_r_downsizer                                  |   157|
|791   |              \gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst        |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized4     |   291|
|792   |                \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_18_axi3_conv                                  |   291|
|793   |                  \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_18_a_axi3_conv                                |   291|
|794   |                    \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_17_axic_fifo                                           |    84|
|795   |                      inst                                                              |axi_data_fifo_v2_1_17_fifo_gen                                            |    84|
|796   |                        fifo_gen_inst                                                   |fifo_generator_v13_2_3                                                    |    69|
|797   |                          inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth                                              |    69|
|798   |                            \gconvfifo.rf                                               |fifo_generator_top                                                        |    69|
|799   |                              \grf.rf                                                   |fifo_generator_ramfifo                                                    |    69|
|800   |                                \gntv_or_sync_fifo.gl0.rd                               |rd_logic                                                                  |    32|
|801   |                                  \gr1.gr1_int.rfwft                                    |rd_fwft                                                                   |    15|
|802   |                                  \grss.rsts                                            |rd_status_flags_ss                                                        |     2|
|803   |                                  rpntr                                                 |rd_bin_cntr                                                               |    15|
|804   |                                \gntv_or_sync_fifo.gl0.wr                               |wr_logic                                                                  |    28|
|805   |                                  \gwss.wsts                                            |wr_status_flags_ss                                                        |     5|
|806   |                                  wpntr                                                 |wr_bin_cntr                                                               |    23|
|807   |                                \gntv_or_sync_fifo.mem                                  |memory                                                                    |     4|
|808   |                                  \gdm.dm_gen.dm                                        |dmem                                                                      |     3|
|809   |                                rstblk                                                  |reset_blk_ramfifo__xdcDup__1                                              |     5|
|810   |                                  \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst                                                         |     2|
|811   |      axi_hp3_interconnect                                                              |system_axi_hp3_interconnect_0                                             |  1076|
|812   |        s00_couplers                                                                    |s00_couplers_imp_MCTRXI                                                   |  1076|
|813   |          auto_pc                                                                       |system_auto_pc_9                                                          |     0|
|814   |          auto_us                                                                       |system_auto_us_0                                                          |  1076|
|815   |            inst                                                                        |axi_dwidth_converter_v2_1_18_top__parameterized0                          |  1076|
|816   |              \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                            |axi_dwidth_converter_v2_1_18_axi_upsizer                                  |  1076|
|817   |                \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                 |axi_register_slice_v2_1_18_axi_register_slice__parameterized7             |   206|
|818   |                  \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized17           |   206|
|819   |                \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                         |axi_dwidth_converter_v2_1_18_r_upsizer                                    |   144|
|820   |                \USE_READ.read_addr_inst                                                |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0                    |    92|
|821   |                  \GEN_CMD_QUEUE.cmd_queue                                              |generic_baseblocks_v2_1_0_command_fifo_30                                 |    91|
|822   |                \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                       |axi_dwidth_converter_v2_1_18_w_upsizer                                    |   274|
|823   |                \USE_WRITE.write_addr_inst                                              |axi_dwidth_converter_v2_1_18_a_upsizer                                    |   116|
|824   |                  \GEN_CMD_QUEUE.cmd_queue                                              |generic_baseblocks_v2_1_0_command_fifo                                    |   115|
|825   |                si_register_slice_inst                                                  |axi_register_slice_v2_1_18_axi_register_slice__parameterized8             |   244|
|826   |                  \ar.ar_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized18           |   117|
|827   |                  \aw.aw_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized18_29        |   127|
|828   |      axi_ad9144_fifo                                                                   |system_axi_ad9144_fifo_0                                                  |  1237|
|829   |        inst                                                                            |util_dacfifo                                                              |  1237|
|830   |          i_dac_lastaddr_g2b                                                            |ad_g2b                                                                    |    15|
|831   |          i_dac_waddr_g2b                                                               |ad_g2b_27                                                                 |    15|
|832   |          i_dacfifo_bypass                                                              |util_dacfifo_bypass                                                       |   207|
|833   |            i_dac_mem_waddr_g2b                                                         |ad_g2b__parameterized0                                                    |     3|
|834   |            i_dma_mem_raddr_g2b                                                         |ad_g2b__parameterized0_28                                                 |     3|
|835   |            i_mem_asym                                                                  |ad_mem_asym                                                               |   130|
|836   |          i_mem_fifo                                                                    |ad_mem__parameterized0                                                    |   257|
|837   |      sys_ps7                                                                           |system_sys_ps7_0                                                          |   244|
|838   |        inst                                                                            |processing_system7_v5_5_processing_system7                                |   244|
|839   |      axi_ad9144_dma                                                                    |system_axi_ad9144_dma_0                                                   |   954|
|840   |        inst                                                                            |axi_dmac                                                                  |   954|
|841   |          i_regmap                                                                      |axi_dmac_regmap                                                           |   507|
|842   |            i_regmap_request                                                            |axi_dmac_regmap_request                                                   |   114|
|843   |              i_transfer_lenghts_fifo                                                   |util_axis_fifo                                                            |     3|
|844   |                i_address_sync                                                          |fifo_address_sync                                                         |     3|
|845   |            i_up_axi                                                                    |up_axi__parameterized0                                                    |   317|
|846   |          i_transfer                                                                    |axi_dmac_transfer                                                         |   447|
|847   |            i_request_arb                                                               |dmac_request_arb                                                          |   417|
|848   |              i_dest_dma_stream                                                         |dmac_dest_axi_stream                                                      |    32|
|849   |                i_response_generator                                                    |dmac_response_generator                                                   |    18|
|850   |              i_dest_req_fifo                                                           |util_axis_fifo__parameterized0                                            |    10|
|851   |              i_req_gen                                                                 |dmac_request_generator                                                    |   100|
|852   |              i_response_manager                                                        |axi_dmac_response_manager                                                 |    41|
|853   |                i_dest_response_fifo                                                    |util_axis_fifo__parameterized2                                            |    13|
|854   |              i_src_dma_mm                                                              |dmac_src_mm_axi                                                           |   120|
|855   |                i_addr_gen                                                              |dmac_address_generator                                                    |   101|
|856   |                i_req_splitter                                                          |splitter                                                                  |     9|
|857   |              i_src_req_fifo                                                            |util_axis_fifo__parameterized1                                            |    39|
|858   |              i_store_and_forward                                                       |axi_dmac_burst_memory                                                     |    62|
|859   |                i_mem                                                                   |ad_mem                                                                    |     3|
|860   |            i_reset_manager                                                             |axi_dmac_reset_manager                                                    |    30|
|861   |      UserMemoryAccess_BRAM                                                             |system_blk_mem_gen_0_0                                                    |   164|
|862   |        U0                                                                              |blk_mem_gen_v8_4_2                                                        |   164|
|863   |          inst_blk_mem_gen                                                              |blk_mem_gen_v8_4_2_synth                                                  |   164|
|864   |            \gnbram.gnativebmg.native_blk_mem_gen                                       |blk_mem_gen_v8_4_2_blk_mem_gen_top                                        |   164|
|865   |              \valid.cstr                                                               |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr                               |   164|
|866   |                \bindec_a.bindec_inst_a                                                 |blk_mem_gen_v8_4_2_bindec                                                 |     3|
|867   |                \bindec_b.bindec_inst_b                                                 |blk_mem_gen_v8_4_2_bindec_26                                              |     2|
|868   |                \has_mux_a.A                                                            |blk_mem_gen_v8_4_2_blk_mem_gen_mux                                        |    31|
|869   |                \has_mux_b.B                                                            |blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0                        |   110|
|870   |                \ramloop[0].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width                                 |     1|
|871   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper                               |     1|
|872   |                \ramloop[10].ram.r                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9                 |     1|
|873   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9               |     1|
|874   |                \ramloop[11].ram.r                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10                |     1|
|875   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10              |     1|
|876   |                \ramloop[12].ram.r                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11                |     1|
|877   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11              |     1|
|878   |                \ramloop[13].ram.r                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12                |     1|
|879   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12              |     1|
|880   |                \ramloop[14].ram.r                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13                |     1|
|881   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13              |     1|
|882   |                \ramloop[1].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0                 |     1|
|883   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0               |     1|
|884   |                \ramloop[2].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1                 |     1|
|885   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1               |     1|
|886   |                \ramloop[3].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2                 |     1|
|887   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2               |     1|
|888   |                \ramloop[4].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3                 |     2|
|889   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3               |     2|
|890   |                \ramloop[5].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4                 |     2|
|891   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4               |     2|
|892   |                \ramloop[6].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5                 |     2|
|893   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5               |     2|
|894   |                \ramloop[7].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6                 |     1|
|895   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6               |     1|
|896   |                \ramloop[8].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7                 |     1|
|897   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7               |     1|
|898   |                \ramloop[9].ram.r                                                       |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8                 |     1|
|899   |                  \prim_noinit.ram                                                      |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8               |     1|
|900   |      xlconstant_0                                                                      |system_xlconstant_0_0                                                     |     0|
|901   |      Mem_Buffer_0                                                                      |system_Mem_Buffer_0_1                                                     |    43|
|902   |        U0                                                                              |Mem_Buffer                                                                |    43|
|903   |      BRAM_CONTROLLER                                                                   |system_axi_bram_ctrl_0_1                                                  |   427|
|904   |        U0                                                                              |axi_bram_ctrl                                                             |   427|
|905   |          \gext_inst.abcv4_0_ext_inst                                                   |axi_bram_ctrl_top                                                         |   427|
|906   |            \GEN_AXI4.I_FULL_AXI                                                        |full_axi                                                                  |   427|
|907   |              \GEN_ARB.I_SNG_PORT                                                       |sng_port_arb                                                              |    29|
|908   |              I_RD_CHNL                                                                 |rd_chnl                                                                   |   273|
|909   |                \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                          |wrap_brst_25                                                              |    51|
|910   |              I_WR_CHNL                                                                 |wr_chnl                                                                   |   107|
|911   |                I_WRAP_BRST                                                             |wrap_brst                                                                 |    34|
|912   |      axi_ad9144_jesd                                                                   |axi_ad9144_jesd_imp_1POUUDD                                               |  1976|
|913   |        tx                                                                              |system_tx_0                                                               |   992|
|914   |          inst                                                                          |jesd204_tx                                                                |   992|
|915   |            \gen_lane[0].i_lane                                                         |jesd204_tx_lane                                                           |   133|
|916   |              i_scrambler                                                               |jesd204_scrambler_24                                                      |    97|
|917   |            \gen_lane[1].i_lane                                                         |jesd204_tx_lane_19                                                        |   133|
|918   |              i_scrambler                                                               |jesd204_scrambler_23                                                      |    97|
|919   |            \gen_lane[2].i_lane                                                         |jesd204_tx_lane_20                                                        |   133|
|920   |              i_scrambler                                                               |jesd204_scrambler_22                                                      |    97|
|921   |            \gen_lane[3].i_lane                                                         |jesd204_tx_lane_21                                                        |   133|
|922   |              i_scrambler                                                               |jesd204_scrambler                                                         |    97|
|923   |            i_eof_gen                                                                   |jesd204_eof_generator                                                     |     9|
|924   |            i_lmfc                                                                      |jesd204_lmfc__xdcDup__1                                                   |    53|
|925   |            i_tx_ctrl                                                                   |jesd204_tx_ctrl                                                           |   398|
|926   |              i_cdc_sync                                                                |sync_bits__parameterized1                                                 |     2|
|927   |        tx_axi                                                                          |system_tx_axi_0                                                           |   984|
|928   |          inst                                                                          |axi_jesd204_tx                                                            |   984|
|929   |            i_up_axi                                                                    |up_axi__parameterized1_18                                                 |   355|
|930   |            i_up_common                                                                 |jesd204_up_common                                                         |   234|
|931   |              i_clock_mon                                                               |up_clock_mon__parameterized0__xdcDup__1                                   |   110|
|932   |            i_up_sysref                                                                 |jesd204_up_sysref__xdcDup__1                                              |    31|
|933   |              i_cdc_sysref_event                                                        |sync_event__parameterized0__xdcDup__1                                     |    19|
|934   |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__1                                      |     3|
|935   |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__2                                      |     2|
|936   |            i_up_tx                                                                     |jesd204_up_tx                                                             |   330|
|937   |              i_cdc_manual_sync_request                                                 |sync_event__parameterized1                                                |    11|
|938   |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__3                                      |     4|
|939   |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__4                                      |     3|
|940   |              i_cdc_status                                                              |sync_data                                                                 |    15|
|941   |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__5                                      |     3|
|942   |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__6                                      |     2|
|943   |              i_cdc_sync                                                                |sync_bits__parameterized1__xdcDup__1                                      |     2|
|944   |      axi_ad9680_jesd                                                                   |axi_ad9680_jesd_imp_9H50XX                                                |  2954|
|945   |        rx                                                                              |system_rx_0                                                               |  1645|
|946   |          inst                                                                          |jesd204_rx                                                                |  1645|
|947   |            \gen_lane[0].i_lane                                                         |jesd204_rx_lane                                                           |   271|
|948   |              i_align_mux                                                               |align_mux_13                                                              |    89|
|949   |              i_cgs                                                                     |jesd204_rx_cgs_14                                                         |    14|
|950   |              i_descrambler                                                             |jesd204_scrambler__parameterized0_15                                      |    29|
|951   |              i_elastic_buffer                                                          |elastic_buffer_16                                                         |    31|
|952   |              i_ilas_monitor                                                            |jesd204_ilas_monitor_17                                                   |    40|
|953   |            \gen_lane[1].i_lane                                                         |jesd204_rx_lane_0                                                         |   268|
|954   |              i_align_mux                                                               |align_mux_8                                                               |    86|
|955   |              i_cgs                                                                     |jesd204_rx_cgs_9                                                          |    14|
|956   |              i_descrambler                                                             |jesd204_scrambler__parameterized0_10                                      |    29|
|957   |              i_elastic_buffer                                                          |elastic_buffer_11                                                         |    31|
|958   |              i_ilas_monitor                                                            |jesd204_ilas_monitor_12                                                   |    41|
|959   |            \gen_lane[2].i_lane                                                         |jesd204_rx_lane_1                                                         |   269|
|960   |              i_align_mux                                                               |align_mux_3                                                               |    87|
|961   |              i_cgs                                                                     |jesd204_rx_cgs_4                                                          |    14|
|962   |              i_descrambler                                                             |jesd204_scrambler__parameterized0_5                                       |    29|
|963   |              i_elastic_buffer                                                          |elastic_buffer_6                                                          |    31|
|964   |              i_ilas_monitor                                                            |jesd204_ilas_monitor_7                                                    |    41|
|965   |            \gen_lane[3].i_lane                                                         |jesd204_rx_lane_2                                                         |   269|
|966   |              i_align_mux                                                               |align_mux                                                                 |    86|
|967   |              i_cgs                                                                     |jesd204_rx_cgs                                                            |    14|
|968   |              i_descrambler                                                             |jesd204_scrambler__parameterized0                                         |    29|
|969   |              i_elastic_buffer                                                          |elastic_buffer                                                            |    32|
|970   |              i_ilas_monitor                                                            |jesd204_ilas_monitor                                                      |    41|
|971   |            i_eof_gen                                                                   |jesd204_eof_generator__parameterized0                                     |    12|
|972   |            i_input_pipeline_stage                                                      |pipeline_stage__parameterized2                                            |   360|
|973   |            i_lane_latency_monitor                                                      |jesd204_lane_latency_monitor                                              |    71|
|974   |            i_lmfc                                                                      |jesd204_lmfc                                                              |    58|
|975   |            i_output_pipeline_stage                                                     |pipeline_stage__parameterized3                                            |     1|
|976   |            i_rx_ctrl                                                                   |jesd204_rx_ctrl                                                           |    62|
|977   |        rx_axi                                                                          |system_rx_axi_0                                                           |  1309|
|978   |          inst                                                                          |axi_jesd204_rx                                                            |  1309|
|979   |            i_up_axi                                                                    |up_axi__parameterized1                                                    |   462|
|980   |            i_up_common                                                                 |jesd204_up_common__parameterized0                                         |   230|
|981   |              i_clock_mon                                                               |up_clock_mon__parameterized0                                              |   110|
|982   |            i_up_rx                                                                     |jesd204_up_rx                                                             |   549|
|983   |              \gen_lane[0].i_up_rx_lane                                                 |jesd204_up_rx_lane__xdcDup__1                                             |    58|
|984   |                i_cdc_status_ready                                                      |sync_bits__parameterized1__xdcDup__2                                      |     2|
|985   |                i_ilas_mem                                                              |jesd204_up_ilas_mem__xdcDup__1                                            |    42|
|986   |                  i_cdc_ilas_ready                                                      |sync_bits__parameterized2__xdcDup__7                                      |     2|
|987   |              \gen_lane[1].i_up_rx_lane                                                 |jesd204_up_rx_lane__xdcDup__2                                             |    58|
|988   |                i_cdc_status_ready                                                      |sync_bits__parameterized1__xdcDup__3                                      |     2|
|989   |                i_ilas_mem                                                              |jesd204_up_ilas_mem__xdcDup__2                                            |    42|
|990   |                  i_cdc_ilas_ready                                                      |sync_bits__parameterized2__xdcDup__8                                      |     2|
|991   |              \gen_lane[2].i_up_rx_lane                                                 |jesd204_up_rx_lane__xdcDup__3                                             |    58|
|992   |                i_cdc_status_ready                                                      |sync_bits__parameterized1__xdcDup__4                                      |     2|
|993   |                i_ilas_mem                                                              |jesd204_up_ilas_mem__xdcDup__3                                            |    42|
|994   |                  i_cdc_ilas_ready                                                      |sync_bits__parameterized2__xdcDup__9                                      |     2|
|995   |              \gen_lane[3].i_up_rx_lane                                                 |jesd204_up_rx_lane                                                        |    60|
|996   |                i_cdc_status_ready                                                      |sync_bits__parameterized1__xdcDup__5                                      |     2|
|997   |                i_ilas_mem                                                              |jesd204_up_ilas_mem                                                       |    44|
|998   |                  i_cdc_ilas_ready                                                      |sync_bits__parameterized2__xdcDup__10                                     |     2|
|999   |              i_cdc_cfg                                                                 |sync_data__parameterized1                                                 |    17|
|1000  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__11                                     |     3|
|1001  |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__12                                     |     3|
|1002  |              i_cdc_status                                                              |sync_data__parameterized0                                                 |   285|
|1003  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__13                                     |     3|
|1004  |                i_sync_out                                                              |sync_bits__parameterized2__xdcDup__14                                     |     3|
|1005  |            i_up_sysref                                                                 |jesd204_up_sysref                                                         |    33|
|1006  |              i_cdc_sysref_event                                                        |sync_event__parameterized0                                                |    21|
|1007  |                i_sync_in                                                               |sync_bits__parameterized2__xdcDup__15                                     |     3|
|1008  |                i_sync_out                                                              |sync_bits__parameterized2                                                 |     2|
+------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:12 ; elapsed = 00:10:03 . Memory (MB): peak = 1615.746 ; gain = 1217.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1278 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:48 ; elapsed = 00:09:16 . Memory (MB): peak = 1615.746 ; gain = 679.547
Synthesis Optimization Complete : Time (s): cpu = 00:09:12 ; elapsed = 00:10:04 . Memory (MB): peak = 1615.746 ; gain = 1217.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1716.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  DSP48E => DSP48E1: 16 instances
  FDR => FDRE: 24 instances
  IOBUF => IOBUF (IBUF, OBUFT): 25 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 31 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1136 Infos, 349 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:42 ; elapsed = 00:10:35 . Memory (MB): peak = 1716.477 ; gain = 1331.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1716.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/adi/hdl/projects/daq2/zc706/daq2_zc706.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1716.477 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 02:10:48 2021...
