Running: /opt/xilinx/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/lab_jos/bielabra/flipflop/TB_FF_isim_beh.exe -prj /home/lab_jos/bielabra/flipflop/TB_FF_beh.prj work.TB_FF work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/lab_jos/bielabra/flipflop/FlipFlop.v" into library work
Analyzing Verilog file "/home/lab_jos/bielabra/flipflop/ffd.v" into library work
Analyzing Verilog file "/home/lab_jos/bielabra/flipflop/TB_FF.v" into library work
Analyzing Verilog file "/opt/xilinx/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94484 KB
Fuse CPU Usage: 1100 ms
Compiling module FlipFlop
Compiling module latchd
Compiling module TB_FF
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/lab_jos/bielabra/flipflop/TB_FF_isim_beh.exe
Fuse Memory Usage: 392536 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 380 ms
