## 8:1 MUX implementation

This is the Implementation of ***8:1 mux*** usign ***two 4:1 mux*** and ***one 2:1 mux*** in VHDL
