// Seed: 3040446076
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`timescale 1 ps / 1 ps `timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4
    , id_6,
    input logic id_5
);
  tri1 id_7;
  initial id_7[1 : 1] = 1;
  logic id_8;
  assign id_0 = id_1;
  assign id_0 = 1;
  integer id_9;
  initial begin
    #1;
  end
  type_18(
      1, id_3[1]
  );
  supply1 id_10;
  logic   id_11 = 1;
  logic   id_12 = 1 ? 1 : id_5 & id_10[1];
  assign id_12 = id_4;
endmodule
