$date
	Sun Jun 28 18:33:25 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tester $end
$var wire 10 ! iAddresReadNWrite [9:0] $end
$var wire 8 " iAluDataEX [7:0] $end
$var wire 8 # iDataWriteValue [7:0] $end
$var wire 2 $ iOutMemSelect [1:0] $end
$var wire 8 % oDataToWB [7:0] $end
$scope module test $end
$var wire 8 & oDataToWB [7:0] $end
$var reg 10 ' iAddresReadNWrite [9:0] $end
$var reg 8 ( iAluDataEX [7:0] $end
$var reg 8 ) iDataWriteValue [7:0] $end
$var reg 2 * iOutMemSelect [1:0] $end
$upscope $end
$scope module etapaMem $end
$var wire 10 + iAddresReadNWrite [9:0] $end
$var wire 8 , iAluDataEX [7:0] $end
$var wire 8 - iDataWriteValue [7:0] $end
$var wire 2 . iOutMemSelect [1:0] $end
$var wire 8 / oDataRamRead [7:0] $end
$var wire 8 0 oDataToWB [7:0] $end
$scope module DATA_MEM $end
$var wire 8 1 iDataMemIn [7:0] $end
$var wire 10 2 iReadDataAddress [9:0] $end
$var wire 10 3 iWriteDataAddress [9:0] $end
$var wire 1 4 iWriteDataEnable $end
$var reg 8 5 oDataMemOut [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 5
14
b1 3
b1 2
b111 1
b1111 0
bx /
b1 .
b111 -
b1111 ,
b1 +
b1 *
b111 )
b1111 (
b1 '
b1111 &
b1111 %
b1 $
b111 #
b1111 "
b1 !
$end
#20000
b111 5
b111 /
04
b111 %
b111 &
b111 0
b10 *
b10 $
b10 .
b10100 (
b10100 "
b10100 ,
#40000
