<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Release Notes 08.03.00</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.05.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('RELEASE_NOTES_08_03_00_PAGE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">Release Notes 08.03.00 </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md117">New in this Release</a></li>
<li class="level1"><a href="#autotoc_md118">Device and Validation Information</a></li>
<li class="level1"><a href="#autotoc_md119">Tools, Compiler and Other Open Source SW Module Information</a></li>
<li class="level1"><a href="#autotoc_md120">Key Features</a><ul><li class="level2"><a href="#autotoc_md121">Experimental Features</a></li>
<li class="level2"><a href="#autotoc_md122">Features not supported in release</a></li>
<li class="level2"><a href="#autotoc_md123">OS Kernel</a></li>
<li class="level2"><a href="#autotoc_md124">Driver Porting Layer (DPL)</a></li>
<li class="level2"><a href="#autotoc_md125">Secondary Bootloader (SBL)</a></li>
<li class="level2"><a href="#autotoc_md126">SOC Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md127">Board Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md128">File System</a></li>
<li class="level2"><a href="#autotoc_md129">CMSIS</a></li>
<li class="level2"><a href="#autotoc_md130">Industrial Communications Toolkit</a></li>
<li class="level2"><a href="#autotoc_md131">Motor Control</a></li>
<li class="level2"><a href="#autotoc_md132">Networking</a></li>
<li class="level2"><a href="#autotoc_md133">USB</a></li>
<li class="level2"><a href="#autotoc_md134">SECURITY</a></li>
<li class="level2"><a href="#autotoc_md135">PRU IO</a></li>
<li class="level2"><a href="#autotoc_md136">Demos</a></li>
</ul>
</li>
<li class="level1"><a href="#autotoc_md137">Fixed Issues</a></li>
<li class="level1"><a href="#autotoc_md138">Known Issues</a></li>
<li class="level1"><a href="#autotoc_md139">Limitations</a></li>
<li class="level1"><a href="#autotoc_md140">Upgrade and Compatibility Information</a><ul><li class="level2"><a href="#autotoc_md141">Compiler Options</a></li>
<li class="level2"><a href="#autotoc_md142">Examples</a></li>
<li class="level2"><a href="#autotoc_md143">OS Kernel</a></li>
<li class="level2"><a href="#autotoc_md144">SOC Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md145">Industrial Communications Toolkit</a></li>
</ul>
</li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_device_am64x_am243x_release_notes_08_03_00"></a></p>
<dl class="section attention"><dt>Attention</dt><dd>Also refer to individual module pages for more details on each feature, unsupported features, important usage guidelines.</dd>
<dd>
A53 support is applicable for AM64x only. It is NOT applicable for AM243x. <br  />
 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The examples will show usage of SW modules and APIs on a specific CPU instance and OS combination. <br  />
 Unless noted otherwise, the SW modules would work in both FreeRTOS and NORTOS environment. <br  />
 Unless noted otherwise, the SW modules would work on any of the R5F's present on the SOC. <br  />
 Unless noted otherwise, the SW modules would work on all supported EVMs <br  />
 All SW modules will not work on M4F. M4F support for a module will be explicitly called out.</dd></dl>
<h1><a class="anchor" id="autotoc_md117"></a>
New in this Release</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">32 Task Priority Levels for FreeRTOS Tasks  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Upgrade to Beckhoff SubDevice Stack Code version 5.13 for EtherCAT examples  </td><td class="markdownTableBodyNone">Industrial Communications Toolkit   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PCIe Buffer Transfer between EP and RC modes. Legacy interrupt support. MSI and MSIx capability  </td><td class="markdownTableBodyNone">PCIe   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Firewall configuration to enable DMA for secure device  </td><td class="markdownTableBodyNone">DMA   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Serial Interface implementation supporting ADS127L11 IC (1.067 MSPS)  </td><td class="markdownTableBodyNone">PRU-IO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Memory footprint optimization in Enet LLD, LWIP, ICSSG  </td><td class="markdownTableBodyNone">ENET, ICSSG, LWIP   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Buffered IO boot media support  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">C++ build support and example project added  </td><td class="markdownTableBodyNone">Generic   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Added API to check if the interrupt router output is free  </td><td class="markdownTableBodyNone">Sciclient   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ICSS based Ethernet, support for DSCP  </td><td class="markdownTableBodyNone">ENET   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Enabled combined boot flow (ROM loads SYSFW)  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SBL Encryption support  </td><td class="markdownTableBodyNone">Bootloader, Security   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Runtime SWREV configuration support (example) (only supported in HS-SE variant)  </td><td class="markdownTableBodyNone">Security   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Extended OTP programming support (example) (only supported in HS-SE variant)  </td><td class="markdownTableBodyNone">Security   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md118"></a>
Device and Validation Information</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">SOC  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">EVM  </th><th class="markdownTableHeadNone">Host PC   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone" rowspan="2">AM64x  </td><td class="markdownTableBodyNone" rowspan="2">R5F, M4F, A53  </td><td class="markdownTableBodyNone">AM64x GP EVM (referred to as am64x-evm in code)  </td><td class="markdownTableBodyNone" rowspan="2">Windows 10 64b or Ubuntu 18.04 64b   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">AM64x SK EVM (Limited examples are added) (referred to as am64x-sk in code)   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md119"></a>
Tools, Compiler and Other Open Source SW Module Information</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Tools / SW module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">Version   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Code Composer Studio  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">12.1.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SysConfig  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">1.14.0, build 2667   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TI ARM CLANG  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">2.1.2.LTS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GCC AARCH64  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">9.2-2019.12   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GCC ARM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">7-2017-q4-major (AM64x only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">10.4.3   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS SMP Kernel  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">202110.00-SMP   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Tiny USB  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">0.10.0   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">STABLE-2_1_2_RELEASE   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md120"></a>
Key Features</h1>
<h2><a class="anchor" id="autotoc_md121"></a>
Experimental Features</h2>
<dl class="section attention"><dt>Attention</dt><dd>Features listed below are early versions and should be considered as "experimental". </dd>
<dd>
Users can evaluate the feature, however the feature is not fully tested at TI side. </dd>
<dd>
TI would not support these feature on public e2e. </dd>
<dd>
Experimental features will be enabled with limited examples and SW modules.</dd></dl>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 NORTOS support and A53 NORTOS examples  </td><td class="markdownTableBodyNone">DPL, NORTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">A53 FreeRTOS (single core) support and A53 FreeRTOS examples  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SBL booting A53 NORTOS  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GCC support for R5F for limited examples  </td><td class="markdownTableBodyNone">R5F   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 FreeRTOS dual core in SMP mode and A53 SMP FreeRTOS examples  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GUI for UART Uniflash Tool (No support for EMMC flashing)  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md122"></a>
Features not supported in release</h2>
<ul>
<li>The <b>ROM</b> startup model for runtime initializations in TI ARM CLANG is not supported/tested in the SDK. We use the <b>RAM</b> model because of the boot-time advantage. For more information on startup models in TI ARM CLANG, refer <a href="https://software-dl.ti.com/codegen/docs/tiarmclang/compiler_tools_user_guide/compiler_manual/program_loading_and_running/run-time-initialization-slau1316977.html#ram-model-vs-rom-model">RAM model v/s ROM model</a></li>
</ul>
<h2><a class="anchor" id="autotoc_md123"></a>
OS Kernel</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">OS  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexes, timers, event groups. ROV views in CCS IDE, Task load measurement using FreeRTOS run time statistics APIs.  </td><td class="markdownTableBodyNone">Only single core A53 FreeRTOS is supported. Second core is NOT used.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS SMP Kernel  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexes, timers, event groups. ROV views in CCS IDE, Task load measurement using FreeRTOS run time statistics APIs.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS POSIX  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">pthread, mqueue, semaphore, clock  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">NO RTOS  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">See <b>Driver Porting Layer (DPL)</b> below  </td><td class="markdownTableBodyNone">Only single core A53 NORTOS is supported. Second core is NOT used.   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md124"></a>
Driver Porting Layer (DPL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Address Translate  </td><td class="markdownTableBodyNone">M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Use RAT to allow M4F access to peripheral address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cache  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Cache write back, invalidate, enable/disable  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Clock  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Tick timer at user specified resolution, timeouts and delays  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CpuId  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Verify Core ID and Cluster ID that application is running  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CycleCounter  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Measure CPU cycles using CPU specific internal counters  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Debug  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Logging and assert to any combo of: UART, CCS, shared memory  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Heap  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Create arbitrary heaps in user defined memory segments  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Hwi  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Interrupt register, enable/disable/restore  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MPU  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Setup MPU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMU  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Setup MMU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Semaphore  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Binary, Counting Semaphore, recursive mutexs with timeout  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Task  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Create, delete tasks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Timer  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Configure arbitrary timers  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Event  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Setting, getting, clearing, and waiting of Event bits  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md125"></a>
Secondary Bootloader (SBL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Bootloader  </td><td class="markdownTableBodyNone">R5FSS0-0  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Boot modes: OSPI, OSPI XIP, UART, SD. All R5F's, M4F, A53 NORTOS/FreeRTOS/Linux boot. RPRC, multi-core image format, DDR init  </td><td class="markdownTableBodyNone">SBL OSPI XIP for A53   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md126"></a>
SOC Device Drivers</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">DMA Supported  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Single conversion (one-shot mode), interrupt mode, DMA mode  </td><td class="markdownTableBodyNone">Continuous conversion not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CRC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">CRC in full CPU mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DDR  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested LPDDR4 at 400MHz frequency.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECAP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Frequency, Duty cycle, interrupt mode  </td><td class="markdownTableBodyNone">PWM mode not tested   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EPWM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Different Frequency, Duty cycle, interrupt mode, Deadband and chopper module  </td><td class="markdownTableBodyNone">Tripzone module not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EQEP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Signal Frequency and Direction, interrupt mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FSI (RX/TX)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, polling, interrupt mode, single/dual lanes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Basic input/output, GPIO as interrupt  </td><td class="markdownTableBodyNone">GPIO as interrupt is not tested for A53.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GTC  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Enable GTC, setting FID (Frequency indicator)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Controller mode, basic read/write, polling and interrupt mode  </td><td class="markdownTableBodyNone">Target mode not supported. M4F not tested due to EVM limitation   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IPC Notify  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Low latency IPC between RTOS/NORTOS CPUs  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">IPC Rpmsg  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RPMessage protocol based IPC for all R5F, M4F, A53 running NORTOS/FreeRTOS/Linux  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MCAN  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, interrupt and polling mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCSPI  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Controller/Peripheral mode, basic read/write, polling, interrupt and DMA mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MDIO  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Register read/write, link status and link interrupt enable API  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMCSD  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Raw read/write and file I/O on MMCSD0 eMMC, and MMCSD1 SD. eMMC tested till HS SDR mode (8-bit data, 52 MHz), SD tested till SD HS mode (4-bit, 25 MHz)  </td><td class="markdownTableBodyNone">Interrupt mode not tested   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">OSPI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Read direct, Write indirect, Read/Write commands, DMA for read, PHY Mode  </td><td class="markdownTableBodyNone">Interrupt mode not supported   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PCIe  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Buffer Transfer between EP and RC modes. Legacy interrupt  </td><td class="markdownTableBodyNone">MSI and MSIx capability   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Pinmux  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with multiple peripheral pinmuxes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PRUICSS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with Ethercat, EtherNet/IP, IO-Link, ICSS-EMAC, HDSL, EnDat  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SOC  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">lock/unlock MMRs, get CPU clock, CPU name, clock enable, set frequency, SW Warm/POR Reset, Address Translation  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Sciclient  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with clock setup, module on/off  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SPINLOCK  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Lock, unlock HW spinlocks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Basic read/write, polling, interrupt mode,  </td><td class="markdownTableBodyNone">HW flow control not tested. DMA mode not supported   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">UDMA  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Basic memory copy, SW trigger, Chaining  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">WDT  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Interrupt after watchdog expiry  </td><td class="markdownTableBodyNone">Reset not supported   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md127"></a>
Board Device Drivers</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EEPROM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">I2C based EEPROM  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ETHPHY  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Ethernet Phy configuration for EtherCAT SubDevice example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Flash  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">XSPI, OSPI, QSPI based flash, Octal, Quad mode, DDR mode  </td><td class="markdownTableBodyNone">All vendor flash types not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">LED  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">GPIO , I2C IO expander based LED control, I2C based industrial LEDs(TPIC2810)  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md128"></a>
File System</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS+FAT  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">File read, write, create. FAT partition and mounting  </td><td class="markdownTableBodyNone">File I/O with FreeRTOS   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md129"></a>
CMSIS</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CMSIS DSP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Basic math, complex math, controller, fast math, filtering, Matrix, statistics, transform  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md130"></a>
Industrial Communications Toolkit</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EtherCAT SubDevice FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethercat_slave_beckhoff_ssc_demo example  </td><td class="markdownTableBodyNone">Reset isolation   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EtherCAT SubDevice Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethercat_slave_demo examples  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EtherNet/IP Adapter FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">Multicast Filtering   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EtherNet/IP Adapter Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IO-Link Controller Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with iolink_master_demo example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Profinet Device FWHAL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with profinet_device_demo examples  </td><td class="markdownTableBodyNone">IRT, MRP   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Profinet Device Evaluation Stack  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested with profinet_device_demo examples  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md131"></a>
Motor Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Position Sense HDSL  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Freerun mode, Sync mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Position Sense EnDAT  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Single channel, Multi channel, Continuous mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Position Sense Tamagawa  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Absolute position, Encoder ID, Reset  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md132"></a>
Networking</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">TCP/UDP IP networking stack, DHCP, ping, TCP iperf, TCP/UDP IP  </td><td class="markdownTableBodyNone">Other LwIP features, performance and memory optimizations pending, more robustness tests pending   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Ethernet driver (ENET)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Ethernet as port using CPSW and ICSS, Layer 2 MAC, Layer 2 PTP Timestamping, CPSW Switch  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ICSS-EMAC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested switch mode with ethernetip_adapter_demo and profinet_device_demo examples  </td><td class="markdownTableBodyNone">EMAC mode, VLAN/Multicast Filtering   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ICSS TimeSync  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested E2E mode with ethernetip_adapter_demo examples  </td><td class="markdownTableBodyNone">P2P mode, Transparent Clock mode   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md133"></a>
USB</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">USB SoC Porting Layer  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB 2.0 device mode  </td><td class="markdownTableBodyNone">USB 3.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">USB Device Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB 2.0 device mode  </td><td class="markdownTableBodyNone">USB Host driver   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TinyUSB Core and CDC Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB device with CDC class  </td><td class="markdownTableBodyNone">USB Host, other USB device class drivers   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md134"></a>
SECURITY</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SA2UL AES  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">AES CBC-128 encryption and decryption, AES CBC-256 encryption and decryption, AES ECB-128 encryption and decryption, AES ECB-256 encryption and decryption, AES CMAC-128, AES CMAC-256  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SA2UL SHA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">SHA 512 single shot and multi-shot, SHA 256 single shot and multi-shot, HMAC SHA-256, HMAC SHA-512, HMAC SHA-1  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SA2UL RNG  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">RNG generate random number with size of 4 words(128 bit)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SA2UL PKA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">RSA Encryption and Decryption support upto 4k bit, RSA Signing and Verification support upto 4k bit, ECDSA Signing and Verification support with P-256 and P-384 curves  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md135"></a>
PRU IO</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADS85x8  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FREERTOS  </td><td class="markdownTableBodyNone">Parallel 8 and 16 Bit Interface with ADS8598H IC  </td><td class="markdownTableBodyNone">OSR Modes, Other ICs   </td></tr>
</table>
<p>ADS127L11 | R5F | YES | FREERTOS | Serial Interface with ADS127L11 IC | Empty | PRU | NO | Bare Metal | Empty project to get started with PRU firmware development |</p>
<h2><a class="anchor" id="autotoc_md136"></a>
Demos</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Benchmark demo  </td><td class="markdownTableBodyNone">4xR5F's  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">CFFT, FIR and FOC benchmarks  </td><td class="markdownTableBodyNone">ADC/PWM benchmark   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md137"></a>
Fixed Issues</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Resolution/Comments  </th></tr>
<tr>
<td>MCUSDK-3811 </td><td>Incorrect value for DLR Neighbor Check Interval in EtherNet/IP Adapter FWHAL </td><td>EtherNet/IP Adapter FWHAL </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3644 </td><td>Removed GCC's objcopy in the boardcfg-gen makefile </td><td>Build </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3558 </td><td>Secure Boot: DMA based applications fail on HS device </td><td>SBL SCIClient UDMA </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3424 </td><td>SBL OSPI fails to load image using OSPI DMA in HS device </td><td>SBL OSPI UDMA </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3513 </td><td>SBL JTAG Example flash write fails if file size is not aligned to multiple of flash page size </td><td>SBL </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3453 </td><td>Enet: UDMA unable to process icssg rx timestamp and some bytes of packet content after Allocated Packets </td><td>Enet </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-2753 </td><td><a class="el" href="group__DRV__SOC__MODULE.html#ga38a189038389b315104384f5d591cae8" title="Lock control module partition to prevent writes into control MMRs.">SOC_controlModuleLockMMR()</a> doesn't lock CTRLMMR registers </td><td>Common </td><td>8.1.0 onwards </td><td>AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3408 </td><td>sbl_uart_uniflash write incorrect data to flash due to XMODEM 1024 byte alignment </td><td>SBL </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3398 </td><td>[SOC]Address translation for R5FSS1 is missing </td><td>SOC </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3712 </td><td>[FSI]Maximum value of external inputs for triggering frame transmission is limited to 32 </td><td>SOC </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3879 </td><td>DPL : Inconsistent MPU config for shared memory </td><td>DPL </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3453 </td><td>Enet ICSSG: UDMA unable to process RX timestamp and packet content while reusing PDs </td><td>Enet </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>PINDSW-5325 </td><td>Frame length and frame data is corrupted in MAC mode </td><td>ENET </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>PINDSW-5315 </td><td>Zeroing of priority field for 802.1q ingress frames for icssg </td><td>ENET </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>PINDSW-5318 </td><td>Switching stalls when traffic is applied to DUT during bootup </td><td>ENET </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>PINDSW-5280 </td><td>Higher Cut-through latency and incorrect length(2000 byte) for a smaller packet size(~70 bytes) in 100M/10M link speeds </td><td>ENET </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3947 </td><td>[MCAN]MCAN message acceptance filter masking is incorrect </td><td>MCAN </td><td>07_03_00 </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-1922 </td><td>SBL UART appimage size limitation of less then 384 KB </td><td>SBL </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Use the buffered IO implementation of SBL UART  </td></tr>
<tr>
<td>MCUSDK-3325 </td><td>DDR_VTT_EN is not set by software </td><td>DDR </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-3124 </td><td>AddrTranslateP_setRegion() clears bits in system address above LS 32-bits for R5F RAT </td><td>DPL </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-3408 </td><td>sbl_uart_uniflash writing incorrect data to flash </td><td>SBL </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-3424 </td><td>SBL OSPI fails to load image using OSPI DMA in HS device </td><td>OSPI, SBL, UDMA </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-3928 </td><td>MCU+ SDK board library incorrect condition for while loop </td><td>BOARD </td><td>8.2.0 </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-4046 </td><td>Enable I2C in sysconfig to build HDSL diagnostic application if using HDSL-AM64x-E1 Transceiver card </td><td>HDSL </td><td>8.2.0 </td><td>AM64x </td><td>-  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md138"></a>
Known Issues</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-626 </td><td>DMA not working with ADC FIFO 1 </td><td>ADC </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Use ADC FIFO 0  </td></tr>
<tr>
<td>MCUSDK-1016 </td><td>Semaphore does not function as expected when "post" call is present in multiple ISRs at different priorities </td><td>DPL </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td>Interrupt nesting should be disabled. SDK disables interrupt nesting by default.  </td></tr>
<tr>
<td>MCUSDK-1900 </td><td>UART Hardware Flow Control is not working </td><td>UART </td><td>7.3.0 onwards </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2113 </td><td>[Docs] Sysfw RM/PM documentation doesn't specify AM243x </td><td>Docs </td><td>8.0.0 onwards </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2135 </td><td>Insufficient UDMA TX channels allocated for Dual-mac mode </td><td>Enet </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>Allocate minimum of 2 TX channels(ENET_CFG_TX_CHANNELS_NUM macro) in <a class="el" href="enet__cfg_8h.html" title="This file contains the Enet configuration parameters.">enet_cfg.h</a> file  </td></tr>
<tr>
<td>MCUSDK-2319 </td><td>2 PRU(ICSS) driver instances are added while changing Enet ICSSG instance to ICSSG0 in SysConfig </td><td>SYSCFG </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>Please remove the extra one manually  </td></tr>
<tr>
<td>MCUSDK-2409 </td><td>MCRC CRCSetPSASeedSig() API sets channel mode to DATA capture </td><td>CRC </td><td>8.1.0 onwards </td><td>AM64x </td><td></td></tr>
<tr>
<td>MCUSDK-2419 </td><td>MCSPI TX Only mode is not functional in DMA mode </td><td>MCSPI, UDMA </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>Use TX/RX mode and ignore RX.  </td></tr>
<tr>
<td>MCUSDK-2715 </td><td>PKA ECDSA sign verify is not working for P-521 and BrainPool P-512R1 curves </td><td>SECURITY </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-3626 </td><td>Enet: Phy tuning is not done correctly on AM64x/AM243x and AM263x platforms </td><td>Enet </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>PHY delay is not tuned but set to value based on limited testing on a small set of boards.If packet drops are still seen, we can force the phy to set to 100mbps.Make below change in application code: linkCfg-&gt;speed = ENET_SPEED_100MBIT; linkCfg-&gt;duplexity = ENET_DUPLEX_FULL;  </td></tr>
<tr>
<td>MCUSDK-4080 </td><td>DDR_init call after warm reset causes crash in System in OSPI mode </td><td>DDR </td><td>8.2.0 </td><td>AM64x, AM243x </td><td>DDR_init should not be called in SBL if DDR is already initialized  </td></tr>
<tr>
<td>MCUSDK-4379 </td><td>Low Tx side throughput seen when tested using iperf application </td><td>DDR </td><td>8.3.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-4379 </td><td>Low Tx side throughput seen when tested using iperf application </td><td>INDUS_PROTOCOL_HSR_PRP </td><td>8.3.0 </td><td>AM64x, AM243x </td><td><p class="starttd"></p>
<p class="intertd">Replace mcu_plus_sdk\source\networking\lwip\lwip-config\am64x\lwipopts.h and mcu_plus_sdk\source\networking\lwip\lwip-config\am64x\lwippools.h from MCU PLUS SDK 8.2.0 release and rebuild lwip_freertos, lwip-contrib and icss_emac_lwip_if libraries.</p>
<p class="endtd"></p>
</td></tr>
</table>
<h1><a class="anchor" id="autotoc_md139"></a>
Limitations</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Reported in Release </th><th>Applicable Devices </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-208 </td><td>gmake with -j can sometimes lock up Windows command prompt </td><td>Build </td><td>7.3.0 </td><td>AM64x, AM243x </td><td>Use bash for windows as part of git for windows or don't use -j option  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md140"></a>
Upgrade and Compatibility Information</h1>
<dl class="section attention"><dt>Attention</dt><dd>When migrating from Processor SDK RTOS, see <a class="el" href="MIGRATION_GUIDES.html">Migration Guides</a> for more details</dd></dl>
<p>This section lists changes which could affect user applications developed using older SDK versions. Read this carefully to see if you need to do any changes in your existing application when migrating to this SDK version relative to previous SDK version. Also refer to older SDK version release notes to see changes in earlier SDKs.</p>
<h2><a class="anchor" id="autotoc_md141"></a>
Compiler Options</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td></td><td></td><td></td><td></td></tr>
</table>
<h2><a class="anchor" id="autotoc_md142"></a>
Examples</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td></td><td></td><td></td><td></td></tr>
</table>
<h2><a class="anchor" id="autotoc_md143"></a>
OS Kernel</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td></td><td></td><td></td><td></td></tr>
</table>
<h2><a class="anchor" id="autotoc_md144"></a>
SOC Device Drivers</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th><p class="starttd">Additional Remarks </p>
<p class="endtd"></p>
</th></tr>
</table>
<h2><a class="anchor" id="autotoc_md145"></a>
Industrial Communications Toolkit</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>EtherCAT SubDevice FWHAL </td><td>bsp_init </td><td>Added new parameter <code>phy_rx_err_reg</code> in <a class="el" href="structbsp__params.html">bsp_params</a> </td><td>Allows configuration of vendor specific 0x0E28 register in TI EtherCAT SubDevice Controller (ESC) for the RX Error counting during frames.  </td></tr>
</table>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
