

================================================================
== Vitis HLS Report for 'fp2div2_503'
================================================================
* Date:           Tue May 20 14:35:05 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74       |fp2div2_503_Pipeline_VITIS_LOOP_78_1      |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85      |fp2div2_503_Pipeline_VITIS_LOOP_382_1     |       16|       16|  0.160 us|  0.160 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93    |fp2div2_503_Pipeline_VITIS_LOOP_78_1212   |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104  |fp2div2_503_Pipeline_VITIS_LOOP_382_1213  |       16|       16|  0.160 us|  0.160 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     848|   1910|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    374|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     868|   2286|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85      |fp2div2_503_Pipeline_VITIS_LOOP_382_1     |        0|   0|   14|  156|    0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104  |fp2div2_503_Pipeline_VITIS_LOOP_382_1213  |        0|   0|   14|  156|    0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74       |fp2div2_503_Pipeline_VITIS_LOOP_78_1      |        0|   0|  410|  799|    0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93    |fp2div2_503_Pipeline_VITIS_LOOP_78_1212   |        0|   0|  410|  799|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   0|  848| 1910|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |c_1_we0       |        or|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         15|    1|         15|
    |c_0_address0        |  25|          5|    3|         15|
    |c_0_address0_local  |  14|          3|    3|          9|
    |c_0_address1        |  14|          3|    3|          9|
    |c_0_ce0             |  25|          5|    1|          5|
    |c_0_ce1             |  14|          3|    1|          3|
    |c_0_d0              |  25|          5|   64|        320|
    |c_0_we0             |  25|          5|    1|          5|
    |c_1_address0        |  25|          5|    3|         15|
    |c_1_address0_local  |  25|          5|    3|         15|
    |c_1_address1        |  14|          3|    3|          9|
    |c_1_ce0             |  25|          5|    1|          5|
    |c_1_ce1             |  14|          3|    1|          3|
    |c_1_d0              |  25|          5|   64|        320|
    |c_1_d0_local        |  14|          3|   64|        192|
    |c_1_we0             |  25|          5|    1|          5|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 374|         78|  217|        945|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  14|   0|   14|          0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg    |   1|   0|    1|          0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg       |   1|   0|    1|          0|
    |mask_1_reg_160                                                    |   1|   0|    1|          0|
    |mask_reg_145                                                      |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  20|   0|   20|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|c_0_address0  |  out|    3|   ap_memory|           c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|           c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|           c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|           c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|           c_0|         array|
|c_0_address1  |  out|    3|   ap_memory|           c_0|         array|
|c_0_ce1       |  out|    1|   ap_memory|           c_0|         array|
|c_0_q1        |   in|   64|   ap_memory|           c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|           c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|           c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|           c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|           c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|           c_1|         array|
|c_1_address1  |  out|    3|   ap_memory|           c_1|         array|
|c_1_ce1       |  out|    1|   ap_memory|           c_1|         array|
|c_1_q1        |   in|   64|   ap_memory|           c_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 0" [src/fpx.c:125]   --->   Operation 15 'getelementptr' 'c_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:77->src/fpx.c:125]   --->   Operation 16 'load' 'c_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:77->src/fpx.c:125]   --->   Operation 17 'load' 'c_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mask = trunc i64 %c_0_load" [src/generic/fp_generic.c:77->src/fpx.c:125]   --->   Operation 18 'trunc' 'mask' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 19 [2/2] (0.99ns)   --->   "%call_ln77 = call void @fp2div2_503_Pipeline_VITIS_LOOP_78_1, i64 %c_0, i64 %c_1, i1 %mask, i64 %p503_1" [src/generic/fp_generic.c:77->src/fpx.c:125]   --->   Operation 19 'call' 'call_ln77' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln77 = call void @fp2div2_503_Pipeline_VITIS_LOOP_78_1, i64 %c_0, i64 %c_1, i1 %mask, i64 %p503_1" [src/generic/fp_generic.c:77->src/fpx.c:125]   --->   Operation 20 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2div2_503_Pipeline_VITIS_LOOP_382_1, i64 %c_1, i64 %c_0"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.82>
ST_6 : Operation 22 [1/2] (4.82ns)   --->   "%call_ln0 = call void @fp2div2_503_Pipeline_VITIS_LOOP_382_1, i64 %c_1, i64 %c_0"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%c_0_addr_3 = getelementptr i64 %c_0, i32 0, i32 4" [src/fpx.c:126]   --->   Operation 23 'getelementptr' 'c_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 3" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 24 'getelementptr' 'c_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 25 'load' 'c_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 26 [2/2] (2.32ns)   --->   "%c_0_load_3 = load i3 %c_0_addr_3" [src/generic/fp_generic.c:77->src/fpx.c:126]   --->   Operation 26 'load' 'c_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 27 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 27 'load' 'c_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_1_load, i32 1, i32 63" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i63 %lshr_ln" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 29 'zext' 'zext_ln385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln385 = store i64 %zext_ln385, i3 %c_1_addr" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:125]   --->   Operation 30 'store' 'store_ln385' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load_3 = load i3 %c_0_addr_3" [src/generic/fp_generic.c:77->src/fpx.c:126]   --->   Operation 31 'load' 'c_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%mask_1 = trunc i64 %c_0_load_3" [src/generic/fp_generic.c:77->src/fpx.c:126]   --->   Operation 32 'trunc' 'mask_1' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 33 [2/2] (0.99ns)   --->   "%call_ln77 = call void @fp2div2_503_Pipeline_VITIS_LOOP_78_1212, i64 %c_0, i64 %c_1, i1 %mask_1, i64 %p503_1" [src/generic/fp_generic.c:77->src/fpx.c:126]   --->   Operation 33 'call' 'call_ln77' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln77 = call void @fp2div2_503_Pipeline_VITIS_LOOP_78_1212, i64 %c_0, i64 %c_1, i1 %mask_1, i64 %p503_1" [src/generic/fp_generic.c:77->src/fpx.c:126]   --->   Operation 34 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2div2_503_Pipeline_VITIS_LOOP_382_1213, i64 %c_1, i64 %c_0"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 4.82>
ST_12 : Operation 36 [1/2] (4.82ns)   --->   "%call_ln0 = call void @fp2div2_503_Pipeline_VITIS_LOOP_382_1213, i64 %c_1, i64 %c_0"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%c_1_addr_3 = getelementptr i64 %c_1, i32 0, i32 7" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 37 'getelementptr' 'c_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [2/2] (2.32ns)   --->   "%c_1_load_3 = load i3 %c_1_addr_3" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 38 'load' 'c_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 4.64>
ST_14 : Operation 39 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load_3 = load i3 %c_1_addr_3" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 39 'load' 'c_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln385_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_1_load_3, i32 1, i32 63" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 40 'partselect' 'lshr_ln385_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln385_1 = zext i63 %lshr_ln385_1" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 41 'zext' 'zext_ln385_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln385 = store i64 %zext_ln385_1, i3 %c_1_addr_3" [src/fpx.c:385->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 42 'store' 'store_ln385' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [src/fpx.c:127]   --->   Operation 43 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p503_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_0_addr     (getelementptr) [ 001000000000000]
c_0_load     (load         ) [ 000000000000000]
mask         (trunc        ) [ 000110000000000]
call_ln77    (call         ) [ 000000000000000]
call_ln0     (call         ) [ 000000000000000]
c_0_addr_3   (getelementptr) [ 000000001000000]
c_1_addr     (getelementptr) [ 000000001000000]
c_1_load     (load         ) [ 000000000000000]
lshr_ln      (partselect   ) [ 000000000000000]
zext_ln385   (zext         ) [ 000000000000000]
store_ln385  (store        ) [ 000000000000000]
c_0_load_3   (load         ) [ 000000000000000]
mask_1       (trunc        ) [ 000000000110000]
call_ln77    (call         ) [ 000000000000000]
call_ln0     (call         ) [ 000000000000000]
c_1_addr_3   (getelementptr) [ 000000000000001]
c_1_load_3   (load         ) [ 000000000000000]
lshr_ln385_1 (partselect   ) [ 000000000000000]
zext_ln385_1 (zext         ) [ 000000000000000]
store_ln385  (store        ) [ 000000000000000]
ret_ln127    (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2div2_503_Pipeline_VITIS_LOOP_78_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2div2_503_Pipeline_VITIS_LOOP_382_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2div2_503_Pipeline_VITIS_LOOP_78_1212"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2div2_503_Pipeline_VITIS_LOOP_382_1213"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="c_0_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="64" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="1" slack="0"/>
<pin id="32" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_access_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="3" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="39" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_0_load/1 c_0_load_3/7 "/>
</bind>
</comp>

<comp id="42" class="1004" name="c_0_addr_3_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr_3/7 "/>
</bind>
</comp>

<comp id="50" class="1004" name="c_1_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="3" slack="0"/>
<pin id="54" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/7 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/7 store_ln385/8 c_1_load_3/13 store_ln385/14 "/>
</bind>
</comp>

<comp id="65" class="1004" name="c_1_addr_3_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr_3/13 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="0" index="3" bw="1" slack="1"/>
<pin id="79" dir="0" index="4" bw="64" slack="0"/>
<pin id="80" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="64" slack="0"/>
<pin id="97" dir="0" index="3" bw="1" slack="1"/>
<pin id="98" dir="0" index="4" bw="64" slack="0"/>
<pin id="99" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="64" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="63" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="7" slack="0"/>
<pin id="117" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/8 lshr_ln385_1/14 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mask_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="mask/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln385_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="63" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln385/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="mask_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="mask_1/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln385_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="63" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln385_1/14 "/>
</bind>
</comp>

<comp id="140" class="1005" name="c_0_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="1"/>
<pin id="142" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="mask_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mask "/>
</bind>
</comp>

<comp id="150" class="1005" name="c_0_addr_3_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="1"/>
<pin id="152" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr_3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="c_1_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="1"/>
<pin id="157" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="mask_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mask_1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="c_1_addr_3_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="41"><net_src comp="28" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="50" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="42" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="73"><net_src comp="65" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="93" pin=4"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="58" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="36" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="112" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="134"><net_src comp="36" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="112" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="143"><net_src comp="28" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="148"><net_src comp="122" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="153"><net_src comp="42" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="158"><net_src comp="50" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="163"><net_src comp="131" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="93" pin=3"/></net>

<net id="168"><net_src comp="65" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="58" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {3 4 5 6 9 10 11 12 }
	Port: c_1 | {3 4 5 6 8 9 10 11 12 14 }
	Port: p503_1 | {}
 - Input state : 
	Port: fp2div2_503 : c_0 | {1 2 3 4 5 6 7 8 9 10 11 12 }
	Port: fp2div2_503 : c_1 | {3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: fp2div2_503 : p503_1 | {3 4 9 10 }
  - Chain level:
	State 1
		c_0_load : 1
	State 2
		mask : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		c_1_load : 1
		c_0_load_3 : 1
	State 8
		lshr_ln : 1
		zext_ln385 : 2
		store_ln385 : 3
		mask_1 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		c_1_load_3 : 1
	State 14
		lshr_ln385_1 : 1
		zext_ln385_1 : 2
		store_ln385 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74   |  4.764  |   341   |   773   |
|   call   |   grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85   |  6.5906 |    19   |   133   |
|          |  grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93  |  4.764  |   341   |   773   |
|          | grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104 |  6.5906 |    19   |   133   |
|----------|-----------------------------------------------------|---------|---------|---------|
|partselect|                      grp_fu_112                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   trunc  |                     mask_fu_122                     |    0    |    0    |    0    |
|          |                    mask_1_fu_131                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   zext   |                  zext_ln385_fu_126                  |    0    |    0    |    0    |
|          |                 zext_ln385_1_fu_135                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     | 22.7092 |   720   |   1812  |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|c_0_addr_3_reg_150|    3   |
| c_0_addr_reg_140 |    3   |
|c_1_addr_3_reg_165|    3   |
| c_1_addr_reg_155 |    3   |
|  mask_1_reg_160  |    1   |
|   mask_reg_145   |    1   |
+------------------+--------+
|       Total      |   14   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_36 |  p0  |   4  |   3  |   12   ||    0    ||    20   |
| grp_access_fu_58 |  p0  |   4  |   3  |   12   ||    0    ||    20   |
| grp_access_fu_58 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   152  ||  5.2412 ||    0    ||    49   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   22   |   720  |  1812  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    0   |   49   |
|  Register |    -   |   14   |    -   |
+-----------+--------+--------+--------+
|   Total   |   27   |   734  |  1861  |
+-----------+--------+--------+--------+
