# Performance Issues
* Longest delay determines clock period
* Critical path : load instruction

>Instruction memory
>>register file
>>>ALU
>>>>data memory
>>>>>register file

>IF
>>ID
>>>EX
>>>>MEM
>>>>>WB