`timescale 1ns/1ps

module test_ex1 (
                  input clk,
                  input [3:0] a,
                  output  [11:0] c
                  );

   wire [7:0]                  y;

   assign y = a*a;
   assign c =y*a;
   

endmodule
