{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_frame_mark.v@93:103@HdlIdDef", "wire                              cur_eomf;\nwire [DATA_PATH_WIDTH-1:0]        default_sof;\nwire [DATA_PATH_WIDTH-1:0]        default_eof;\n\nwire [BEATS_PER_FRAME_WIDTH-1:0]  cfg_beats_per_frame = cfg_octets_per_frame[CW-1:DPW_LOG2];\nreg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_12[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_12[2:0];\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_common/jesd204_frame_mark.v@90:100", "wire                              cur_eof;\nreg [BEATS_PER_MF_WIDTH-1:0]      beat_cnt_mf;\nwire                              cur_somf;\nwire                              cur_eomf;\nwire [DATA_PATH_WIDTH-1:0]        default_sof;\nwire [DATA_PATH_WIDTH-1:0]        default_eof;\n\nwire [BEATS_PER_FRAME_WIDTH-1:0]  cfg_beats_per_frame = cfg_octets_per_frame[CW-1:DPW_LOG2];\nreg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_6[2:0];\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_mark.v@95:105", "wire [DATA_PATH_WIDTH-1:0]        default_eof;\n\nwire [BEATS_PER_FRAME_WIDTH-1:0]  cfg_beats_per_frame = cfg_octets_per_frame[CW-1:DPW_LOG2];\nreg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_12[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_12[2:0];\n\ngenerate\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_mark.v@94:104", "wire [DATA_PATH_WIDTH-1:0]        default_sof;\nwire [DATA_PATH_WIDTH-1:0]        default_eof;\n\nwire [BEATS_PER_FRAME_WIDTH-1:0]  cfg_beats_per_frame = cfg_octets_per_frame[CW-1:DPW_LOG2];\nreg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_12[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_12[2:0];\n\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_mark.v@97:107", "wire [BEATS_PER_FRAME_WIDTH-1:0]  cfg_beats_per_frame = cfg_octets_per_frame[CW-1:DPW_LOG2];\nreg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_12[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_12[2:0];\n\ngenerate\nif(DATA_PATH_WIDTH == 4) begin : gen_dp_4\ninitial begin\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_mark.v@92:102", "wire                              cur_somf;\nwire                              cur_eomf;\nwire [DATA_PATH_WIDTH-1:0]        default_sof;\nwire [DATA_PATH_WIDTH-1:0]        default_eof;\n\nwire [BEATS_PER_FRAME_WIDTH-1:0]  cfg_beats_per_frame = cfg_octets_per_frame[CW-1:DPW_LOG2];\nreg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_12[2:0];\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_mark.v@89:99", "wire                              cur_sof;\nwire                              cur_eof;\nreg [BEATS_PER_MF_WIDTH-1:0]      beat_cnt_mf;\nwire                              cur_somf;\nwire                              cur_eomf;\nwire [DATA_PATH_WIDTH-1:0]        default_sof;\nwire [DATA_PATH_WIDTH-1:0]        default_eof;\n\nwire [BEATS_PER_FRAME_WIDTH-1:0]  cfg_beats_per_frame = cfg_octets_per_frame[CW-1:DPW_LOG2];\nreg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_3[2:0];\n"], ["hdl/library/jesd204/jesd204_common/jesd204_frame_mark.v@96:106", "\nwire [BEATS_PER_FRAME_WIDTH-1:0]  cfg_beats_per_frame = cfg_octets_per_frame[CW-1:DPW_LOG2];\nreg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_3[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_6[2:0];\nreg [DATA_PATH_WIDTH-1:0] sof_f_12[2:0];\nreg [DATA_PATH_WIDTH-1:0] eof_f_12[2:0];\n\ngenerate\nif(DATA_PATH_WIDTH == 4) begin : gen_dp_4\n"]], "Diff Content": {"Delete": [[98, "reg [DATA_PATH_WIDTH-1:0] sof_f_3[2:0];\n"]], "Add": []}}