Information: Updating design information... (UID-85)
 
****************************************
Report : area
Design : adder_cpe
Version: B-2008.09-SP4
Date   : Sat Feb 13 18:57:03 2016
****************************************

Library(s) Used:

    tcbn65gpluswc (File: /cadtools/tsmc/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_121b/tcbn65gpluswc.db)

Number of ports:               29
Number of nets:               538
Number of cells:                4
Number of references:           4

Combinational area:       2562.840033
Noncombinational area:       0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          2562.840033
Total area:                 undefined
1
