
Encoder_simulator_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a7c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08004b3c  08004b3c  00014b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cd4  08004cd4  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08004cd4  08004cd4  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cd4  08004cd4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cd4  08004cd4  00014cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cd8  08004cd8  00014cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004cdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  20000078  08004d54  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08004d54  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd9d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001de1  00000000  00000000  0002de3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  0002fc20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ba0  00000000  00000000  00030878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012924  00000000  00000000  00031418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7ce  00000000  00000000  00043d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000715d1  00000000  00000000  0005250a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c3adb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030c4  00000000  00000000  000c3b2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004b24 	.word	0x08004b24

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08004b24 	.word	0x08004b24

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_fdiv>:
 8000418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041a:	464f      	mov	r7, r9
 800041c:	4646      	mov	r6, r8
 800041e:	46d6      	mov	lr, sl
 8000420:	0245      	lsls	r5, r0, #9
 8000422:	b5c0      	push	{r6, r7, lr}
 8000424:	0047      	lsls	r7, r0, #1
 8000426:	1c0c      	adds	r4, r1, #0
 8000428:	0a6d      	lsrs	r5, r5, #9
 800042a:	0e3f      	lsrs	r7, r7, #24
 800042c:	0fc6      	lsrs	r6, r0, #31
 800042e:	2f00      	cmp	r7, #0
 8000430:	d100      	bne.n	8000434 <__aeabi_fdiv+0x1c>
 8000432:	e070      	b.n	8000516 <__aeabi_fdiv+0xfe>
 8000434:	2fff      	cmp	r7, #255	; 0xff
 8000436:	d100      	bne.n	800043a <__aeabi_fdiv+0x22>
 8000438:	e075      	b.n	8000526 <__aeabi_fdiv+0x10e>
 800043a:	00eb      	lsls	r3, r5, #3
 800043c:	2580      	movs	r5, #128	; 0x80
 800043e:	04ed      	lsls	r5, r5, #19
 8000440:	431d      	orrs	r5, r3
 8000442:	2300      	movs	r3, #0
 8000444:	4699      	mov	r9, r3
 8000446:	469a      	mov	sl, r3
 8000448:	3f7f      	subs	r7, #127	; 0x7f
 800044a:	0260      	lsls	r0, r4, #9
 800044c:	0a43      	lsrs	r3, r0, #9
 800044e:	4698      	mov	r8, r3
 8000450:	0063      	lsls	r3, r4, #1
 8000452:	0e1b      	lsrs	r3, r3, #24
 8000454:	0fe4      	lsrs	r4, r4, #31
 8000456:	2b00      	cmp	r3, #0
 8000458:	d04e      	beq.n	80004f8 <__aeabi_fdiv+0xe0>
 800045a:	2bff      	cmp	r3, #255	; 0xff
 800045c:	d046      	beq.n	80004ec <__aeabi_fdiv+0xd4>
 800045e:	4642      	mov	r2, r8
 8000460:	00d0      	lsls	r0, r2, #3
 8000462:	2280      	movs	r2, #128	; 0x80
 8000464:	04d2      	lsls	r2, r2, #19
 8000466:	4302      	orrs	r2, r0
 8000468:	4690      	mov	r8, r2
 800046a:	2200      	movs	r2, #0
 800046c:	3b7f      	subs	r3, #127	; 0x7f
 800046e:	0031      	movs	r1, r6
 8000470:	1aff      	subs	r7, r7, r3
 8000472:	464b      	mov	r3, r9
 8000474:	4061      	eors	r1, r4
 8000476:	b2c9      	uxtb	r1, r1
 8000478:	4313      	orrs	r3, r2
 800047a:	2b0f      	cmp	r3, #15
 800047c:	d900      	bls.n	8000480 <__aeabi_fdiv+0x68>
 800047e:	e0b5      	b.n	80005ec <__aeabi_fdiv+0x1d4>
 8000480:	486e      	ldr	r0, [pc, #440]	; (800063c <__aeabi_fdiv+0x224>)
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	58c3      	ldr	r3, [r0, r3]
 8000486:	469f      	mov	pc, r3
 8000488:	2300      	movs	r3, #0
 800048a:	4698      	mov	r8, r3
 800048c:	0026      	movs	r6, r4
 800048e:	4645      	mov	r5, r8
 8000490:	4692      	mov	sl, r2
 8000492:	4653      	mov	r3, sl
 8000494:	2b02      	cmp	r3, #2
 8000496:	d100      	bne.n	800049a <__aeabi_fdiv+0x82>
 8000498:	e089      	b.n	80005ae <__aeabi_fdiv+0x196>
 800049a:	2b03      	cmp	r3, #3
 800049c:	d100      	bne.n	80004a0 <__aeabi_fdiv+0x88>
 800049e:	e09e      	b.n	80005de <__aeabi_fdiv+0x1c6>
 80004a0:	2b01      	cmp	r3, #1
 80004a2:	d018      	beq.n	80004d6 <__aeabi_fdiv+0xbe>
 80004a4:	003b      	movs	r3, r7
 80004a6:	337f      	adds	r3, #127	; 0x7f
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	dd69      	ble.n	8000580 <__aeabi_fdiv+0x168>
 80004ac:	076a      	lsls	r2, r5, #29
 80004ae:	d004      	beq.n	80004ba <__aeabi_fdiv+0xa2>
 80004b0:	220f      	movs	r2, #15
 80004b2:	402a      	ands	r2, r5
 80004b4:	2a04      	cmp	r2, #4
 80004b6:	d000      	beq.n	80004ba <__aeabi_fdiv+0xa2>
 80004b8:	3504      	adds	r5, #4
 80004ba:	012a      	lsls	r2, r5, #4
 80004bc:	d503      	bpl.n	80004c6 <__aeabi_fdiv+0xae>
 80004be:	4b60      	ldr	r3, [pc, #384]	; (8000640 <__aeabi_fdiv+0x228>)
 80004c0:	401d      	ands	r5, r3
 80004c2:	003b      	movs	r3, r7
 80004c4:	3380      	adds	r3, #128	; 0x80
 80004c6:	2bfe      	cmp	r3, #254	; 0xfe
 80004c8:	dd00      	ble.n	80004cc <__aeabi_fdiv+0xb4>
 80004ca:	e070      	b.n	80005ae <__aeabi_fdiv+0x196>
 80004cc:	01ad      	lsls	r5, r5, #6
 80004ce:	0a6d      	lsrs	r5, r5, #9
 80004d0:	b2d8      	uxtb	r0, r3
 80004d2:	e002      	b.n	80004da <__aeabi_fdiv+0xc2>
 80004d4:	000e      	movs	r6, r1
 80004d6:	2000      	movs	r0, #0
 80004d8:	2500      	movs	r5, #0
 80004da:	05c0      	lsls	r0, r0, #23
 80004dc:	4328      	orrs	r0, r5
 80004de:	07f6      	lsls	r6, r6, #31
 80004e0:	4330      	orrs	r0, r6
 80004e2:	bce0      	pop	{r5, r6, r7}
 80004e4:	46ba      	mov	sl, r7
 80004e6:	46b1      	mov	r9, r6
 80004e8:	46a8      	mov	r8, r5
 80004ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004ec:	4643      	mov	r3, r8
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d13f      	bne.n	8000572 <__aeabi_fdiv+0x15a>
 80004f2:	2202      	movs	r2, #2
 80004f4:	3fff      	subs	r7, #255	; 0xff
 80004f6:	e003      	b.n	8000500 <__aeabi_fdiv+0xe8>
 80004f8:	4643      	mov	r3, r8
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d12d      	bne.n	800055a <__aeabi_fdiv+0x142>
 80004fe:	2201      	movs	r2, #1
 8000500:	0031      	movs	r1, r6
 8000502:	464b      	mov	r3, r9
 8000504:	4061      	eors	r1, r4
 8000506:	b2c9      	uxtb	r1, r1
 8000508:	4313      	orrs	r3, r2
 800050a:	2b0f      	cmp	r3, #15
 800050c:	d834      	bhi.n	8000578 <__aeabi_fdiv+0x160>
 800050e:	484d      	ldr	r0, [pc, #308]	; (8000644 <__aeabi_fdiv+0x22c>)
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	58c3      	ldr	r3, [r0, r3]
 8000514:	469f      	mov	pc, r3
 8000516:	2d00      	cmp	r5, #0
 8000518:	d113      	bne.n	8000542 <__aeabi_fdiv+0x12a>
 800051a:	2304      	movs	r3, #4
 800051c:	4699      	mov	r9, r3
 800051e:	3b03      	subs	r3, #3
 8000520:	2700      	movs	r7, #0
 8000522:	469a      	mov	sl, r3
 8000524:	e791      	b.n	800044a <__aeabi_fdiv+0x32>
 8000526:	2d00      	cmp	r5, #0
 8000528:	d105      	bne.n	8000536 <__aeabi_fdiv+0x11e>
 800052a:	2308      	movs	r3, #8
 800052c:	4699      	mov	r9, r3
 800052e:	3b06      	subs	r3, #6
 8000530:	27ff      	movs	r7, #255	; 0xff
 8000532:	469a      	mov	sl, r3
 8000534:	e789      	b.n	800044a <__aeabi_fdiv+0x32>
 8000536:	230c      	movs	r3, #12
 8000538:	4699      	mov	r9, r3
 800053a:	3b09      	subs	r3, #9
 800053c:	27ff      	movs	r7, #255	; 0xff
 800053e:	469a      	mov	sl, r3
 8000540:	e783      	b.n	800044a <__aeabi_fdiv+0x32>
 8000542:	0028      	movs	r0, r5
 8000544:	f000 f8a0 	bl	8000688 <__clzsi2>
 8000548:	2776      	movs	r7, #118	; 0x76
 800054a:	1f43      	subs	r3, r0, #5
 800054c:	409d      	lsls	r5, r3
 800054e:	2300      	movs	r3, #0
 8000550:	427f      	negs	r7, r7
 8000552:	4699      	mov	r9, r3
 8000554:	469a      	mov	sl, r3
 8000556:	1a3f      	subs	r7, r7, r0
 8000558:	e777      	b.n	800044a <__aeabi_fdiv+0x32>
 800055a:	4640      	mov	r0, r8
 800055c:	f000 f894 	bl	8000688 <__clzsi2>
 8000560:	4642      	mov	r2, r8
 8000562:	1f43      	subs	r3, r0, #5
 8000564:	409a      	lsls	r2, r3
 8000566:	2376      	movs	r3, #118	; 0x76
 8000568:	425b      	negs	r3, r3
 800056a:	4690      	mov	r8, r2
 800056c:	1a1b      	subs	r3, r3, r0
 800056e:	2200      	movs	r2, #0
 8000570:	e77d      	b.n	800046e <__aeabi_fdiv+0x56>
 8000572:	23ff      	movs	r3, #255	; 0xff
 8000574:	2203      	movs	r2, #3
 8000576:	e77a      	b.n	800046e <__aeabi_fdiv+0x56>
 8000578:	000e      	movs	r6, r1
 800057a:	20ff      	movs	r0, #255	; 0xff
 800057c:	2500      	movs	r5, #0
 800057e:	e7ac      	b.n	80004da <__aeabi_fdiv+0xc2>
 8000580:	2001      	movs	r0, #1
 8000582:	1ac0      	subs	r0, r0, r3
 8000584:	281b      	cmp	r0, #27
 8000586:	dca6      	bgt.n	80004d6 <__aeabi_fdiv+0xbe>
 8000588:	379e      	adds	r7, #158	; 0x9e
 800058a:	002a      	movs	r2, r5
 800058c:	40bd      	lsls	r5, r7
 800058e:	40c2      	lsrs	r2, r0
 8000590:	1e6b      	subs	r3, r5, #1
 8000592:	419d      	sbcs	r5, r3
 8000594:	4315      	orrs	r5, r2
 8000596:	076b      	lsls	r3, r5, #29
 8000598:	d004      	beq.n	80005a4 <__aeabi_fdiv+0x18c>
 800059a:	230f      	movs	r3, #15
 800059c:	402b      	ands	r3, r5
 800059e:	2b04      	cmp	r3, #4
 80005a0:	d000      	beq.n	80005a4 <__aeabi_fdiv+0x18c>
 80005a2:	3504      	adds	r5, #4
 80005a4:	016b      	lsls	r3, r5, #5
 80005a6:	d544      	bpl.n	8000632 <__aeabi_fdiv+0x21a>
 80005a8:	2001      	movs	r0, #1
 80005aa:	2500      	movs	r5, #0
 80005ac:	e795      	b.n	80004da <__aeabi_fdiv+0xc2>
 80005ae:	20ff      	movs	r0, #255	; 0xff
 80005b0:	2500      	movs	r5, #0
 80005b2:	e792      	b.n	80004da <__aeabi_fdiv+0xc2>
 80005b4:	2580      	movs	r5, #128	; 0x80
 80005b6:	2600      	movs	r6, #0
 80005b8:	20ff      	movs	r0, #255	; 0xff
 80005ba:	03ed      	lsls	r5, r5, #15
 80005bc:	e78d      	b.n	80004da <__aeabi_fdiv+0xc2>
 80005be:	2300      	movs	r3, #0
 80005c0:	4698      	mov	r8, r3
 80005c2:	2080      	movs	r0, #128	; 0x80
 80005c4:	03c0      	lsls	r0, r0, #15
 80005c6:	4205      	tst	r5, r0
 80005c8:	d009      	beq.n	80005de <__aeabi_fdiv+0x1c6>
 80005ca:	4643      	mov	r3, r8
 80005cc:	4203      	tst	r3, r0
 80005ce:	d106      	bne.n	80005de <__aeabi_fdiv+0x1c6>
 80005d0:	4645      	mov	r5, r8
 80005d2:	4305      	orrs	r5, r0
 80005d4:	026d      	lsls	r5, r5, #9
 80005d6:	0026      	movs	r6, r4
 80005d8:	20ff      	movs	r0, #255	; 0xff
 80005da:	0a6d      	lsrs	r5, r5, #9
 80005dc:	e77d      	b.n	80004da <__aeabi_fdiv+0xc2>
 80005de:	2080      	movs	r0, #128	; 0x80
 80005e0:	03c0      	lsls	r0, r0, #15
 80005e2:	4305      	orrs	r5, r0
 80005e4:	026d      	lsls	r5, r5, #9
 80005e6:	20ff      	movs	r0, #255	; 0xff
 80005e8:	0a6d      	lsrs	r5, r5, #9
 80005ea:	e776      	b.n	80004da <__aeabi_fdiv+0xc2>
 80005ec:	4642      	mov	r2, r8
 80005ee:	016b      	lsls	r3, r5, #5
 80005f0:	0150      	lsls	r0, r2, #5
 80005f2:	4283      	cmp	r3, r0
 80005f4:	d219      	bcs.n	800062a <__aeabi_fdiv+0x212>
 80005f6:	221b      	movs	r2, #27
 80005f8:	2500      	movs	r5, #0
 80005fa:	3f01      	subs	r7, #1
 80005fc:	2601      	movs	r6, #1
 80005fe:	001c      	movs	r4, r3
 8000600:	006d      	lsls	r5, r5, #1
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	2c00      	cmp	r4, #0
 8000606:	db01      	blt.n	800060c <__aeabi_fdiv+0x1f4>
 8000608:	4298      	cmp	r0, r3
 800060a:	d801      	bhi.n	8000610 <__aeabi_fdiv+0x1f8>
 800060c:	1a1b      	subs	r3, r3, r0
 800060e:	4335      	orrs	r5, r6
 8000610:	3a01      	subs	r2, #1
 8000612:	2a00      	cmp	r2, #0
 8000614:	d1f3      	bne.n	80005fe <__aeabi_fdiv+0x1e6>
 8000616:	1e5a      	subs	r2, r3, #1
 8000618:	4193      	sbcs	r3, r2
 800061a:	431d      	orrs	r5, r3
 800061c:	003b      	movs	r3, r7
 800061e:	337f      	adds	r3, #127	; 0x7f
 8000620:	000e      	movs	r6, r1
 8000622:	2b00      	cmp	r3, #0
 8000624:	dd00      	ble.n	8000628 <__aeabi_fdiv+0x210>
 8000626:	e741      	b.n	80004ac <__aeabi_fdiv+0x94>
 8000628:	e7aa      	b.n	8000580 <__aeabi_fdiv+0x168>
 800062a:	221a      	movs	r2, #26
 800062c:	2501      	movs	r5, #1
 800062e:	1a1b      	subs	r3, r3, r0
 8000630:	e7e4      	b.n	80005fc <__aeabi_fdiv+0x1e4>
 8000632:	01ad      	lsls	r5, r5, #6
 8000634:	2000      	movs	r0, #0
 8000636:	0a6d      	lsrs	r5, r5, #9
 8000638:	e74f      	b.n	80004da <__aeabi_fdiv+0xc2>
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	08004c08 	.word	0x08004c08
 8000640:	f7ffffff 	.word	0xf7ffffff
 8000644:	08004c48 	.word	0x08004c48

08000648 <__aeabi_f2iz>:
 8000648:	0241      	lsls	r1, r0, #9
 800064a:	0042      	lsls	r2, r0, #1
 800064c:	0fc3      	lsrs	r3, r0, #31
 800064e:	0a49      	lsrs	r1, r1, #9
 8000650:	2000      	movs	r0, #0
 8000652:	0e12      	lsrs	r2, r2, #24
 8000654:	2a7e      	cmp	r2, #126	; 0x7e
 8000656:	dd03      	ble.n	8000660 <__aeabi_f2iz+0x18>
 8000658:	2a9d      	cmp	r2, #157	; 0x9d
 800065a:	dd02      	ble.n	8000662 <__aeabi_f2iz+0x1a>
 800065c:	4a09      	ldr	r2, [pc, #36]	; (8000684 <__aeabi_f2iz+0x3c>)
 800065e:	1898      	adds	r0, r3, r2
 8000660:	4770      	bx	lr
 8000662:	2080      	movs	r0, #128	; 0x80
 8000664:	0400      	lsls	r0, r0, #16
 8000666:	4301      	orrs	r1, r0
 8000668:	2a95      	cmp	r2, #149	; 0x95
 800066a:	dc07      	bgt.n	800067c <__aeabi_f2iz+0x34>
 800066c:	2096      	movs	r0, #150	; 0x96
 800066e:	1a82      	subs	r2, r0, r2
 8000670:	40d1      	lsrs	r1, r2
 8000672:	4248      	negs	r0, r1
 8000674:	2b00      	cmp	r3, #0
 8000676:	d1f3      	bne.n	8000660 <__aeabi_f2iz+0x18>
 8000678:	0008      	movs	r0, r1
 800067a:	e7f1      	b.n	8000660 <__aeabi_f2iz+0x18>
 800067c:	3a96      	subs	r2, #150	; 0x96
 800067e:	4091      	lsls	r1, r2
 8000680:	e7f7      	b.n	8000672 <__aeabi_f2iz+0x2a>
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	7fffffff 	.word	0x7fffffff

08000688 <__clzsi2>:
 8000688:	211c      	movs	r1, #28
 800068a:	2301      	movs	r3, #1
 800068c:	041b      	lsls	r3, r3, #16
 800068e:	4298      	cmp	r0, r3
 8000690:	d301      	bcc.n	8000696 <__clzsi2+0xe>
 8000692:	0c00      	lsrs	r0, r0, #16
 8000694:	3910      	subs	r1, #16
 8000696:	0a1b      	lsrs	r3, r3, #8
 8000698:	4298      	cmp	r0, r3
 800069a:	d301      	bcc.n	80006a0 <__clzsi2+0x18>
 800069c:	0a00      	lsrs	r0, r0, #8
 800069e:	3908      	subs	r1, #8
 80006a0:	091b      	lsrs	r3, r3, #4
 80006a2:	4298      	cmp	r0, r3
 80006a4:	d301      	bcc.n	80006aa <__clzsi2+0x22>
 80006a6:	0900      	lsrs	r0, r0, #4
 80006a8:	3904      	subs	r1, #4
 80006aa:	a202      	add	r2, pc, #8	; (adr r2, 80006b4 <__clzsi2+0x2c>)
 80006ac:	5c10      	ldrb	r0, [r2, r0]
 80006ae:	1840      	adds	r0, r0, r1
 80006b0:	4770      	bx	lr
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	02020304 	.word	0x02020304
 80006b8:	01010101 	.word	0x01010101
	...

080006c4 <delay>:
uint8_t rxbuff[rxbuff_size]; // where DMA is going to copy data
uint8_t blankdata[mainbuff_size]; // remove previous data
uint8_t mainbuff[mainbuff_size]; // Data will be finally store here
_Bool uart_rx_int = 0;

void delay(uint16_t us) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	0002      	movs	r2, r0
 80006cc:	1dbb      	adds	r3, r7, #6
 80006ce:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <delay+0x30>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2200      	movs	r2, #0
 80006d6:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us)
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <delay+0x30>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006e0:	1dbb      	adds	r3, r7, #6
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d3f8      	bcc.n	80006da <delay+0x16>
		;
}
 80006e8:	46c0      	nop			; (mov r8, r8)
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	46bd      	mov	sp, r7
 80006ee:	b002      	add	sp, #8
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	20000094 	.word	0x20000094

080006f8 <stepper_set_rpm>:
uint32_t counter = 0;
_Bool pause = 0;
int estep = 0;

void stepper_set_rpm(int rpm) // Set rpm--> max 13, min 1,,,  went to 14 rev/min
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	delay(60000000 / stepsperrev / rpm); //delay(input us)
 8000700:	6879      	ldr	r1, [r7, #4]
 8000702:	4806      	ldr	r0, [pc, #24]	; (800071c <stepper_set_rpm+0x24>)
 8000704:	f7ff fd9c 	bl	8000240 <__divsi3>
 8000708:	0003      	movs	r3, r0
 800070a:	b29b      	uxth	r3, r3
 800070c:	0018      	movs	r0, r3
 800070e:	f7ff ffd9 	bl	80006c4 <delay>

}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	b002      	add	sp, #8
 8000718:	bd80      	pop	{r7, pc}
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	0000a2c2 	.word	0x0000a2c2

08000720 <stepper_half_drive>:

void stepper_half_drive(int step) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	switch (step) {
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2b03      	cmp	r3, #3
 800072c:	d036      	beq.n	800079c <stepper_half_drive+0x7c>
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2b03      	cmp	r3, #3
 8000732:	dc40      	bgt.n	80007b6 <stepper_half_drive+0x96>
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	2b02      	cmp	r3, #2
 8000738:	d023      	beq.n	8000782 <stepper_half_drive+0x62>
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2b02      	cmp	r3, #2
 800073e:	dc3a      	bgt.n	80007b6 <stepper_half_drive+0x96>
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d003      	beq.n	800074e <stepper_half_drive+0x2e>
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b01      	cmp	r3, #1
 800074a:	d00d      	beq.n	8000768 <stepper_half_drive+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);   // IN2

		break;

	}
}
 800074c:	e033      	b.n	80007b6 <stepper_half_drive+0x96>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);   // IN1
 800074e:	4b1c      	ldr	r3, [pc, #112]	; (80007c0 <stepper_half_drive+0xa0>)
 8000750:	2201      	movs	r2, #1
 8000752:	2140      	movs	r1, #64	; 0x40
 8000754:	0018      	movs	r0, r3
 8000756:	f001 fb89 	bl	8001e6c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);   // IN2
 800075a:	4b19      	ldr	r3, [pc, #100]	; (80007c0 <stepper_half_drive+0xa0>)
 800075c:	2200      	movs	r2, #0
 800075e:	2180      	movs	r1, #128	; 0x80
 8000760:	0018      	movs	r0, r3
 8000762:	f001 fb83 	bl	8001e6c <HAL_GPIO_WritePin>
		break;
 8000766:	e026      	b.n	80007b6 <stepper_half_drive+0x96>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);   // IN1
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <stepper_half_drive+0xa0>)
 800076a:	2201      	movs	r2, #1
 800076c:	2140      	movs	r1, #64	; 0x40
 800076e:	0018      	movs	r0, r3
 8000770:	f001 fb7c 	bl	8001e6c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);   // IN2
 8000774:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <stepper_half_drive+0xa0>)
 8000776:	2201      	movs	r2, #1
 8000778:	2180      	movs	r1, #128	; 0x80
 800077a:	0018      	movs	r0, r3
 800077c:	f001 fb76 	bl	8001e6c <HAL_GPIO_WritePin>
		break;
 8000780:	e019      	b.n	80007b6 <stepper_half_drive+0x96>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);   // IN1
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <stepper_half_drive+0xa0>)
 8000784:	2200      	movs	r2, #0
 8000786:	2140      	movs	r1, #64	; 0x40
 8000788:	0018      	movs	r0, r3
 800078a:	f001 fb6f 	bl	8001e6c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);   // IN2
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <stepper_half_drive+0xa0>)
 8000790:	2201      	movs	r2, #1
 8000792:	2180      	movs	r1, #128	; 0x80
 8000794:	0018      	movs	r0, r3
 8000796:	f001 fb69 	bl	8001e6c <HAL_GPIO_WritePin>
		break;
 800079a:	e00c      	b.n	80007b6 <stepper_half_drive+0x96>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);   // IN1
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <stepper_half_drive+0xa0>)
 800079e:	2200      	movs	r2, #0
 80007a0:	2140      	movs	r1, #64	; 0x40
 80007a2:	0018      	movs	r0, r3
 80007a4:	f001 fb62 	bl	8001e6c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);   // IN2
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <stepper_half_drive+0xa0>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	2180      	movs	r1, #128	; 0x80
 80007ae:	0018      	movs	r0, r3
 80007b0:	f001 fb5c 	bl	8001e6c <HAL_GPIO_WritePin>
		break;
 80007b4:	46c0      	nop			; (mov r8, r8)
}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b002      	add	sp, #8
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	48000800 	.word	0x48000800

080007c4 <stepper_step_angle>:

void stepper_step_angle(float angle, int direction, int rpm) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08a      	sub	sp, #40	; 0x28
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	float anglepersequence = 1;  // 360 = 360 sequences
 80007d0:	23fe      	movs	r3, #254	; 0xfe
 80007d2:	059b      	lsls	r3, r3, #22
 80007d4:	61bb      	str	r3, [r7, #24]
	int numberofsequences = (int) (angle / anglepersequence);
 80007d6:	69b9      	ldr	r1, [r7, #24]
 80007d8:	68f8      	ldr	r0, [r7, #12]
 80007da:	f7ff fe1d 	bl	8000418 <__aeabi_fdiv>
 80007de:	1c03      	adds	r3, r0, #0
 80007e0:	1c18      	adds	r0, r3, #0
 80007e2:	f7ff ff31 	bl	8000648 <__aeabi_f2iz>
 80007e6:	0003      	movs	r3, r0
 80007e8:	617b      	str	r3, [r7, #20]
	for (int seq = 0; seq < numberofsequences; seq++) {
 80007ea:	2300      	movs	r3, #0
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
 80007ee:	e04f      	b.n	8000890 <stepper_step_angle+0xcc>
		if (direction == 0)  // for clockwise
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d123      	bne.n	800083e <stepper_step_angle+0x7a>
				{
			for (int step1 = 3; step1 >= 0; step1--) {
 80007f6:	2303      	movs	r3, #3
 80007f8:	623b      	str	r3, [r7, #32]
 80007fa:	e01c      	b.n	8000836 <stepper_step_angle+0x72>
				polestep--;
 80007fc:	4b29      	ldr	r3, [pc, #164]	; (80008a4 <stepper_step_angle+0xe0>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	1e5a      	subs	r2, r3, #1
 8000802:	4b28      	ldr	r3, [pc, #160]	; (80008a4 <stepper_step_angle+0xe0>)
 8000804:	601a      	str	r2, [r3, #0]
				estep--;
 8000806:	4b28      	ldr	r3, [pc, #160]	; (80008a8 <stepper_step_angle+0xe4>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	1e5a      	subs	r2, r3, #1
 800080c:	4b26      	ldr	r3, [pc, #152]	; (80008a8 <stepper_step_angle+0xe4>)
 800080e:	601a      	str	r2, [r3, #0]
				if (estep < 0) {
 8000810:	4b25      	ldr	r3, [pc, #148]	; (80008a8 <stepper_step_angle+0xe4>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	da02      	bge.n	800081e <stepper_step_angle+0x5a>
					estep = 3;
 8000818:	4b23      	ldr	r3, [pc, #140]	; (80008a8 <stepper_step_angle+0xe4>)
 800081a:	2203      	movs	r2, #3
 800081c:	601a      	str	r2, [r3, #0]
				}
				stepper_half_drive(estep);
 800081e:	4b22      	ldr	r3, [pc, #136]	; (80008a8 <stepper_step_angle+0xe4>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	0018      	movs	r0, r3
 8000824:	f7ff ff7c 	bl	8000720 <stepper_half_drive>
				stepper_set_rpm(rpm);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	0018      	movs	r0, r3
 800082c:	f7ff ff64 	bl	80006f8 <stepper_set_rpm>
			for (int step1 = 3; step1 >= 0; step1--) {
 8000830:	6a3b      	ldr	r3, [r7, #32]
 8000832:	3b01      	subs	r3, #1
 8000834:	623b      	str	r3, [r7, #32]
 8000836:	6a3b      	ldr	r3, [r7, #32]
 8000838:	2b00      	cmp	r3, #0
 800083a:	dadf      	bge.n	80007fc <stepper_step_angle+0x38>
 800083c:	e025      	b.n	800088a <stepper_step_angle+0xc6>
			}
		}

		else if (direction == 1)  // for anti-clockwise
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d122      	bne.n	800088a <stepper_step_angle+0xc6>
				{
			for (int step1 = 0; step1 < 4; step1++) {
 8000844:	2300      	movs	r3, #0
 8000846:	61fb      	str	r3, [r7, #28]
 8000848:	e01c      	b.n	8000884 <stepper_step_angle+0xc0>
				polestep++;
 800084a:	4b16      	ldr	r3, [pc, #88]	; (80008a4 <stepper_step_angle+0xe0>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	1c5a      	adds	r2, r3, #1
 8000850:	4b14      	ldr	r3, [pc, #80]	; (80008a4 <stepper_step_angle+0xe0>)
 8000852:	601a      	str	r2, [r3, #0]
				estep++;
 8000854:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <stepper_step_angle+0xe4>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	1c5a      	adds	r2, r3, #1
 800085a:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <stepper_step_angle+0xe4>)
 800085c:	601a      	str	r2, [r3, #0]
				if (estep > 3) {
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <stepper_step_angle+0xe4>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b03      	cmp	r3, #3
 8000864:	dd02      	ble.n	800086c <stepper_step_angle+0xa8>
					estep = 0;
 8000866:	4b10      	ldr	r3, [pc, #64]	; (80008a8 <stepper_step_angle+0xe4>)
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
				}
				stepper_half_drive(estep);
 800086c:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <stepper_step_angle+0xe4>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	0018      	movs	r0, r3
 8000872:	f7ff ff55 	bl	8000720 <stepper_half_drive>
				stepper_set_rpm(rpm);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	0018      	movs	r0, r3
 800087a:	f7ff ff3d 	bl	80006f8 <stepper_set_rpm>
			for (int step1 = 0; step1 < 4; step1++) {
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	3301      	adds	r3, #1
 8000882:	61fb      	str	r3, [r7, #28]
 8000884:	69fb      	ldr	r3, [r7, #28]
 8000886:	2b03      	cmp	r3, #3
 8000888:	dddf      	ble.n	800084a <stepper_step_angle+0x86>
	for (int seq = 0; seq < numberofsequences; seq++) {
 800088a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800088c:	3301      	adds	r3, #1
 800088e:	627b      	str	r3, [r7, #36]	; 0x24
 8000890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	429a      	cmp	r2, r3
 8000896:	dbab      	blt.n	80007f0 <stepper_step_angle+0x2c>
			}
		}
	}
}
 8000898:	46c0      	nop			; (mov r8, r8)
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	b00a      	add	sp, #40	; 0x28
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	200001f8 	.word	0x200001f8
 80008a8:	2000026c 	.word	0x2000026c

080008ac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	0002      	movs	r2, r0
 80008b4:	1dbb      	adds	r3, r7, #6
 80008b6:	801a      	strh	r2, [r3, #0]
	static bool prev_val;
	currentMillis = HAL_GetTick();
 80008b8:	f000 fe46 	bl	8001548 <HAL_GetTick>
 80008bc:	0002      	movs	r2, r0
 80008be:	4b5c      	ldr	r3, [pc, #368]	; (8000a30 <HAL_GPIO_EXTI_Callback+0x184>)
 80008c0:	601a      	str	r2, [r3, #0]
	if (GPIO_Pin == B1_Pin && (currentMillis - previousMillis > 100)) {
 80008c2:	1dbb      	adds	r3, r7, #6
 80008c4:	881b      	ldrh	r3, [r3, #0]
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d000      	beq.n	80008cc <HAL_GPIO_EXTI_Callback+0x20>
 80008ca:	e0ac      	b.n	8000a26 <HAL_GPIO_EXTI_Callback+0x17a>
 80008cc:	4b58      	ldr	r3, [pc, #352]	; (8000a30 <HAL_GPIO_EXTI_Callback+0x184>)
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	4b58      	ldr	r3, [pc, #352]	; (8000a34 <HAL_GPIO_EXTI_Callback+0x188>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	2b64      	cmp	r3, #100	; 0x64
 80008d8:	d800      	bhi.n	80008dc <HAL_GPIO_EXTI_Callback+0x30>
 80008da:	e0a4      	b.n	8000a26 <HAL_GPIO_EXTI_Callback+0x17a>
		if (prev_val == false) {
 80008dc:	4b56      	ldr	r3, [pc, #344]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x18c>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2201      	movs	r2, #1
 80008e2:	4053      	eors	r3, r2
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d045      	beq.n	8000976 <HAL_GPIO_EXTI_Callback+0xca>
			delaystart = HAL_GetTick();
 80008ea:	f000 fe2d 	bl	8001548 <HAL_GetTick>
 80008ee:	0003      	movs	r3, r0
 80008f0:	001a      	movs	r2, r3
 80008f2:	4b52      	ldr	r3, [pc, #328]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x190>)
 80008f4:	601a      	str	r2, [r3, #0]
			delayMillis = HAL_GetTick();
 80008f6:	f000 fe27 	bl	8001548 <HAL_GetTick>
 80008fa:	0003      	movs	r3, r0
 80008fc:	001a      	movs	r2, r3
 80008fe:	4b50      	ldr	r3, [pc, #320]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x194>)
 8000900:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, LD3_Pin, 1);
 8000902:	2380      	movs	r3, #128	; 0x80
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	484f      	ldr	r0, [pc, #316]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x198>)
 8000908:	2201      	movs	r2, #1
 800090a:	0019      	movs	r1, r3
 800090c:	f001 faae 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LD4_Pin, 1);
 8000910:	2380      	movs	r3, #128	; 0x80
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	484b      	ldr	r0, [pc, #300]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x198>)
 8000916:	2201      	movs	r2, #1
 8000918:	0019      	movs	r1, r3
 800091a:	f001 faa7 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
 800091e:	2380      	movs	r3, #128	; 0x80
 8000920:	021b      	lsls	r3, r3, #8
 8000922:	4849      	ldr	r0, [pc, #292]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x19c>)
 8000924:	2201      	movs	r2, #1
 8000926:	0019      	movs	r1, r3
 8000928:	f001 faa0 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_Delay(500);
 800092c:	23fa      	movs	r3, #250	; 0xfa
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	0018      	movs	r0, r3
 8000932:	f000 fe13 	bl	800155c <HAL_Delay>
			//delay 500000us = 0.5s
			HAL_GPIO_WritePin(GPIOC, LD3_Pin, 0);
 8000936:	2380      	movs	r3, #128	; 0x80
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	4842      	ldr	r0, [pc, #264]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x198>)
 800093c:	2200      	movs	r2, #0
 800093e:	0019      	movs	r1, r3
 8000940:	f001 fa94 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
 8000944:	2380      	movs	r3, #128	; 0x80
 8000946:	021b      	lsls	r3, r3, #8
 8000948:	483f      	ldr	r0, [pc, #252]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x19c>)
 800094a:	2200      	movs	r2, #0
 800094c:	0019      	movs	r1, r3
 800094e:	f001 fa8d 	bl	8001e6c <HAL_GPIO_WritePin>
			encoder_state = !encoder_state;
 8000952:	4b3e      	ldr	r3, [pc, #248]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x1a0>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	1e5a      	subs	r2, r3, #1
 8000958:	4193      	sbcs	r3, r2
 800095a:	b2db      	uxtb	r3, r3
 800095c:	2201      	movs	r2, #1
 800095e:	4053      	eors	r3, r2
 8000960:	b2db      	uxtb	r3, r3
 8000962:	1c1a      	adds	r2, r3, #0
 8000964:	2301      	movs	r3, #1
 8000966:	4013      	ands	r3, r2
 8000968:	b2da      	uxtb	r2, r3
 800096a:	4b38      	ldr	r3, [pc, #224]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x1a0>)
 800096c:	701a      	strb	r2, [r3, #0]
			prev_val = true;
 800096e:	4b32      	ldr	r3, [pc, #200]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x18c>)
 8000970:	2201      	movs	r2, #1
 8000972:	701a      	strb	r2, [r3, #0]
 8000974:	e053      	b.n	8000a1e <HAL_GPIO_EXTI_Callback+0x172>
		} else {
			delaystart = HAL_GetTick();
 8000976:	f000 fde7 	bl	8001548 <HAL_GetTick>
 800097a:	0003      	movs	r3, r0
 800097c:	001a      	movs	r2, r3
 800097e:	4b2f      	ldr	r3, [pc, #188]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x190>)
 8000980:	601a      	str	r2, [r3, #0]
			delayMillis = HAL_GetTick();
 8000982:	f000 fde1 	bl	8001548 <HAL_GetTick>
 8000986:	0003      	movs	r3, r0
 8000988:	001a      	movs	r2, r3
 800098a:	4b2d      	ldr	r3, [pc, #180]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x194>)
 800098c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, LD3_Pin, 1);
 800098e:	2380      	movs	r3, #128	; 0x80
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	482c      	ldr	r0, [pc, #176]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x198>)
 8000994:	2201      	movs	r2, #1
 8000996:	0019      	movs	r1, r3
 8000998:	f001 fa68 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LD4_Pin, 0);
 800099c:	2380      	movs	r3, #128	; 0x80
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	4828      	ldr	r0, [pc, #160]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x198>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	0019      	movs	r1, r3
 80009a6:	f001 fa61 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
 80009aa:	2380      	movs	r3, #128	; 0x80
 80009ac:	021b      	lsls	r3, r3, #8
 80009ae:	4826      	ldr	r0, [pc, #152]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x19c>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	0019      	movs	r1, r3
 80009b4:	f001 fa5a 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_Delay(500);
 80009b8:	23fa      	movs	r3, #250	; 0xfa
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	0018      	movs	r0, r3
 80009be:	f000 fdcd 	bl	800155c <HAL_Delay>
			//delay 500000us = 0.5s
			HAL_GPIO_WritePin(GPIOC, LD3_Pin, 0);
 80009c2:	2380      	movs	r3, #128	; 0x80
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	481f      	ldr	r0, [pc, #124]	; (8000a44 <HAL_GPIO_EXTI_Callback+0x198>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	0019      	movs	r1, r3
 80009cc:	f001 fa4e 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	021b      	lsls	r3, r3, #8
 80009d4:	481c      	ldr	r0, [pc, #112]	; (8000a48 <HAL_GPIO_EXTI_Callback+0x19c>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	0019      	movs	r1, r3
 80009da:	f001 fa47 	bl	8001e6c <HAL_GPIO_WritePin>
			encoder_state = !encoder_state;
 80009de:	4b1b      	ldr	r3, [pc, #108]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x1a0>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	1e5a      	subs	r2, r3, #1
 80009e4:	4193      	sbcs	r3, r2
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	2201      	movs	r2, #1
 80009ea:	4053      	eors	r3, r2
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	1c1a      	adds	r2, r3, #0
 80009f0:	2301      	movs	r3, #1
 80009f2:	4013      	ands	r3, r2
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <HAL_GPIO_EXTI_Callback+0x1a0>)
 80009f8:	701a      	strb	r2, [r3, #0]
			prev_val = false;
 80009fa:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x18c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
			direction_mode++;
 8000a00:	4b13      	ldr	r3, [pc, #76]	; (8000a50 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	1c5a      	adds	r2, r3, #1
 8000a06:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8000a08:	601a      	str	r2, [r3, #0]
			polestep = 0;
 8000a0a:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
			if (direction_mode > 1) {
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	dd02      	ble.n	8000a1e <HAL_GPIO_EXTI_Callback+0x172>
				direction_mode = 0;
 8000a18:	4b0d      	ldr	r3, [pc, #52]	; (8000a50 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
			}
		}
		previousMillis = currentMillis;
 8000a1e:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <HAL_GPIO_EXTI_Callback+0x184>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <HAL_GPIO_EXTI_Callback+0x188>)
 8000a24:	601a      	str	r2, [r3, #0]
	}
}
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b002      	add	sp, #8
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	200001ec 	.word	0x200001ec
 8000a34:	200001e8 	.word	0x200001e8
 8000a38:	20000270 	.word	0x20000270
 8000a3c:	200001f0 	.word	0x200001f0
 8000a40:	200001f4 	.word	0x200001f4
 8000a44:	48000800 	.word	0x48000800
 8000a48:	48000400 	.word	0x48000400
 8000a4c:	200001fc 	.word	0x200001fc
 8000a50:	20000000 	.word	0x20000000
 8000a54:	200001f8 	.word	0x200001f8

08000a58 <HAL_UARTEx_RxEventCallback>:

// Code for DMA data Rx and Tx
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000a58:	b590      	push	{r4, r7, lr}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	000a      	movs	r2, r1
 8000a62:	1cbb      	adds	r3, r7, #2
 8000a64:	801a      	strh	r2, [r3, #0]
	if (huart->Instance == USART2) {
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a1b      	ldr	r2, [pc, #108]	; (8000ad8 <HAL_UARTEx_RxEventCallback+0x80>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d12e      	bne.n	8000ace <HAL_UARTEx_RxEventCallback+0x76>
		memcpy(mainbuff, blankdata, mainbuff_size);
 8000a70:	4b1a      	ldr	r3, [pc, #104]	; (8000adc <HAL_UARTEx_RxEventCallback+0x84>)
 8000a72:	4a1b      	ldr	r2, [pc, #108]	; (8000ae0 <HAL_UARTEx_RxEventCallback+0x88>)
 8000a74:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a76:	c313      	stmia	r3!, {r0, r1, r4}
 8000a78:	ca03      	ldmia	r2!, {r0, r1}
 8000a7a:	c303      	stmia	r3!, {r0, r1}
		//remove the enter digit from Arduino serial monitor
		if (rxbuff[Size - 1] == 10) {
 8000a7c:	1cbb      	adds	r3, r7, #2
 8000a7e:	881b      	ldrh	r3, [r3, #0]
 8000a80:	3b01      	subs	r3, #1
 8000a82:	4a18      	ldr	r2, [pc, #96]	; (8000ae4 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000a84:	5cd3      	ldrb	r3, [r2, r3]
 8000a86:	2b0a      	cmp	r3, #10
 8000a88:	d104      	bne.n	8000a94 <HAL_UARTEx_RxEventCallback+0x3c>
			Size = Size - 1;
 8000a8a:	1cbb      	adds	r3, r7, #2
 8000a8c:	1cba      	adds	r2, r7, #2
 8000a8e:	8812      	ldrh	r2, [r2, #0]
 8000a90:	3a01      	subs	r2, #1
 8000a92:	801a      	strh	r2, [r3, #0]
		}
		memcpy(mainbuff, rxbuff, Size); // store value fm Uart2, need #include "string.h" //Size - 1
 8000a94:	1cbb      	adds	r3, r7, #2
 8000a96:	881a      	ldrh	r2, [r3, #0]
 8000a98:	4912      	ldr	r1, [pc, #72]	; (8000ae4 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <HAL_UARTEx_RxEventCallback+0x84>)
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f003 fbbd 	bl	800421c <memcpy>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rxbuff, rxbuff_size); // rx stop after receive, restart it again
 8000aa2:	4910      	ldr	r1, [pc, #64]	; (8000ae4 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000aa4:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <HAL_UARTEx_RxEventCallback+0x90>)
 8000aa6:	220a      	movs	r2, #10
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f003 fb1e 	bl	80040ea <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8000aae:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <HAL_UARTEx_RxEventCallback+0x94>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <HAL_UARTEx_RxEventCallback+0x94>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2104      	movs	r1, #4
 8000aba:	438a      	bics	r2, r1
 8000abc:	601a      	str	r2, [r3, #0]
		rxdatasize = Size;
 8000abe:	1cbb      	adds	r3, r7, #2
 8000ac0:	881b      	ldrh	r3, [r3, #0]
 8000ac2:	b2da      	uxtb	r2, r3
 8000ac4:	4b0a      	ldr	r3, [pc, #40]	; (8000af0 <HAL_UARTEx_RxEventCallback+0x98>)
 8000ac6:	701a      	strb	r2, [r3, #0]
		uart_rx_int = 1;
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	; (8000af4 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	701a      	strb	r2, [r3, #0]
	}
}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	b003      	add	sp, #12
 8000ad4:	bd90      	pop	{r4, r7, pc}
 8000ad6:	46c0      	nop			; (mov r8, r8)
 8000ad8:	40004400 	.word	0x40004400
 8000adc:	20000254 	.word	0x20000254
 8000ae0:	20000240 	.word	0x20000240
 8000ae4:	20000234 	.word	0x20000234
 8000ae8:	200000dc 	.word	0x200000dc
 8000aec:	20000160 	.word	0x20000160
 8000af0:	20000232 	.word	0x20000232
 8000af4:	20000268 	.word	0x20000268

08000af8 <printpolestep>:

// Create counter msg
void printpolestep( txbuffer, polestep) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
	sprintf(txbuffer, "counter = %03d\n\r", polestep);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	683a      	ldr	r2, [r7, #0]
 8000b06:	4906      	ldr	r1, [pc, #24]	; (8000b20 <printpolestep+0x28>)
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f003 fb99 	bl	8004240 <siprintf>
	tx_msg((char*) txbuffer);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	0018      	movs	r0, r3
 8000b12:	f000 f807 	bl	8000b24 <tx_msg>
}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	b002      	add	sp, #8
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	08004b3c 	.word	0x08004b3c

08000b24 <tx_msg>:

// Tx msg from Uart 2
void tx_msg( txbuffer) {
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(&huart2, (uint8_t*) txbuffer, strlen(txbuffer));
 8000b2c:	687c      	ldr	r4, [r7, #4]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	0018      	movs	r0, r3
 8000b32:	f7ff fae9 	bl	8000108 <strlen>
 8000b36:	0003      	movs	r3, r0
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <tx_msg+0x30>)
 8000b3c:	0021      	movs	r1, r4
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f002 f974 	bl	8002e2c <HAL_UART_Transmit_DMA>
	HAL_Delay(10);
 8000b44:	200a      	movs	r0, #10
 8000b46:	f000 fd09 	bl	800155c <HAL_Delay>
}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b003      	add	sp, #12
 8000b50:	bd90      	pop	{r4, r7, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	200000dc 	.word	0x200000dc

08000b58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b5c:	f000 fc9a 	bl	8001494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b60:	f000 f95a 	bl	8000e18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b64:	f000 fa46 	bl	8000ff4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b68:	f000 fa26 	bl	8000fb8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b6c:	f000 f9f4 	bl	8000f58 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000b70:	f000 f99a 	bl	8000ea8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim1);
 8000b74:	4b90      	ldr	r3, [pc, #576]	; (8000db8 <main+0x260>)
 8000b76:	0018      	movs	r0, r3
 8000b78:	f001 fe6e 	bl	8002858 <HAL_TIM_Base_Start>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rxbuff, rxbuff_size); // call uart rx function, data store in rxbuff
 8000b7c:	498f      	ldr	r1, [pc, #572]	; (8000dbc <main+0x264>)
 8000b7e:	4b90      	ldr	r3, [pc, #576]	; (8000dc0 <main+0x268>)
 8000b80:	220a      	movs	r2, #10
 8000b82:	0018      	movs	r0, r3
 8000b84:	f003 fab1 	bl	80040ea <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT); // hal dma it start by default, disable half tx IT, this IT trigger when  half data has been transfer
 8000b88:	4b8e      	ldr	r3, [pc, #568]	; (8000dc4 <main+0x26c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	4b8d      	ldr	r3, [pc, #564]	; (8000dc4 <main+0x26c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2104      	movs	r1, #4
 8000b94:	438a      	bics	r2, r1
 8000b96:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (uart_rx_int == 1) {
 8000b98:	4b8b      	ldr	r3, [pc, #556]	; (8000dc8 <main+0x270>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d100      	bne.n	8000ba2 <main+0x4a>
 8000ba0:	e0b6      	b.n	8000d10 <main+0x1b8>
			uart_rx_int = 0;
 8000ba2:	4b89      	ldr	r3, [pc, #548]	; (8000dc8 <main+0x270>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]

			if (strncmp((char*) mainbuff, "resume", rxdatasize - 1) == 0
 8000ba8:	4b88      	ldr	r3, [pc, #544]	; (8000dcc <main+0x274>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	3b01      	subs	r3, #1
 8000bae:	001a      	movs	r2, r3
 8000bb0:	4987      	ldr	r1, [pc, #540]	; (8000dd0 <main+0x278>)
 8000bb2:	4b88      	ldr	r3, [pc, #544]	; (8000dd4 <main+0x27c>)
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f003 fb63 	bl	8004280 <strncmp>
 8000bba:	1e03      	subs	r3, r0, #0
 8000bbc:	d11e      	bne.n	8000bfc <main+0xa4>
					&& strlen(mainbuff) == 6) {
 8000bbe:	4b85      	ldr	r3, [pc, #532]	; (8000dd4 <main+0x27c>)
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f7ff faa1 	bl	8000108 <strlen>
 8000bc6:	0003      	movs	r3, r0
 8000bc8:	2b06      	cmp	r3, #6
 8000bca:	d117      	bne.n	8000bfc <main+0xa4>
				pause = 0;
 8000bcc:	4b82      	ldr	r3, [pc, #520]	; (8000dd8 <main+0x280>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	701a      	strb	r2, [r3, #0]

				sprintf(txbuffer, "\n '%s' has been recieved \n", mainbuff);
 8000bd2:	4a80      	ldr	r2, [pc, #512]	; (8000dd4 <main+0x27c>)
 8000bd4:	4981      	ldr	r1, [pc, #516]	; (8000ddc <main+0x284>)
 8000bd6:	4b82      	ldr	r3, [pc, #520]	; (8000de0 <main+0x288>)
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f003 fb31 	bl	8004240 <siprintf>
				tx_msg((char*) txbuffer);
 8000bde:	4b80      	ldr	r3, [pc, #512]	; (8000de0 <main+0x288>)
 8000be0:	0018      	movs	r0, r3
 8000be2:	f7ff ff9f 	bl	8000b24 <tx_msg>

				sprintf(txbuffer, "program resume \n\r");
 8000be6:	4a7f      	ldr	r2, [pc, #508]	; (8000de4 <main+0x28c>)
 8000be8:	4b7d      	ldr	r3, [pc, #500]	; (8000de0 <main+0x288>)
 8000bea:	0011      	movs	r1, r2
 8000bec:	0018      	movs	r0, r3
 8000bee:	f003 fb27 	bl	8004240 <siprintf>
				tx_msg((char*) txbuffer);
 8000bf2:	4b7b      	ldr	r3, [pc, #492]	; (8000de0 <main+0x288>)
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f7ff ff95 	bl	8000b24 <tx_msg>
 8000bfa:	e089      	b.n	8000d10 <main+0x1b8>

			} else if (strncmp((char*) mainbuff, "stop", rxdatasize - 1) == 0
 8000bfc:	4b73      	ldr	r3, [pc, #460]	; (8000dcc <main+0x274>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	3b01      	subs	r3, #1
 8000c02:	001a      	movs	r2, r3
 8000c04:	4978      	ldr	r1, [pc, #480]	; (8000de8 <main+0x290>)
 8000c06:	4b73      	ldr	r3, [pc, #460]	; (8000dd4 <main+0x27c>)
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f003 fb39 	bl	8004280 <strncmp>
 8000c0e:	1e03      	subs	r3, r0, #0
 8000c10:	d12a      	bne.n	8000c68 <main+0x110>
					&& strlen(mainbuff) == 4) {
 8000c12:	4b70      	ldr	r3, [pc, #448]	; (8000dd4 <main+0x27c>)
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff fa77 	bl	8000108 <strlen>
 8000c1a:	0003      	movs	r3, r0
 8000c1c:	2b04      	cmp	r3, #4
 8000c1e:	d123      	bne.n	8000c68 <main+0x110>
				pause = 1;
 8000c20:	4b6d      	ldr	r3, [pc, #436]	; (8000dd8 <main+0x280>)
 8000c22:	2201      	movs	r2, #1
 8000c24:	701a      	strb	r2, [r3, #0]

				sprintf(txbuffer, "\n '%s' has been recieved \n", mainbuff);
 8000c26:	4a6b      	ldr	r2, [pc, #428]	; (8000dd4 <main+0x27c>)
 8000c28:	496c      	ldr	r1, [pc, #432]	; (8000ddc <main+0x284>)
 8000c2a:	4b6d      	ldr	r3, [pc, #436]	; (8000de0 <main+0x288>)
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f003 fb07 	bl	8004240 <siprintf>
				tx_msg((char*) txbuffer);
 8000c32:	4b6b      	ldr	r3, [pc, #428]	; (8000de0 <main+0x288>)
 8000c34:	0018      	movs	r0, r3
 8000c36:	f7ff ff75 	bl	8000b24 <tx_msg>

				sprintf(txbuffer, "program stop \n\r");
 8000c3a:	4a6c      	ldr	r2, [pc, #432]	; (8000dec <main+0x294>)
 8000c3c:	4b68      	ldr	r3, [pc, #416]	; (8000de0 <main+0x288>)
 8000c3e:	0011      	movs	r1, r2
 8000c40:	0018      	movs	r0, r3
 8000c42:	f003 fafd 	bl	8004240 <siprintf>
				tx_msg((char*) txbuffer);
 8000c46:	4b66      	ldr	r3, [pc, #408]	; (8000de0 <main+0x288>)
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f7ff ff6b 	bl	8000b24 <tx_msg>

				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);   // IN1
 8000c4e:	4b68      	ldr	r3, [pc, #416]	; (8000df0 <main+0x298>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	2140      	movs	r1, #64	; 0x40
 8000c54:	0018      	movs	r0, r3
 8000c56:	f001 f909 	bl	8001e6c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);   // IN2
 8000c5a:	4b65      	ldr	r3, [pc, #404]	; (8000df0 <main+0x298>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2180      	movs	r1, #128	; 0x80
 8000c60:	0018      	movs	r0, r3
 8000c62:	f001 f903 	bl	8001e6c <HAL_GPIO_WritePin>
 8000c66:	e053      	b.n	8000d10 <main+0x1b8>

			} else if (strncmp((char*) mainbuff, "forward", rxdatasize - 1) == 0
 8000c68:	4b58      	ldr	r3, [pc, #352]	; (8000dcc <main+0x274>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	001a      	movs	r2, r3
 8000c70:	4960      	ldr	r1, [pc, #384]	; (8000df4 <main+0x29c>)
 8000c72:	4b58      	ldr	r3, [pc, #352]	; (8000dd4 <main+0x27c>)
 8000c74:	0018      	movs	r0, r3
 8000c76:	f003 fb03 	bl	8004280 <strncmp>
 8000c7a:	1e03      	subs	r3, r0, #0
 8000c7c:	d114      	bne.n	8000ca8 <main+0x150>
					&& strlen(mainbuff) == 7) {
 8000c7e:	4b55      	ldr	r3, [pc, #340]	; (8000dd4 <main+0x27c>)
 8000c80:	0018      	movs	r0, r3
 8000c82:	f7ff fa41 	bl	8000108 <strlen>
 8000c86:	0003      	movs	r3, r0
 8000c88:	2b07      	cmp	r3, #7
 8000c8a:	d10d      	bne.n	8000ca8 <main+0x150>

				sprintf(txbuffer, " '%s' has been recieved \n", mainbuff);
 8000c8c:	4a51      	ldr	r2, [pc, #324]	; (8000dd4 <main+0x27c>)
 8000c8e:	495a      	ldr	r1, [pc, #360]	; (8000df8 <main+0x2a0>)
 8000c90:	4b53      	ldr	r3, [pc, #332]	; (8000de0 <main+0x288>)
 8000c92:	0018      	movs	r0, r3
 8000c94:	f003 fad4 	bl	8004240 <siprintf>
				tx_msg((char*) txbuffer);
 8000c98:	4b51      	ldr	r3, [pc, #324]	; (8000de0 <main+0x288>)
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f7ff ff42 	bl	8000b24 <tx_msg>
				direction_mode = 1;
 8000ca0:	4b56      	ldr	r3, [pc, #344]	; (8000dfc <main+0x2a4>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	e033      	b.n	8000d10 <main+0x1b8>

			} else if (strncmp((char*) mainbuff, "backward", rxdatasize - 1)
 8000ca8:	4b48      	ldr	r3, [pc, #288]	; (8000dcc <main+0x274>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	3b01      	subs	r3, #1
 8000cae:	001a      	movs	r2, r3
 8000cb0:	4953      	ldr	r1, [pc, #332]	; (8000e00 <main+0x2a8>)
 8000cb2:	4b48      	ldr	r3, [pc, #288]	; (8000dd4 <main+0x27c>)
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f003 fae3 	bl	8004280 <strncmp>
 8000cba:	1e03      	subs	r3, r0, #0
 8000cbc:	d114      	bne.n	8000ce8 <main+0x190>
					== 0 && strlen(mainbuff) == 8) {
 8000cbe:	4b45      	ldr	r3, [pc, #276]	; (8000dd4 <main+0x27c>)
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f7ff fa21 	bl	8000108 <strlen>
 8000cc6:	0003      	movs	r3, r0
 8000cc8:	2b08      	cmp	r3, #8
 8000cca:	d10d      	bne.n	8000ce8 <main+0x190>

				sprintf(txbuffer, " '%s' has been recieved \n", mainbuff);
 8000ccc:	4a41      	ldr	r2, [pc, #260]	; (8000dd4 <main+0x27c>)
 8000cce:	494a      	ldr	r1, [pc, #296]	; (8000df8 <main+0x2a0>)
 8000cd0:	4b43      	ldr	r3, [pc, #268]	; (8000de0 <main+0x288>)
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f003 fab4 	bl	8004240 <siprintf>
				tx_msg((char*) txbuffer);
 8000cd8:	4b41      	ldr	r3, [pc, #260]	; (8000de0 <main+0x288>)
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f7ff ff22 	bl	8000b24 <tx_msg>
				direction_mode = 0;
 8000ce0:	4b46      	ldr	r3, [pc, #280]	; (8000dfc <main+0x2a4>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	e013      	b.n	8000d10 <main+0x1b8>
			}

			else {
				sprintf(txbuffer, " '%s' has been recieved \n", mainbuff);
 8000ce8:	4a3a      	ldr	r2, [pc, #232]	; (8000dd4 <main+0x27c>)
 8000cea:	4943      	ldr	r1, [pc, #268]	; (8000df8 <main+0x2a0>)
 8000cec:	4b3c      	ldr	r3, [pc, #240]	; (8000de0 <main+0x288>)
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f003 faa6 	bl	8004240 <siprintf>
				tx_msg((char*) txbuffer);
 8000cf4:	4b3a      	ldr	r3, [pc, #232]	; (8000de0 <main+0x288>)
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	f7ff ff14 	bl	8000b24 <tx_msg>
				sprintf(txbuffer, "===invalid input=== \n\r");
 8000cfc:	4a41      	ldr	r2, [pc, #260]	; (8000e04 <main+0x2ac>)
 8000cfe:	4b38      	ldr	r3, [pc, #224]	; (8000de0 <main+0x288>)
 8000d00:	0011      	movs	r1, r2
 8000d02:	0018      	movs	r0, r3
 8000d04:	f003 fa9c 	bl	8004240 <siprintf>
				tx_msg((char*) txbuffer);
 8000d08:	4b35      	ldr	r3, [pc, #212]	; (8000de0 <main+0x288>)
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f7ff ff0a 	bl	8000b24 <tx_msg>
			}
		}

		if (pause == 0) {
 8000d10:	4b31      	ldr	r3, [pc, #196]	; (8000dd8 <main+0x280>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2201      	movs	r2, #1
 8000d16:	4053      	eors	r3, r2
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d100      	bne.n	8000d20 <main+0x1c8>
 8000d1e:	e73b      	b.n	8000b98 <main+0x40>
			HAL_GPIO_WritePin(GPIOC, LD3_Pin, bled_state);
 8000d20:	4b39      	ldr	r3, [pc, #228]	; (8000e08 <main+0x2b0>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	001a      	movs	r2, r3
 8000d26:	2380      	movs	r3, #128	; 0x80
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	4831      	ldr	r0, [pc, #196]	; (8000df0 <main+0x298>)
 8000d2c:	0019      	movs	r1, r3
 8000d2e:	f001 f89d 	bl	8001e6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, LD4_Pin, gled_state);
 8000d32:	4b36      	ldr	r3, [pc, #216]	; (8000e0c <main+0x2b4>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	001a      	movs	r2, r3
 8000d38:	2380      	movs	r3, #128	; 0x80
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	482c      	ldr	r0, [pc, #176]	; (8000df0 <main+0x298>)
 8000d3e:	0019      	movs	r1, r3
 8000d40:	f001 f894 	bl	8001e6c <HAL_GPIO_WritePin>
			gled_state = !gled_state;
 8000d44:	4b31      	ldr	r3, [pc, #196]	; (8000e0c <main+0x2b4>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	1e5a      	subs	r2, r3, #1
 8000d4a:	4193      	sbcs	r3, r2
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	2201      	movs	r2, #1
 8000d50:	4053      	eors	r3, r2
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	1c1a      	adds	r2, r3, #0
 8000d56:	2301      	movs	r3, #1
 8000d58:	4013      	ands	r3, r2
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	4b2b      	ldr	r3, [pc, #172]	; (8000e0c <main+0x2b4>)
 8000d5e:	701a      	strb	r2, [r3, #0]
			bled_state = !bled_state;
 8000d60:	4b29      	ldr	r3, [pc, #164]	; (8000e08 <main+0x2b0>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	1e5a      	subs	r2, r3, #1
 8000d66:	4193      	sbcs	r3, r2
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4053      	eors	r3, r2
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	1c1a      	adds	r2, r3, #0
 8000d72:	2301      	movs	r3, #1
 8000d74:	4013      	ands	r3, r2
 8000d76:	b2da      	uxtb	r2, r3
 8000d78:	4b23      	ldr	r3, [pc, #140]	; (8000e08 <main+0x2b0>)
 8000d7a:	701a      	strb	r2, [r3, #0]
			stepper_step_angle(1, direction_mode, 1);
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	; (8000dfc <main+0x2a4>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	20fe      	movs	r0, #254	; 0xfe
 8000d82:	0580      	lsls	r0, r0, #22
 8000d84:	2201      	movs	r2, #1
 8000d86:	0019      	movs	r1, r3
 8000d88:	f7ff fd1c 	bl	80007c4 <stepper_step_angle>
			printpolestep((char*) txbuffer, polestep);
 8000d8c:	4b20      	ldr	r3, [pc, #128]	; (8000e10 <main+0x2b8>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <main+0x288>)
 8000d92:	0011      	movs	r1, r2
 8000d94:	0018      	movs	r0, r3
 8000d96:	f7ff feaf 	bl	8000af8 <printpolestep>
			if (polestep % 360 == 0) {
 8000d9a:	4b1d      	ldr	r3, [pc, #116]	; (8000e10 <main+0x2b8>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	22b4      	movs	r2, #180	; 0xb4
 8000da0:	0051      	lsls	r1, r2, #1
 8000da2:	0018      	movs	r0, r3
 8000da4:	f7ff fb32 	bl	800040c <__aeabi_idivmod>
 8000da8:	1e0b      	subs	r3, r1, #0
 8000daa:	d000      	beq.n	8000dae <main+0x256>
 8000dac:	e6f4      	b.n	8000b98 <main+0x40>
				HAL_Delay(5000);
 8000dae:	4b19      	ldr	r3, [pc, #100]	; (8000e14 <main+0x2bc>)
 8000db0:	0018      	movs	r0, r3
 8000db2:	f000 fbd3 	bl	800155c <HAL_Delay>
		if (uart_rx_int == 1) {
 8000db6:	e6ef      	b.n	8000b98 <main+0x40>
 8000db8:	20000094 	.word	0x20000094
 8000dbc:	20000234 	.word	0x20000234
 8000dc0:	200000dc 	.word	0x200000dc
 8000dc4:	20000160 	.word	0x20000160
 8000dc8:	20000268 	.word	0x20000268
 8000dcc:	20000232 	.word	0x20000232
 8000dd0:	08004b50 	.word	0x08004b50
 8000dd4:	20000254 	.word	0x20000254
 8000dd8:	2000026a 	.word	0x2000026a
 8000ddc:	08004b58 	.word	0x08004b58
 8000de0:	20000200 	.word	0x20000200
 8000de4:	08004b74 	.word	0x08004b74
 8000de8:	08004b88 	.word	0x08004b88
 8000dec:	08004b90 	.word	0x08004b90
 8000df0:	48000800 	.word	0x48000800
 8000df4:	08004ba0 	.word	0x08004ba0
 8000df8:	08004ba8 	.word	0x08004ba8
 8000dfc:	20000000 	.word	0x20000000
 8000e00:	08004bc4 	.word	0x08004bc4
 8000e04:	08004bd0 	.word	0x08004bd0
 8000e08:	20000269 	.word	0x20000269
 8000e0c:	20000004 	.word	0x20000004
 8000e10:	200001f8 	.word	0x200001f8
 8000e14:	00001388 	.word	0x00001388

08000e18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b091      	sub	sp, #68	; 0x44
 8000e1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1e:	2410      	movs	r4, #16
 8000e20:	193b      	adds	r3, r7, r4
 8000e22:	0018      	movs	r0, r3
 8000e24:	2330      	movs	r3, #48	; 0x30
 8000e26:	001a      	movs	r2, r3
 8000e28:	2100      	movs	r1, #0
 8000e2a:	f003 fa00 	bl	800422e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e2e:	003b      	movs	r3, r7
 8000e30:	0018      	movs	r0, r3
 8000e32:	2310      	movs	r3, #16
 8000e34:	001a      	movs	r2, r3
 8000e36:	2100      	movs	r1, #0
 8000e38:	f003 f9f9 	bl	800422e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e3c:	0021      	movs	r1, r4
 8000e3e:	187b      	adds	r3, r7, r1
 8000e40:	2201      	movs	r2, #1
 8000e42:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e44:	187b      	adds	r3, r7, r1
 8000e46:	2201      	movs	r2, #1
 8000e48:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e4a:	187b      	adds	r3, r7, r1
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e50:	187b      	adds	r3, r7, r1
 8000e52:	2280      	movs	r2, #128	; 0x80
 8000e54:	0252      	lsls	r2, r2, #9
 8000e56:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000e58:	187b      	adds	r3, r7, r1
 8000e5a:	2280      	movs	r2, #128	; 0x80
 8000e5c:	0352      	lsls	r2, r2, #13
 8000e5e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000e60:	187b      	adds	r3, r7, r1
 8000e62:	2200      	movs	r2, #0
 8000e64:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e66:	187b      	adds	r3, r7, r1
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f001 f839 	bl	8001ee0 <HAL_RCC_OscConfig>
 8000e6e:	1e03      	subs	r3, r0, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000e72:	f000 f96f 	bl	8001154 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e76:	003b      	movs	r3, r7
 8000e78:	2207      	movs	r2, #7
 8000e7a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e7c:	003b      	movs	r3, r7
 8000e7e:	2202      	movs	r2, #2
 8000e80:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e82:	003b      	movs	r3, r7
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e88:	003b      	movs	r3, r7
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e8e:	003b      	movs	r3, r7
 8000e90:	2101      	movs	r1, #1
 8000e92:	0018      	movs	r0, r3
 8000e94:	f001 fb3e 	bl	8002514 <HAL_RCC_ClockConfig>
 8000e98:	1e03      	subs	r3, r0, #0
 8000e9a:	d001      	beq.n	8000ea0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000e9c:	f000 f95a 	bl	8001154 <Error_Handler>
  }
}
 8000ea0:	46c0      	nop			; (mov r8, r8)
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	b011      	add	sp, #68	; 0x44
 8000ea6:	bd90      	pop	{r4, r7, pc}

08000ea8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eae:	2308      	movs	r3, #8
 8000eb0:	18fb      	adds	r3, r7, r3
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	2310      	movs	r3, #16
 8000eb6:	001a      	movs	r2, r3
 8000eb8:	2100      	movs	r1, #0
 8000eba:	f003 f9b8 	bl	800422e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ebe:	003b      	movs	r3, r7
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	2308      	movs	r3, #8
 8000ec4:	001a      	movs	r2, r3
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	f003 f9b1 	bl	800422e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ecc:	4b1f      	ldr	r3, [pc, #124]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000ece:	4a20      	ldr	r2, [pc, #128]	; (8000f50 <MX_TIM1_Init+0xa8>)
 8000ed0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 48-1;
 8000ed2:	4b1e      	ldr	r3, [pc, #120]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000ed4:	222f      	movs	r2, #47	; 0x2f
 8000ed6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed8:	4b1c      	ldr	r3, [pc, #112]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8000ede:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000ee0:	4a1c      	ldr	r2, [pc, #112]	; (8000f54 <MX_TIM1_Init+0xac>)
 8000ee2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee4:	4b19      	ldr	r3, [pc, #100]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000eea:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ef0:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ef6:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f001 fc5d 	bl	80027b8 <HAL_TIM_Base_Init>
 8000efe:	1e03      	subs	r3, r0, #0
 8000f00:	d001      	beq.n	8000f06 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8000f02:	f000 f927 	bl	8001154 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f06:	2108      	movs	r1, #8
 8000f08:	187b      	adds	r3, r7, r1
 8000f0a:	2280      	movs	r2, #128	; 0x80
 8000f0c:	0152      	lsls	r2, r2, #5
 8000f0e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f10:	187a      	adds	r2, r7, r1
 8000f12:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000f14:	0011      	movs	r1, r2
 8000f16:	0018      	movs	r0, r3
 8000f18:	f001 fce8 	bl	80028ec <HAL_TIM_ConfigClockSource>
 8000f1c:	1e03      	subs	r3, r0, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000f20:	f000 f918 	bl	8001154 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f24:	003b      	movs	r3, r7
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f2a:	003b      	movs	r3, r7
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f30:	003a      	movs	r2, r7
 8000f32:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <MX_TIM1_Init+0xa4>)
 8000f34:	0011      	movs	r1, r2
 8000f36:	0018      	movs	r0, r3
 8000f38:	f001 fec6 	bl	8002cc8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f3c:	1e03      	subs	r3, r0, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000f40:	f000 f908 	bl	8001154 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f44:	46c0      	nop			; (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b006      	add	sp, #24
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000094 	.word	0x20000094
 8000f50:	40012c00 	.word	0x40012c00
 8000f54:	0000fffe 	.word	0x0000fffe

08000f58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f5c:	4b14      	ldr	r3, [pc, #80]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f5e:	4a15      	ldr	r2, [pc, #84]	; (8000fb4 <MX_USART2_UART_Init+0x5c>)
 8000f60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f62:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f64:	22e1      	movs	r2, #225	; 0xe1
 8000f66:	0252      	lsls	r2, r2, #9
 8000f68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f6a:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f7e:	220c      	movs	r2, #12
 8000f80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f88:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f8e:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f9a:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <MX_USART2_UART_Init+0x58>)
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	f001 fef1 	bl	8002d84 <HAL_UART_Init>
 8000fa2:	1e03      	subs	r3, r0, #0
 8000fa4:	d001      	beq.n	8000faa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000fa6:	f000 f8d5 	bl	8001154 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000faa:	46c0      	nop			; (mov r8, r8)
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	200000dc 	.word	0x200000dc
 8000fb4:	40004400 	.word	0x40004400

08000fb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <MX_DMA_Init+0x38>)
 8000fc0:	695a      	ldr	r2, [r3, #20]
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <MX_DMA_Init+0x38>)
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	615a      	str	r2, [r3, #20]
 8000fca:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <MX_DMA_Init+0x38>)
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	2201      	movs	r2, #1
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2100      	movs	r1, #0
 8000fda:	200b      	movs	r0, #11
 8000fdc:	f000 fb8e 	bl	80016fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000fe0:	200b      	movs	r0, #11
 8000fe2:	f000 fba0 	bl	8001726 <HAL_NVIC_EnableIRQ>

}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	b002      	add	sp, #8
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	40021000 	.word	0x40021000

08000ff4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b08b      	sub	sp, #44	; 0x2c
 8000ff8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffa:	2414      	movs	r4, #20
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	0018      	movs	r0, r3
 8001000:	2314      	movs	r3, #20
 8001002:	001a      	movs	r2, r3
 8001004:	2100      	movs	r1, #0
 8001006:	f003 f912 	bl	800422e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800100a:	4b4f      	ldr	r3, [pc, #316]	; (8001148 <MX_GPIO_Init+0x154>)
 800100c:	695a      	ldr	r2, [r3, #20]
 800100e:	4b4e      	ldr	r3, [pc, #312]	; (8001148 <MX_GPIO_Init+0x154>)
 8001010:	2180      	movs	r1, #128	; 0x80
 8001012:	03c9      	lsls	r1, r1, #15
 8001014:	430a      	orrs	r2, r1
 8001016:	615a      	str	r2, [r3, #20]
 8001018:	4b4b      	ldr	r3, [pc, #300]	; (8001148 <MX_GPIO_Init+0x154>)
 800101a:	695a      	ldr	r2, [r3, #20]
 800101c:	2380      	movs	r3, #128	; 0x80
 800101e:	03db      	lsls	r3, r3, #15
 8001020:	4013      	ands	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001026:	4b48      	ldr	r3, [pc, #288]	; (8001148 <MX_GPIO_Init+0x154>)
 8001028:	695a      	ldr	r2, [r3, #20]
 800102a:	4b47      	ldr	r3, [pc, #284]	; (8001148 <MX_GPIO_Init+0x154>)
 800102c:	2180      	movs	r1, #128	; 0x80
 800102e:	0289      	lsls	r1, r1, #10
 8001030:	430a      	orrs	r2, r1
 8001032:	615a      	str	r2, [r3, #20]
 8001034:	4b44      	ldr	r3, [pc, #272]	; (8001148 <MX_GPIO_Init+0x154>)
 8001036:	695a      	ldr	r2, [r3, #20]
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	029b      	lsls	r3, r3, #10
 800103c:	4013      	ands	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001042:	4b41      	ldr	r3, [pc, #260]	; (8001148 <MX_GPIO_Init+0x154>)
 8001044:	695a      	ldr	r2, [r3, #20]
 8001046:	4b40      	ldr	r3, [pc, #256]	; (8001148 <MX_GPIO_Init+0x154>)
 8001048:	2180      	movs	r1, #128	; 0x80
 800104a:	02c9      	lsls	r1, r1, #11
 800104c:	430a      	orrs	r2, r1
 800104e:	615a      	str	r2, [r3, #20]
 8001050:	4b3d      	ldr	r3, [pc, #244]	; (8001148 <MX_GPIO_Init+0x154>)
 8001052:	695a      	ldr	r2, [r3, #20]
 8001054:	2380      	movs	r3, #128	; 0x80
 8001056:	02db      	lsls	r3, r3, #11
 8001058:	4013      	ands	r3, r2
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800105e:	4b3a      	ldr	r3, [pc, #232]	; (8001148 <MX_GPIO_Init+0x154>)
 8001060:	695a      	ldr	r2, [r3, #20]
 8001062:	4b39      	ldr	r3, [pc, #228]	; (8001148 <MX_GPIO_Init+0x154>)
 8001064:	2180      	movs	r1, #128	; 0x80
 8001066:	0309      	lsls	r1, r1, #12
 8001068:	430a      	orrs	r2, r1
 800106a:	615a      	str	r2, [r3, #20]
 800106c:	4b36      	ldr	r3, [pc, #216]	; (8001148 <MX_GPIO_Init+0x154>)
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	031b      	lsls	r3, r3, #12
 8001074:	4013      	ands	r3, r2
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800107a:	2380      	movs	r3, #128	; 0x80
 800107c:	021b      	lsls	r3, r3, #8
 800107e:	4833      	ldr	r0, [pc, #204]	; (800114c <MX_GPIO_Init+0x158>)
 8001080:	2200      	movs	r2, #0
 8001082:	0019      	movs	r1, r3
 8001084:	f000 fef2 	bl	8001e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8001088:	23f0      	movs	r3, #240	; 0xf0
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4830      	ldr	r0, [pc, #192]	; (8001150 <MX_GPIO_Init+0x15c>)
 800108e:	2200      	movs	r2, #0
 8001090:	0019      	movs	r1, r3
 8001092:	f000 feeb 	bl	8001e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001096:	193b      	adds	r3, r7, r4
 8001098:	2201      	movs	r2, #1
 800109a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800109c:	193b      	adds	r3, r7, r4
 800109e:	2284      	movs	r2, #132	; 0x84
 80010a0:	0392      	lsls	r2, r2, #14
 80010a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010a4:	193b      	adds	r3, r7, r4
 80010a6:	2202      	movs	r2, #2
 80010a8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010aa:	193a      	adds	r2, r7, r4
 80010ac:	2390      	movs	r3, #144	; 0x90
 80010ae:	05db      	lsls	r3, r3, #23
 80010b0:	0011      	movs	r1, r2
 80010b2:	0018      	movs	r0, r3
 80010b4:	f000 fd6a 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010b8:	0021      	movs	r1, r4
 80010ba:	187b      	adds	r3, r7, r1
 80010bc:	2280      	movs	r2, #128	; 0x80
 80010be:	0212      	lsls	r2, r2, #8
 80010c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c2:	000c      	movs	r4, r1
 80010c4:	193b      	adds	r3, r7, r4
 80010c6:	2201      	movs	r2, #1
 80010c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ca:	193b      	adds	r3, r7, r4
 80010cc:	2201      	movs	r2, #1
 80010ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	193b      	adds	r3, r7, r4
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d6:	193b      	adds	r3, r7, r4
 80010d8:	4a1c      	ldr	r2, [pc, #112]	; (800114c <MX_GPIO_Init+0x158>)
 80010da:	0019      	movs	r1, r3
 80010dc:	0010      	movs	r0, r2
 80010de:	f000 fd55 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010e2:	193b      	adds	r3, r7, r4
 80010e4:	22c0      	movs	r2, #192	; 0xc0
 80010e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e8:	193b      	adds	r3, r7, r4
 80010ea:	2201      	movs	r2, #1
 80010ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ee:	193b      	adds	r3, r7, r4
 80010f0:	2201      	movs	r2, #1
 80010f2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	193b      	adds	r3, r7, r4
 80010f6:	2200      	movs	r2, #0
 80010f8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010fa:	193b      	adds	r3, r7, r4
 80010fc:	4a14      	ldr	r2, [pc, #80]	; (8001150 <MX_GPIO_Init+0x15c>)
 80010fe:	0019      	movs	r1, r3
 8001100:	0010      	movs	r0, r2
 8001102:	f000 fd43 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8001106:	0021      	movs	r1, r4
 8001108:	187b      	adds	r3, r7, r1
 800110a:	22c0      	movs	r2, #192	; 0xc0
 800110c:	0092      	lsls	r2, r2, #2
 800110e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001110:	187b      	adds	r3, r7, r1
 8001112:	2201      	movs	r2, #1
 8001114:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	187b      	adds	r3, r7, r1
 8001118:	2200      	movs	r2, #0
 800111a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	187b      	adds	r3, r7, r1
 800111e:	2200      	movs	r2, #0
 8001120:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001122:	187b      	adds	r3, r7, r1
 8001124:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <MX_GPIO_Init+0x15c>)
 8001126:	0019      	movs	r1, r3
 8001128:	0010      	movs	r0, r2
 800112a:	f000 fd2f 	bl	8001b8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800112e:	2200      	movs	r2, #0
 8001130:	2100      	movs	r1, #0
 8001132:	2005      	movs	r0, #5
 8001134:	f000 fae2 	bl	80016fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8001138:	2005      	movs	r0, #5
 800113a:	f000 faf4 	bl	8001726 <HAL_NVIC_EnableIRQ>

}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b00b      	add	sp, #44	; 0x2c
 8001144:	bd90      	pop	{r4, r7, pc}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	40021000 	.word	0x40021000
 800114c:	48000400 	.word	0x48000400
 8001150:	48000800 	.word	0x48000800

08001154 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001158:	b672      	cpsid	i
}
 800115a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800115c:	e7fe      	b.n	800115c <Error_Handler+0x8>
	...

08001160 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001166:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <HAL_MspInit+0x54>)
 8001168:	699a      	ldr	r2, [r3, #24]
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_MspInit+0x54>)
 800116c:	2101      	movs	r1, #1
 800116e:	430a      	orrs	r2, r1
 8001170:	619a      	str	r2, [r3, #24]
 8001172:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <HAL_MspInit+0x54>)
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	2201      	movs	r2, #1
 8001178:	4013      	ands	r3, r2
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <HAL_MspInit+0x54>)
 8001180:	69da      	ldr	r2, [r3, #28]
 8001182:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <HAL_MspInit+0x54>)
 8001184:	2180      	movs	r1, #128	; 0x80
 8001186:	0549      	lsls	r1, r1, #21
 8001188:	430a      	orrs	r2, r1
 800118a:	61da      	str	r2, [r3, #28]
 800118c:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <HAL_MspInit+0x54>)
 800118e:	69da      	ldr	r2, [r3, #28]
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	055b      	lsls	r3, r3, #21
 8001194:	4013      	ands	r3, r2
 8001196:	603b      	str	r3, [r7, #0]
 8001198:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2100      	movs	r1, #0
 800119e:	2004      	movs	r0, #4
 80011a0:	f000 faac 	bl	80016fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80011a4:	2004      	movs	r0, #4
 80011a6:	f000 fabe 	bl	8001726 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b002      	add	sp, #8
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	40021000 	.word	0x40021000

080011b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a0a      	ldr	r2, [pc, #40]	; (80011f0 <HAL_TIM_Base_MspInit+0x38>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d10d      	bne.n	80011e6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011ca:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <HAL_TIM_Base_MspInit+0x3c>)
 80011cc:	699a      	ldr	r2, [r3, #24]
 80011ce:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <HAL_TIM_Base_MspInit+0x3c>)
 80011d0:	2180      	movs	r1, #128	; 0x80
 80011d2:	0109      	lsls	r1, r1, #4
 80011d4:	430a      	orrs	r2, r1
 80011d6:	619a      	str	r2, [r3, #24]
 80011d8:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <HAL_TIM_Base_MspInit+0x3c>)
 80011da:	699a      	ldr	r2, [r3, #24]
 80011dc:	2380      	movs	r3, #128	; 0x80
 80011de:	011b      	lsls	r3, r3, #4
 80011e0:	4013      	ands	r3, r2
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	46bd      	mov	sp, r7
 80011ea:	b004      	add	sp, #16
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	40012c00 	.word	0x40012c00
 80011f4:	40021000 	.word	0x40021000

080011f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011f8:	b590      	push	{r4, r7, lr}
 80011fa:	b08b      	sub	sp, #44	; 0x2c
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	2414      	movs	r4, #20
 8001202:	193b      	adds	r3, r7, r4
 8001204:	0018      	movs	r0, r3
 8001206:	2314      	movs	r3, #20
 8001208:	001a      	movs	r2, r3
 800120a:	2100      	movs	r1, #0
 800120c:	f003 f80f 	bl	800422e <memset>
  if(huart->Instance==USART2)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a47      	ldr	r2, [pc, #284]	; (8001334 <HAL_UART_MspInit+0x13c>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d000      	beq.n	800121c <HAL_UART_MspInit+0x24>
 800121a:	e086      	b.n	800132a <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800121c:	4b46      	ldr	r3, [pc, #280]	; (8001338 <HAL_UART_MspInit+0x140>)
 800121e:	69da      	ldr	r2, [r3, #28]
 8001220:	4b45      	ldr	r3, [pc, #276]	; (8001338 <HAL_UART_MspInit+0x140>)
 8001222:	2180      	movs	r1, #128	; 0x80
 8001224:	0289      	lsls	r1, r1, #10
 8001226:	430a      	orrs	r2, r1
 8001228:	61da      	str	r2, [r3, #28]
 800122a:	4b43      	ldr	r3, [pc, #268]	; (8001338 <HAL_UART_MspInit+0x140>)
 800122c:	69da      	ldr	r2, [r3, #28]
 800122e:	2380      	movs	r3, #128	; 0x80
 8001230:	029b      	lsls	r3, r3, #10
 8001232:	4013      	ands	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001238:	4b3f      	ldr	r3, [pc, #252]	; (8001338 <HAL_UART_MspInit+0x140>)
 800123a:	695a      	ldr	r2, [r3, #20]
 800123c:	4b3e      	ldr	r3, [pc, #248]	; (8001338 <HAL_UART_MspInit+0x140>)
 800123e:	2180      	movs	r1, #128	; 0x80
 8001240:	0289      	lsls	r1, r1, #10
 8001242:	430a      	orrs	r2, r1
 8001244:	615a      	str	r2, [r3, #20]
 8001246:	4b3c      	ldr	r3, [pc, #240]	; (8001338 <HAL_UART_MspInit+0x140>)
 8001248:	695a      	ldr	r2, [r3, #20]
 800124a:	2380      	movs	r3, #128	; 0x80
 800124c:	029b      	lsls	r3, r3, #10
 800124e:	4013      	ands	r3, r2
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001254:	0021      	movs	r1, r4
 8001256:	187b      	adds	r3, r7, r1
 8001258:	220c      	movs	r2, #12
 800125a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	187b      	adds	r3, r7, r1
 800125e:	2202      	movs	r2, #2
 8001260:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	187b      	adds	r3, r7, r1
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001268:	187b      	adds	r3, r7, r1
 800126a:	2203      	movs	r2, #3
 800126c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800126e:	187b      	adds	r3, r7, r1
 8001270:	2201      	movs	r2, #1
 8001272:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	187a      	adds	r2, r7, r1
 8001276:	2390      	movs	r3, #144	; 0x90
 8001278:	05db      	lsls	r3, r3, #23
 800127a:	0011      	movs	r1, r2
 800127c:	0018      	movs	r0, r3
 800127e:	f000 fc85 	bl	8001b8c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8001282:	4b2e      	ldr	r3, [pc, #184]	; (800133c <HAL_UART_MspInit+0x144>)
 8001284:	4a2e      	ldr	r2, [pc, #184]	; (8001340 <HAL_UART_MspInit+0x148>)
 8001286:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001288:	4b2c      	ldr	r3, [pc, #176]	; (800133c <HAL_UART_MspInit+0x144>)
 800128a:	2200      	movs	r2, #0
 800128c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800128e:	4b2b      	ldr	r3, [pc, #172]	; (800133c <HAL_UART_MspInit+0x144>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001294:	4b29      	ldr	r3, [pc, #164]	; (800133c <HAL_UART_MspInit+0x144>)
 8001296:	2280      	movs	r2, #128	; 0x80
 8001298:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800129a:	4b28      	ldr	r3, [pc, #160]	; (800133c <HAL_UART_MspInit+0x144>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012a0:	4b26      	ldr	r3, [pc, #152]	; (800133c <HAL_UART_MspInit+0x144>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80012a6:	4b25      	ldr	r3, [pc, #148]	; (800133c <HAL_UART_MspInit+0x144>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012ac:	4b23      	ldr	r3, [pc, #140]	; (800133c <HAL_UART_MspInit+0x144>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80012b2:	4b22      	ldr	r3, [pc, #136]	; (800133c <HAL_UART_MspInit+0x144>)
 80012b4:	0018      	movs	r0, r3
 80012b6:	f000 fa53 	bl	8001760 <HAL_DMA_Init>
 80012ba:	1e03      	subs	r3, r0, #0
 80012bc:	d001      	beq.n	80012c2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80012be:	f7ff ff49 	bl	8001154 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a1d      	ldr	r2, [pc, #116]	; (800133c <HAL_UART_MspInit+0x144>)
 80012c6:	671a      	str	r2, [r3, #112]	; 0x70
 80012c8:	4b1c      	ldr	r3, [pc, #112]	; (800133c <HAL_UART_MspInit+0x144>)
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80012ce:	4b1d      	ldr	r3, [pc, #116]	; (8001344 <HAL_UART_MspInit+0x14c>)
 80012d0:	4a1d      	ldr	r2, [pc, #116]	; (8001348 <HAL_UART_MspInit+0x150>)
 80012d2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <HAL_UART_MspInit+0x14c>)
 80012d6:	2210      	movs	r2, #16
 80012d8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012da:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <HAL_UART_MspInit+0x14c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012e0:	4b18      	ldr	r3, [pc, #96]	; (8001344 <HAL_UART_MspInit+0x14c>)
 80012e2:	2280      	movs	r2, #128	; 0x80
 80012e4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <HAL_UART_MspInit+0x14c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012ec:	4b15      	ldr	r3, [pc, #84]	; (8001344 <HAL_UART_MspInit+0x14c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80012f2:	4b14      	ldr	r3, [pc, #80]	; (8001344 <HAL_UART_MspInit+0x14c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <HAL_UART_MspInit+0x14c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <HAL_UART_MspInit+0x14c>)
 8001300:	0018      	movs	r0, r3
 8001302:	f000 fa2d 	bl	8001760 <HAL_DMA_Init>
 8001306:	1e03      	subs	r3, r0, #0
 8001308:	d001      	beq.n	800130e <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 800130a:	f7ff ff23 	bl	8001154 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a0c      	ldr	r2, [pc, #48]	; (8001344 <HAL_UART_MspInit+0x14c>)
 8001312:	66da      	str	r2, [r3, #108]	; 0x6c
 8001314:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <HAL_UART_MspInit+0x14c>)
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2100      	movs	r1, #0
 800131e:	201c      	movs	r0, #28
 8001320:	f000 f9ec 	bl	80016fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001324:	201c      	movs	r0, #28
 8001326:	f000 f9fe 	bl	8001726 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800132a:	46c0      	nop			; (mov r8, r8)
 800132c:	46bd      	mov	sp, r7
 800132e:	b00b      	add	sp, #44	; 0x2c
 8001330:	bd90      	pop	{r4, r7, pc}
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	40004400 	.word	0x40004400
 8001338:	40021000 	.word	0x40021000
 800133c:	20000160 	.word	0x20000160
 8001340:	40020058 	.word	0x40020058
 8001344:	200001a4 	.word	0x200001a4
 8001348:	40020044 	.word	0x40020044

0800134c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001350:	e7fe      	b.n	8001350 <NMI_Handler+0x4>

08001352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001356:	e7fe      	b.n	8001356 <HardFault_Handler+0x4>

08001358 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800135c:	46c0      	nop			; (mov r8, r8)
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001370:	f000 f8d8 	bl	8001524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001374:	46c0      	nop			; (mov r8, r8)
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800137e:	2001      	movs	r0, #1
 8001380:	f000 fd92 	bl	8001ea8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001384:	46c0      	nop			; (mov r8, r8)
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <DMA1_Channel4_5_IRQHandler+0x1c>)
 8001392:	0018      	movs	r0, r3
 8001394:	f000 fb0f 	bl	80019b6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001398:	4b04      	ldr	r3, [pc, #16]	; (80013ac <DMA1_Channel4_5_IRQHandler+0x20>)
 800139a:	0018      	movs	r0, r3
 800139c:	f000 fb0b 	bl	80019b6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80013a0:	46c0      	nop			; (mov r8, r8)
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	200001a4 	.word	0x200001a4
 80013ac:	20000160 	.word	0x20000160

080013b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <USART2_IRQHandler+0x14>)
 80013b6:	0018      	movs	r0, r3
 80013b8:	f001 fdda 	bl	8002f70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013bc:	46c0      	nop			; (mov r8, r8)
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	200000dc 	.word	0x200000dc

080013c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d0:	4a14      	ldr	r2, [pc, #80]	; (8001424 <_sbrk+0x5c>)
 80013d2:	4b15      	ldr	r3, [pc, #84]	; (8001428 <_sbrk+0x60>)
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013dc:	4b13      	ldr	r3, [pc, #76]	; (800142c <_sbrk+0x64>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d102      	bne.n	80013ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e4:	4b11      	ldr	r3, [pc, #68]	; (800142c <_sbrk+0x64>)
 80013e6:	4a12      	ldr	r2, [pc, #72]	; (8001430 <_sbrk+0x68>)
 80013e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ea:	4b10      	ldr	r3, [pc, #64]	; (800142c <_sbrk+0x64>)
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	18d3      	adds	r3, r2, r3
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d207      	bcs.n	8001408 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013f8:	f002 fee6 	bl	80041c8 <__errno>
 80013fc:	0003      	movs	r3, r0
 80013fe:	220c      	movs	r2, #12
 8001400:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001402:	2301      	movs	r3, #1
 8001404:	425b      	negs	r3, r3
 8001406:	e009      	b.n	800141c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001408:	4b08      	ldr	r3, [pc, #32]	; (800142c <_sbrk+0x64>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800140e:	4b07      	ldr	r3, [pc, #28]	; (800142c <_sbrk+0x64>)
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	18d2      	adds	r2, r2, r3
 8001416:	4b05      	ldr	r3, [pc, #20]	; (800142c <_sbrk+0x64>)
 8001418:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800141a:	68fb      	ldr	r3, [r7, #12]
}
 800141c:	0018      	movs	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	b006      	add	sp, #24
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20002000 	.word	0x20002000
 8001428:	00000400 	.word	0x00000400
 800142c:	20000274 	.word	0x20000274
 8001430:	20000290 	.word	0x20000290

08001434 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001438:	46c0      	nop			; (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001440:	480d      	ldr	r0, [pc, #52]	; (8001478 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001442:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001444:	480d      	ldr	r0, [pc, #52]	; (800147c <LoopForever+0x6>)
  ldr r1, =_edata
 8001446:	490e      	ldr	r1, [pc, #56]	; (8001480 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001448:	4a0e      	ldr	r2, [pc, #56]	; (8001484 <LoopForever+0xe>)
  movs r3, #0
 800144a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800144c:	e002      	b.n	8001454 <LoopCopyDataInit>

0800144e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800144e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001452:	3304      	adds	r3, #4

08001454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001458:	d3f9      	bcc.n	800144e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800145a:	4a0b      	ldr	r2, [pc, #44]	; (8001488 <LoopForever+0x12>)
  ldr r4, =_ebss
 800145c:	4c0b      	ldr	r4, [pc, #44]	; (800148c <LoopForever+0x16>)
  movs r3, #0
 800145e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001460:	e001      	b.n	8001466 <LoopFillZerobss>

08001462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001464:	3204      	adds	r2, #4

08001466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001468:	d3fb      	bcc.n	8001462 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800146a:	f7ff ffe3 	bl	8001434 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800146e:	f002 feb1 	bl	80041d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001472:	f7ff fb71 	bl	8000b58 <main>

08001476 <LoopForever>:

LoopForever:
    b LoopForever
 8001476:	e7fe      	b.n	8001476 <LoopForever>
  ldr   r0, =_estack
 8001478:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800147c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001480:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001484:	08004cdc 	.word	0x08004cdc
  ldr r2, =_sbss
 8001488:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800148c:	2000028c 	.word	0x2000028c

08001490 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001490:	e7fe      	b.n	8001490 <ADC1_COMP_IRQHandler>
	...

08001494 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001498:	4b07      	ldr	r3, [pc, #28]	; (80014b8 <HAL_Init+0x24>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <HAL_Init+0x24>)
 800149e:	2110      	movs	r1, #16
 80014a0:	430a      	orrs	r2, r1
 80014a2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80014a4:	2000      	movs	r0, #0
 80014a6:	f000 f809 	bl	80014bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014aa:	f7ff fe59 	bl	8001160 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	0018      	movs	r0, r3
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	40022000 	.word	0x40022000

080014bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b590      	push	{r4, r7, lr}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c4:	4b14      	ldr	r3, [pc, #80]	; (8001518 <HAL_InitTick+0x5c>)
 80014c6:	681c      	ldr	r4, [r3, #0]
 80014c8:	4b14      	ldr	r3, [pc, #80]	; (800151c <HAL_InitTick+0x60>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	0019      	movs	r1, r3
 80014ce:	23fa      	movs	r3, #250	; 0xfa
 80014d0:	0098      	lsls	r0, r3, #2
 80014d2:	f7fe fe2b 	bl	800012c <__udivsi3>
 80014d6:	0003      	movs	r3, r0
 80014d8:	0019      	movs	r1, r3
 80014da:	0020      	movs	r0, r4
 80014dc:	f7fe fe26 	bl	800012c <__udivsi3>
 80014e0:	0003      	movs	r3, r0
 80014e2:	0018      	movs	r0, r3
 80014e4:	f000 f92f 	bl	8001746 <HAL_SYSTICK_Config>
 80014e8:	1e03      	subs	r3, r0, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e00f      	b.n	8001510 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b03      	cmp	r3, #3
 80014f4:	d80b      	bhi.n	800150e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f6:	6879      	ldr	r1, [r7, #4]
 80014f8:	2301      	movs	r3, #1
 80014fa:	425b      	negs	r3, r3
 80014fc:	2200      	movs	r2, #0
 80014fe:	0018      	movs	r0, r3
 8001500:	f000 f8fc 	bl	80016fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <HAL_InitTick+0x64>)
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800150a:	2300      	movs	r3, #0
 800150c:	e000      	b.n	8001510 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
}
 8001510:	0018      	movs	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	b003      	add	sp, #12
 8001516:	bd90      	pop	{r4, r7, pc}
 8001518:	20000008 	.word	0x20000008
 800151c:	20000010 	.word	0x20000010
 8001520:	2000000c 	.word	0x2000000c

08001524 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001528:	4b05      	ldr	r3, [pc, #20]	; (8001540 <HAL_IncTick+0x1c>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	001a      	movs	r2, r3
 800152e:	4b05      	ldr	r3, [pc, #20]	; (8001544 <HAL_IncTick+0x20>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	18d2      	adds	r2, r2, r3
 8001534:	4b03      	ldr	r3, [pc, #12]	; (8001544 <HAL_IncTick+0x20>)
 8001536:	601a      	str	r2, [r3, #0]
}
 8001538:	46c0      	nop			; (mov r8, r8)
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	46c0      	nop			; (mov r8, r8)
 8001540:	20000010 	.word	0x20000010
 8001544:	20000278 	.word	0x20000278

08001548 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  return uwTick;
 800154c:	4b02      	ldr	r3, [pc, #8]	; (8001558 <HAL_GetTick+0x10>)
 800154e:	681b      	ldr	r3, [r3, #0]
}
 8001550:	0018      	movs	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	46c0      	nop			; (mov r8, r8)
 8001558:	20000278 	.word	0x20000278

0800155c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001564:	f7ff fff0 	bl	8001548 <HAL_GetTick>
 8001568:	0003      	movs	r3, r0
 800156a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	3301      	adds	r3, #1
 8001574:	d005      	beq.n	8001582 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001576:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <HAL_Delay+0x44>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	001a      	movs	r2, r3
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	189b      	adds	r3, r3, r2
 8001580:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	f7ff ffe0 	bl	8001548 <HAL_GetTick>
 8001588:	0002      	movs	r2, r0
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	429a      	cmp	r2, r3
 8001592:	d8f7      	bhi.n	8001584 <HAL_Delay+0x28>
  {
  }
}
 8001594:	46c0      	nop			; (mov r8, r8)
 8001596:	46c0      	nop			; (mov r8, r8)
 8001598:	46bd      	mov	sp, r7
 800159a:	b004      	add	sp, #16
 800159c:	bd80      	pop	{r7, pc}
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	20000010 	.word	0x20000010

080015a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	0002      	movs	r2, r0
 80015ac:	1dfb      	adds	r3, r7, #7
 80015ae:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015b0:	1dfb      	adds	r3, r7, #7
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b7f      	cmp	r3, #127	; 0x7f
 80015b6:	d809      	bhi.n	80015cc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015b8:	1dfb      	adds	r3, r7, #7
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	001a      	movs	r2, r3
 80015be:	231f      	movs	r3, #31
 80015c0:	401a      	ands	r2, r3
 80015c2:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <__NVIC_EnableIRQ+0x30>)
 80015c4:	2101      	movs	r1, #1
 80015c6:	4091      	lsls	r1, r2
 80015c8:	000a      	movs	r2, r1
 80015ca:	601a      	str	r2, [r3, #0]
  }
}
 80015cc:	46c0      	nop			; (mov r8, r8)
 80015ce:	46bd      	mov	sp, r7
 80015d0:	b002      	add	sp, #8
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d8:	b590      	push	{r4, r7, lr}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	0002      	movs	r2, r0
 80015e0:	6039      	str	r1, [r7, #0]
 80015e2:	1dfb      	adds	r3, r7, #7
 80015e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015e6:	1dfb      	adds	r3, r7, #7
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b7f      	cmp	r3, #127	; 0x7f
 80015ec:	d828      	bhi.n	8001640 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015ee:	4a2f      	ldr	r2, [pc, #188]	; (80016ac <__NVIC_SetPriority+0xd4>)
 80015f0:	1dfb      	adds	r3, r7, #7
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	089b      	lsrs	r3, r3, #2
 80015f8:	33c0      	adds	r3, #192	; 0xc0
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	589b      	ldr	r3, [r3, r2]
 80015fe:	1dfa      	adds	r2, r7, #7
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	0011      	movs	r1, r2
 8001604:	2203      	movs	r2, #3
 8001606:	400a      	ands	r2, r1
 8001608:	00d2      	lsls	r2, r2, #3
 800160a:	21ff      	movs	r1, #255	; 0xff
 800160c:	4091      	lsls	r1, r2
 800160e:	000a      	movs	r2, r1
 8001610:	43d2      	mvns	r2, r2
 8001612:	401a      	ands	r2, r3
 8001614:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	019b      	lsls	r3, r3, #6
 800161a:	22ff      	movs	r2, #255	; 0xff
 800161c:	401a      	ands	r2, r3
 800161e:	1dfb      	adds	r3, r7, #7
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	0018      	movs	r0, r3
 8001624:	2303      	movs	r3, #3
 8001626:	4003      	ands	r3, r0
 8001628:	00db      	lsls	r3, r3, #3
 800162a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800162c:	481f      	ldr	r0, [pc, #124]	; (80016ac <__NVIC_SetPriority+0xd4>)
 800162e:	1dfb      	adds	r3, r7, #7
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b25b      	sxtb	r3, r3
 8001634:	089b      	lsrs	r3, r3, #2
 8001636:	430a      	orrs	r2, r1
 8001638:	33c0      	adds	r3, #192	; 0xc0
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800163e:	e031      	b.n	80016a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001640:	4a1b      	ldr	r2, [pc, #108]	; (80016b0 <__NVIC_SetPriority+0xd8>)
 8001642:	1dfb      	adds	r3, r7, #7
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	0019      	movs	r1, r3
 8001648:	230f      	movs	r3, #15
 800164a:	400b      	ands	r3, r1
 800164c:	3b08      	subs	r3, #8
 800164e:	089b      	lsrs	r3, r3, #2
 8001650:	3306      	adds	r3, #6
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	18d3      	adds	r3, r2, r3
 8001656:	3304      	adds	r3, #4
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	1dfa      	adds	r2, r7, #7
 800165c:	7812      	ldrb	r2, [r2, #0]
 800165e:	0011      	movs	r1, r2
 8001660:	2203      	movs	r2, #3
 8001662:	400a      	ands	r2, r1
 8001664:	00d2      	lsls	r2, r2, #3
 8001666:	21ff      	movs	r1, #255	; 0xff
 8001668:	4091      	lsls	r1, r2
 800166a:	000a      	movs	r2, r1
 800166c:	43d2      	mvns	r2, r2
 800166e:	401a      	ands	r2, r3
 8001670:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	019b      	lsls	r3, r3, #6
 8001676:	22ff      	movs	r2, #255	; 0xff
 8001678:	401a      	ands	r2, r3
 800167a:	1dfb      	adds	r3, r7, #7
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	0018      	movs	r0, r3
 8001680:	2303      	movs	r3, #3
 8001682:	4003      	ands	r3, r0
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001688:	4809      	ldr	r0, [pc, #36]	; (80016b0 <__NVIC_SetPriority+0xd8>)
 800168a:	1dfb      	adds	r3, r7, #7
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	001c      	movs	r4, r3
 8001690:	230f      	movs	r3, #15
 8001692:	4023      	ands	r3, r4
 8001694:	3b08      	subs	r3, #8
 8001696:	089b      	lsrs	r3, r3, #2
 8001698:	430a      	orrs	r2, r1
 800169a:	3306      	adds	r3, #6
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	18c3      	adds	r3, r0, r3
 80016a0:	3304      	adds	r3, #4
 80016a2:	601a      	str	r2, [r3, #0]
}
 80016a4:	46c0      	nop			; (mov r8, r8)
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b003      	add	sp, #12
 80016aa:	bd90      	pop	{r4, r7, pc}
 80016ac:	e000e100 	.word	0xe000e100
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	1e5a      	subs	r2, r3, #1
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	045b      	lsls	r3, r3, #17
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d301      	bcc.n	80016cc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016c8:	2301      	movs	r3, #1
 80016ca:	e010      	b.n	80016ee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016cc:	4b0a      	ldr	r3, [pc, #40]	; (80016f8 <SysTick_Config+0x44>)
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	3a01      	subs	r2, #1
 80016d2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016d4:	2301      	movs	r3, #1
 80016d6:	425b      	negs	r3, r3
 80016d8:	2103      	movs	r1, #3
 80016da:	0018      	movs	r0, r3
 80016dc:	f7ff ff7c 	bl	80015d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <SysTick_Config+0x44>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016e6:	4b04      	ldr	r3, [pc, #16]	; (80016f8 <SysTick_Config+0x44>)
 80016e8:	2207      	movs	r2, #7
 80016ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	0018      	movs	r0, r3
 80016f0:	46bd      	mov	sp, r7
 80016f2:	b002      	add	sp, #8
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	46c0      	nop			; (mov r8, r8)
 80016f8:	e000e010 	.word	0xe000e010

080016fc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
 8001706:	210f      	movs	r1, #15
 8001708:	187b      	adds	r3, r7, r1
 800170a:	1c02      	adds	r2, r0, #0
 800170c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	187b      	adds	r3, r7, r1
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b25b      	sxtb	r3, r3
 8001716:	0011      	movs	r1, r2
 8001718:	0018      	movs	r0, r3
 800171a:	f7ff ff5d 	bl	80015d8 <__NVIC_SetPriority>
}
 800171e:	46c0      	nop			; (mov r8, r8)
 8001720:	46bd      	mov	sp, r7
 8001722:	b004      	add	sp, #16
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	0002      	movs	r2, r0
 800172e:	1dfb      	adds	r3, r7, #7
 8001730:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001732:	1dfb      	adds	r3, r7, #7
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	b25b      	sxtb	r3, r3
 8001738:	0018      	movs	r0, r3
 800173a:	f7ff ff33 	bl	80015a4 <__NVIC_EnableIRQ>
}
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	46bd      	mov	sp, r7
 8001742:	b002      	add	sp, #8
 8001744:	bd80      	pop	{r7, pc}

08001746 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	0018      	movs	r0, r3
 8001752:	f7ff ffaf 	bl	80016b4 <SysTick_Config>
 8001756:	0003      	movs	r3, r0
}
 8001758:	0018      	movs	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	b002      	add	sp, #8
 800175e:	bd80      	pop	{r7, pc}

08001760 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001768:	2300      	movs	r3, #0
 800176a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d101      	bne.n	8001776 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e036      	b.n	80017e4 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2221      	movs	r2, #33	; 0x21
 800177a:	2102      	movs	r1, #2
 800177c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	4a18      	ldr	r2, [pc, #96]	; (80017ec <HAL_DMA_Init+0x8c>)
 800178a:	4013      	ands	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001796:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	695b      	ldr	r3, [r3, #20]
 80017a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017b6:	68fa      	ldr	r2, [r7, #12]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	68fa      	ldr	r2, [r7, #12]
 80017c2:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	0018      	movs	r0, r3
 80017c8:	f000 f9c4 	bl	8001b54 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2221      	movs	r2, #33	; 0x21
 80017d6:	2101      	movs	r1, #1
 80017d8:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2220      	movs	r2, #32
 80017de:	2100      	movs	r1, #0
 80017e0:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80017e2:	2300      	movs	r3, #0
}  
 80017e4:	0018      	movs	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b004      	add	sp, #16
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	ffffc00f 	.word	0xffffc00f

080017f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
 80017fc:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80017fe:	2317      	movs	r3, #23
 8001800:	18fb      	adds	r3, r7, r3
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2220      	movs	r2, #32
 800180a:	5c9b      	ldrb	r3, [r3, r2]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d101      	bne.n	8001814 <HAL_DMA_Start_IT+0x24>
 8001810:	2302      	movs	r3, #2
 8001812:	e04f      	b.n	80018b4 <HAL_DMA_Start_IT+0xc4>
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2220      	movs	r2, #32
 8001818:	2101      	movs	r1, #1
 800181a:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2221      	movs	r2, #33	; 0x21
 8001820:	5c9b      	ldrb	r3, [r3, r2]
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2b01      	cmp	r3, #1
 8001826:	d13a      	bne.n	800189e <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2221      	movs	r2, #33	; 0x21
 800182c:	2102      	movs	r1, #2
 800182e:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2200      	movs	r2, #0
 8001834:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2101      	movs	r1, #1
 8001842:	438a      	bics	r2, r1
 8001844:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	68b9      	ldr	r1, [r7, #8]
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f000 f954 	bl	8001afa <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001856:	2b00      	cmp	r3, #0
 8001858:	d008      	beq.n	800186c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	210e      	movs	r1, #14
 8001866:	430a      	orrs	r2, r1
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	e00f      	b.n	800188c <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	210a      	movs	r1, #10
 8001878:	430a      	orrs	r2, r1
 800187a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2104      	movs	r1, #4
 8001888:	438a      	bics	r2, r1
 800188a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2101      	movs	r1, #1
 8001898:	430a      	orrs	r2, r1
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	e007      	b.n	80018ae <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2220      	movs	r2, #32
 80018a2:	2100      	movs	r1, #0
 80018a4:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80018a6:	2317      	movs	r3, #23
 80018a8:	18fb      	adds	r3, r7, r3
 80018aa:	2202      	movs	r2, #2
 80018ac:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80018ae:	2317      	movs	r3, #23
 80018b0:	18fb      	adds	r3, r7, r3
 80018b2:	781b      	ldrb	r3, [r3, #0]
} 
 80018b4:	0018      	movs	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	b006      	add	sp, #24
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2221      	movs	r2, #33	; 0x21
 80018c8:	5c9b      	ldrb	r3, [r3, r2]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d008      	beq.n	80018e2 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2204      	movs	r2, #4
 80018d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2220      	movs	r2, #32
 80018da:	2100      	movs	r1, #0
 80018dc:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e020      	b.n	8001924 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	210e      	movs	r1, #14
 80018ee:	438a      	bics	r2, r1
 80018f0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2101      	movs	r1, #1
 80018fe:	438a      	bics	r2, r1
 8001900:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800190a:	2101      	movs	r1, #1
 800190c:	4091      	lsls	r1, r2
 800190e:	000a      	movs	r2, r1
 8001910:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2221      	movs	r2, #33	; 0x21
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2220      	movs	r2, #32
 800191e:	2100      	movs	r1, #0
 8001920:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001922:	2300      	movs	r3, #0
}
 8001924:	0018      	movs	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	b002      	add	sp, #8
 800192a:	bd80      	pop	{r7, pc}

0800192c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001934:	210f      	movs	r1, #15
 8001936:	187b      	adds	r3, r7, r1
 8001938:	2200      	movs	r2, #0
 800193a:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2221      	movs	r2, #33	; 0x21
 8001940:	5c9b      	ldrb	r3, [r3, r2]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d006      	beq.n	8001956 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2204      	movs	r2, #4
 800194c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800194e:	187b      	adds	r3, r7, r1
 8001950:	2201      	movs	r2, #1
 8001952:	701a      	strb	r2, [r3, #0]
 8001954:	e028      	b.n	80019a8 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	210e      	movs	r1, #14
 8001962:	438a      	bics	r2, r1
 8001964:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2101      	movs	r1, #1
 8001972:	438a      	bics	r2, r1
 8001974:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800197e:	2101      	movs	r1, #1
 8001980:	4091      	lsls	r1, r2
 8001982:	000a      	movs	r2, r1
 8001984:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2221      	movs	r2, #33	; 0x21
 800198a:	2101      	movs	r1, #1
 800198c:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2220      	movs	r2, #32
 8001992:	2100      	movs	r1, #0
 8001994:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199a:	2b00      	cmp	r3, #0
 800199c:	d004      	beq.n	80019a8 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	0010      	movs	r0, r2
 80019a6:	4798      	blx	r3
    } 
  }
  return status;
 80019a8:	230f      	movs	r3, #15
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	781b      	ldrb	r3, [r3, #0]
}
 80019ae:	0018      	movs	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b004      	add	sp, #16
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b084      	sub	sp, #16
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	2204      	movs	r2, #4
 80019d4:	409a      	lsls	r2, r3
 80019d6:	0013      	movs	r3, r2
 80019d8:	68fa      	ldr	r2, [r7, #12]
 80019da:	4013      	ands	r3, r2
 80019dc:	d024      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x72>
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	2204      	movs	r2, #4
 80019e2:	4013      	ands	r3, r2
 80019e4:	d020      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2220      	movs	r2, #32
 80019ee:	4013      	ands	r3, r2
 80019f0:	d107      	bne.n	8001a02 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2104      	movs	r1, #4
 80019fe:	438a      	bics	r2, r1
 8001a00:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a0a:	2104      	movs	r1, #4
 8001a0c:	4091      	lsls	r1, r2
 8001a0e:	000a      	movs	r2, r1
 8001a10:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d100      	bne.n	8001a1c <HAL_DMA_IRQHandler+0x66>
 8001a1a:	e06a      	b.n	8001af2 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	0010      	movs	r0, r2
 8001a24:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001a26:	e064      	b.n	8001af2 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2c:	2202      	movs	r2, #2
 8001a2e:	409a      	lsls	r2, r3
 8001a30:	0013      	movs	r3, r2
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	4013      	ands	r3, r2
 8001a36:	d02b      	beq.n	8001a90 <HAL_DMA_IRQHandler+0xda>
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	2202      	movs	r2, #2
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d027      	beq.n	8001a90 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2220      	movs	r2, #32
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d10b      	bne.n	8001a64 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	210a      	movs	r1, #10
 8001a58:	438a      	bics	r2, r1
 8001a5a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2221      	movs	r2, #33	; 0x21
 8001a60:	2101      	movs	r1, #1
 8001a62:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a6c:	2102      	movs	r1, #2
 8001a6e:	4091      	lsls	r1, r2
 8001a70:	000a      	movs	r2, r1
 8001a72:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2220      	movs	r2, #32
 8001a78:	2100      	movs	r1, #0
 8001a7a:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d036      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	0010      	movs	r0, r2
 8001a8c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001a8e:	e030      	b.n	8001af2 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a94:	2208      	movs	r2, #8
 8001a96:	409a      	lsls	r2, r3
 8001a98:	0013      	movs	r3, r2
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d028      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x13c>
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	2208      	movs	r2, #8
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d024      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	210e      	movs	r1, #14
 8001ab4:	438a      	bics	r2, r1
 8001ab6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	4091      	lsls	r1, r2
 8001ac4:	000a      	movs	r2, r1
 8001ac6:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2201      	movs	r2, #1
 8001acc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2221      	movs	r2, #33	; 0x21
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2220      	movs	r2, #32
 8001ada:	2100      	movs	r1, #0
 8001adc:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d005      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	0010      	movs	r0, r2
 8001aee:	4798      	blx	r3
    }
   }
}  
 8001af0:	e7ff      	b.n	8001af2 <HAL_DMA_IRQHandler+0x13c>
 8001af2:	46c0      	nop			; (mov r8, r8)
 8001af4:	46bd      	mov	sp, r7
 8001af6:	b004      	add	sp, #16
 8001af8:	bd80      	pop	{r7, pc}

08001afa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b084      	sub	sp, #16
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	60f8      	str	r0, [r7, #12]
 8001b02:	60b9      	str	r1, [r7, #8]
 8001b04:	607a      	str	r2, [r7, #4]
 8001b06:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b10:	2101      	movs	r1, #1
 8001b12:	4091      	lsls	r1, r2
 8001b14:	000a      	movs	r2, r1
 8001b16:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2b10      	cmp	r3, #16
 8001b26:	d108      	bne.n	8001b3a <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	68ba      	ldr	r2, [r7, #8]
 8001b36:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b38:	e007      	b.n	8001b4a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	60da      	str	r2, [r3, #12]
}
 8001b4a:	46c0      	nop			; (mov r8, r8)
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	b004      	add	sp, #16
 8001b50:	bd80      	pop	{r7, pc}
	...

08001b54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a08      	ldr	r2, [pc, #32]	; (8001b84 <DMA_CalcBaseAndBitshift+0x30>)
 8001b62:	4694      	mov	ip, r2
 8001b64:	4463      	add	r3, ip
 8001b66:	2114      	movs	r1, #20
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f7fe fadf 	bl	800012c <__udivsi3>
 8001b6e:	0003      	movs	r3, r0
 8001b70:	009a      	lsls	r2, r3, #2
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a03      	ldr	r2, [pc, #12]	; (8001b88 <DMA_CalcBaseAndBitshift+0x34>)
 8001b7a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001b7c:	46c0      	nop			; (mov r8, r8)
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b002      	add	sp, #8
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	bffdfff8 	.word	0xbffdfff8
 8001b88:	40020000 	.word	0x40020000

08001b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b9a:	e14f      	b.n	8001e3c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	697a      	ldr	r2, [r7, #20]
 8001ba4:	4091      	lsls	r1, r2
 8001ba6:	000a      	movs	r2, r1
 8001ba8:	4013      	ands	r3, r2
 8001baa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d100      	bne.n	8001bb4 <HAL_GPIO_Init+0x28>
 8001bb2:	e140      	b.n	8001e36 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	2203      	movs	r2, #3
 8001bba:	4013      	ands	r3, r2
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d005      	beq.n	8001bcc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d130      	bne.n	8001c2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	409a      	lsls	r2, r3
 8001bda:	0013      	movs	r3, r2
 8001bdc:	43da      	mvns	r2, r3
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	4013      	ands	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	68da      	ldr	r2, [r3, #12]
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	409a      	lsls	r2, r3
 8001bee:	0013      	movs	r3, r2
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c02:	2201      	movs	r2, #1
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	409a      	lsls	r2, r3
 8001c08:	0013      	movs	r3, r2
 8001c0a:	43da      	mvns	r2, r3
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	091b      	lsrs	r3, r3, #4
 8001c18:	2201      	movs	r2, #1
 8001c1a:	401a      	ands	r2, r3
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	409a      	lsls	r2, r3
 8001c20:	0013      	movs	r3, r2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2203      	movs	r2, #3
 8001c34:	4013      	ands	r3, r2
 8001c36:	2b03      	cmp	r3, #3
 8001c38:	d017      	beq.n	8001c6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	2203      	movs	r2, #3
 8001c46:	409a      	lsls	r2, r3
 8001c48:	0013      	movs	r3, r2
 8001c4a:	43da      	mvns	r2, r3
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	689a      	ldr	r2, [r3, #8]
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	409a      	lsls	r2, r3
 8001c5c:	0013      	movs	r3, r2
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2203      	movs	r2, #3
 8001c70:	4013      	ands	r3, r2
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d123      	bne.n	8001cbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	08da      	lsrs	r2, r3, #3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	3208      	adds	r2, #8
 8001c7e:	0092      	lsls	r2, r2, #2
 8001c80:	58d3      	ldr	r3, [r2, r3]
 8001c82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	2207      	movs	r2, #7
 8001c88:	4013      	ands	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	220f      	movs	r2, #15
 8001c8e:	409a      	lsls	r2, r3
 8001c90:	0013      	movs	r3, r2
 8001c92:	43da      	mvns	r2, r3
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	4013      	ands	r3, r2
 8001c98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	691a      	ldr	r2, [r3, #16]
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	2107      	movs	r1, #7
 8001ca2:	400b      	ands	r3, r1
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	0013      	movs	r3, r2
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	08da      	lsrs	r2, r3, #3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	3208      	adds	r2, #8
 8001cb8:	0092      	lsls	r2, r2, #2
 8001cba:	6939      	ldr	r1, [r7, #16]
 8001cbc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	2203      	movs	r2, #3
 8001cca:	409a      	lsls	r2, r3
 8001ccc:	0013      	movs	r3, r2
 8001cce:	43da      	mvns	r2, r3
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	2203      	movs	r2, #3
 8001cdc:	401a      	ands	r2, r3
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	409a      	lsls	r2, r3
 8001ce4:	0013      	movs	r3, r2
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685a      	ldr	r2, [r3, #4]
 8001cf6:	23c0      	movs	r3, #192	; 0xc0
 8001cf8:	029b      	lsls	r3, r3, #10
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d100      	bne.n	8001d00 <HAL_GPIO_Init+0x174>
 8001cfe:	e09a      	b.n	8001e36 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d00:	4b54      	ldr	r3, [pc, #336]	; (8001e54 <HAL_GPIO_Init+0x2c8>)
 8001d02:	699a      	ldr	r2, [r3, #24]
 8001d04:	4b53      	ldr	r3, [pc, #332]	; (8001e54 <HAL_GPIO_Init+0x2c8>)
 8001d06:	2101      	movs	r1, #1
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	619a      	str	r2, [r3, #24]
 8001d0c:	4b51      	ldr	r3, [pc, #324]	; (8001e54 <HAL_GPIO_Init+0x2c8>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	2201      	movs	r2, #1
 8001d12:	4013      	ands	r3, r2
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d18:	4a4f      	ldr	r2, [pc, #316]	; (8001e58 <HAL_GPIO_Init+0x2cc>)
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	089b      	lsrs	r3, r3, #2
 8001d1e:	3302      	adds	r3, #2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	589b      	ldr	r3, [r3, r2]
 8001d24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	2203      	movs	r2, #3
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	220f      	movs	r2, #15
 8001d30:	409a      	lsls	r2, r3
 8001d32:	0013      	movs	r3, r2
 8001d34:	43da      	mvns	r2, r3
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	2390      	movs	r3, #144	; 0x90
 8001d40:	05db      	lsls	r3, r3, #23
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d013      	beq.n	8001d6e <HAL_GPIO_Init+0x1e2>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a44      	ldr	r2, [pc, #272]	; (8001e5c <HAL_GPIO_Init+0x2d0>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d00d      	beq.n	8001d6a <HAL_GPIO_Init+0x1de>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a43      	ldr	r2, [pc, #268]	; (8001e60 <HAL_GPIO_Init+0x2d4>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d007      	beq.n	8001d66 <HAL_GPIO_Init+0x1da>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a42      	ldr	r2, [pc, #264]	; (8001e64 <HAL_GPIO_Init+0x2d8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d101      	bne.n	8001d62 <HAL_GPIO_Init+0x1d6>
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e006      	b.n	8001d70 <HAL_GPIO_Init+0x1e4>
 8001d62:	2305      	movs	r3, #5
 8001d64:	e004      	b.n	8001d70 <HAL_GPIO_Init+0x1e4>
 8001d66:	2302      	movs	r3, #2
 8001d68:	e002      	b.n	8001d70 <HAL_GPIO_Init+0x1e4>
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <HAL_GPIO_Init+0x1e4>
 8001d6e:	2300      	movs	r3, #0
 8001d70:	697a      	ldr	r2, [r7, #20]
 8001d72:	2103      	movs	r1, #3
 8001d74:	400a      	ands	r2, r1
 8001d76:	0092      	lsls	r2, r2, #2
 8001d78:	4093      	lsls	r3, r2
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d80:	4935      	ldr	r1, [pc, #212]	; (8001e58 <HAL_GPIO_Init+0x2cc>)
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	089b      	lsrs	r3, r3, #2
 8001d86:	3302      	adds	r3, #2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d8e:	4b36      	ldr	r3, [pc, #216]	; (8001e68 <HAL_GPIO_Init+0x2dc>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	43da      	mvns	r2, r3
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685a      	ldr	r2, [r3, #4]
 8001da2:	2380      	movs	r3, #128	; 0x80
 8001da4:	025b      	lsls	r3, r3, #9
 8001da6:	4013      	ands	r3, r2
 8001da8:	d003      	beq.n	8001db2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001db2:	4b2d      	ldr	r3, [pc, #180]	; (8001e68 <HAL_GPIO_Init+0x2dc>)
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001db8:	4b2b      	ldr	r3, [pc, #172]	; (8001e68 <HAL_GPIO_Init+0x2dc>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	43da      	mvns	r2, r3
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685a      	ldr	r2, [r3, #4]
 8001dcc:	2380      	movs	r3, #128	; 0x80
 8001dce:	029b      	lsls	r3, r3, #10
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ddc:	4b22      	ldr	r3, [pc, #136]	; (8001e68 <HAL_GPIO_Init+0x2dc>)
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001de2:	4b21      	ldr	r3, [pc, #132]	; (8001e68 <HAL_GPIO_Init+0x2dc>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	43da      	mvns	r2, r3
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	4013      	ands	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685a      	ldr	r2, [r3, #4]
 8001df6:	2380      	movs	r3, #128	; 0x80
 8001df8:	035b      	lsls	r3, r3, #13
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d003      	beq.n	8001e06 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e06:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <HAL_GPIO_Init+0x2dc>)
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001e0c:	4b16      	ldr	r3, [pc, #88]	; (8001e68 <HAL_GPIO_Init+0x2dc>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	43da      	mvns	r2, r3
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	2380      	movs	r3, #128	; 0x80
 8001e22:	039b      	lsls	r3, r3, #14
 8001e24:	4013      	ands	r3, r2
 8001e26:	d003      	beq.n	8001e30 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e30:	4b0d      	ldr	r3, [pc, #52]	; (8001e68 <HAL_GPIO_Init+0x2dc>)
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	40da      	lsrs	r2, r3
 8001e44:	1e13      	subs	r3, r2, #0
 8001e46:	d000      	beq.n	8001e4a <HAL_GPIO_Init+0x2be>
 8001e48:	e6a8      	b.n	8001b9c <HAL_GPIO_Init+0x10>
  } 
}
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	46c0      	nop			; (mov r8, r8)
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	b006      	add	sp, #24
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40010000 	.word	0x40010000
 8001e5c:	48000400 	.word	0x48000400
 8001e60:	48000800 	.word	0x48000800
 8001e64:	48000c00 	.word	0x48000c00
 8001e68:	40010400 	.word	0x40010400

08001e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	0008      	movs	r0, r1
 8001e76:	0011      	movs	r1, r2
 8001e78:	1cbb      	adds	r3, r7, #2
 8001e7a:	1c02      	adds	r2, r0, #0
 8001e7c:	801a      	strh	r2, [r3, #0]
 8001e7e:	1c7b      	adds	r3, r7, #1
 8001e80:	1c0a      	adds	r2, r1, #0
 8001e82:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e84:	1c7b      	adds	r3, r7, #1
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d004      	beq.n	8001e96 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e8c:	1cbb      	adds	r3, r7, #2
 8001e8e:	881a      	ldrh	r2, [r3, #0]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e94:	e003      	b.n	8001e9e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e96:	1cbb      	adds	r3, r7, #2
 8001e98:	881a      	ldrh	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e9e:	46c0      	nop			; (mov r8, r8)
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b002      	add	sp, #8
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	0002      	movs	r2, r0
 8001eb0:	1dbb      	adds	r3, r7, #6
 8001eb2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001eb4:	4b09      	ldr	r3, [pc, #36]	; (8001edc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	1dba      	adds	r2, r7, #6
 8001eba:	8812      	ldrh	r2, [r2, #0]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d008      	beq.n	8001ed2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ec0:	4b06      	ldr	r3, [pc, #24]	; (8001edc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001ec2:	1dba      	adds	r2, r7, #6
 8001ec4:	8812      	ldrh	r2, [r2, #0]
 8001ec6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ec8:	1dbb      	adds	r3, r7, #6
 8001eca:	881b      	ldrh	r3, [r3, #0]
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7fe fced 	bl	80008ac <HAL_GPIO_EXTI_Callback>
  }
}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b002      	add	sp, #8
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	40010400 	.word	0x40010400

08001ee0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e301      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d100      	bne.n	8001efe <HAL_RCC_OscConfig+0x1e>
 8001efc:	e08d      	b.n	800201a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001efe:	4bc3      	ldr	r3, [pc, #780]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	220c      	movs	r2, #12
 8001f04:	4013      	ands	r3, r2
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d00e      	beq.n	8001f28 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f0a:	4bc0      	ldr	r3, [pc, #768]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	220c      	movs	r2, #12
 8001f10:	4013      	ands	r3, r2
 8001f12:	2b08      	cmp	r3, #8
 8001f14:	d116      	bne.n	8001f44 <HAL_RCC_OscConfig+0x64>
 8001f16:	4bbd      	ldr	r3, [pc, #756]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f18:	685a      	ldr	r2, [r3, #4]
 8001f1a:	2380      	movs	r3, #128	; 0x80
 8001f1c:	025b      	lsls	r3, r3, #9
 8001f1e:	401a      	ands	r2, r3
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	025b      	lsls	r3, r3, #9
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d10d      	bne.n	8001f44 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f28:	4bb8      	ldr	r3, [pc, #736]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	2380      	movs	r3, #128	; 0x80
 8001f2e:	029b      	lsls	r3, r3, #10
 8001f30:	4013      	ands	r3, r2
 8001f32:	d100      	bne.n	8001f36 <HAL_RCC_OscConfig+0x56>
 8001f34:	e070      	b.n	8002018 <HAL_RCC_OscConfig+0x138>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d000      	beq.n	8001f40 <HAL_RCC_OscConfig+0x60>
 8001f3e:	e06b      	b.n	8002018 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e2d8      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d107      	bne.n	8001f5c <HAL_RCC_OscConfig+0x7c>
 8001f4c:	4baf      	ldr	r3, [pc, #700]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4bae      	ldr	r3, [pc, #696]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f52:	2180      	movs	r1, #128	; 0x80
 8001f54:	0249      	lsls	r1, r1, #9
 8001f56:	430a      	orrs	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	e02f      	b.n	8001fbc <HAL_RCC_OscConfig+0xdc>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10c      	bne.n	8001f7e <HAL_RCC_OscConfig+0x9e>
 8001f64:	4ba9      	ldr	r3, [pc, #676]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	4ba8      	ldr	r3, [pc, #672]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f6a:	49a9      	ldr	r1, [pc, #676]	; (8002210 <HAL_RCC_OscConfig+0x330>)
 8001f6c:	400a      	ands	r2, r1
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	4ba6      	ldr	r3, [pc, #664]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4ba5      	ldr	r3, [pc, #660]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f76:	49a7      	ldr	r1, [pc, #668]	; (8002214 <HAL_RCC_OscConfig+0x334>)
 8001f78:	400a      	ands	r2, r1
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	e01e      	b.n	8001fbc <HAL_RCC_OscConfig+0xdc>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b05      	cmp	r3, #5
 8001f84:	d10e      	bne.n	8001fa4 <HAL_RCC_OscConfig+0xc4>
 8001f86:	4ba1      	ldr	r3, [pc, #644]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	4ba0      	ldr	r3, [pc, #640]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f8c:	2180      	movs	r1, #128	; 0x80
 8001f8e:	02c9      	lsls	r1, r1, #11
 8001f90:	430a      	orrs	r2, r1
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	4b9d      	ldr	r3, [pc, #628]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	4b9c      	ldr	r3, [pc, #624]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001f9a:	2180      	movs	r1, #128	; 0x80
 8001f9c:	0249      	lsls	r1, r1, #9
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	e00b      	b.n	8001fbc <HAL_RCC_OscConfig+0xdc>
 8001fa4:	4b99      	ldr	r3, [pc, #612]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4b98      	ldr	r3, [pc, #608]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001faa:	4999      	ldr	r1, [pc, #612]	; (8002210 <HAL_RCC_OscConfig+0x330>)
 8001fac:	400a      	ands	r2, r1
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	4b96      	ldr	r3, [pc, #600]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b95      	ldr	r3, [pc, #596]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001fb6:	4997      	ldr	r1, [pc, #604]	; (8002214 <HAL_RCC_OscConfig+0x334>)
 8001fb8:	400a      	ands	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d014      	beq.n	8001fee <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc4:	f7ff fac0 	bl	8001548 <HAL_GetTick>
 8001fc8:	0003      	movs	r3, r0
 8001fca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fcc:	e008      	b.n	8001fe0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fce:	f7ff fabb 	bl	8001548 <HAL_GetTick>
 8001fd2:	0002      	movs	r2, r0
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	2b64      	cmp	r3, #100	; 0x64
 8001fda:	d901      	bls.n	8001fe0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e28a      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe0:	4b8a      	ldr	r3, [pc, #552]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	2380      	movs	r3, #128	; 0x80
 8001fe6:	029b      	lsls	r3, r3, #10
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d0f0      	beq.n	8001fce <HAL_RCC_OscConfig+0xee>
 8001fec:	e015      	b.n	800201a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fee:	f7ff faab 	bl	8001548 <HAL_GetTick>
 8001ff2:	0003      	movs	r3, r0
 8001ff4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ff6:	e008      	b.n	800200a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ff8:	f7ff faa6 	bl	8001548 <HAL_GetTick>
 8001ffc:	0002      	movs	r2, r0
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b64      	cmp	r3, #100	; 0x64
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e275      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800200a:	4b80      	ldr	r3, [pc, #512]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	2380      	movs	r3, #128	; 0x80
 8002010:	029b      	lsls	r3, r3, #10
 8002012:	4013      	ands	r3, r2
 8002014:	d1f0      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x118>
 8002016:	e000      	b.n	800201a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002018:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2202      	movs	r2, #2
 8002020:	4013      	ands	r3, r2
 8002022:	d100      	bne.n	8002026 <HAL_RCC_OscConfig+0x146>
 8002024:	e069      	b.n	80020fa <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002026:	4b79      	ldr	r3, [pc, #484]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	220c      	movs	r2, #12
 800202c:	4013      	ands	r3, r2
 800202e:	d00b      	beq.n	8002048 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002030:	4b76      	ldr	r3, [pc, #472]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	220c      	movs	r2, #12
 8002036:	4013      	ands	r3, r2
 8002038:	2b08      	cmp	r3, #8
 800203a:	d11c      	bne.n	8002076 <HAL_RCC_OscConfig+0x196>
 800203c:	4b73      	ldr	r3, [pc, #460]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	025b      	lsls	r3, r3, #9
 8002044:	4013      	ands	r3, r2
 8002046:	d116      	bne.n	8002076 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002048:	4b70      	ldr	r3, [pc, #448]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2202      	movs	r2, #2
 800204e:	4013      	ands	r3, r2
 8002050:	d005      	beq.n	800205e <HAL_RCC_OscConfig+0x17e>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d001      	beq.n	800205e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e24b      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205e:	4b6b      	ldr	r3, [pc, #428]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	22f8      	movs	r2, #248	; 0xf8
 8002064:	4393      	bics	r3, r2
 8002066:	0019      	movs	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	00da      	lsls	r2, r3, #3
 800206e:	4b67      	ldr	r3, [pc, #412]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002070:	430a      	orrs	r2, r1
 8002072:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002074:	e041      	b.n	80020fa <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d024      	beq.n	80020c8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800207e:	4b63      	ldr	r3, [pc, #396]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	4b62      	ldr	r3, [pc, #392]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002084:	2101      	movs	r1, #1
 8002086:	430a      	orrs	r2, r1
 8002088:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208a:	f7ff fa5d 	bl	8001548 <HAL_GetTick>
 800208e:	0003      	movs	r3, r0
 8002090:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002094:	f7ff fa58 	bl	8001548 <HAL_GetTick>
 8002098:	0002      	movs	r2, r0
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e227      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a6:	4b59      	ldr	r3, [pc, #356]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2202      	movs	r2, #2
 80020ac:	4013      	ands	r3, r2
 80020ae:	d0f1      	beq.n	8002094 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020b0:	4b56      	ldr	r3, [pc, #344]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	22f8      	movs	r2, #248	; 0xf8
 80020b6:	4393      	bics	r3, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	00da      	lsls	r2, r3, #3
 80020c0:	4b52      	ldr	r3, [pc, #328]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 80020c2:	430a      	orrs	r2, r1
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	e018      	b.n	80020fa <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020c8:	4b50      	ldr	r3, [pc, #320]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b4f      	ldr	r3, [pc, #316]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 80020ce:	2101      	movs	r1, #1
 80020d0:	438a      	bics	r2, r1
 80020d2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d4:	f7ff fa38 	bl	8001548 <HAL_GetTick>
 80020d8:	0003      	movs	r3, r0
 80020da:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020dc:	e008      	b.n	80020f0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020de:	f7ff fa33 	bl	8001548 <HAL_GetTick>
 80020e2:	0002      	movs	r2, r0
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d901      	bls.n	80020f0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e202      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020f0:	4b46      	ldr	r3, [pc, #280]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2202      	movs	r2, #2
 80020f6:	4013      	ands	r3, r2
 80020f8:	d1f1      	bne.n	80020de <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2208      	movs	r2, #8
 8002100:	4013      	ands	r3, r2
 8002102:	d036      	beq.n	8002172 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d019      	beq.n	8002140 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800210c:	4b3f      	ldr	r3, [pc, #252]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 800210e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002110:	4b3e      	ldr	r3, [pc, #248]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002112:	2101      	movs	r1, #1
 8002114:	430a      	orrs	r2, r1
 8002116:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002118:	f7ff fa16 	bl	8001548 <HAL_GetTick>
 800211c:	0003      	movs	r3, r0
 800211e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002122:	f7ff fa11 	bl	8001548 <HAL_GetTick>
 8002126:	0002      	movs	r2, r0
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e1e0      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002134:	4b35      	ldr	r3, [pc, #212]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002138:	2202      	movs	r2, #2
 800213a:	4013      	ands	r3, r2
 800213c:	d0f1      	beq.n	8002122 <HAL_RCC_OscConfig+0x242>
 800213e:	e018      	b.n	8002172 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002140:	4b32      	ldr	r3, [pc, #200]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002142:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002144:	4b31      	ldr	r3, [pc, #196]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002146:	2101      	movs	r1, #1
 8002148:	438a      	bics	r2, r1
 800214a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214c:	f7ff f9fc 	bl	8001548 <HAL_GetTick>
 8002150:	0003      	movs	r3, r0
 8002152:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002156:	f7ff f9f7 	bl	8001548 <HAL_GetTick>
 800215a:	0002      	movs	r2, r0
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e1c6      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002168:	4b28      	ldr	r3, [pc, #160]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 800216a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216c:	2202      	movs	r2, #2
 800216e:	4013      	ands	r3, r2
 8002170:	d1f1      	bne.n	8002156 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2204      	movs	r2, #4
 8002178:	4013      	ands	r3, r2
 800217a:	d100      	bne.n	800217e <HAL_RCC_OscConfig+0x29e>
 800217c:	e0b4      	b.n	80022e8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217e:	201f      	movs	r0, #31
 8002180:	183b      	adds	r3, r7, r0
 8002182:	2200      	movs	r2, #0
 8002184:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002186:	4b21      	ldr	r3, [pc, #132]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002188:	69da      	ldr	r2, [r3, #28]
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	055b      	lsls	r3, r3, #21
 800218e:	4013      	ands	r3, r2
 8002190:	d110      	bne.n	80021b4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002192:	4b1e      	ldr	r3, [pc, #120]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002194:	69da      	ldr	r2, [r3, #28]
 8002196:	4b1d      	ldr	r3, [pc, #116]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002198:	2180      	movs	r1, #128	; 0x80
 800219a:	0549      	lsls	r1, r1, #21
 800219c:	430a      	orrs	r2, r1
 800219e:	61da      	str	r2, [r3, #28]
 80021a0:	4b1a      	ldr	r3, [pc, #104]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 80021a2:	69da      	ldr	r2, [r3, #28]
 80021a4:	2380      	movs	r3, #128	; 0x80
 80021a6:	055b      	lsls	r3, r3, #21
 80021a8:	4013      	ands	r3, r2
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80021ae:	183b      	adds	r3, r7, r0
 80021b0:	2201      	movs	r2, #1
 80021b2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b4:	4b18      	ldr	r3, [pc, #96]	; (8002218 <HAL_RCC_OscConfig+0x338>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	2380      	movs	r3, #128	; 0x80
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	4013      	ands	r3, r2
 80021be:	d11a      	bne.n	80021f6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021c0:	4b15      	ldr	r3, [pc, #84]	; (8002218 <HAL_RCC_OscConfig+0x338>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4b14      	ldr	r3, [pc, #80]	; (8002218 <HAL_RCC_OscConfig+0x338>)
 80021c6:	2180      	movs	r1, #128	; 0x80
 80021c8:	0049      	lsls	r1, r1, #1
 80021ca:	430a      	orrs	r2, r1
 80021cc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ce:	f7ff f9bb 	bl	8001548 <HAL_GetTick>
 80021d2:	0003      	movs	r3, r0
 80021d4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d6:	e008      	b.n	80021ea <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021d8:	f7ff f9b6 	bl	8001548 <HAL_GetTick>
 80021dc:	0002      	movs	r2, r0
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	2b64      	cmp	r3, #100	; 0x64
 80021e4:	d901      	bls.n	80021ea <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e185      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ea:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <HAL_RCC_OscConfig+0x338>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	4013      	ands	r3, r2
 80021f4:	d0f0      	beq.n	80021d8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d10e      	bne.n	800221c <HAL_RCC_OscConfig+0x33c>
 80021fe:	4b03      	ldr	r3, [pc, #12]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002200:	6a1a      	ldr	r2, [r3, #32]
 8002202:	4b02      	ldr	r3, [pc, #8]	; (800220c <HAL_RCC_OscConfig+0x32c>)
 8002204:	2101      	movs	r1, #1
 8002206:	430a      	orrs	r2, r1
 8002208:	621a      	str	r2, [r3, #32]
 800220a:	e035      	b.n	8002278 <HAL_RCC_OscConfig+0x398>
 800220c:	40021000 	.word	0x40021000
 8002210:	fffeffff 	.word	0xfffeffff
 8002214:	fffbffff 	.word	0xfffbffff
 8002218:	40007000 	.word	0x40007000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10c      	bne.n	800223e <HAL_RCC_OscConfig+0x35e>
 8002224:	4bb6      	ldr	r3, [pc, #728]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002226:	6a1a      	ldr	r2, [r3, #32]
 8002228:	4bb5      	ldr	r3, [pc, #724]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800222a:	2101      	movs	r1, #1
 800222c:	438a      	bics	r2, r1
 800222e:	621a      	str	r2, [r3, #32]
 8002230:	4bb3      	ldr	r3, [pc, #716]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002232:	6a1a      	ldr	r2, [r3, #32]
 8002234:	4bb2      	ldr	r3, [pc, #712]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002236:	2104      	movs	r1, #4
 8002238:	438a      	bics	r2, r1
 800223a:	621a      	str	r2, [r3, #32]
 800223c:	e01c      	b.n	8002278 <HAL_RCC_OscConfig+0x398>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	2b05      	cmp	r3, #5
 8002244:	d10c      	bne.n	8002260 <HAL_RCC_OscConfig+0x380>
 8002246:	4bae      	ldr	r3, [pc, #696]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002248:	6a1a      	ldr	r2, [r3, #32]
 800224a:	4bad      	ldr	r3, [pc, #692]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800224c:	2104      	movs	r1, #4
 800224e:	430a      	orrs	r2, r1
 8002250:	621a      	str	r2, [r3, #32]
 8002252:	4bab      	ldr	r3, [pc, #684]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002254:	6a1a      	ldr	r2, [r3, #32]
 8002256:	4baa      	ldr	r3, [pc, #680]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002258:	2101      	movs	r1, #1
 800225a:	430a      	orrs	r2, r1
 800225c:	621a      	str	r2, [r3, #32]
 800225e:	e00b      	b.n	8002278 <HAL_RCC_OscConfig+0x398>
 8002260:	4ba7      	ldr	r3, [pc, #668]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002262:	6a1a      	ldr	r2, [r3, #32]
 8002264:	4ba6      	ldr	r3, [pc, #664]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002266:	2101      	movs	r1, #1
 8002268:	438a      	bics	r2, r1
 800226a:	621a      	str	r2, [r3, #32]
 800226c:	4ba4      	ldr	r3, [pc, #656]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800226e:	6a1a      	ldr	r2, [r3, #32]
 8002270:	4ba3      	ldr	r3, [pc, #652]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002272:	2104      	movs	r1, #4
 8002274:	438a      	bics	r2, r1
 8002276:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d014      	beq.n	80022aa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002280:	f7ff f962 	bl	8001548 <HAL_GetTick>
 8002284:	0003      	movs	r3, r0
 8002286:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002288:	e009      	b.n	800229e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800228a:	f7ff f95d 	bl	8001548 <HAL_GetTick>
 800228e:	0002      	movs	r2, r0
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	4a9b      	ldr	r2, [pc, #620]	; (8002504 <HAL_RCC_OscConfig+0x624>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e12b      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800229e:	4b98      	ldr	r3, [pc, #608]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	2202      	movs	r2, #2
 80022a4:	4013      	ands	r3, r2
 80022a6:	d0f0      	beq.n	800228a <HAL_RCC_OscConfig+0x3aa>
 80022a8:	e013      	b.n	80022d2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022aa:	f7ff f94d 	bl	8001548 <HAL_GetTick>
 80022ae:	0003      	movs	r3, r0
 80022b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022b2:	e009      	b.n	80022c8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022b4:	f7ff f948 	bl	8001548 <HAL_GetTick>
 80022b8:	0002      	movs	r2, r0
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	4a91      	ldr	r2, [pc, #580]	; (8002504 <HAL_RCC_OscConfig+0x624>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e116      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022c8:	4b8d      	ldr	r3, [pc, #564]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	2202      	movs	r2, #2
 80022ce:	4013      	ands	r3, r2
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022d2:	231f      	movs	r3, #31
 80022d4:	18fb      	adds	r3, r7, r3
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d105      	bne.n	80022e8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022dc:	4b88      	ldr	r3, [pc, #544]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80022de:	69da      	ldr	r2, [r3, #28]
 80022e0:	4b87      	ldr	r3, [pc, #540]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80022e2:	4989      	ldr	r1, [pc, #548]	; (8002508 <HAL_RCC_OscConfig+0x628>)
 80022e4:	400a      	ands	r2, r1
 80022e6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2210      	movs	r2, #16
 80022ee:	4013      	ands	r3, r2
 80022f0:	d063      	beq.n	80023ba <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d12a      	bne.n	8002350 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80022fa:	4b81      	ldr	r3, [pc, #516]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80022fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022fe:	4b80      	ldr	r3, [pc, #512]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002300:	2104      	movs	r1, #4
 8002302:	430a      	orrs	r2, r1
 8002304:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002306:	4b7e      	ldr	r3, [pc, #504]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002308:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800230a:	4b7d      	ldr	r3, [pc, #500]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800230c:	2101      	movs	r1, #1
 800230e:	430a      	orrs	r2, r1
 8002310:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002312:	f7ff f919 	bl	8001548 <HAL_GetTick>
 8002316:	0003      	movs	r3, r0
 8002318:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800231c:	f7ff f914 	bl	8001548 <HAL_GetTick>
 8002320:	0002      	movs	r2, r0
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e0e3      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800232e:	4b74      	ldr	r3, [pc, #464]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002332:	2202      	movs	r2, #2
 8002334:	4013      	ands	r3, r2
 8002336:	d0f1      	beq.n	800231c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002338:	4b71      	ldr	r3, [pc, #452]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800233a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800233c:	22f8      	movs	r2, #248	; 0xf8
 800233e:	4393      	bics	r3, r2
 8002340:	0019      	movs	r1, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	00da      	lsls	r2, r3, #3
 8002348:	4b6d      	ldr	r3, [pc, #436]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800234a:	430a      	orrs	r2, r1
 800234c:	635a      	str	r2, [r3, #52]	; 0x34
 800234e:	e034      	b.n	80023ba <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	3305      	adds	r3, #5
 8002356:	d111      	bne.n	800237c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002358:	4b69      	ldr	r3, [pc, #420]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800235a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800235c:	4b68      	ldr	r3, [pc, #416]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800235e:	2104      	movs	r1, #4
 8002360:	438a      	bics	r2, r1
 8002362:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002364:	4b66      	ldr	r3, [pc, #408]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002368:	22f8      	movs	r2, #248	; 0xf8
 800236a:	4393      	bics	r3, r2
 800236c:	0019      	movs	r1, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	699b      	ldr	r3, [r3, #24]
 8002372:	00da      	lsls	r2, r3, #3
 8002374:	4b62      	ldr	r3, [pc, #392]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002376:	430a      	orrs	r2, r1
 8002378:	635a      	str	r2, [r3, #52]	; 0x34
 800237a:	e01e      	b.n	80023ba <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800237c:	4b60      	ldr	r3, [pc, #384]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800237e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002380:	4b5f      	ldr	r3, [pc, #380]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002382:	2104      	movs	r1, #4
 8002384:	430a      	orrs	r2, r1
 8002386:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002388:	4b5d      	ldr	r3, [pc, #372]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800238a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800238c:	4b5c      	ldr	r3, [pc, #368]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800238e:	2101      	movs	r1, #1
 8002390:	438a      	bics	r2, r1
 8002392:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002394:	f7ff f8d8 	bl	8001548 <HAL_GetTick>
 8002398:	0003      	movs	r3, r0
 800239a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800239e:	f7ff f8d3 	bl	8001548 <HAL_GetTick>
 80023a2:	0002      	movs	r2, r0
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e0a2      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80023b0:	4b53      	ldr	r3, [pc, #332]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80023b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023b4:	2202      	movs	r2, #2
 80023b6:	4013      	ands	r3, r2
 80023b8:	d1f1      	bne.n	800239e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d100      	bne.n	80023c4 <HAL_RCC_OscConfig+0x4e4>
 80023c2:	e097      	b.n	80024f4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023c4:	4b4e      	ldr	r3, [pc, #312]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	220c      	movs	r2, #12
 80023ca:	4013      	ands	r3, r2
 80023cc:	2b08      	cmp	r3, #8
 80023ce:	d100      	bne.n	80023d2 <HAL_RCC_OscConfig+0x4f2>
 80023d0:	e06b      	b.n	80024aa <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d14c      	bne.n	8002474 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023da:	4b49      	ldr	r3, [pc, #292]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	4b48      	ldr	r3, [pc, #288]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80023e0:	494a      	ldr	r1, [pc, #296]	; (800250c <HAL_RCC_OscConfig+0x62c>)
 80023e2:	400a      	ands	r2, r1
 80023e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e6:	f7ff f8af 	bl	8001548 <HAL_GetTick>
 80023ea:	0003      	movs	r3, r0
 80023ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023f0:	f7ff f8aa 	bl	8001548 <HAL_GetTick>
 80023f4:	0002      	movs	r2, r0
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e079      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002402:	4b3f      	ldr	r3, [pc, #252]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	049b      	lsls	r3, r3, #18
 800240a:	4013      	ands	r3, r2
 800240c:	d1f0      	bne.n	80023f0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800240e:	4b3c      	ldr	r3, [pc, #240]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002412:	220f      	movs	r2, #15
 8002414:	4393      	bics	r3, r2
 8002416:	0019      	movs	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800241c:	4b38      	ldr	r3, [pc, #224]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800241e:	430a      	orrs	r2, r1
 8002420:	62da      	str	r2, [r3, #44]	; 0x2c
 8002422:	4b37      	ldr	r3, [pc, #220]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	4a3a      	ldr	r2, [pc, #232]	; (8002510 <HAL_RCC_OscConfig+0x630>)
 8002428:	4013      	ands	r3, r2
 800242a:	0019      	movs	r1, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002434:	431a      	orrs	r2, r3
 8002436:	4b32      	ldr	r3, [pc, #200]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002438:	430a      	orrs	r2, r1
 800243a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800243c:	4b30      	ldr	r3, [pc, #192]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	4b2f      	ldr	r3, [pc, #188]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002442:	2180      	movs	r1, #128	; 0x80
 8002444:	0449      	lsls	r1, r1, #17
 8002446:	430a      	orrs	r2, r1
 8002448:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244a:	f7ff f87d 	bl	8001548 <HAL_GetTick>
 800244e:	0003      	movs	r3, r0
 8002450:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002454:	f7ff f878 	bl	8001548 <HAL_GetTick>
 8002458:	0002      	movs	r2, r0
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e047      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002466:	4b26      	ldr	r3, [pc, #152]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	049b      	lsls	r3, r3, #18
 800246e:	4013      	ands	r3, r2
 8002470:	d0f0      	beq.n	8002454 <HAL_RCC_OscConfig+0x574>
 8002472:	e03f      	b.n	80024f4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002474:	4b22      	ldr	r3, [pc, #136]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	4b21      	ldr	r3, [pc, #132]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800247a:	4924      	ldr	r1, [pc, #144]	; (800250c <HAL_RCC_OscConfig+0x62c>)
 800247c:	400a      	ands	r2, r1
 800247e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002480:	f7ff f862 	bl	8001548 <HAL_GetTick>
 8002484:	0003      	movs	r3, r0
 8002486:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800248a:	f7ff f85d 	bl	8001548 <HAL_GetTick>
 800248e:	0002      	movs	r2, r0
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e02c      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800249c:	4b18      	ldr	r3, [pc, #96]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	049b      	lsls	r3, r3, #18
 80024a4:	4013      	ands	r3, r2
 80024a6:	d1f0      	bne.n	800248a <HAL_RCC_OscConfig+0x5aa>
 80024a8:	e024      	b.n	80024f4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d101      	bne.n	80024b6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e01f      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80024b6:	4b12      	ldr	r3, [pc, #72]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80024bc:	4b10      	ldr	r3, [pc, #64]	; (8002500 <HAL_RCC_OscConfig+0x620>)
 80024be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	025b      	lsls	r3, r3, #9
 80024c8:	401a      	ands	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d10e      	bne.n	80024f0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	220f      	movs	r2, #15
 80024d6:	401a      	ands	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024dc:	429a      	cmp	r2, r3
 80024de:	d107      	bne.n	80024f0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	23f0      	movs	r3, #240	; 0xf0
 80024e4:	039b      	lsls	r3, r3, #14
 80024e6:	401a      	ands	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e000      	b.n	80024f6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	0018      	movs	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	b008      	add	sp, #32
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	46c0      	nop			; (mov r8, r8)
 8002500:	40021000 	.word	0x40021000
 8002504:	00001388 	.word	0x00001388
 8002508:	efffffff 	.word	0xefffffff
 800250c:	feffffff 	.word	0xfeffffff
 8002510:	ffc2ffff 	.word	0xffc2ffff

08002514 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e0b3      	b.n	8002690 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002528:	4b5b      	ldr	r3, [pc, #364]	; (8002698 <HAL_RCC_ClockConfig+0x184>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2201      	movs	r2, #1
 800252e:	4013      	ands	r3, r2
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	429a      	cmp	r2, r3
 8002534:	d911      	bls.n	800255a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002536:	4b58      	ldr	r3, [pc, #352]	; (8002698 <HAL_RCC_ClockConfig+0x184>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2201      	movs	r2, #1
 800253c:	4393      	bics	r3, r2
 800253e:	0019      	movs	r1, r3
 8002540:	4b55      	ldr	r3, [pc, #340]	; (8002698 <HAL_RCC_ClockConfig+0x184>)
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002548:	4b53      	ldr	r3, [pc, #332]	; (8002698 <HAL_RCC_ClockConfig+0x184>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2201      	movs	r2, #1
 800254e:	4013      	ands	r3, r2
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	429a      	cmp	r2, r3
 8002554:	d001      	beq.n	800255a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e09a      	b.n	8002690 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2202      	movs	r2, #2
 8002560:	4013      	ands	r3, r2
 8002562:	d015      	beq.n	8002590 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2204      	movs	r2, #4
 800256a:	4013      	ands	r3, r2
 800256c:	d006      	beq.n	800257c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800256e:	4b4b      	ldr	r3, [pc, #300]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	4b4a      	ldr	r3, [pc, #296]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 8002574:	21e0      	movs	r1, #224	; 0xe0
 8002576:	00c9      	lsls	r1, r1, #3
 8002578:	430a      	orrs	r2, r1
 800257a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800257c:	4b47      	ldr	r3, [pc, #284]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	22f0      	movs	r2, #240	; 0xf0
 8002582:	4393      	bics	r3, r2
 8002584:	0019      	movs	r1, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	4b44      	ldr	r3, [pc, #272]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 800258c:	430a      	orrs	r2, r1
 800258e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2201      	movs	r2, #1
 8002596:	4013      	ands	r3, r2
 8002598:	d040      	beq.n	800261c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d107      	bne.n	80025b2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a2:	4b3e      	ldr	r3, [pc, #248]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	2380      	movs	r3, #128	; 0x80
 80025a8:	029b      	lsls	r3, r3, #10
 80025aa:	4013      	ands	r3, r2
 80025ac:	d114      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e06e      	b.n	8002690 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d107      	bne.n	80025ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ba:	4b38      	ldr	r3, [pc, #224]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	049b      	lsls	r3, r3, #18
 80025c2:	4013      	ands	r3, r2
 80025c4:	d108      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e062      	b.n	8002690 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ca:	4b34      	ldr	r3, [pc, #208]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2202      	movs	r2, #2
 80025d0:	4013      	ands	r3, r2
 80025d2:	d101      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e05b      	b.n	8002690 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025d8:	4b30      	ldr	r3, [pc, #192]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	2203      	movs	r2, #3
 80025de:	4393      	bics	r3, r2
 80025e0:	0019      	movs	r1, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685a      	ldr	r2, [r3, #4]
 80025e6:	4b2d      	ldr	r3, [pc, #180]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 80025e8:	430a      	orrs	r2, r1
 80025ea:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025ec:	f7fe ffac 	bl	8001548 <HAL_GetTick>
 80025f0:	0003      	movs	r3, r0
 80025f2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f4:	e009      	b.n	800260a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f6:	f7fe ffa7 	bl	8001548 <HAL_GetTick>
 80025fa:	0002      	movs	r2, r0
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	4a27      	ldr	r2, [pc, #156]	; (80026a0 <HAL_RCC_ClockConfig+0x18c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d901      	bls.n	800260a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e042      	b.n	8002690 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260a:	4b24      	ldr	r3, [pc, #144]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	220c      	movs	r2, #12
 8002610:	401a      	ands	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	429a      	cmp	r2, r3
 800261a:	d1ec      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800261c:	4b1e      	ldr	r3, [pc, #120]	; (8002698 <HAL_RCC_ClockConfig+0x184>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2201      	movs	r2, #1
 8002622:	4013      	ands	r3, r2
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	d211      	bcs.n	800264e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262a:	4b1b      	ldr	r3, [pc, #108]	; (8002698 <HAL_RCC_ClockConfig+0x184>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2201      	movs	r2, #1
 8002630:	4393      	bics	r3, r2
 8002632:	0019      	movs	r1, r3
 8002634:	4b18      	ldr	r3, [pc, #96]	; (8002698 <HAL_RCC_ClockConfig+0x184>)
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800263c:	4b16      	ldr	r3, [pc, #88]	; (8002698 <HAL_RCC_ClockConfig+0x184>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2201      	movs	r2, #1
 8002642:	4013      	ands	r3, r2
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	429a      	cmp	r2, r3
 8002648:	d001      	beq.n	800264e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e020      	b.n	8002690 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2204      	movs	r2, #4
 8002654:	4013      	ands	r3, r2
 8002656:	d009      	beq.n	800266c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002658:	4b10      	ldr	r3, [pc, #64]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	4a11      	ldr	r2, [pc, #68]	; (80026a4 <HAL_RCC_ClockConfig+0x190>)
 800265e:	4013      	ands	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68da      	ldr	r2, [r3, #12]
 8002666:	4b0d      	ldr	r3, [pc, #52]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 8002668:	430a      	orrs	r2, r1
 800266a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800266c:	f000 f820 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 8002670:	0001      	movs	r1, r0
 8002672:	4b0a      	ldr	r3, [pc, #40]	; (800269c <HAL_RCC_ClockConfig+0x188>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	091b      	lsrs	r3, r3, #4
 8002678:	220f      	movs	r2, #15
 800267a:	4013      	ands	r3, r2
 800267c:	4a0a      	ldr	r2, [pc, #40]	; (80026a8 <HAL_RCC_ClockConfig+0x194>)
 800267e:	5cd3      	ldrb	r3, [r2, r3]
 8002680:	000a      	movs	r2, r1
 8002682:	40da      	lsrs	r2, r3
 8002684:	4b09      	ldr	r3, [pc, #36]	; (80026ac <HAL_RCC_ClockConfig+0x198>)
 8002686:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002688:	2000      	movs	r0, #0
 800268a:	f7fe ff17 	bl	80014bc <HAL_InitTick>
  
  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	0018      	movs	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	b004      	add	sp, #16
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40022000 	.word	0x40022000
 800269c:	40021000 	.word	0x40021000
 80026a0:	00001388 	.word	0x00001388
 80026a4:	fffff8ff 	.word	0xfffff8ff
 80026a8:	08004c88 	.word	0x08004c88
 80026ac:	20000008 	.word	0x20000008

080026b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b0:	b590      	push	{r4, r7, lr}
 80026b2:	b08f      	sub	sp, #60	; 0x3c
 80026b4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80026b6:	2314      	movs	r3, #20
 80026b8:	18fb      	adds	r3, r7, r3
 80026ba:	4a2b      	ldr	r2, [pc, #172]	; (8002768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80026be:	c313      	stmia	r3!, {r0, r1, r4}
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80026c4:	1d3b      	adds	r3, r7, #4
 80026c6:	4a29      	ldr	r2, [pc, #164]	; (800276c <HAL_RCC_GetSysClockFreq+0xbc>)
 80026c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80026ca:	c313      	stmia	r3!, {r0, r1, r4}
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026d4:	2300      	movs	r3, #0
 80026d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80026d8:	2300      	movs	r3, #0
 80026da:	637b      	str	r3, [r7, #52]	; 0x34
 80026dc:	2300      	movs	r3, #0
 80026de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80026e4:	4b22      	ldr	r3, [pc, #136]	; (8002770 <HAL_RCC_GetSysClockFreq+0xc0>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ec:	220c      	movs	r2, #12
 80026ee:	4013      	ands	r3, r2
 80026f0:	2b04      	cmp	r3, #4
 80026f2:	d002      	beq.n	80026fa <HAL_RCC_GetSysClockFreq+0x4a>
 80026f4:	2b08      	cmp	r3, #8
 80026f6:	d003      	beq.n	8002700 <HAL_RCC_GetSysClockFreq+0x50>
 80026f8:	e02d      	b.n	8002756 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026fa:	4b1e      	ldr	r3, [pc, #120]	; (8002774 <HAL_RCC_GetSysClockFreq+0xc4>)
 80026fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026fe:	e02d      	b.n	800275c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002702:	0c9b      	lsrs	r3, r3, #18
 8002704:	220f      	movs	r2, #15
 8002706:	4013      	ands	r3, r2
 8002708:	2214      	movs	r2, #20
 800270a:	18ba      	adds	r2, r7, r2
 800270c:	5cd3      	ldrb	r3, [r2, r3]
 800270e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002710:	4b17      	ldr	r3, [pc, #92]	; (8002770 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002714:	220f      	movs	r2, #15
 8002716:	4013      	ands	r3, r2
 8002718:	1d3a      	adds	r2, r7, #4
 800271a:	5cd3      	ldrb	r3, [r2, r3]
 800271c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800271e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002720:	2380      	movs	r3, #128	; 0x80
 8002722:	025b      	lsls	r3, r3, #9
 8002724:	4013      	ands	r3, r2
 8002726:	d009      	beq.n	800273c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002728:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800272a:	4812      	ldr	r0, [pc, #72]	; (8002774 <HAL_RCC_GetSysClockFreq+0xc4>)
 800272c:	f7fd fcfe 	bl	800012c <__udivsi3>
 8002730:	0003      	movs	r3, r0
 8002732:	001a      	movs	r2, r3
 8002734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002736:	4353      	muls	r3, r2
 8002738:	637b      	str	r3, [r7, #52]	; 0x34
 800273a:	e009      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800273c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800273e:	000a      	movs	r2, r1
 8002740:	0152      	lsls	r2, r2, #5
 8002742:	1a52      	subs	r2, r2, r1
 8002744:	0193      	lsls	r3, r2, #6
 8002746:	1a9b      	subs	r3, r3, r2
 8002748:	00db      	lsls	r3, r3, #3
 800274a:	185b      	adds	r3, r3, r1
 800274c:	021b      	lsls	r3, r3, #8
 800274e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002752:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002754:	e002      	b.n	800275c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002756:	4b07      	ldr	r3, [pc, #28]	; (8002774 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002758:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800275a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800275c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800275e:	0018      	movs	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	b00f      	add	sp, #60	; 0x3c
 8002764:	bd90      	pop	{r4, r7, pc}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	08004be8 	.word	0x08004be8
 800276c:	08004bf8 	.word	0x08004bf8
 8002770:	40021000 	.word	0x40021000
 8002774:	007a1200 	.word	0x007a1200

08002778 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800277c:	4b02      	ldr	r3, [pc, #8]	; (8002788 <HAL_RCC_GetHCLKFreq+0x10>)
 800277e:	681b      	ldr	r3, [r3, #0]
}
 8002780:	0018      	movs	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	46c0      	nop			; (mov r8, r8)
 8002788:	20000008 	.word	0x20000008

0800278c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002790:	f7ff fff2 	bl	8002778 <HAL_RCC_GetHCLKFreq>
 8002794:	0001      	movs	r1, r0
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	0a1b      	lsrs	r3, r3, #8
 800279c:	2207      	movs	r2, #7
 800279e:	4013      	ands	r3, r2
 80027a0:	4a04      	ldr	r2, [pc, #16]	; (80027b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027a2:	5cd3      	ldrb	r3, [r2, r3]
 80027a4:	40d9      	lsrs	r1, r3
 80027a6:	000b      	movs	r3, r1
}    
 80027a8:	0018      	movs	r0, r3
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	40021000 	.word	0x40021000
 80027b4:	08004c98 	.word	0x08004c98

080027b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e042      	b.n	8002850 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	223d      	movs	r2, #61	; 0x3d
 80027ce:	5c9b      	ldrb	r3, [r3, r2]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d107      	bne.n	80027e6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	223c      	movs	r2, #60	; 0x3c
 80027da:	2100      	movs	r1, #0
 80027dc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	0018      	movs	r0, r3
 80027e2:	f7fe fce9 	bl	80011b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	223d      	movs	r2, #61	; 0x3d
 80027ea:	2102      	movs	r1, #2
 80027ec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	3304      	adds	r3, #4
 80027f6:	0019      	movs	r1, r3
 80027f8:	0010      	movs	r0, r2
 80027fa:	f000 f94b 	bl	8002a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2246      	movs	r2, #70	; 0x46
 8002802:	2101      	movs	r1, #1
 8002804:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	223e      	movs	r2, #62	; 0x3e
 800280a:	2101      	movs	r1, #1
 800280c:	5499      	strb	r1, [r3, r2]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	223f      	movs	r2, #63	; 0x3f
 8002812:	2101      	movs	r1, #1
 8002814:	5499      	strb	r1, [r3, r2]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2240      	movs	r2, #64	; 0x40
 800281a:	2101      	movs	r1, #1
 800281c:	5499      	strb	r1, [r3, r2]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2241      	movs	r2, #65	; 0x41
 8002822:	2101      	movs	r1, #1
 8002824:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2242      	movs	r2, #66	; 0x42
 800282a:	2101      	movs	r1, #1
 800282c:	5499      	strb	r1, [r3, r2]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2243      	movs	r2, #67	; 0x43
 8002832:	2101      	movs	r1, #1
 8002834:	5499      	strb	r1, [r3, r2]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2244      	movs	r2, #68	; 0x44
 800283a:	2101      	movs	r1, #1
 800283c:	5499      	strb	r1, [r3, r2]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2245      	movs	r2, #69	; 0x45
 8002842:	2101      	movs	r1, #1
 8002844:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	223d      	movs	r2, #61	; 0x3d
 800284a:	2101      	movs	r1, #1
 800284c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	0018      	movs	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	b002      	add	sp, #8
 8002856:	bd80      	pop	{r7, pc}

08002858 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	223d      	movs	r2, #61	; 0x3d
 8002864:	5c9b      	ldrb	r3, [r3, r2]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b01      	cmp	r3, #1
 800286a:	d001      	beq.n	8002870 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e033      	b.n	80028d8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	223d      	movs	r2, #61	; 0x3d
 8002874:	2102      	movs	r1, #2
 8002876:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a18      	ldr	r2, [pc, #96]	; (80028e0 <HAL_TIM_Base_Start+0x88>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d00f      	beq.n	80028a2 <HAL_TIM_Base_Start+0x4a>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	2380      	movs	r3, #128	; 0x80
 8002888:	05db      	lsls	r3, r3, #23
 800288a:	429a      	cmp	r2, r3
 800288c:	d009      	beq.n	80028a2 <HAL_TIM_Base_Start+0x4a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a14      	ldr	r2, [pc, #80]	; (80028e4 <HAL_TIM_Base_Start+0x8c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d004      	beq.n	80028a2 <HAL_TIM_Base_Start+0x4a>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <HAL_TIM_Base_Start+0x90>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d111      	bne.n	80028c6 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	2207      	movs	r2, #7
 80028aa:	4013      	ands	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2b06      	cmp	r3, #6
 80028b2:	d010      	beq.n	80028d6 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2101      	movs	r1, #1
 80028c0:	430a      	orrs	r2, r1
 80028c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c4:	e007      	b.n	80028d6 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2101      	movs	r1, #1
 80028d2:	430a      	orrs	r2, r1
 80028d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	0018      	movs	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	b004      	add	sp, #16
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40012c00 	.word	0x40012c00
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40014000 	.word	0x40014000

080028ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028f6:	230f      	movs	r3, #15
 80028f8:	18fb      	adds	r3, r7, r3
 80028fa:	2200      	movs	r2, #0
 80028fc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	223c      	movs	r2, #60	; 0x3c
 8002902:	5c9b      	ldrb	r3, [r3, r2]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_TIM_ConfigClockSource+0x20>
 8002908:	2302      	movs	r3, #2
 800290a:	e0bc      	b.n	8002a86 <HAL_TIM_ConfigClockSource+0x19a>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	223c      	movs	r2, #60	; 0x3c
 8002910:	2101      	movs	r1, #1
 8002912:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	223d      	movs	r2, #61	; 0x3d
 8002918:	2102      	movs	r1, #2
 800291a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	2277      	movs	r2, #119	; 0x77
 8002928:	4393      	bics	r3, r2
 800292a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	4a58      	ldr	r2, [pc, #352]	; (8002a90 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002930:	4013      	ands	r3, r2
 8002932:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2280      	movs	r2, #128	; 0x80
 8002942:	0192      	lsls	r2, r2, #6
 8002944:	4293      	cmp	r3, r2
 8002946:	d040      	beq.n	80029ca <HAL_TIM_ConfigClockSource+0xde>
 8002948:	2280      	movs	r2, #128	; 0x80
 800294a:	0192      	lsls	r2, r2, #6
 800294c:	4293      	cmp	r3, r2
 800294e:	d900      	bls.n	8002952 <HAL_TIM_ConfigClockSource+0x66>
 8002950:	e088      	b.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
 8002952:	2280      	movs	r2, #128	; 0x80
 8002954:	0152      	lsls	r2, r2, #5
 8002956:	4293      	cmp	r3, r2
 8002958:	d100      	bne.n	800295c <HAL_TIM_ConfigClockSource+0x70>
 800295a:	e088      	b.n	8002a6e <HAL_TIM_ConfigClockSource+0x182>
 800295c:	2280      	movs	r2, #128	; 0x80
 800295e:	0152      	lsls	r2, r2, #5
 8002960:	4293      	cmp	r3, r2
 8002962:	d900      	bls.n	8002966 <HAL_TIM_ConfigClockSource+0x7a>
 8002964:	e07e      	b.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
 8002966:	2b70      	cmp	r3, #112	; 0x70
 8002968:	d018      	beq.n	800299c <HAL_TIM_ConfigClockSource+0xb0>
 800296a:	d900      	bls.n	800296e <HAL_TIM_ConfigClockSource+0x82>
 800296c:	e07a      	b.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
 800296e:	2b60      	cmp	r3, #96	; 0x60
 8002970:	d04f      	beq.n	8002a12 <HAL_TIM_ConfigClockSource+0x126>
 8002972:	d900      	bls.n	8002976 <HAL_TIM_ConfigClockSource+0x8a>
 8002974:	e076      	b.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
 8002976:	2b50      	cmp	r3, #80	; 0x50
 8002978:	d03b      	beq.n	80029f2 <HAL_TIM_ConfigClockSource+0x106>
 800297a:	d900      	bls.n	800297e <HAL_TIM_ConfigClockSource+0x92>
 800297c:	e072      	b.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
 800297e:	2b40      	cmp	r3, #64	; 0x40
 8002980:	d057      	beq.n	8002a32 <HAL_TIM_ConfigClockSource+0x146>
 8002982:	d900      	bls.n	8002986 <HAL_TIM_ConfigClockSource+0x9a>
 8002984:	e06e      	b.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
 8002986:	2b30      	cmp	r3, #48	; 0x30
 8002988:	d063      	beq.n	8002a52 <HAL_TIM_ConfigClockSource+0x166>
 800298a:	d86b      	bhi.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
 800298c:	2b20      	cmp	r3, #32
 800298e:	d060      	beq.n	8002a52 <HAL_TIM_ConfigClockSource+0x166>
 8002990:	d868      	bhi.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
 8002992:	2b00      	cmp	r3, #0
 8002994:	d05d      	beq.n	8002a52 <HAL_TIM_ConfigClockSource+0x166>
 8002996:	2b10      	cmp	r3, #16
 8002998:	d05b      	beq.n	8002a52 <HAL_TIM_ConfigClockSource+0x166>
 800299a:	e063      	b.n	8002a64 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6818      	ldr	r0, [r3, #0]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	6899      	ldr	r1, [r3, #8]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	f000 f96c 	bl	8002c88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	2277      	movs	r2, #119	; 0x77
 80029bc:	4313      	orrs	r3, r2
 80029be:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	609a      	str	r2, [r3, #8]
      break;
 80029c8:	e052      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6818      	ldr	r0, [r3, #0]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	6899      	ldr	r1, [r3, #8]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	f000 f955 	bl	8002c88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2180      	movs	r1, #128	; 0x80
 80029ea:	01c9      	lsls	r1, r1, #7
 80029ec:	430a      	orrs	r2, r1
 80029ee:	609a      	str	r2, [r3, #8]
      break;
 80029f0:	e03e      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6818      	ldr	r0, [r3, #0]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	6859      	ldr	r1, [r3, #4]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	001a      	movs	r2, r3
 8002a00:	f000 f8c8 	bl	8002b94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2150      	movs	r1, #80	; 0x50
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f000 f922 	bl	8002c54 <TIM_ITRx_SetConfig>
      break;
 8002a10:	e02e      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6818      	ldr	r0, [r3, #0]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	6859      	ldr	r1, [r3, #4]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	001a      	movs	r2, r3
 8002a20:	f000 f8e6 	bl	8002bf0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2160      	movs	r1, #96	; 0x60
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f000 f912 	bl	8002c54 <TIM_ITRx_SetConfig>
      break;
 8002a30:	e01e      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6818      	ldr	r0, [r3, #0]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	6859      	ldr	r1, [r3, #4]
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	001a      	movs	r2, r3
 8002a40:	f000 f8a8 	bl	8002b94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2140      	movs	r1, #64	; 0x40
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f000 f902 	bl	8002c54 <TIM_ITRx_SetConfig>
      break;
 8002a50:	e00e      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	0019      	movs	r1, r3
 8002a5c:	0010      	movs	r0, r2
 8002a5e:	f000 f8f9 	bl	8002c54 <TIM_ITRx_SetConfig>
      break;
 8002a62:	e005      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002a64:	230f      	movs	r3, #15
 8002a66:	18fb      	adds	r3, r7, r3
 8002a68:	2201      	movs	r2, #1
 8002a6a:	701a      	strb	r2, [r3, #0]
      break;
 8002a6c:	e000      	b.n	8002a70 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002a6e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	223d      	movs	r2, #61	; 0x3d
 8002a74:	2101      	movs	r1, #1
 8002a76:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	223c      	movs	r2, #60	; 0x3c
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	5499      	strb	r1, [r3, r2]

  return status;
 8002a80:	230f      	movs	r3, #15
 8002a82:	18fb      	adds	r3, r7, r3
 8002a84:	781b      	ldrb	r3, [r3, #0]
}
 8002a86:	0018      	movs	r0, r3
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	b004      	add	sp, #16
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	46c0      	nop			; (mov r8, r8)
 8002a90:	ffff00ff 	.word	0xffff00ff

08002a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a34      	ldr	r2, [pc, #208]	; (8002b78 <TIM_Base_SetConfig+0xe4>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d008      	beq.n	8002abe <TIM_Base_SetConfig+0x2a>
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	2380      	movs	r3, #128	; 0x80
 8002ab0:	05db      	lsls	r3, r3, #23
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d003      	beq.n	8002abe <TIM_Base_SetConfig+0x2a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a30      	ldr	r2, [pc, #192]	; (8002b7c <TIM_Base_SetConfig+0xe8>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d108      	bne.n	8002ad0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2270      	movs	r2, #112	; 0x70
 8002ac2:	4393      	bics	r3, r2
 8002ac4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a29      	ldr	r2, [pc, #164]	; (8002b78 <TIM_Base_SetConfig+0xe4>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d018      	beq.n	8002b0a <TIM_Base_SetConfig+0x76>
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	2380      	movs	r3, #128	; 0x80
 8002adc:	05db      	lsls	r3, r3, #23
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d013      	beq.n	8002b0a <TIM_Base_SetConfig+0x76>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a25      	ldr	r2, [pc, #148]	; (8002b7c <TIM_Base_SetConfig+0xe8>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d00f      	beq.n	8002b0a <TIM_Base_SetConfig+0x76>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a24      	ldr	r2, [pc, #144]	; (8002b80 <TIM_Base_SetConfig+0xec>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d00b      	beq.n	8002b0a <TIM_Base_SetConfig+0x76>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a23      	ldr	r2, [pc, #140]	; (8002b84 <TIM_Base_SetConfig+0xf0>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d007      	beq.n	8002b0a <TIM_Base_SetConfig+0x76>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a22      	ldr	r2, [pc, #136]	; (8002b88 <TIM_Base_SetConfig+0xf4>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d003      	beq.n	8002b0a <TIM_Base_SetConfig+0x76>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a21      	ldr	r2, [pc, #132]	; (8002b8c <TIM_Base_SetConfig+0xf8>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d108      	bne.n	8002b1c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	4a20      	ldr	r2, [pc, #128]	; (8002b90 <TIM_Base_SetConfig+0xfc>)
 8002b0e:	4013      	ands	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2280      	movs	r2, #128	; 0x80
 8002b20:	4393      	bics	r3, r2
 8002b22:	001a      	movs	r2, r3
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a0c      	ldr	r2, [pc, #48]	; (8002b78 <TIM_Base_SetConfig+0xe4>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d00b      	beq.n	8002b62 <TIM_Base_SetConfig+0xce>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a0d      	ldr	r2, [pc, #52]	; (8002b84 <TIM_Base_SetConfig+0xf0>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d007      	beq.n	8002b62 <TIM_Base_SetConfig+0xce>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a0c      	ldr	r2, [pc, #48]	; (8002b88 <TIM_Base_SetConfig+0xf4>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d003      	beq.n	8002b62 <TIM_Base_SetConfig+0xce>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a0b      	ldr	r2, [pc, #44]	; (8002b8c <TIM_Base_SetConfig+0xf8>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d103      	bne.n	8002b6a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	691a      	ldr	r2, [r3, #16]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	615a      	str	r2, [r3, #20]
}
 8002b70:	46c0      	nop			; (mov r8, r8)
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b004      	add	sp, #16
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40012c00 	.word	0x40012c00
 8002b7c:	40000400 	.word	0x40000400
 8002b80:	40002000 	.word	0x40002000
 8002b84:	40014000 	.word	0x40014000
 8002b88:	40014400 	.word	0x40014400
 8002b8c:	40014800 	.word	0x40014800
 8002b90:	fffffcff 	.word	0xfffffcff

08002b94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	2201      	movs	r2, #1
 8002bac:	4393      	bics	r3, r2
 8002bae:	001a      	movs	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	22f0      	movs	r2, #240	; 0xf0
 8002bbe:	4393      	bics	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	220a      	movs	r2, #10
 8002bd0:	4393      	bics	r3, r2
 8002bd2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	621a      	str	r2, [r3, #32]
}
 8002be8:	46c0      	nop			; (mov r8, r8)
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b006      	add	sp, #24
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	2210      	movs	r2, #16
 8002c02:	4393      	bics	r3, r2
 8002c04:	001a      	movs	r2, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	4a0d      	ldr	r2, [pc, #52]	; (8002c50 <TIM_TI2_ConfigInputStage+0x60>)
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	031b      	lsls	r3, r3, #12
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	22a0      	movs	r2, #160	; 0xa0
 8002c2c:	4393      	bics	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	011b      	lsls	r3, r3, #4
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	621a      	str	r2, [r3, #32]
}
 8002c46:	46c0      	nop			; (mov r8, r8)
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	b006      	add	sp, #24
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	46c0      	nop			; (mov r8, r8)
 8002c50:	ffff0fff 	.word	0xffff0fff

08002c54 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2270      	movs	r2, #112	; 0x70
 8002c68:	4393      	bics	r3, r2
 8002c6a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	2207      	movs	r2, #7
 8002c74:	4313      	orrs	r3, r2
 8002c76:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	609a      	str	r2, [r3, #8]
}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b004      	add	sp, #16
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
 8002c94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	4a09      	ldr	r2, [pc, #36]	; (8002cc4 <TIM_ETR_SetConfig+0x3c>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	021a      	lsls	r2, r3, #8
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	431a      	orrs	r2, r3
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	609a      	str	r2, [r3, #8]
}
 8002cbc:	46c0      	nop			; (mov r8, r8)
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	b006      	add	sp, #24
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	ffff00ff 	.word	0xffff00ff

08002cc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	223c      	movs	r2, #60	; 0x3c
 8002cd6:	5c9b      	ldrb	r3, [r3, r2]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d101      	bne.n	8002ce0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002cdc:	2302      	movs	r3, #2
 8002cde:	e047      	b.n	8002d70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	223c      	movs	r2, #60	; 0x3c
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	223d      	movs	r2, #61	; 0x3d
 8002cec:	2102      	movs	r1, #2
 8002cee:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2270      	movs	r2, #112	; 0x70
 8002d04:	4393      	bics	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a16      	ldr	r2, [pc, #88]	; (8002d78 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d00f      	beq.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	2380      	movs	r3, #128	; 0x80
 8002d2a:	05db      	lsls	r3, r3, #23
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d009      	beq.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a11      	ldr	r2, [pc, #68]	; (8002d7c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d004      	beq.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a10      	ldr	r2, [pc, #64]	; (8002d80 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d10c      	bne.n	8002d5e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2280      	movs	r2, #128	; 0x80
 8002d48:	4393      	bics	r3, r2
 8002d4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	223d      	movs	r2, #61	; 0x3d
 8002d62:	2101      	movs	r1, #1
 8002d64:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	223c      	movs	r2, #60	; 0x3c
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	0018      	movs	r0, r3
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b004      	add	sp, #16
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40012c00 	.word	0x40012c00
 8002d7c:	40000400 	.word	0x40000400
 8002d80:	40014000 	.word	0x40014000

08002d84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e044      	b.n	8002e20 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d107      	bne.n	8002dae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2274      	movs	r2, #116	; 0x74
 8002da2:	2100      	movs	r1, #0
 8002da4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	0018      	movs	r0, r3
 8002daa:	f7fe fa25 	bl	80011f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2224      	movs	r2, #36	; 0x24
 8002db2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	438a      	bics	r2, r1
 8002dc2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f000 fbd2 	bl	8003570 <UART_SetConfig>
 8002dcc:	0003      	movs	r3, r0
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d101      	bne.n	8002dd6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e024      	b.n	8002e20 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d003      	beq.n	8002de6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	0018      	movs	r0, r3
 8002de2:	f000 fd05 	bl	80037f0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	490d      	ldr	r1, [pc, #52]	; (8002e28 <HAL_UART_Init+0xa4>)
 8002df2:	400a      	ands	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	212a      	movs	r1, #42	; 0x2a
 8002e02:	438a      	bics	r2, r1
 8002e04:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2101      	movs	r1, #1
 8002e12:	430a      	orrs	r2, r1
 8002e14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	0018      	movs	r0, r3
 8002e1a:	f000 fd9d 	bl	8003958 <UART_CheckIdleState>
 8002e1e:	0003      	movs	r3, r0
}
 8002e20:	0018      	movs	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b002      	add	sp, #8
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	ffffb7ff 	.word	0xffffb7ff

08002e2c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	1dbb      	adds	r3, r7, #6
 8002e38:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e3e:	2b20      	cmp	r3, #32
 8002e40:	d000      	beq.n	8002e44 <HAL_UART_Transmit_DMA+0x18>
 8002e42:	e08a      	b.n	8002f5a <HAL_UART_Transmit_DMA+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_UART_Transmit_DMA+0x26>
 8002e4a:	1dbb      	adds	r3, r7, #6
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e082      	b.n	8002f5c <HAL_UART_Transmit_DMA+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	689a      	ldr	r2, [r3, #8]
 8002e5a:	2380      	movs	r3, #128	; 0x80
 8002e5c:	015b      	lsls	r3, r3, #5
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d109      	bne.n	8002e76 <HAL_UART_Transmit_DMA+0x4a>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d105      	bne.n	8002e76 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d001      	beq.n	8002e76 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e072      	b.n	8002f5c <HAL_UART_Transmit_DMA+0x130>
      }
    }

    __HAL_LOCK(huart);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2274      	movs	r2, #116	; 0x74
 8002e7a:	5c9b      	ldrb	r3, [r3, r2]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_UART_Transmit_DMA+0x58>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e06b      	b.n	8002f5c <HAL_UART_Transmit_DMA+0x130>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2274      	movs	r2, #116	; 0x74
 8002e88:	2101      	movs	r1, #1
 8002e8a:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	1dba      	adds	r2, r7, #6
 8002e96:	2150      	movs	r1, #80	; 0x50
 8002e98:	8812      	ldrh	r2, [r2, #0]
 8002e9a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1dba      	adds	r2, r7, #6
 8002ea0:	2152      	movs	r1, #82	; 0x52
 8002ea2:	8812      	ldrh	r2, [r2, #0]
 8002ea4:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2280      	movs	r2, #128	; 0x80
 8002eaa:	2100      	movs	r1, #0
 8002eac:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2221      	movs	r2, #33	; 0x21
 8002eb2:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d02b      	beq.n	8002f14 <HAL_UART_Transmit_DMA+0xe8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ec0:	4a28      	ldr	r2, [pc, #160]	; (8002f64 <HAL_UART_Transmit_DMA+0x138>)
 8002ec2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ec8:	4a27      	ldr	r2, [pc, #156]	; (8002f68 <HAL_UART_Transmit_DMA+0x13c>)
 8002eca:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ed0:	4a26      	ldr	r2, [pc, #152]	; (8002f6c <HAL_UART_Transmit_DMA+0x140>)
 8002ed2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ed8:	2200      	movs	r2, #0
 8002eda:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee4:	0019      	movs	r1, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	3328      	adds	r3, #40	; 0x28
 8002eec:	001a      	movs	r2, r3
 8002eee:	1dbb      	adds	r3, r7, #6
 8002ef0:	881b      	ldrh	r3, [r3, #0]
 8002ef2:	f7fe fc7d 	bl	80017f0 <HAL_DMA_Start_IT>
 8002ef6:	1e03      	subs	r3, r0, #0
 8002ef8:	d00c      	beq.n	8002f14 <HAL_UART_Transmit_DMA+0xe8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2280      	movs	r2, #128	; 0x80
 8002efe:	2110      	movs	r1, #16
 8002f00:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2274      	movs	r2, #116	; 0x74
 8002f06:	2100      	movs	r1, #0
 8002f08:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e023      	b.n	8002f5c <HAL_UART_Transmit_DMA+0x130>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2240      	movs	r2, #64	; 0x40
 8002f1a:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2274      	movs	r2, #116	; 0x74
 8002f20:	2100      	movs	r1, #0
 8002f22:	5499      	strb	r1, [r3, r2]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f24:	f3ef 8310 	mrs	r3, PRIMASK
 8002f28:	613b      	str	r3, [r7, #16]
  return(result);
 8002f2a:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002f2c:	61fb      	str	r3, [r7, #28]
 8002f2e:	2301      	movs	r3, #1
 8002f30:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	f383 8810 	msr	PRIMASK, r3
}
 8002f38:	46c0      	nop			; (mov r8, r8)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2180      	movs	r1, #128	; 0x80
 8002f46:	430a      	orrs	r2, r1
 8002f48:	609a      	str	r2, [r3, #8]
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	f383 8810 	msr	PRIMASK, r3
}
 8002f54:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8002f56:	2300      	movs	r3, #0
 8002f58:	e000      	b.n	8002f5c <HAL_UART_Transmit_DMA+0x130>
  }
  else
  {
    return HAL_BUSY;
 8002f5a:	2302      	movs	r3, #2
  }
}
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b008      	add	sp, #32
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	08003dc1 	.word	0x08003dc1
 8002f68:	08003e55 	.word	0x08003e55
 8002f6c:	08003fd5 	.word	0x08003fd5

08002f70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f70:	b590      	push	{r4, r7, lr}
 8002f72:	b0ab      	sub	sp, #172	; 0xac
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	22a4      	movs	r2, #164	; 0xa4
 8002f80:	18b9      	adds	r1, r7, r2
 8002f82:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	20a0      	movs	r0, #160	; 0xa0
 8002f8c:	1839      	adds	r1, r7, r0
 8002f8e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	219c      	movs	r1, #156	; 0x9c
 8002f98:	1879      	adds	r1, r7, r1
 8002f9a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002f9c:	0011      	movs	r1, r2
 8002f9e:	18bb      	adds	r3, r7, r2
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a99      	ldr	r2, [pc, #612]	; (8003208 <HAL_UART_IRQHandler+0x298>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	2298      	movs	r2, #152	; 0x98
 8002fa8:	18bc      	adds	r4, r7, r2
 8002faa:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002fac:	18bb      	adds	r3, r7, r2
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d114      	bne.n	8002fde <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002fb4:	187b      	adds	r3, r7, r1
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d00f      	beq.n	8002fde <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002fbe:	183b      	adds	r3, r7, r0
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d00a      	beq.n	8002fde <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d100      	bne.n	8002fd2 <HAL_UART_IRQHandler+0x62>
 8002fd0:	e296      	b.n	8003500 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	0010      	movs	r0, r2
 8002fda:	4798      	blx	r3
      }
      return;
 8002fdc:	e290      	b.n	8003500 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002fde:	2398      	movs	r3, #152	; 0x98
 8002fe0:	18fb      	adds	r3, r7, r3
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d100      	bne.n	8002fea <HAL_UART_IRQHandler+0x7a>
 8002fe8:	e114      	b.n	8003214 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002fea:	239c      	movs	r3, #156	; 0x9c
 8002fec:	18fb      	adds	r3, r7, r3
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	d106      	bne.n	8003004 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002ff6:	23a0      	movs	r3, #160	; 0xa0
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a83      	ldr	r2, [pc, #524]	; (800320c <HAL_UART_IRQHandler+0x29c>)
 8002ffe:	4013      	ands	r3, r2
 8003000:	d100      	bne.n	8003004 <HAL_UART_IRQHandler+0x94>
 8003002:	e107      	b.n	8003214 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003004:	23a4      	movs	r3, #164	; 0xa4
 8003006:	18fb      	adds	r3, r7, r3
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2201      	movs	r2, #1
 800300c:	4013      	ands	r3, r2
 800300e:	d012      	beq.n	8003036 <HAL_UART_IRQHandler+0xc6>
 8003010:	23a0      	movs	r3, #160	; 0xa0
 8003012:	18fb      	adds	r3, r7, r3
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	2380      	movs	r3, #128	; 0x80
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	4013      	ands	r3, r2
 800301c:	d00b      	beq.n	8003036 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2201      	movs	r2, #1
 8003024:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2280      	movs	r2, #128	; 0x80
 800302a:	589b      	ldr	r3, [r3, r2]
 800302c:	2201      	movs	r2, #1
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2180      	movs	r1, #128	; 0x80
 8003034:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003036:	23a4      	movs	r3, #164	; 0xa4
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2202      	movs	r2, #2
 800303e:	4013      	ands	r3, r2
 8003040:	d011      	beq.n	8003066 <HAL_UART_IRQHandler+0xf6>
 8003042:	239c      	movs	r3, #156	; 0x9c
 8003044:	18fb      	adds	r3, r7, r3
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2201      	movs	r2, #1
 800304a:	4013      	ands	r3, r2
 800304c:	d00b      	beq.n	8003066 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2202      	movs	r2, #2
 8003054:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2280      	movs	r2, #128	; 0x80
 800305a:	589b      	ldr	r3, [r3, r2]
 800305c:	2204      	movs	r2, #4
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2180      	movs	r1, #128	; 0x80
 8003064:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003066:	23a4      	movs	r3, #164	; 0xa4
 8003068:	18fb      	adds	r3, r7, r3
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2204      	movs	r2, #4
 800306e:	4013      	ands	r3, r2
 8003070:	d011      	beq.n	8003096 <HAL_UART_IRQHandler+0x126>
 8003072:	239c      	movs	r3, #156	; 0x9c
 8003074:	18fb      	adds	r3, r7, r3
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2201      	movs	r2, #1
 800307a:	4013      	ands	r3, r2
 800307c:	d00b      	beq.n	8003096 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2204      	movs	r2, #4
 8003084:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2280      	movs	r2, #128	; 0x80
 800308a:	589b      	ldr	r3, [r3, r2]
 800308c:	2202      	movs	r2, #2
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2180      	movs	r1, #128	; 0x80
 8003094:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003096:	23a4      	movs	r3, #164	; 0xa4
 8003098:	18fb      	adds	r3, r7, r3
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2208      	movs	r2, #8
 800309e:	4013      	ands	r3, r2
 80030a0:	d017      	beq.n	80030d2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030a2:	23a0      	movs	r3, #160	; 0xa0
 80030a4:	18fb      	adds	r3, r7, r3
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2220      	movs	r2, #32
 80030aa:	4013      	ands	r3, r2
 80030ac:	d105      	bne.n	80030ba <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80030ae:	239c      	movs	r3, #156	; 0x9c
 80030b0:	18fb      	adds	r3, r7, r3
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2201      	movs	r2, #1
 80030b6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80030b8:	d00b      	beq.n	80030d2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2208      	movs	r2, #8
 80030c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2280      	movs	r2, #128	; 0x80
 80030c6:	589b      	ldr	r3, [r3, r2]
 80030c8:	2208      	movs	r2, #8
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2180      	movs	r1, #128	; 0x80
 80030d0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80030d2:	23a4      	movs	r3, #164	; 0xa4
 80030d4:	18fb      	adds	r3, r7, r3
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	2380      	movs	r3, #128	; 0x80
 80030da:	011b      	lsls	r3, r3, #4
 80030dc:	4013      	ands	r3, r2
 80030de:	d013      	beq.n	8003108 <HAL_UART_IRQHandler+0x198>
 80030e0:	23a0      	movs	r3, #160	; 0xa0
 80030e2:	18fb      	adds	r3, r7, r3
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	2380      	movs	r3, #128	; 0x80
 80030e8:	04db      	lsls	r3, r3, #19
 80030ea:	4013      	ands	r3, r2
 80030ec:	d00c      	beq.n	8003108 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2280      	movs	r2, #128	; 0x80
 80030f4:	0112      	lsls	r2, r2, #4
 80030f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2280      	movs	r2, #128	; 0x80
 80030fc:	589b      	ldr	r3, [r3, r2]
 80030fe:	2220      	movs	r2, #32
 8003100:	431a      	orrs	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2180      	movs	r1, #128	; 0x80
 8003106:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2280      	movs	r2, #128	; 0x80
 800310c:	589b      	ldr	r3, [r3, r2]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d100      	bne.n	8003114 <HAL_UART_IRQHandler+0x1a4>
 8003112:	e1f7      	b.n	8003504 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003114:	23a4      	movs	r3, #164	; 0xa4
 8003116:	18fb      	adds	r3, r7, r3
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2220      	movs	r2, #32
 800311c:	4013      	ands	r3, r2
 800311e:	d00e      	beq.n	800313e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003120:	23a0      	movs	r3, #160	; 0xa0
 8003122:	18fb      	adds	r3, r7, r3
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2220      	movs	r2, #32
 8003128:	4013      	ands	r3, r2
 800312a:	d008      	beq.n	800313e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003130:	2b00      	cmp	r3, #0
 8003132:	d004      	beq.n	800313e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	0010      	movs	r0, r2
 800313c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2280      	movs	r2, #128	; 0x80
 8003142:	589b      	ldr	r3, [r3, r2]
 8003144:	2194      	movs	r1, #148	; 0x94
 8003146:	187a      	adds	r2, r7, r1
 8003148:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	2240      	movs	r2, #64	; 0x40
 8003152:	4013      	ands	r3, r2
 8003154:	2b40      	cmp	r3, #64	; 0x40
 8003156:	d004      	beq.n	8003162 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003158:	187b      	adds	r3, r7, r1
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2228      	movs	r2, #40	; 0x28
 800315e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003160:	d047      	beq.n	80031f2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	0018      	movs	r0, r3
 8003166:	f000 fdc9 	bl	8003cfc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2240      	movs	r2, #64	; 0x40
 8003172:	4013      	ands	r3, r2
 8003174:	2b40      	cmp	r3, #64	; 0x40
 8003176:	d137      	bne.n	80031e8 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003178:	f3ef 8310 	mrs	r3, PRIMASK
 800317c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800317e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003180:	2090      	movs	r0, #144	; 0x90
 8003182:	183a      	adds	r2, r7, r0
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	2301      	movs	r3, #1
 8003188:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800318a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800318c:	f383 8810 	msr	PRIMASK, r3
}
 8003190:	46c0      	nop			; (mov r8, r8)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2140      	movs	r1, #64	; 0x40
 800319e:	438a      	bics	r2, r1
 80031a0:	609a      	str	r2, [r3, #8]
 80031a2:	183b      	adds	r3, r7, r0
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80031aa:	f383 8810 	msr	PRIMASK, r3
}
 80031ae:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d012      	beq.n	80031de <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031bc:	4a14      	ldr	r2, [pc, #80]	; (8003210 <HAL_UART_IRQHandler+0x2a0>)
 80031be:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c4:	0018      	movs	r0, r3
 80031c6:	f7fe fbb1 	bl	800192c <HAL_DMA_Abort_IT>
 80031ca:	1e03      	subs	r3, r0, #0
 80031cc:	d01a      	beq.n	8003204 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d8:	0018      	movs	r0, r3
 80031da:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031dc:	e012      	b.n	8003204 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	0018      	movs	r0, r3
 80031e2:	f000 f9bd 	bl	8003560 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031e6:	e00d      	b.n	8003204 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	0018      	movs	r0, r3
 80031ec:	f000 f9b8 	bl	8003560 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031f0:	e008      	b.n	8003204 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	0018      	movs	r0, r3
 80031f6:	f000 f9b3 	bl	8003560 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2280      	movs	r2, #128	; 0x80
 80031fe:	2100      	movs	r1, #0
 8003200:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003202:	e17f      	b.n	8003504 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003204:	46c0      	nop			; (mov r8, r8)
    return;
 8003206:	e17d      	b.n	8003504 <HAL_UART_IRQHandler+0x594>
 8003208:	0000080f 	.word	0x0000080f
 800320c:	04000120 	.word	0x04000120
 8003210:	08004057 	.word	0x08004057

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003218:	2b01      	cmp	r3, #1
 800321a:	d000      	beq.n	800321e <HAL_UART_IRQHandler+0x2ae>
 800321c:	e131      	b.n	8003482 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800321e:	23a4      	movs	r3, #164	; 0xa4
 8003220:	18fb      	adds	r3, r7, r3
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2210      	movs	r2, #16
 8003226:	4013      	ands	r3, r2
 8003228:	d100      	bne.n	800322c <HAL_UART_IRQHandler+0x2bc>
 800322a:	e12a      	b.n	8003482 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800322c:	23a0      	movs	r3, #160	; 0xa0
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2210      	movs	r2, #16
 8003234:	4013      	ands	r3, r2
 8003236:	d100      	bne.n	800323a <HAL_UART_IRQHandler+0x2ca>
 8003238:	e123      	b.n	8003482 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2210      	movs	r2, #16
 8003240:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	2240      	movs	r2, #64	; 0x40
 800324a:	4013      	ands	r3, r2
 800324c:	2b40      	cmp	r3, #64	; 0x40
 800324e:	d000      	beq.n	8003252 <HAL_UART_IRQHandler+0x2e2>
 8003250:	e09b      	b.n	800338a <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	217e      	movs	r1, #126	; 0x7e
 800325c:	187b      	adds	r3, r7, r1
 800325e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003260:	187b      	adds	r3, r7, r1
 8003262:	881b      	ldrh	r3, [r3, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d100      	bne.n	800326a <HAL_UART_IRQHandler+0x2fa>
 8003268:	e14e      	b.n	8003508 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2258      	movs	r2, #88	; 0x58
 800326e:	5a9b      	ldrh	r3, [r3, r2]
 8003270:	187a      	adds	r2, r7, r1
 8003272:	8812      	ldrh	r2, [r2, #0]
 8003274:	429a      	cmp	r2, r3
 8003276:	d300      	bcc.n	800327a <HAL_UART_IRQHandler+0x30a>
 8003278:	e146      	b.n	8003508 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	187a      	adds	r2, r7, r1
 800327e:	215a      	movs	r1, #90	; 0x5a
 8003280:	8812      	ldrh	r2, [r2, #0]
 8003282:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	2b20      	cmp	r3, #32
 800328c:	d06e      	beq.n	800336c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800328e:	f3ef 8310 	mrs	r3, PRIMASK
 8003292:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003296:	67bb      	str	r3, [r7, #120]	; 0x78
 8003298:	2301      	movs	r3, #1
 800329a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800329c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800329e:	f383 8810 	msr	PRIMASK, r3
}
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	499a      	ldr	r1, [pc, #616]	; (8003518 <HAL_UART_IRQHandler+0x5a8>)
 80032b0:	400a      	ands	r2, r1
 80032b2:	601a      	str	r2, [r3, #0]
 80032b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80032b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ba:	f383 8810 	msr	PRIMASK, r3
}
 80032be:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032c0:	f3ef 8310 	mrs	r3, PRIMASK
 80032c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80032c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032c8:	677b      	str	r3, [r7, #116]	; 0x74
 80032ca:	2301      	movs	r3, #1
 80032cc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032d0:	f383 8810 	msr	PRIMASK, r3
}
 80032d4:	46c0      	nop			; (mov r8, r8)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2101      	movs	r1, #1
 80032e2:	438a      	bics	r2, r1
 80032e4:	609a      	str	r2, [r3, #8]
 80032e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032e8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032ec:	f383 8810 	msr	PRIMASK, r3
}
 80032f0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032f2:	f3ef 8310 	mrs	r3, PRIMASK
 80032f6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80032f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032fa:	673b      	str	r3, [r7, #112]	; 0x70
 80032fc:	2301      	movs	r3, #1
 80032fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003302:	f383 8810 	msr	PRIMASK, r3
}
 8003306:	46c0      	nop			; (mov r8, r8)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689a      	ldr	r2, [r3, #8]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2140      	movs	r1, #64	; 0x40
 8003314:	438a      	bics	r2, r1
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800331a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800331c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800331e:	f383 8810 	msr	PRIMASK, r3
}
 8003322:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2220      	movs	r2, #32
 8003328:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003330:	f3ef 8310 	mrs	r3, PRIMASK
 8003334:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003336:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003338:	66fb      	str	r3, [r7, #108]	; 0x6c
 800333a:	2301      	movs	r3, #1
 800333c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800333e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003340:	f383 8810 	msr	PRIMASK, r3
}
 8003344:	46c0      	nop			; (mov r8, r8)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2110      	movs	r1, #16
 8003352:	438a      	bics	r2, r1
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003358:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800335a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800335c:	f383 8810 	msr	PRIMASK, r3
}
 8003360:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003366:	0018      	movs	r0, r3
 8003368:	f7fe faa8 	bl	80018bc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2258      	movs	r2, #88	; 0x58
 8003370:	5a9a      	ldrh	r2, [r3, r2]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	215a      	movs	r1, #90	; 0x5a
 8003376:	5a5b      	ldrh	r3, [r3, r1]
 8003378:	b29b      	uxth	r3, r3
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	b29a      	uxth	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	0011      	movs	r1, r2
 8003382:	0018      	movs	r0, r3
 8003384:	f7fd fb68 	bl	8000a58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003388:	e0be      	b.n	8003508 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2258      	movs	r2, #88	; 0x58
 800338e:	5a99      	ldrh	r1, [r3, r2]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	225a      	movs	r2, #90	; 0x5a
 8003394:	5a9b      	ldrh	r3, [r3, r2]
 8003396:	b29a      	uxth	r2, r3
 8003398:	208e      	movs	r0, #142	; 0x8e
 800339a:	183b      	adds	r3, r7, r0
 800339c:	1a8a      	subs	r2, r1, r2
 800339e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	225a      	movs	r2, #90	; 0x5a
 80033a4:	5a9b      	ldrh	r3, [r3, r2]
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d100      	bne.n	80033ae <HAL_UART_IRQHandler+0x43e>
 80033ac:	e0ae      	b.n	800350c <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80033ae:	183b      	adds	r3, r7, r0
 80033b0:	881b      	ldrh	r3, [r3, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d100      	bne.n	80033b8 <HAL_UART_IRQHandler+0x448>
 80033b6:	e0a9      	b.n	800350c <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033b8:	f3ef 8310 	mrs	r3, PRIMASK
 80033bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80033be:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033c0:	2488      	movs	r4, #136	; 0x88
 80033c2:	193a      	adds	r2, r7, r4
 80033c4:	6013      	str	r3, [r2, #0]
 80033c6:	2301      	movs	r3, #1
 80033c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	f383 8810 	msr	PRIMASK, r3
}
 80033d0:	46c0      	nop			; (mov r8, r8)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	494f      	ldr	r1, [pc, #316]	; (800351c <HAL_UART_IRQHandler+0x5ac>)
 80033de:	400a      	ands	r2, r1
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	193b      	adds	r3, r7, r4
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	f383 8810 	msr	PRIMASK, r3
}
 80033ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033f0:	f3ef 8310 	mrs	r3, PRIMASK
 80033f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80033f6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033f8:	2484      	movs	r4, #132	; 0x84
 80033fa:	193a      	adds	r2, r7, r4
 80033fc:	6013      	str	r3, [r2, #0]
 80033fe:	2301      	movs	r3, #1
 8003400:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	f383 8810 	msr	PRIMASK, r3
}
 8003408:	46c0      	nop			; (mov r8, r8)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2101      	movs	r1, #1
 8003416:	438a      	bics	r2, r1
 8003418:	609a      	str	r2, [r3, #8]
 800341a:	193b      	adds	r3, r7, r4
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003420:	6a3b      	ldr	r3, [r7, #32]
 8003422:	f383 8810 	msr	PRIMASK, r3
}
 8003426:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2220      	movs	r2, #32
 800342c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800343a:	f3ef 8310 	mrs	r3, PRIMASK
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003440:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003442:	2480      	movs	r4, #128	; 0x80
 8003444:	193a      	adds	r2, r7, r4
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	2301      	movs	r3, #1
 800344a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800344c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800344e:	f383 8810 	msr	PRIMASK, r3
}
 8003452:	46c0      	nop			; (mov r8, r8)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2110      	movs	r1, #16
 8003460:	438a      	bics	r2, r1
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	193b      	adds	r3, r7, r4
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800346c:	f383 8810 	msr	PRIMASK, r3
}
 8003470:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003472:	183b      	adds	r3, r7, r0
 8003474:	881a      	ldrh	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	0011      	movs	r1, r2
 800347a:	0018      	movs	r0, r3
 800347c:	f7fd faec 	bl	8000a58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003480:	e044      	b.n	800350c <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003482:	23a4      	movs	r3, #164	; 0xa4
 8003484:	18fb      	adds	r3, r7, r3
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	2380      	movs	r3, #128	; 0x80
 800348a:	035b      	lsls	r3, r3, #13
 800348c:	4013      	ands	r3, r2
 800348e:	d010      	beq.n	80034b2 <HAL_UART_IRQHandler+0x542>
 8003490:	239c      	movs	r3, #156	; 0x9c
 8003492:	18fb      	adds	r3, r7, r3
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	2380      	movs	r3, #128	; 0x80
 8003498:	03db      	lsls	r3, r3, #15
 800349a:	4013      	ands	r3, r2
 800349c:	d009      	beq.n	80034b2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2280      	movs	r2, #128	; 0x80
 80034a4:	0352      	lsls	r2, r2, #13
 80034a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	0018      	movs	r0, r3
 80034ac:	f000 fe15 	bl	80040da <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80034b0:	e02f      	b.n	8003512 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80034b2:	23a4      	movs	r3, #164	; 0xa4
 80034b4:	18fb      	adds	r3, r7, r3
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2280      	movs	r2, #128	; 0x80
 80034ba:	4013      	ands	r3, r2
 80034bc:	d00f      	beq.n	80034de <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80034be:	23a0      	movs	r3, #160	; 0xa0
 80034c0:	18fb      	adds	r3, r7, r3
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2280      	movs	r2, #128	; 0x80
 80034c6:	4013      	ands	r3, r2
 80034c8:	d009      	beq.n	80034de <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d01e      	beq.n	8003510 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	0010      	movs	r0, r2
 80034da:	4798      	blx	r3
    }
    return;
 80034dc:	e018      	b.n	8003510 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80034de:	23a4      	movs	r3, #164	; 0xa4
 80034e0:	18fb      	adds	r3, r7, r3
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2240      	movs	r2, #64	; 0x40
 80034e6:	4013      	ands	r3, r2
 80034e8:	d013      	beq.n	8003512 <HAL_UART_IRQHandler+0x5a2>
 80034ea:	23a0      	movs	r3, #160	; 0xa0
 80034ec:	18fb      	adds	r3, r7, r3
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2240      	movs	r2, #64	; 0x40
 80034f2:	4013      	ands	r3, r2
 80034f4:	d00d      	beq.n	8003512 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	0018      	movs	r0, r3
 80034fa:	f000 fdc3 	bl	8004084 <UART_EndTransmit_IT>
    return;
 80034fe:	e008      	b.n	8003512 <HAL_UART_IRQHandler+0x5a2>
      return;
 8003500:	46c0      	nop			; (mov r8, r8)
 8003502:	e006      	b.n	8003512 <HAL_UART_IRQHandler+0x5a2>
    return;
 8003504:	46c0      	nop			; (mov r8, r8)
 8003506:	e004      	b.n	8003512 <HAL_UART_IRQHandler+0x5a2>
      return;
 8003508:	46c0      	nop			; (mov r8, r8)
 800350a:	e002      	b.n	8003512 <HAL_UART_IRQHandler+0x5a2>
      return;
 800350c:	46c0      	nop			; (mov r8, r8)
 800350e:	e000      	b.n	8003512 <HAL_UART_IRQHandler+0x5a2>
    return;
 8003510:	46c0      	nop			; (mov r8, r8)
  }

}
 8003512:	46bd      	mov	sp, r7
 8003514:	b02b      	add	sp, #172	; 0xac
 8003516:	bd90      	pop	{r4, r7, pc}
 8003518:	fffffeff 	.word	0xfffffeff
 800351c:	fffffedf 	.word	0xfffffedf

08003520 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	b002      	add	sp, #8
 800352e:	bd80      	pop	{r7, pc}

08003530 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8003538:	46c0      	nop			; (mov r8, r8)
 800353a:	46bd      	mov	sp, r7
 800353c:	b002      	add	sp, #8
 800353e:	bd80      	pop	{r7, pc}

08003540 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003548:	46c0      	nop			; (mov r8, r8)
 800354a:	46bd      	mov	sp, r7
 800354c:	b002      	add	sp, #8
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003558:	46c0      	nop			; (mov r8, r8)
 800355a:	46bd      	mov	sp, r7
 800355c:	b002      	add	sp, #8
 800355e:	bd80      	pop	{r7, pc}

08003560 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003568:	46c0      	nop			; (mov r8, r8)
 800356a:	46bd      	mov	sp, r7
 800356c:	b002      	add	sp, #8
 800356e:	bd80      	pop	{r7, pc}

08003570 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003578:	231e      	movs	r3, #30
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	2200      	movs	r2, #0
 800357e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689a      	ldr	r2, [r3, #8]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	431a      	orrs	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69db      	ldr	r3, [r3, #28]
 8003594:	4313      	orrs	r3, r2
 8003596:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a8d      	ldr	r2, [pc, #564]	; (80037d4 <UART_SetConfig+0x264>)
 80035a0:	4013      	ands	r3, r2
 80035a2:	0019      	movs	r1, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4a88      	ldr	r2, [pc, #544]	; (80037d8 <UART_SetConfig+0x268>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	0019      	movs	r1, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68da      	ldr	r2, [r3, #12]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	4a7f      	ldr	r2, [pc, #508]	; (80037dc <UART_SetConfig+0x26c>)
 80035de:	4013      	ands	r3, r2
 80035e0:	0019      	movs	r1, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a7b      	ldr	r2, [pc, #492]	; (80037e0 <UART_SetConfig+0x270>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d127      	bne.n	8003646 <UART_SetConfig+0xd6>
 80035f6:	4b7b      	ldr	r3, [pc, #492]	; (80037e4 <UART_SetConfig+0x274>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fa:	2203      	movs	r2, #3
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b03      	cmp	r3, #3
 8003600:	d00d      	beq.n	800361e <UART_SetConfig+0xae>
 8003602:	d81b      	bhi.n	800363c <UART_SetConfig+0xcc>
 8003604:	2b02      	cmp	r3, #2
 8003606:	d014      	beq.n	8003632 <UART_SetConfig+0xc2>
 8003608:	d818      	bhi.n	800363c <UART_SetConfig+0xcc>
 800360a:	2b00      	cmp	r3, #0
 800360c:	d002      	beq.n	8003614 <UART_SetConfig+0xa4>
 800360e:	2b01      	cmp	r3, #1
 8003610:	d00a      	beq.n	8003628 <UART_SetConfig+0xb8>
 8003612:	e013      	b.n	800363c <UART_SetConfig+0xcc>
 8003614:	231f      	movs	r3, #31
 8003616:	18fb      	adds	r3, r7, r3
 8003618:	2200      	movs	r2, #0
 800361a:	701a      	strb	r2, [r3, #0]
 800361c:	e021      	b.n	8003662 <UART_SetConfig+0xf2>
 800361e:	231f      	movs	r3, #31
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	2202      	movs	r2, #2
 8003624:	701a      	strb	r2, [r3, #0]
 8003626:	e01c      	b.n	8003662 <UART_SetConfig+0xf2>
 8003628:	231f      	movs	r3, #31
 800362a:	18fb      	adds	r3, r7, r3
 800362c:	2204      	movs	r2, #4
 800362e:	701a      	strb	r2, [r3, #0]
 8003630:	e017      	b.n	8003662 <UART_SetConfig+0xf2>
 8003632:	231f      	movs	r3, #31
 8003634:	18fb      	adds	r3, r7, r3
 8003636:	2208      	movs	r2, #8
 8003638:	701a      	strb	r2, [r3, #0]
 800363a:	e012      	b.n	8003662 <UART_SetConfig+0xf2>
 800363c:	231f      	movs	r3, #31
 800363e:	18fb      	adds	r3, r7, r3
 8003640:	2210      	movs	r2, #16
 8003642:	701a      	strb	r2, [r3, #0]
 8003644:	e00d      	b.n	8003662 <UART_SetConfig+0xf2>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a67      	ldr	r2, [pc, #412]	; (80037e8 <UART_SetConfig+0x278>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d104      	bne.n	800365a <UART_SetConfig+0xea>
 8003650:	231f      	movs	r3, #31
 8003652:	18fb      	adds	r3, r7, r3
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]
 8003658:	e003      	b.n	8003662 <UART_SetConfig+0xf2>
 800365a:	231f      	movs	r3, #31
 800365c:	18fb      	adds	r3, r7, r3
 800365e:	2210      	movs	r2, #16
 8003660:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	69da      	ldr	r2, [r3, #28]
 8003666:	2380      	movs	r3, #128	; 0x80
 8003668:	021b      	lsls	r3, r3, #8
 800366a:	429a      	cmp	r2, r3
 800366c:	d15d      	bne.n	800372a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800366e:	231f      	movs	r3, #31
 8003670:	18fb      	adds	r3, r7, r3
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	2b08      	cmp	r3, #8
 8003676:	d015      	beq.n	80036a4 <UART_SetConfig+0x134>
 8003678:	dc18      	bgt.n	80036ac <UART_SetConfig+0x13c>
 800367a:	2b04      	cmp	r3, #4
 800367c:	d00d      	beq.n	800369a <UART_SetConfig+0x12a>
 800367e:	dc15      	bgt.n	80036ac <UART_SetConfig+0x13c>
 8003680:	2b00      	cmp	r3, #0
 8003682:	d002      	beq.n	800368a <UART_SetConfig+0x11a>
 8003684:	2b02      	cmp	r3, #2
 8003686:	d005      	beq.n	8003694 <UART_SetConfig+0x124>
 8003688:	e010      	b.n	80036ac <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800368a:	f7ff f87f 	bl	800278c <HAL_RCC_GetPCLK1Freq>
 800368e:	0003      	movs	r3, r0
 8003690:	61bb      	str	r3, [r7, #24]
        break;
 8003692:	e012      	b.n	80036ba <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003694:	4b55      	ldr	r3, [pc, #340]	; (80037ec <UART_SetConfig+0x27c>)
 8003696:	61bb      	str	r3, [r7, #24]
        break;
 8003698:	e00f      	b.n	80036ba <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800369a:	f7ff f809 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 800369e:	0003      	movs	r3, r0
 80036a0:	61bb      	str	r3, [r7, #24]
        break;
 80036a2:	e00a      	b.n	80036ba <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036a4:	2380      	movs	r3, #128	; 0x80
 80036a6:	021b      	lsls	r3, r3, #8
 80036a8:	61bb      	str	r3, [r7, #24]
        break;
 80036aa:	e006      	b.n	80036ba <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80036ac:	2300      	movs	r3, #0
 80036ae:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036b0:	231e      	movs	r3, #30
 80036b2:	18fb      	adds	r3, r7, r3
 80036b4:	2201      	movs	r2, #1
 80036b6:	701a      	strb	r2, [r3, #0]
        break;
 80036b8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d100      	bne.n	80036c2 <UART_SetConfig+0x152>
 80036c0:	e07b      	b.n	80037ba <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	005a      	lsls	r2, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	085b      	lsrs	r3, r3, #1
 80036cc:	18d2      	adds	r2, r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	0019      	movs	r1, r3
 80036d4:	0010      	movs	r0, r2
 80036d6:	f7fc fd29 	bl	800012c <__udivsi3>
 80036da:	0003      	movs	r3, r0
 80036dc:	b29b      	uxth	r3, r3
 80036de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	2b0f      	cmp	r3, #15
 80036e4:	d91c      	bls.n	8003720 <UART_SetConfig+0x1b0>
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	2380      	movs	r3, #128	; 0x80
 80036ea:	025b      	lsls	r3, r3, #9
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d217      	bcs.n	8003720 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	200e      	movs	r0, #14
 80036f6:	183b      	adds	r3, r7, r0
 80036f8:	210f      	movs	r1, #15
 80036fa:	438a      	bics	r2, r1
 80036fc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	085b      	lsrs	r3, r3, #1
 8003702:	b29b      	uxth	r3, r3
 8003704:	2207      	movs	r2, #7
 8003706:	4013      	ands	r3, r2
 8003708:	b299      	uxth	r1, r3
 800370a:	183b      	adds	r3, r7, r0
 800370c:	183a      	adds	r2, r7, r0
 800370e:	8812      	ldrh	r2, [r2, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	183a      	adds	r2, r7, r0
 800371a:	8812      	ldrh	r2, [r2, #0]
 800371c:	60da      	str	r2, [r3, #12]
 800371e:	e04c      	b.n	80037ba <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003720:	231e      	movs	r3, #30
 8003722:	18fb      	adds	r3, r7, r3
 8003724:	2201      	movs	r2, #1
 8003726:	701a      	strb	r2, [r3, #0]
 8003728:	e047      	b.n	80037ba <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800372a:	231f      	movs	r3, #31
 800372c:	18fb      	adds	r3, r7, r3
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b08      	cmp	r3, #8
 8003732:	d015      	beq.n	8003760 <UART_SetConfig+0x1f0>
 8003734:	dc18      	bgt.n	8003768 <UART_SetConfig+0x1f8>
 8003736:	2b04      	cmp	r3, #4
 8003738:	d00d      	beq.n	8003756 <UART_SetConfig+0x1e6>
 800373a:	dc15      	bgt.n	8003768 <UART_SetConfig+0x1f8>
 800373c:	2b00      	cmp	r3, #0
 800373e:	d002      	beq.n	8003746 <UART_SetConfig+0x1d6>
 8003740:	2b02      	cmp	r3, #2
 8003742:	d005      	beq.n	8003750 <UART_SetConfig+0x1e0>
 8003744:	e010      	b.n	8003768 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003746:	f7ff f821 	bl	800278c <HAL_RCC_GetPCLK1Freq>
 800374a:	0003      	movs	r3, r0
 800374c:	61bb      	str	r3, [r7, #24]
        break;
 800374e:	e012      	b.n	8003776 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003750:	4b26      	ldr	r3, [pc, #152]	; (80037ec <UART_SetConfig+0x27c>)
 8003752:	61bb      	str	r3, [r7, #24]
        break;
 8003754:	e00f      	b.n	8003776 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003756:	f7fe ffab 	bl	80026b0 <HAL_RCC_GetSysClockFreq>
 800375a:	0003      	movs	r3, r0
 800375c:	61bb      	str	r3, [r7, #24]
        break;
 800375e:	e00a      	b.n	8003776 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003760:	2380      	movs	r3, #128	; 0x80
 8003762:	021b      	lsls	r3, r3, #8
 8003764:	61bb      	str	r3, [r7, #24]
        break;
 8003766:	e006      	b.n	8003776 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800376c:	231e      	movs	r3, #30
 800376e:	18fb      	adds	r3, r7, r3
 8003770:	2201      	movs	r2, #1
 8003772:	701a      	strb	r2, [r3, #0]
        break;
 8003774:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d01e      	beq.n	80037ba <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	085a      	lsrs	r2, r3, #1
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	18d2      	adds	r2, r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	0019      	movs	r1, r3
 800378c:	0010      	movs	r0, r2
 800378e:	f7fc fccd 	bl	800012c <__udivsi3>
 8003792:	0003      	movs	r3, r0
 8003794:	b29b      	uxth	r3, r3
 8003796:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	2b0f      	cmp	r3, #15
 800379c:	d909      	bls.n	80037b2 <UART_SetConfig+0x242>
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	2380      	movs	r3, #128	; 0x80
 80037a2:	025b      	lsls	r3, r3, #9
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d204      	bcs.n	80037b2 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	60da      	str	r2, [r3, #12]
 80037b0:	e003      	b.n	80037ba <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80037b2:	231e      	movs	r3, #30
 80037b4:	18fb      	adds	r3, r7, r3
 80037b6:	2201      	movs	r2, #1
 80037b8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80037c6:	231e      	movs	r3, #30
 80037c8:	18fb      	adds	r3, r7, r3
 80037ca:	781b      	ldrb	r3, [r3, #0]
}
 80037cc:	0018      	movs	r0, r3
 80037ce:	46bd      	mov	sp, r7
 80037d0:	b008      	add	sp, #32
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	ffff69f3 	.word	0xffff69f3
 80037d8:	ffffcfff 	.word	0xffffcfff
 80037dc:	fffff4ff 	.word	0xfffff4ff
 80037e0:	40013800 	.word	0x40013800
 80037e4:	40021000 	.word	0x40021000
 80037e8:	40004400 	.word	0x40004400
 80037ec:	007a1200 	.word	0x007a1200

080037f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	2201      	movs	r2, #1
 80037fe:	4013      	ands	r3, r2
 8003800:	d00b      	beq.n	800381a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	4a4a      	ldr	r2, [pc, #296]	; (8003934 <UART_AdvFeatureConfig+0x144>)
 800380a:	4013      	ands	r3, r2
 800380c:	0019      	movs	r1, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	2202      	movs	r2, #2
 8003820:	4013      	ands	r3, r2
 8003822:	d00b      	beq.n	800383c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	4a43      	ldr	r2, [pc, #268]	; (8003938 <UART_AdvFeatureConfig+0x148>)
 800382c:	4013      	ands	r3, r2
 800382e:	0019      	movs	r1, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	2204      	movs	r2, #4
 8003842:	4013      	ands	r3, r2
 8003844:	d00b      	beq.n	800385e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	4a3b      	ldr	r2, [pc, #236]	; (800393c <UART_AdvFeatureConfig+0x14c>)
 800384e:	4013      	ands	r3, r2
 8003850:	0019      	movs	r1, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003862:	2208      	movs	r2, #8
 8003864:	4013      	ands	r3, r2
 8003866:	d00b      	beq.n	8003880 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	4a34      	ldr	r2, [pc, #208]	; (8003940 <UART_AdvFeatureConfig+0x150>)
 8003870:	4013      	ands	r3, r2
 8003872:	0019      	movs	r1, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003884:	2210      	movs	r2, #16
 8003886:	4013      	ands	r3, r2
 8003888:	d00b      	beq.n	80038a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	4a2c      	ldr	r2, [pc, #176]	; (8003944 <UART_AdvFeatureConfig+0x154>)
 8003892:	4013      	ands	r3, r2
 8003894:	0019      	movs	r1, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	2220      	movs	r2, #32
 80038a8:	4013      	ands	r3, r2
 80038aa:	d00b      	beq.n	80038c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	4a25      	ldr	r2, [pc, #148]	; (8003948 <UART_AdvFeatureConfig+0x158>)
 80038b4:	4013      	ands	r3, r2
 80038b6:	0019      	movs	r1, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	2240      	movs	r2, #64	; 0x40
 80038ca:	4013      	ands	r3, r2
 80038cc:	d01d      	beq.n	800390a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4a1d      	ldr	r2, [pc, #116]	; (800394c <UART_AdvFeatureConfig+0x15c>)
 80038d6:	4013      	ands	r3, r2
 80038d8:	0019      	movs	r1, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	035b      	lsls	r3, r3, #13
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d10b      	bne.n	800390a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	4a15      	ldr	r2, [pc, #84]	; (8003950 <UART_AdvFeatureConfig+0x160>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	0019      	movs	r1, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	430a      	orrs	r2, r1
 8003908:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	2280      	movs	r2, #128	; 0x80
 8003910:	4013      	ands	r3, r2
 8003912:	d00b      	beq.n	800392c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	4a0e      	ldr	r2, [pc, #56]	; (8003954 <UART_AdvFeatureConfig+0x164>)
 800391c:	4013      	ands	r3, r2
 800391e:	0019      	movs	r1, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	430a      	orrs	r2, r1
 800392a:	605a      	str	r2, [r3, #4]
  }
}
 800392c:	46c0      	nop			; (mov r8, r8)
 800392e:	46bd      	mov	sp, r7
 8003930:	b002      	add	sp, #8
 8003932:	bd80      	pop	{r7, pc}
 8003934:	fffdffff 	.word	0xfffdffff
 8003938:	fffeffff 	.word	0xfffeffff
 800393c:	fffbffff 	.word	0xfffbffff
 8003940:	ffff7fff 	.word	0xffff7fff
 8003944:	ffffefff 	.word	0xffffefff
 8003948:	ffffdfff 	.word	0xffffdfff
 800394c:	ffefffff 	.word	0xffefffff
 8003950:	ff9fffff 	.word	0xff9fffff
 8003954:	fff7ffff 	.word	0xfff7ffff

08003958 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af02      	add	r7, sp, #8
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2280      	movs	r2, #128	; 0x80
 8003964:	2100      	movs	r1, #0
 8003966:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003968:	f7fd fdee 	bl	8001548 <HAL_GetTick>
 800396c:	0003      	movs	r3, r0
 800396e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2208      	movs	r2, #8
 8003978:	4013      	ands	r3, r2
 800397a:	2b08      	cmp	r3, #8
 800397c:	d10c      	bne.n	8003998 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2280      	movs	r2, #128	; 0x80
 8003982:	0391      	lsls	r1, r2, #14
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	4a17      	ldr	r2, [pc, #92]	; (80039e4 <UART_CheckIdleState+0x8c>)
 8003988:	9200      	str	r2, [sp, #0]
 800398a:	2200      	movs	r2, #0
 800398c:	f000 f82c 	bl	80039e8 <UART_WaitOnFlagUntilTimeout>
 8003990:	1e03      	subs	r3, r0, #0
 8003992:	d001      	beq.n	8003998 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e021      	b.n	80039dc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2204      	movs	r2, #4
 80039a0:	4013      	ands	r3, r2
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d10c      	bne.n	80039c0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2280      	movs	r2, #128	; 0x80
 80039aa:	03d1      	lsls	r1, r2, #15
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	4a0d      	ldr	r2, [pc, #52]	; (80039e4 <UART_CheckIdleState+0x8c>)
 80039b0:	9200      	str	r2, [sp, #0]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f000 f818 	bl	80039e8 <UART_WaitOnFlagUntilTimeout>
 80039b8:	1e03      	subs	r3, r0, #0
 80039ba:	d001      	beq.n	80039c0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e00d      	b.n	80039dc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2220      	movs	r2, #32
 80039ca:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2274      	movs	r2, #116	; 0x74
 80039d6:	2100      	movs	r1, #0
 80039d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	0018      	movs	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	b004      	add	sp, #16
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	01ffffff 	.word	0x01ffffff

080039e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b094      	sub	sp, #80	; 0x50
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	603b      	str	r3, [r7, #0]
 80039f4:	1dfb      	adds	r3, r7, #7
 80039f6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f8:	e0a3      	b.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039fc:	3301      	adds	r3, #1
 80039fe:	d100      	bne.n	8003a02 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003a00:	e09f      	b.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a02:	f7fd fda1 	bl	8001548 <HAL_GetTick>
 8003a06:	0002      	movs	r2, r0
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d302      	bcc.n	8003a18 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d13d      	bne.n	8003a94 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a18:	f3ef 8310 	mrs	r3, PRIMASK
 8003a1c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a20:	647b      	str	r3, [r7, #68]	; 0x44
 8003a22:	2301      	movs	r3, #1
 8003a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a28:	f383 8810 	msr	PRIMASK, r3
}
 8003a2c:	46c0      	nop			; (mov r8, r8)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	494c      	ldr	r1, [pc, #304]	; (8003b6c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003a3a:	400a      	ands	r2, r1
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a40:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a44:	f383 8810 	msr	PRIMASK, r3
}
 8003a48:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a4e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a52:	643b      	str	r3, [r7, #64]	; 0x40
 8003a54:	2301      	movs	r3, #1
 8003a56:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5a:	f383 8810 	msr	PRIMASK, r3
}
 8003a5e:	46c0      	nop			; (mov r8, r8)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	689a      	ldr	r2, [r3, #8]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	438a      	bics	r2, r1
 8003a6e:	609a      	str	r2, [r3, #8]
 8003a70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a76:	f383 8810 	msr	PRIMASK, r3
}
 8003a7a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2220      	movs	r2, #32
 8003a86:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2274      	movs	r2, #116	; 0x74
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e067      	b.n	8003b64 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	d050      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	69da      	ldr	r2, [r3, #28]
 8003aa6:	2380      	movs	r3, #128	; 0x80
 8003aa8:	011b      	lsls	r3, r3, #4
 8003aaa:	401a      	ands	r2, r3
 8003aac:	2380      	movs	r3, #128	; 0x80
 8003aae:	011b      	lsls	r3, r3, #4
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d146      	bne.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2280      	movs	r2, #128	; 0x80
 8003aba:	0112      	lsls	r2, r2, #4
 8003abc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003abe:	f3ef 8310 	mrs	r3, PRIMASK
 8003ac2:	613b      	str	r3, [r7, #16]
  return(result);
 8003ac4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ac8:	2301      	movs	r3, #1
 8003aca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f383 8810 	msr	PRIMASK, r3
}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4923      	ldr	r1, [pc, #140]	; (8003b6c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003ae0:	400a      	ands	r2, r1
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ae6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	f383 8810 	msr	PRIMASK, r3
}
 8003aee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003af0:	f3ef 8310 	mrs	r3, PRIMASK
 8003af4:	61fb      	str	r3, [r7, #28]
  return(result);
 8003af6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003afa:	2301      	movs	r3, #1
 8003afc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	f383 8810 	msr	PRIMASK, r3
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2101      	movs	r1, #1
 8003b12:	438a      	bics	r2, r1
 8003b14:	609a      	str	r2, [r3, #8]
 8003b16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b18:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	f383 8810 	msr	PRIMASK, r3
}
 8003b20:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2220      	movs	r2, #32
 8003b26:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2280      	movs	r2, #128	; 0x80
 8003b32:	2120      	movs	r1, #32
 8003b34:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2274      	movs	r2, #116	; 0x74
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e010      	b.n	8003b64 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	69db      	ldr	r3, [r3, #28]
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	425a      	negs	r2, r3
 8003b52:	4153      	adcs	r3, r2
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	001a      	movs	r2, r3
 8003b58:	1dfb      	adds	r3, r7, #7
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d100      	bne.n	8003b62 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003b60:	e74b      	b.n	80039fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	0018      	movs	r0, r3
 8003b66:	46bd      	mov	sp, r7
 8003b68:	b014      	add	sp, #80	; 0x50
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	fffffe5f 	.word	0xfffffe5f

08003b70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b090      	sub	sp, #64	; 0x40
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	1dbb      	adds	r3, r7, #6
 8003b7c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	1dba      	adds	r2, r7, #6
 8003b88:	2158      	movs	r1, #88	; 0x58
 8003b8a:	8812      	ldrh	r2, [r2, #0]
 8003b8c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2280      	movs	r2, #128	; 0x80
 8003b92:	2100      	movs	r1, #0
 8003b94:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2222      	movs	r2, #34	; 0x22
 8003b9a:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d02b      	beq.n	8003bfc <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba8:	4a3f      	ldr	r2, [pc, #252]	; (8003ca8 <UART_Start_Receive_DMA+0x138>)
 8003baa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb0:	4a3e      	ldr	r2, [pc, #248]	; (8003cac <UART_Start_Receive_DMA+0x13c>)
 8003bb2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb8:	4a3d      	ldr	r2, [pc, #244]	; (8003cb0 <UART_Start_Receive_DMA+0x140>)
 8003bba:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	3324      	adds	r3, #36	; 0x24
 8003bce:	0019      	movs	r1, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd4:	001a      	movs	r2, r3
 8003bd6:	1dbb      	adds	r3, r7, #6
 8003bd8:	881b      	ldrh	r3, [r3, #0]
 8003bda:	f7fd fe09 	bl	80017f0 <HAL_DMA_Start_IT>
 8003bde:	1e03      	subs	r3, r0, #0
 8003be0:	d00c      	beq.n	8003bfc <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2280      	movs	r2, #128	; 0x80
 8003be6:	2110      	movs	r1, #16
 8003be8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2274      	movs	r2, #116	; 0x74
 8003bee:	2100      	movs	r1, #0
 8003bf0:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e050      	b.n	8003c9e <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2274      	movs	r2, #116	; 0x74
 8003c00:	2100      	movs	r1, #0
 8003c02:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c04:	f3ef 8310 	mrs	r3, PRIMASK
 8003c08:	613b      	str	r3, [r7, #16]
  return(result);
 8003c0a:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c0e:	2301      	movs	r3, #1
 8003c10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f383 8810 	msr	PRIMASK, r3
}
 8003c18:	46c0      	nop			; (mov r8, r8)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2180      	movs	r1, #128	; 0x80
 8003c26:	0049      	lsls	r1, r1, #1
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c2e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	f383 8810 	msr	PRIMASK, r3
}
 8003c36:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c38:	f3ef 8310 	mrs	r3, PRIMASK
 8003c3c:	61fb      	str	r3, [r7, #28]
  return(result);
 8003c3e:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c40:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c42:	2301      	movs	r3, #1
 8003c44:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c46:	6a3b      	ldr	r3, [r7, #32]
 8003c48:	f383 8810 	msr	PRIMASK, r3
}
 8003c4c:	46c0      	nop			; (mov r8, r8)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2101      	movs	r1, #1
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	609a      	str	r2, [r3, #8]
 8003c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c64:	f383 8810 	msr	PRIMASK, r3
}
 8003c68:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c6a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003c70:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c72:	637b      	str	r3, [r7, #52]	; 0x34
 8003c74:	2301      	movs	r3, #1
 8003c76:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7a:	f383 8810 	msr	PRIMASK, r3
}
 8003c7e:	46c0      	nop			; (mov r8, r8)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2140      	movs	r1, #64	; 0x40
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	609a      	str	r2, [r3, #8]
 8003c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c92:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c96:	f383 8810 	msr	PRIMASK, r3
}
 8003c9a:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b010      	add	sp, #64	; 0x40
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	08003e75 	.word	0x08003e75
 8003cac:	08003f99 	.word	0x08003f99
 8003cb0:	08003fd5 	.word	0x08003fd5

08003cb4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8003cc0:	60bb      	str	r3, [r7, #8]
  return(result);
 8003cc2:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003cc4:	617b      	str	r3, [r7, #20]
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f383 8810 	msr	PRIMASK, r3
}
 8003cd0:	46c0      	nop			; (mov r8, r8)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	21c0      	movs	r1, #192	; 0xc0
 8003cde:	438a      	bics	r2, r1
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f383 8810 	msr	PRIMASK, r3
}
 8003cec:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2220      	movs	r2, #32
 8003cf2:	679a      	str	r2, [r3, #120]	; 0x78
}
 8003cf4:	46c0      	nop			; (mov r8, r8)
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	b006      	add	sp, #24
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b08e      	sub	sp, #56	; 0x38
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d04:	f3ef 8310 	mrs	r3, PRIMASK
 8003d08:	617b      	str	r3, [r7, #20]
  return(result);
 8003d0a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d0c:	637b      	str	r3, [r7, #52]	; 0x34
 8003d0e:	2301      	movs	r3, #1
 8003d10:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	f383 8810 	msr	PRIMASK, r3
}
 8003d18:	46c0      	nop			; (mov r8, r8)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4925      	ldr	r1, [pc, #148]	; (8003dbc <UART_EndRxTransfer+0xc0>)
 8003d26:	400a      	ands	r2, r1
 8003d28:	601a      	str	r2, [r3, #0]
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	f383 8810 	msr	PRIMASK, r3
}
 8003d34:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d36:	f3ef 8310 	mrs	r3, PRIMASK
 8003d3a:	623b      	str	r3, [r7, #32]
  return(result);
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d3e:	633b      	str	r3, [r7, #48]	; 0x30
 8003d40:	2301      	movs	r3, #1
 8003d42:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d46:	f383 8810 	msr	PRIMASK, r3
}
 8003d4a:	46c0      	nop			; (mov r8, r8)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2101      	movs	r1, #1
 8003d58:	438a      	bics	r2, r1
 8003d5a:	609a      	str	r2, [r3, #8]
 8003d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d5e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d62:	f383 8810 	msr	PRIMASK, r3
}
 8003d66:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d118      	bne.n	8003da2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d70:	f3ef 8310 	mrs	r3, PRIMASK
 8003d74:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d76:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f383 8810 	msr	PRIMASK, r3
}
 8003d84:	46c0      	nop			; (mov r8, r8)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2110      	movs	r1, #16
 8003d92:	438a      	bics	r2, r1
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	f383 8810 	msr	PRIMASK, r3
}
 8003da0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2220      	movs	r2, #32
 8003da6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003db4:	46c0      	nop			; (mov r8, r8)
 8003db6:	46bd      	mov	sp, r7
 8003db8:	b00e      	add	sp, #56	; 0x38
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	fffffedf 	.word	0xfffffedf

08003dc0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b08c      	sub	sp, #48	; 0x30
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dcc:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	2b20      	cmp	r3, #32
 8003dd4:	d035      	beq.n	8003e42 <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 8003dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd8:	2252      	movs	r2, #82	; 0x52
 8003dda:	2100      	movs	r1, #0
 8003ddc:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dde:	f3ef 8310 	mrs	r3, PRIMASK
 8003de2:	60fb      	str	r3, [r7, #12]
  return(result);
 8003de4:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003de6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003de8:	2301      	movs	r3, #1
 8003dea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	f383 8810 	msr	PRIMASK, r3
}
 8003df2:	46c0      	nop			; (mov r8, r8)
 8003df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2180      	movs	r1, #128	; 0x80
 8003e00:	438a      	bics	r2, r1
 8003e02:	609a      	str	r2, [r3, #8]
 8003e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e06:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f383 8810 	msr	PRIMASK, r3
}
 8003e0e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e10:	f3ef 8310 	mrs	r3, PRIMASK
 8003e14:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e16:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e18:	627b      	str	r3, [r7, #36]	; 0x24
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	f383 8810 	msr	PRIMASK, r3
}
 8003e24:	46c0      	nop			; (mov r8, r8)
 8003e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2140      	movs	r1, #64	; 0x40
 8003e32:	430a      	orrs	r2, r1
 8003e34:	601a      	str	r2, [r3, #0]
 8003e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e38:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e3a:	6a3b      	ldr	r3, [r7, #32]
 8003e3c:	f383 8810 	msr	PRIMASK, r3
}
 8003e40:	e004      	b.n	8003e4c <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8003e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e44:	0018      	movs	r0, r3
 8003e46:	f7ff fb6b 	bl	8003520 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003e4a:	46c0      	nop			; (mov r8, r8)
 8003e4c:	46c0      	nop			; (mov r8, r8)
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	b00c      	add	sp, #48	; 0x30
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	0018      	movs	r0, r3
 8003e66:	f7ff fb63 	bl	8003530 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	b004      	add	sp, #16
 8003e70:	bd80      	pop	{r7, pc}
	...

08003e74 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b094      	sub	sp, #80	; 0x50
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	2b20      	cmp	r3, #32
 8003e88:	d06e      	beq.n	8003f68 <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 8003e8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e8c:	225a      	movs	r2, #90	; 0x5a
 8003e8e:	2100      	movs	r1, #0
 8003e90:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e92:	f3ef 8310 	mrs	r3, PRIMASK
 8003e96:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e98:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e9a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f383 8810 	msr	PRIMASK, r3
}
 8003ea6:	46c0      	nop			; (mov r8, r8)
 8003ea8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4938      	ldr	r1, [pc, #224]	; (8003f94 <UART_DMAReceiveCplt+0x120>)
 8003eb4:	400a      	ands	r2, r1
 8003eb6:	601a      	str	r2, [r3, #0]
 8003eb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ebc:	6a3b      	ldr	r3, [r7, #32]
 8003ebe:	f383 8810 	msr	PRIMASK, r3
}
 8003ec2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ec8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ecc:	647b      	str	r3, [r7, #68]	; 0x44
 8003ece:	2301      	movs	r3, #1
 8003ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ed4:	f383 8810 	msr	PRIMASK, r3
}
 8003ed8:	46c0      	nop			; (mov r8, r8)
 8003eda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689a      	ldr	r2, [r3, #8]
 8003ee0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2101      	movs	r1, #1
 8003ee6:	438a      	bics	r2, r1
 8003ee8:	609a      	str	r2, [r3, #8]
 8003eea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003eec:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef0:	f383 8810 	msr	PRIMASK, r3
}
 8003ef4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ef6:	f3ef 8310 	mrs	r3, PRIMASK
 8003efa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003efe:	643b      	str	r3, [r7, #64]	; 0x40
 8003f00:	2301      	movs	r3, #1
 8003f02:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f06:	f383 8810 	msr	PRIMASK, r3
}
 8003f0a:	46c0      	nop			; (mov r8, r8)
 8003f0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689a      	ldr	r2, [r3, #8]
 8003f12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2140      	movs	r1, #64	; 0x40
 8003f18:	438a      	bics	r2, r1
 8003f1a:	609a      	str	r2, [r3, #8]
 8003f1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f1e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f22:	f383 8810 	msr	PRIMASK, r3
}
 8003f26:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d118      	bne.n	8003f68 <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f36:	f3ef 8310 	mrs	r3, PRIMASK
 8003f3a:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f40:	2301      	movs	r3, #1
 8003f42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f383 8810 	msr	PRIMASK, r3
}
 8003f4a:	46c0      	nop			; (mov r8, r8)
 8003f4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2110      	movs	r1, #16
 8003f58:	438a      	bics	r2, r1
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f5e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f383 8810 	msr	PRIMASK, r3
}
 8003f66:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d108      	bne.n	8003f82 <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f72:	2258      	movs	r2, #88	; 0x58
 8003f74:	5a9a      	ldrh	r2, [r3, r2]
 8003f76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f78:	0011      	movs	r1, r2
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	f7fc fd6c 	bl	8000a58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003f80:	e003      	b.n	8003f8a <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 8003f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f84:	0018      	movs	r0, r3
 8003f86:	f7ff fadb 	bl	8003540 <HAL_UART_RxCpltCallback>
}
 8003f8a:	46c0      	nop			; (mov r8, r8)
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	b014      	add	sp, #80	; 0x50
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	46c0      	nop			; (mov r8, r8)
 8003f94:	fffffeff 	.word	0xfffffeff

08003f98 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d10a      	bne.n	8003fc4 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2258      	movs	r2, #88	; 0x58
 8003fb2:	5a9b      	ldrh	r3, [r3, r2]
 8003fb4:	085b      	lsrs	r3, r3, #1
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	0011      	movs	r1, r2
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f7fc fd4b 	bl	8000a58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003fc2:	e003      	b.n	8003fcc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	f7ff fac2 	bl	8003550 <HAL_UART_RxHalfCpltCallback>
}
 8003fcc:	46c0      	nop			; (mov r8, r8)
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b004      	add	sp, #16
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b086      	sub	sp, #24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fe6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fec:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	2280      	movs	r2, #128	; 0x80
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	2b80      	cmp	r3, #128	; 0x80
 8003ffa:	d10a      	bne.n	8004012 <UART_DMAError+0x3e>
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	2b21      	cmp	r3, #33	; 0x21
 8004000:	d107      	bne.n	8004012 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	2252      	movs	r2, #82	; 0x52
 8004006:	2100      	movs	r1, #0
 8004008:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	0018      	movs	r0, r3
 800400e:	f7ff fe51 	bl	8003cb4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	2240      	movs	r2, #64	; 0x40
 800401a:	4013      	ands	r3, r2
 800401c:	2b40      	cmp	r3, #64	; 0x40
 800401e:	d10a      	bne.n	8004036 <UART_DMAError+0x62>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2b22      	cmp	r3, #34	; 0x22
 8004024:	d107      	bne.n	8004036 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	225a      	movs	r2, #90	; 0x5a
 800402a:	2100      	movs	r1, #0
 800402c:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	0018      	movs	r0, r3
 8004032:	f7ff fe63 	bl	8003cfc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2280      	movs	r2, #128	; 0x80
 800403a:	589b      	ldr	r3, [r3, r2]
 800403c:	2210      	movs	r2, #16
 800403e:	431a      	orrs	r2, r3
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	2180      	movs	r1, #128	; 0x80
 8004044:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	0018      	movs	r0, r3
 800404a:	f7ff fa89 	bl	8003560 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800404e:	46c0      	nop			; (mov r8, r8)
 8004050:	46bd      	mov	sp, r7
 8004052:	b006      	add	sp, #24
 8004054:	bd80      	pop	{r7, pc}

08004056 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004062:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	225a      	movs	r2, #90	; 0x5a
 8004068:	2100      	movs	r1, #0
 800406a:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2252      	movs	r2, #82	; 0x52
 8004070:	2100      	movs	r1, #0
 8004072:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	0018      	movs	r0, r3
 8004078:	f7ff fa72 	bl	8003560 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800407c:	46c0      	nop			; (mov r8, r8)
 800407e:	46bd      	mov	sp, r7
 8004080:	b004      	add	sp, #16
 8004082:	bd80      	pop	{r7, pc}

08004084 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800408c:	f3ef 8310 	mrs	r3, PRIMASK
 8004090:	60bb      	str	r3, [r7, #8]
  return(result);
 8004092:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004094:	617b      	str	r3, [r7, #20]
 8004096:	2301      	movs	r3, #1
 8004098:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f383 8810 	msr	PRIMASK, r3
}
 80040a0:	46c0      	nop			; (mov r8, r8)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2140      	movs	r1, #64	; 0x40
 80040ae:	438a      	bics	r2, r1
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	f383 8810 	msr	PRIMASK, r3
}
 80040bc:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2220      	movs	r2, #32
 80040c2:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	0018      	movs	r0, r3
 80040ce:	f7ff fa27 	bl	8003520 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040d2:	46c0      	nop			; (mov r8, r8)
 80040d4:	46bd      	mov	sp, r7
 80040d6:	b006      	add	sp, #24
 80040d8:	bd80      	pop	{r7, pc}

080040da <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80040da:	b580      	push	{r7, lr}
 80040dc:	b082      	sub	sp, #8
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	46bd      	mov	sp, r7
 80040e6:	b002      	add	sp, #8
 80040e8:	bd80      	pop	{r7, pc}

080040ea <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040ea:	b5b0      	push	{r4, r5, r7, lr}
 80040ec:	b08a      	sub	sp, #40	; 0x28
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	60f8      	str	r0, [r7, #12]
 80040f2:	60b9      	str	r1, [r7, #8]
 80040f4:	1dbb      	adds	r3, r7, #6
 80040f6:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040fc:	2b20      	cmp	r3, #32
 80040fe:	d15e      	bne.n	80041be <HAL_UARTEx_ReceiveToIdle_DMA+0xd4>
  {
    if ((pData == NULL) || (Size == 0U))
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8004106:	1dbb      	adds	r3, r7, #6
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e056      	b.n	80041c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	2380      	movs	r3, #128	; 0x80
 8004118:	015b      	lsls	r3, r3, #5
 800411a:	429a      	cmp	r2, r3
 800411c:	d109      	bne.n	8004132 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d105      	bne.n	8004132 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	2201      	movs	r2, #1
 800412a:	4013      	ands	r3, r2
 800412c:	d001      	beq.n	8004132 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
      {
        return  HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e046      	b.n	80041c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
      }
    }

    __HAL_LOCK(huart);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2274      	movs	r2, #116	; 0x74
 8004136:	5c9b      	ldrb	r3, [r3, r2]
 8004138:	2b01      	cmp	r3, #1
 800413a:	d101      	bne.n	8004140 <HAL_UARTEx_ReceiveToIdle_DMA+0x56>
 800413c:	2302      	movs	r3, #2
 800413e:	e03f      	b.n	80041c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2274      	movs	r2, #116	; 0x74
 8004144:	2101      	movs	r1, #1
 8004146:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2201      	movs	r2, #1
 800414c:	661a      	str	r2, [r3, #96]	; 0x60

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800414e:	2527      	movs	r5, #39	; 0x27
 8004150:	197c      	adds	r4, r7, r5
 8004152:	1dbb      	adds	r3, r7, #6
 8004154:	881a      	ldrh	r2, [r3, #0]
 8004156:	68b9      	ldr	r1, [r7, #8]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	0018      	movs	r0, r3
 800415c:	f7ff fd08 	bl	8003b70 <UART_Start_Receive_DMA>
 8004160:	0003      	movs	r3, r0
 8004162:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004164:	197b      	adds	r3, r7, r5
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d124      	bne.n	80041b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xcc>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004170:	2b01      	cmp	r3, #1
 8004172:	d11c      	bne.n	80041ae <HAL_UARTEx_ReceiveToIdle_DMA+0xc4>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2210      	movs	r2, #16
 800417a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800417c:	f3ef 8310 	mrs	r3, PRIMASK
 8004180:	617b      	str	r3, [r7, #20]
  return(result);
 8004182:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004184:	623b      	str	r3, [r7, #32]
 8004186:	2301      	movs	r3, #1
 8004188:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	f383 8810 	msr	PRIMASK, r3
}
 8004190:	46c0      	nop			; (mov r8, r8)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2110      	movs	r1, #16
 800419e:	430a      	orrs	r2, r1
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	f383 8810 	msr	PRIMASK, r3
}
 80041ac:	e003      	b.n	80041b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xcc>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80041ae:	2327      	movs	r3, #39	; 0x27
 80041b0:	18fb      	adds	r3, r7, r3
 80041b2:	2201      	movs	r2, #1
 80041b4:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 80041b6:	2327      	movs	r3, #39	; 0x27
 80041b8:	18fb      	adds	r3, r7, r3
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	e000      	b.n	80041c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 80041be:	2302      	movs	r3, #2
  }
}
 80041c0:	0018      	movs	r0, r3
 80041c2:	46bd      	mov	sp, r7
 80041c4:	b00a      	add	sp, #40	; 0x28
 80041c6:	bdb0      	pop	{r4, r5, r7, pc}

080041c8 <__errno>:
 80041c8:	4b01      	ldr	r3, [pc, #4]	; (80041d0 <__errno+0x8>)
 80041ca:	6818      	ldr	r0, [r3, #0]
 80041cc:	4770      	bx	lr
 80041ce:	46c0      	nop			; (mov r8, r8)
 80041d0:	20000014 	.word	0x20000014

080041d4 <__libc_init_array>:
 80041d4:	b570      	push	{r4, r5, r6, lr}
 80041d6:	2600      	movs	r6, #0
 80041d8:	4d0c      	ldr	r5, [pc, #48]	; (800420c <__libc_init_array+0x38>)
 80041da:	4c0d      	ldr	r4, [pc, #52]	; (8004210 <__libc_init_array+0x3c>)
 80041dc:	1b64      	subs	r4, r4, r5
 80041de:	10a4      	asrs	r4, r4, #2
 80041e0:	42a6      	cmp	r6, r4
 80041e2:	d109      	bne.n	80041f8 <__libc_init_array+0x24>
 80041e4:	2600      	movs	r6, #0
 80041e6:	f000 fc9d 	bl	8004b24 <_init>
 80041ea:	4d0a      	ldr	r5, [pc, #40]	; (8004214 <__libc_init_array+0x40>)
 80041ec:	4c0a      	ldr	r4, [pc, #40]	; (8004218 <__libc_init_array+0x44>)
 80041ee:	1b64      	subs	r4, r4, r5
 80041f0:	10a4      	asrs	r4, r4, #2
 80041f2:	42a6      	cmp	r6, r4
 80041f4:	d105      	bne.n	8004202 <__libc_init_array+0x2e>
 80041f6:	bd70      	pop	{r4, r5, r6, pc}
 80041f8:	00b3      	lsls	r3, r6, #2
 80041fa:	58eb      	ldr	r3, [r5, r3]
 80041fc:	4798      	blx	r3
 80041fe:	3601      	adds	r6, #1
 8004200:	e7ee      	b.n	80041e0 <__libc_init_array+0xc>
 8004202:	00b3      	lsls	r3, r6, #2
 8004204:	58eb      	ldr	r3, [r5, r3]
 8004206:	4798      	blx	r3
 8004208:	3601      	adds	r6, #1
 800420a:	e7f2      	b.n	80041f2 <__libc_init_array+0x1e>
 800420c:	08004cd4 	.word	0x08004cd4
 8004210:	08004cd4 	.word	0x08004cd4
 8004214:	08004cd4 	.word	0x08004cd4
 8004218:	08004cd8 	.word	0x08004cd8

0800421c <memcpy>:
 800421c:	2300      	movs	r3, #0
 800421e:	b510      	push	{r4, lr}
 8004220:	429a      	cmp	r2, r3
 8004222:	d100      	bne.n	8004226 <memcpy+0xa>
 8004224:	bd10      	pop	{r4, pc}
 8004226:	5ccc      	ldrb	r4, [r1, r3]
 8004228:	54c4      	strb	r4, [r0, r3]
 800422a:	3301      	adds	r3, #1
 800422c:	e7f8      	b.n	8004220 <memcpy+0x4>

0800422e <memset>:
 800422e:	0003      	movs	r3, r0
 8004230:	1882      	adds	r2, r0, r2
 8004232:	4293      	cmp	r3, r2
 8004234:	d100      	bne.n	8004238 <memset+0xa>
 8004236:	4770      	bx	lr
 8004238:	7019      	strb	r1, [r3, #0]
 800423a:	3301      	adds	r3, #1
 800423c:	e7f9      	b.n	8004232 <memset+0x4>
	...

08004240 <siprintf>:
 8004240:	b40e      	push	{r1, r2, r3}
 8004242:	b500      	push	{lr}
 8004244:	490b      	ldr	r1, [pc, #44]	; (8004274 <siprintf+0x34>)
 8004246:	b09c      	sub	sp, #112	; 0x70
 8004248:	ab1d      	add	r3, sp, #116	; 0x74
 800424a:	9002      	str	r0, [sp, #8]
 800424c:	9006      	str	r0, [sp, #24]
 800424e:	9107      	str	r1, [sp, #28]
 8004250:	9104      	str	r1, [sp, #16]
 8004252:	4809      	ldr	r0, [pc, #36]	; (8004278 <siprintf+0x38>)
 8004254:	4909      	ldr	r1, [pc, #36]	; (800427c <siprintf+0x3c>)
 8004256:	cb04      	ldmia	r3!, {r2}
 8004258:	9105      	str	r1, [sp, #20]
 800425a:	6800      	ldr	r0, [r0, #0]
 800425c:	a902      	add	r1, sp, #8
 800425e:	9301      	str	r3, [sp, #4]
 8004260:	f000 f882 	bl	8004368 <_svfiprintf_r>
 8004264:	2300      	movs	r3, #0
 8004266:	9a02      	ldr	r2, [sp, #8]
 8004268:	7013      	strb	r3, [r2, #0]
 800426a:	b01c      	add	sp, #112	; 0x70
 800426c:	bc08      	pop	{r3}
 800426e:	b003      	add	sp, #12
 8004270:	4718      	bx	r3
 8004272:	46c0      	nop			; (mov r8, r8)
 8004274:	7fffffff 	.word	0x7fffffff
 8004278:	20000014 	.word	0x20000014
 800427c:	ffff0208 	.word	0xffff0208

08004280 <strncmp>:
 8004280:	b530      	push	{r4, r5, lr}
 8004282:	0005      	movs	r5, r0
 8004284:	1e10      	subs	r0, r2, #0
 8004286:	d008      	beq.n	800429a <strncmp+0x1a>
 8004288:	2400      	movs	r4, #0
 800428a:	3a01      	subs	r2, #1
 800428c:	5d2b      	ldrb	r3, [r5, r4]
 800428e:	5d08      	ldrb	r0, [r1, r4]
 8004290:	4283      	cmp	r3, r0
 8004292:	d101      	bne.n	8004298 <strncmp+0x18>
 8004294:	4294      	cmp	r4, r2
 8004296:	d101      	bne.n	800429c <strncmp+0x1c>
 8004298:	1a18      	subs	r0, r3, r0
 800429a:	bd30      	pop	{r4, r5, pc}
 800429c:	3401      	adds	r4, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f4      	bne.n	800428c <strncmp+0xc>
 80042a2:	e7f9      	b.n	8004298 <strncmp+0x18>

080042a4 <__ssputs_r>:
 80042a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042a6:	688e      	ldr	r6, [r1, #8]
 80042a8:	b085      	sub	sp, #20
 80042aa:	0007      	movs	r7, r0
 80042ac:	000c      	movs	r4, r1
 80042ae:	9203      	str	r2, [sp, #12]
 80042b0:	9301      	str	r3, [sp, #4]
 80042b2:	429e      	cmp	r6, r3
 80042b4:	d83c      	bhi.n	8004330 <__ssputs_r+0x8c>
 80042b6:	2390      	movs	r3, #144	; 0x90
 80042b8:	898a      	ldrh	r2, [r1, #12]
 80042ba:	00db      	lsls	r3, r3, #3
 80042bc:	421a      	tst	r2, r3
 80042be:	d034      	beq.n	800432a <__ssputs_r+0x86>
 80042c0:	6909      	ldr	r1, [r1, #16]
 80042c2:	6823      	ldr	r3, [r4, #0]
 80042c4:	6960      	ldr	r0, [r4, #20]
 80042c6:	1a5b      	subs	r3, r3, r1
 80042c8:	9302      	str	r3, [sp, #8]
 80042ca:	2303      	movs	r3, #3
 80042cc:	4343      	muls	r3, r0
 80042ce:	0fdd      	lsrs	r5, r3, #31
 80042d0:	18ed      	adds	r5, r5, r3
 80042d2:	9b01      	ldr	r3, [sp, #4]
 80042d4:	9802      	ldr	r0, [sp, #8]
 80042d6:	3301      	adds	r3, #1
 80042d8:	181b      	adds	r3, r3, r0
 80042da:	106d      	asrs	r5, r5, #1
 80042dc:	42ab      	cmp	r3, r5
 80042de:	d900      	bls.n	80042e2 <__ssputs_r+0x3e>
 80042e0:	001d      	movs	r5, r3
 80042e2:	0553      	lsls	r3, r2, #21
 80042e4:	d532      	bpl.n	800434c <__ssputs_r+0xa8>
 80042e6:	0029      	movs	r1, r5
 80042e8:	0038      	movs	r0, r7
 80042ea:	f000 fb49 	bl	8004980 <_malloc_r>
 80042ee:	1e06      	subs	r6, r0, #0
 80042f0:	d109      	bne.n	8004306 <__ssputs_r+0x62>
 80042f2:	230c      	movs	r3, #12
 80042f4:	603b      	str	r3, [r7, #0]
 80042f6:	2340      	movs	r3, #64	; 0x40
 80042f8:	2001      	movs	r0, #1
 80042fa:	89a2      	ldrh	r2, [r4, #12]
 80042fc:	4240      	negs	r0, r0
 80042fe:	4313      	orrs	r3, r2
 8004300:	81a3      	strh	r3, [r4, #12]
 8004302:	b005      	add	sp, #20
 8004304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004306:	9a02      	ldr	r2, [sp, #8]
 8004308:	6921      	ldr	r1, [r4, #16]
 800430a:	f7ff ff87 	bl	800421c <memcpy>
 800430e:	89a3      	ldrh	r3, [r4, #12]
 8004310:	4a14      	ldr	r2, [pc, #80]	; (8004364 <__ssputs_r+0xc0>)
 8004312:	401a      	ands	r2, r3
 8004314:	2380      	movs	r3, #128	; 0x80
 8004316:	4313      	orrs	r3, r2
 8004318:	81a3      	strh	r3, [r4, #12]
 800431a:	9b02      	ldr	r3, [sp, #8]
 800431c:	6126      	str	r6, [r4, #16]
 800431e:	18f6      	adds	r6, r6, r3
 8004320:	6026      	str	r6, [r4, #0]
 8004322:	6165      	str	r5, [r4, #20]
 8004324:	9e01      	ldr	r6, [sp, #4]
 8004326:	1aed      	subs	r5, r5, r3
 8004328:	60a5      	str	r5, [r4, #8]
 800432a:	9b01      	ldr	r3, [sp, #4]
 800432c:	429e      	cmp	r6, r3
 800432e:	d900      	bls.n	8004332 <__ssputs_r+0x8e>
 8004330:	9e01      	ldr	r6, [sp, #4]
 8004332:	0032      	movs	r2, r6
 8004334:	9903      	ldr	r1, [sp, #12]
 8004336:	6820      	ldr	r0, [r4, #0]
 8004338:	f000 faa3 	bl	8004882 <memmove>
 800433c:	68a3      	ldr	r3, [r4, #8]
 800433e:	2000      	movs	r0, #0
 8004340:	1b9b      	subs	r3, r3, r6
 8004342:	60a3      	str	r3, [r4, #8]
 8004344:	6823      	ldr	r3, [r4, #0]
 8004346:	199e      	adds	r6, r3, r6
 8004348:	6026      	str	r6, [r4, #0]
 800434a:	e7da      	b.n	8004302 <__ssputs_r+0x5e>
 800434c:	002a      	movs	r2, r5
 800434e:	0038      	movs	r0, r7
 8004350:	f000 fb8c 	bl	8004a6c <_realloc_r>
 8004354:	1e06      	subs	r6, r0, #0
 8004356:	d1e0      	bne.n	800431a <__ssputs_r+0x76>
 8004358:	0038      	movs	r0, r7
 800435a:	6921      	ldr	r1, [r4, #16]
 800435c:	f000 faa4 	bl	80048a8 <_free_r>
 8004360:	e7c7      	b.n	80042f2 <__ssputs_r+0x4e>
 8004362:	46c0      	nop			; (mov r8, r8)
 8004364:	fffffb7f 	.word	0xfffffb7f

08004368 <_svfiprintf_r>:
 8004368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800436a:	b0a1      	sub	sp, #132	; 0x84
 800436c:	9003      	str	r0, [sp, #12]
 800436e:	001d      	movs	r5, r3
 8004370:	898b      	ldrh	r3, [r1, #12]
 8004372:	000f      	movs	r7, r1
 8004374:	0016      	movs	r6, r2
 8004376:	061b      	lsls	r3, r3, #24
 8004378:	d511      	bpl.n	800439e <_svfiprintf_r+0x36>
 800437a:	690b      	ldr	r3, [r1, #16]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d10e      	bne.n	800439e <_svfiprintf_r+0x36>
 8004380:	2140      	movs	r1, #64	; 0x40
 8004382:	f000 fafd 	bl	8004980 <_malloc_r>
 8004386:	6038      	str	r0, [r7, #0]
 8004388:	6138      	str	r0, [r7, #16]
 800438a:	2800      	cmp	r0, #0
 800438c:	d105      	bne.n	800439a <_svfiprintf_r+0x32>
 800438e:	230c      	movs	r3, #12
 8004390:	9a03      	ldr	r2, [sp, #12]
 8004392:	3801      	subs	r0, #1
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	b021      	add	sp, #132	; 0x84
 8004398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800439a:	2340      	movs	r3, #64	; 0x40
 800439c:	617b      	str	r3, [r7, #20]
 800439e:	2300      	movs	r3, #0
 80043a0:	ac08      	add	r4, sp, #32
 80043a2:	6163      	str	r3, [r4, #20]
 80043a4:	3320      	adds	r3, #32
 80043a6:	7663      	strb	r3, [r4, #25]
 80043a8:	3310      	adds	r3, #16
 80043aa:	76a3      	strb	r3, [r4, #26]
 80043ac:	9507      	str	r5, [sp, #28]
 80043ae:	0035      	movs	r5, r6
 80043b0:	782b      	ldrb	r3, [r5, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <_svfiprintf_r+0x52>
 80043b6:	2b25      	cmp	r3, #37	; 0x25
 80043b8:	d147      	bne.n	800444a <_svfiprintf_r+0xe2>
 80043ba:	1bab      	subs	r3, r5, r6
 80043bc:	9305      	str	r3, [sp, #20]
 80043be:	42b5      	cmp	r5, r6
 80043c0:	d00c      	beq.n	80043dc <_svfiprintf_r+0x74>
 80043c2:	0032      	movs	r2, r6
 80043c4:	0039      	movs	r1, r7
 80043c6:	9803      	ldr	r0, [sp, #12]
 80043c8:	f7ff ff6c 	bl	80042a4 <__ssputs_r>
 80043cc:	1c43      	adds	r3, r0, #1
 80043ce:	d100      	bne.n	80043d2 <_svfiprintf_r+0x6a>
 80043d0:	e0ae      	b.n	8004530 <_svfiprintf_r+0x1c8>
 80043d2:	6962      	ldr	r2, [r4, #20]
 80043d4:	9b05      	ldr	r3, [sp, #20]
 80043d6:	4694      	mov	ip, r2
 80043d8:	4463      	add	r3, ip
 80043da:	6163      	str	r3, [r4, #20]
 80043dc:	782b      	ldrb	r3, [r5, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d100      	bne.n	80043e4 <_svfiprintf_r+0x7c>
 80043e2:	e0a5      	b.n	8004530 <_svfiprintf_r+0x1c8>
 80043e4:	2201      	movs	r2, #1
 80043e6:	2300      	movs	r3, #0
 80043e8:	4252      	negs	r2, r2
 80043ea:	6062      	str	r2, [r4, #4]
 80043ec:	a904      	add	r1, sp, #16
 80043ee:	3254      	adds	r2, #84	; 0x54
 80043f0:	1852      	adds	r2, r2, r1
 80043f2:	1c6e      	adds	r6, r5, #1
 80043f4:	6023      	str	r3, [r4, #0]
 80043f6:	60e3      	str	r3, [r4, #12]
 80043f8:	60a3      	str	r3, [r4, #8]
 80043fa:	7013      	strb	r3, [r2, #0]
 80043fc:	65a3      	str	r3, [r4, #88]	; 0x58
 80043fe:	2205      	movs	r2, #5
 8004400:	7831      	ldrb	r1, [r6, #0]
 8004402:	4854      	ldr	r0, [pc, #336]	; (8004554 <_svfiprintf_r+0x1ec>)
 8004404:	f000 fa32 	bl	800486c <memchr>
 8004408:	1c75      	adds	r5, r6, #1
 800440a:	2800      	cmp	r0, #0
 800440c:	d11f      	bne.n	800444e <_svfiprintf_r+0xe6>
 800440e:	6822      	ldr	r2, [r4, #0]
 8004410:	06d3      	lsls	r3, r2, #27
 8004412:	d504      	bpl.n	800441e <_svfiprintf_r+0xb6>
 8004414:	2353      	movs	r3, #83	; 0x53
 8004416:	a904      	add	r1, sp, #16
 8004418:	185b      	adds	r3, r3, r1
 800441a:	2120      	movs	r1, #32
 800441c:	7019      	strb	r1, [r3, #0]
 800441e:	0713      	lsls	r3, r2, #28
 8004420:	d504      	bpl.n	800442c <_svfiprintf_r+0xc4>
 8004422:	2353      	movs	r3, #83	; 0x53
 8004424:	a904      	add	r1, sp, #16
 8004426:	185b      	adds	r3, r3, r1
 8004428:	212b      	movs	r1, #43	; 0x2b
 800442a:	7019      	strb	r1, [r3, #0]
 800442c:	7833      	ldrb	r3, [r6, #0]
 800442e:	2b2a      	cmp	r3, #42	; 0x2a
 8004430:	d016      	beq.n	8004460 <_svfiprintf_r+0xf8>
 8004432:	0035      	movs	r5, r6
 8004434:	2100      	movs	r1, #0
 8004436:	200a      	movs	r0, #10
 8004438:	68e3      	ldr	r3, [r4, #12]
 800443a:	782a      	ldrb	r2, [r5, #0]
 800443c:	1c6e      	adds	r6, r5, #1
 800443e:	3a30      	subs	r2, #48	; 0x30
 8004440:	2a09      	cmp	r2, #9
 8004442:	d94e      	bls.n	80044e2 <_svfiprintf_r+0x17a>
 8004444:	2900      	cmp	r1, #0
 8004446:	d111      	bne.n	800446c <_svfiprintf_r+0x104>
 8004448:	e017      	b.n	800447a <_svfiprintf_r+0x112>
 800444a:	3501      	adds	r5, #1
 800444c:	e7b0      	b.n	80043b0 <_svfiprintf_r+0x48>
 800444e:	4b41      	ldr	r3, [pc, #260]	; (8004554 <_svfiprintf_r+0x1ec>)
 8004450:	6822      	ldr	r2, [r4, #0]
 8004452:	1ac0      	subs	r0, r0, r3
 8004454:	2301      	movs	r3, #1
 8004456:	4083      	lsls	r3, r0
 8004458:	4313      	orrs	r3, r2
 800445a:	002e      	movs	r6, r5
 800445c:	6023      	str	r3, [r4, #0]
 800445e:	e7ce      	b.n	80043fe <_svfiprintf_r+0x96>
 8004460:	9b07      	ldr	r3, [sp, #28]
 8004462:	1d19      	adds	r1, r3, #4
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	9107      	str	r1, [sp, #28]
 8004468:	2b00      	cmp	r3, #0
 800446a:	db01      	blt.n	8004470 <_svfiprintf_r+0x108>
 800446c:	930b      	str	r3, [sp, #44]	; 0x2c
 800446e:	e004      	b.n	800447a <_svfiprintf_r+0x112>
 8004470:	425b      	negs	r3, r3
 8004472:	60e3      	str	r3, [r4, #12]
 8004474:	2302      	movs	r3, #2
 8004476:	4313      	orrs	r3, r2
 8004478:	6023      	str	r3, [r4, #0]
 800447a:	782b      	ldrb	r3, [r5, #0]
 800447c:	2b2e      	cmp	r3, #46	; 0x2e
 800447e:	d10a      	bne.n	8004496 <_svfiprintf_r+0x12e>
 8004480:	786b      	ldrb	r3, [r5, #1]
 8004482:	2b2a      	cmp	r3, #42	; 0x2a
 8004484:	d135      	bne.n	80044f2 <_svfiprintf_r+0x18a>
 8004486:	9b07      	ldr	r3, [sp, #28]
 8004488:	3502      	adds	r5, #2
 800448a:	1d1a      	adds	r2, r3, #4
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	9207      	str	r2, [sp, #28]
 8004490:	2b00      	cmp	r3, #0
 8004492:	db2b      	blt.n	80044ec <_svfiprintf_r+0x184>
 8004494:	9309      	str	r3, [sp, #36]	; 0x24
 8004496:	4e30      	ldr	r6, [pc, #192]	; (8004558 <_svfiprintf_r+0x1f0>)
 8004498:	2203      	movs	r2, #3
 800449a:	0030      	movs	r0, r6
 800449c:	7829      	ldrb	r1, [r5, #0]
 800449e:	f000 f9e5 	bl	800486c <memchr>
 80044a2:	2800      	cmp	r0, #0
 80044a4:	d006      	beq.n	80044b4 <_svfiprintf_r+0x14c>
 80044a6:	2340      	movs	r3, #64	; 0x40
 80044a8:	1b80      	subs	r0, r0, r6
 80044aa:	4083      	lsls	r3, r0
 80044ac:	6822      	ldr	r2, [r4, #0]
 80044ae:	3501      	adds	r5, #1
 80044b0:	4313      	orrs	r3, r2
 80044b2:	6023      	str	r3, [r4, #0]
 80044b4:	7829      	ldrb	r1, [r5, #0]
 80044b6:	2206      	movs	r2, #6
 80044b8:	4828      	ldr	r0, [pc, #160]	; (800455c <_svfiprintf_r+0x1f4>)
 80044ba:	1c6e      	adds	r6, r5, #1
 80044bc:	7621      	strb	r1, [r4, #24]
 80044be:	f000 f9d5 	bl	800486c <memchr>
 80044c2:	2800      	cmp	r0, #0
 80044c4:	d03c      	beq.n	8004540 <_svfiprintf_r+0x1d8>
 80044c6:	4b26      	ldr	r3, [pc, #152]	; (8004560 <_svfiprintf_r+0x1f8>)
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d125      	bne.n	8004518 <_svfiprintf_r+0x1b0>
 80044cc:	2207      	movs	r2, #7
 80044ce:	9b07      	ldr	r3, [sp, #28]
 80044d0:	3307      	adds	r3, #7
 80044d2:	4393      	bics	r3, r2
 80044d4:	3308      	adds	r3, #8
 80044d6:	9307      	str	r3, [sp, #28]
 80044d8:	6963      	ldr	r3, [r4, #20]
 80044da:	9a04      	ldr	r2, [sp, #16]
 80044dc:	189b      	adds	r3, r3, r2
 80044de:	6163      	str	r3, [r4, #20]
 80044e0:	e765      	b.n	80043ae <_svfiprintf_r+0x46>
 80044e2:	4343      	muls	r3, r0
 80044e4:	0035      	movs	r5, r6
 80044e6:	2101      	movs	r1, #1
 80044e8:	189b      	adds	r3, r3, r2
 80044ea:	e7a6      	b.n	800443a <_svfiprintf_r+0xd2>
 80044ec:	2301      	movs	r3, #1
 80044ee:	425b      	negs	r3, r3
 80044f0:	e7d0      	b.n	8004494 <_svfiprintf_r+0x12c>
 80044f2:	2300      	movs	r3, #0
 80044f4:	200a      	movs	r0, #10
 80044f6:	001a      	movs	r2, r3
 80044f8:	3501      	adds	r5, #1
 80044fa:	6063      	str	r3, [r4, #4]
 80044fc:	7829      	ldrb	r1, [r5, #0]
 80044fe:	1c6e      	adds	r6, r5, #1
 8004500:	3930      	subs	r1, #48	; 0x30
 8004502:	2909      	cmp	r1, #9
 8004504:	d903      	bls.n	800450e <_svfiprintf_r+0x1a6>
 8004506:	2b00      	cmp	r3, #0
 8004508:	d0c5      	beq.n	8004496 <_svfiprintf_r+0x12e>
 800450a:	9209      	str	r2, [sp, #36]	; 0x24
 800450c:	e7c3      	b.n	8004496 <_svfiprintf_r+0x12e>
 800450e:	4342      	muls	r2, r0
 8004510:	0035      	movs	r5, r6
 8004512:	2301      	movs	r3, #1
 8004514:	1852      	adds	r2, r2, r1
 8004516:	e7f1      	b.n	80044fc <_svfiprintf_r+0x194>
 8004518:	ab07      	add	r3, sp, #28
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	003a      	movs	r2, r7
 800451e:	0021      	movs	r1, r4
 8004520:	4b10      	ldr	r3, [pc, #64]	; (8004564 <_svfiprintf_r+0x1fc>)
 8004522:	9803      	ldr	r0, [sp, #12]
 8004524:	e000      	b.n	8004528 <_svfiprintf_r+0x1c0>
 8004526:	bf00      	nop
 8004528:	9004      	str	r0, [sp, #16]
 800452a:	9b04      	ldr	r3, [sp, #16]
 800452c:	3301      	adds	r3, #1
 800452e:	d1d3      	bne.n	80044d8 <_svfiprintf_r+0x170>
 8004530:	89bb      	ldrh	r3, [r7, #12]
 8004532:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004534:	065b      	lsls	r3, r3, #25
 8004536:	d400      	bmi.n	800453a <_svfiprintf_r+0x1d2>
 8004538:	e72d      	b.n	8004396 <_svfiprintf_r+0x2e>
 800453a:	2001      	movs	r0, #1
 800453c:	4240      	negs	r0, r0
 800453e:	e72a      	b.n	8004396 <_svfiprintf_r+0x2e>
 8004540:	ab07      	add	r3, sp, #28
 8004542:	9300      	str	r3, [sp, #0]
 8004544:	003a      	movs	r2, r7
 8004546:	0021      	movs	r1, r4
 8004548:	4b06      	ldr	r3, [pc, #24]	; (8004564 <_svfiprintf_r+0x1fc>)
 800454a:	9803      	ldr	r0, [sp, #12]
 800454c:	f000 f87c 	bl	8004648 <_printf_i>
 8004550:	e7ea      	b.n	8004528 <_svfiprintf_r+0x1c0>
 8004552:	46c0      	nop			; (mov r8, r8)
 8004554:	08004ca0 	.word	0x08004ca0
 8004558:	08004ca6 	.word	0x08004ca6
 800455c:	08004caa 	.word	0x08004caa
 8004560:	00000000 	.word	0x00000000
 8004564:	080042a5 	.word	0x080042a5

08004568 <_printf_common>:
 8004568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800456a:	0015      	movs	r5, r2
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	688a      	ldr	r2, [r1, #8]
 8004570:	690b      	ldr	r3, [r1, #16]
 8004572:	000c      	movs	r4, r1
 8004574:	9000      	str	r0, [sp, #0]
 8004576:	4293      	cmp	r3, r2
 8004578:	da00      	bge.n	800457c <_printf_common+0x14>
 800457a:	0013      	movs	r3, r2
 800457c:	0022      	movs	r2, r4
 800457e:	602b      	str	r3, [r5, #0]
 8004580:	3243      	adds	r2, #67	; 0x43
 8004582:	7812      	ldrb	r2, [r2, #0]
 8004584:	2a00      	cmp	r2, #0
 8004586:	d001      	beq.n	800458c <_printf_common+0x24>
 8004588:	3301      	adds	r3, #1
 800458a:	602b      	str	r3, [r5, #0]
 800458c:	6823      	ldr	r3, [r4, #0]
 800458e:	069b      	lsls	r3, r3, #26
 8004590:	d502      	bpl.n	8004598 <_printf_common+0x30>
 8004592:	682b      	ldr	r3, [r5, #0]
 8004594:	3302      	adds	r3, #2
 8004596:	602b      	str	r3, [r5, #0]
 8004598:	6822      	ldr	r2, [r4, #0]
 800459a:	2306      	movs	r3, #6
 800459c:	0017      	movs	r7, r2
 800459e:	401f      	ands	r7, r3
 80045a0:	421a      	tst	r2, r3
 80045a2:	d027      	beq.n	80045f4 <_printf_common+0x8c>
 80045a4:	0023      	movs	r3, r4
 80045a6:	3343      	adds	r3, #67	; 0x43
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	1e5a      	subs	r2, r3, #1
 80045ac:	4193      	sbcs	r3, r2
 80045ae:	6822      	ldr	r2, [r4, #0]
 80045b0:	0692      	lsls	r2, r2, #26
 80045b2:	d430      	bmi.n	8004616 <_printf_common+0xae>
 80045b4:	0022      	movs	r2, r4
 80045b6:	9901      	ldr	r1, [sp, #4]
 80045b8:	9800      	ldr	r0, [sp, #0]
 80045ba:	9e08      	ldr	r6, [sp, #32]
 80045bc:	3243      	adds	r2, #67	; 0x43
 80045be:	47b0      	blx	r6
 80045c0:	1c43      	adds	r3, r0, #1
 80045c2:	d025      	beq.n	8004610 <_printf_common+0xa8>
 80045c4:	2306      	movs	r3, #6
 80045c6:	6820      	ldr	r0, [r4, #0]
 80045c8:	682a      	ldr	r2, [r5, #0]
 80045ca:	68e1      	ldr	r1, [r4, #12]
 80045cc:	2500      	movs	r5, #0
 80045ce:	4003      	ands	r3, r0
 80045d0:	2b04      	cmp	r3, #4
 80045d2:	d103      	bne.n	80045dc <_printf_common+0x74>
 80045d4:	1a8d      	subs	r5, r1, r2
 80045d6:	43eb      	mvns	r3, r5
 80045d8:	17db      	asrs	r3, r3, #31
 80045da:	401d      	ands	r5, r3
 80045dc:	68a3      	ldr	r3, [r4, #8]
 80045de:	6922      	ldr	r2, [r4, #16]
 80045e0:	4293      	cmp	r3, r2
 80045e2:	dd01      	ble.n	80045e8 <_printf_common+0x80>
 80045e4:	1a9b      	subs	r3, r3, r2
 80045e6:	18ed      	adds	r5, r5, r3
 80045e8:	2700      	movs	r7, #0
 80045ea:	42bd      	cmp	r5, r7
 80045ec:	d120      	bne.n	8004630 <_printf_common+0xc8>
 80045ee:	2000      	movs	r0, #0
 80045f0:	e010      	b.n	8004614 <_printf_common+0xac>
 80045f2:	3701      	adds	r7, #1
 80045f4:	68e3      	ldr	r3, [r4, #12]
 80045f6:	682a      	ldr	r2, [r5, #0]
 80045f8:	1a9b      	subs	r3, r3, r2
 80045fa:	42bb      	cmp	r3, r7
 80045fc:	ddd2      	ble.n	80045a4 <_printf_common+0x3c>
 80045fe:	0022      	movs	r2, r4
 8004600:	2301      	movs	r3, #1
 8004602:	9901      	ldr	r1, [sp, #4]
 8004604:	9800      	ldr	r0, [sp, #0]
 8004606:	9e08      	ldr	r6, [sp, #32]
 8004608:	3219      	adds	r2, #25
 800460a:	47b0      	blx	r6
 800460c:	1c43      	adds	r3, r0, #1
 800460e:	d1f0      	bne.n	80045f2 <_printf_common+0x8a>
 8004610:	2001      	movs	r0, #1
 8004612:	4240      	negs	r0, r0
 8004614:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004616:	2030      	movs	r0, #48	; 0x30
 8004618:	18e1      	adds	r1, r4, r3
 800461a:	3143      	adds	r1, #67	; 0x43
 800461c:	7008      	strb	r0, [r1, #0]
 800461e:	0021      	movs	r1, r4
 8004620:	1c5a      	adds	r2, r3, #1
 8004622:	3145      	adds	r1, #69	; 0x45
 8004624:	7809      	ldrb	r1, [r1, #0]
 8004626:	18a2      	adds	r2, r4, r2
 8004628:	3243      	adds	r2, #67	; 0x43
 800462a:	3302      	adds	r3, #2
 800462c:	7011      	strb	r1, [r2, #0]
 800462e:	e7c1      	b.n	80045b4 <_printf_common+0x4c>
 8004630:	0022      	movs	r2, r4
 8004632:	2301      	movs	r3, #1
 8004634:	9901      	ldr	r1, [sp, #4]
 8004636:	9800      	ldr	r0, [sp, #0]
 8004638:	9e08      	ldr	r6, [sp, #32]
 800463a:	321a      	adds	r2, #26
 800463c:	47b0      	blx	r6
 800463e:	1c43      	adds	r3, r0, #1
 8004640:	d0e6      	beq.n	8004610 <_printf_common+0xa8>
 8004642:	3701      	adds	r7, #1
 8004644:	e7d1      	b.n	80045ea <_printf_common+0x82>
	...

08004648 <_printf_i>:
 8004648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800464a:	b08b      	sub	sp, #44	; 0x2c
 800464c:	9206      	str	r2, [sp, #24]
 800464e:	000a      	movs	r2, r1
 8004650:	3243      	adds	r2, #67	; 0x43
 8004652:	9307      	str	r3, [sp, #28]
 8004654:	9005      	str	r0, [sp, #20]
 8004656:	9204      	str	r2, [sp, #16]
 8004658:	7e0a      	ldrb	r2, [r1, #24]
 800465a:	000c      	movs	r4, r1
 800465c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800465e:	2a78      	cmp	r2, #120	; 0x78
 8004660:	d807      	bhi.n	8004672 <_printf_i+0x2a>
 8004662:	2a62      	cmp	r2, #98	; 0x62
 8004664:	d809      	bhi.n	800467a <_printf_i+0x32>
 8004666:	2a00      	cmp	r2, #0
 8004668:	d100      	bne.n	800466c <_printf_i+0x24>
 800466a:	e0c1      	b.n	80047f0 <_printf_i+0x1a8>
 800466c:	2a58      	cmp	r2, #88	; 0x58
 800466e:	d100      	bne.n	8004672 <_printf_i+0x2a>
 8004670:	e08c      	b.n	800478c <_printf_i+0x144>
 8004672:	0026      	movs	r6, r4
 8004674:	3642      	adds	r6, #66	; 0x42
 8004676:	7032      	strb	r2, [r6, #0]
 8004678:	e022      	b.n	80046c0 <_printf_i+0x78>
 800467a:	0010      	movs	r0, r2
 800467c:	3863      	subs	r0, #99	; 0x63
 800467e:	2815      	cmp	r0, #21
 8004680:	d8f7      	bhi.n	8004672 <_printf_i+0x2a>
 8004682:	f7fb fd49 	bl	8000118 <__gnu_thumb1_case_shi>
 8004686:	0016      	.short	0x0016
 8004688:	fff6001f 	.word	0xfff6001f
 800468c:	fff6fff6 	.word	0xfff6fff6
 8004690:	001ffff6 	.word	0x001ffff6
 8004694:	fff6fff6 	.word	0xfff6fff6
 8004698:	fff6fff6 	.word	0xfff6fff6
 800469c:	003600a8 	.word	0x003600a8
 80046a0:	fff6009a 	.word	0xfff6009a
 80046a4:	00b9fff6 	.word	0x00b9fff6
 80046a8:	0036fff6 	.word	0x0036fff6
 80046ac:	fff6fff6 	.word	0xfff6fff6
 80046b0:	009e      	.short	0x009e
 80046b2:	0026      	movs	r6, r4
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	3642      	adds	r6, #66	; 0x42
 80046b8:	1d11      	adds	r1, r2, #4
 80046ba:	6019      	str	r1, [r3, #0]
 80046bc:	6813      	ldr	r3, [r2, #0]
 80046be:	7033      	strb	r3, [r6, #0]
 80046c0:	2301      	movs	r3, #1
 80046c2:	e0a7      	b.n	8004814 <_printf_i+0x1cc>
 80046c4:	6808      	ldr	r0, [r1, #0]
 80046c6:	6819      	ldr	r1, [r3, #0]
 80046c8:	1d0a      	adds	r2, r1, #4
 80046ca:	0605      	lsls	r5, r0, #24
 80046cc:	d50b      	bpl.n	80046e6 <_printf_i+0x9e>
 80046ce:	680d      	ldr	r5, [r1, #0]
 80046d0:	601a      	str	r2, [r3, #0]
 80046d2:	2d00      	cmp	r5, #0
 80046d4:	da03      	bge.n	80046de <_printf_i+0x96>
 80046d6:	232d      	movs	r3, #45	; 0x2d
 80046d8:	9a04      	ldr	r2, [sp, #16]
 80046da:	426d      	negs	r5, r5
 80046dc:	7013      	strb	r3, [r2, #0]
 80046de:	4b61      	ldr	r3, [pc, #388]	; (8004864 <_printf_i+0x21c>)
 80046e0:	270a      	movs	r7, #10
 80046e2:	9303      	str	r3, [sp, #12]
 80046e4:	e01b      	b.n	800471e <_printf_i+0xd6>
 80046e6:	680d      	ldr	r5, [r1, #0]
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	0641      	lsls	r1, r0, #25
 80046ec:	d5f1      	bpl.n	80046d2 <_printf_i+0x8a>
 80046ee:	b22d      	sxth	r5, r5
 80046f0:	e7ef      	b.n	80046d2 <_printf_i+0x8a>
 80046f2:	680d      	ldr	r5, [r1, #0]
 80046f4:	6819      	ldr	r1, [r3, #0]
 80046f6:	1d08      	adds	r0, r1, #4
 80046f8:	6018      	str	r0, [r3, #0]
 80046fa:	062e      	lsls	r6, r5, #24
 80046fc:	d501      	bpl.n	8004702 <_printf_i+0xba>
 80046fe:	680d      	ldr	r5, [r1, #0]
 8004700:	e003      	b.n	800470a <_printf_i+0xc2>
 8004702:	066d      	lsls	r5, r5, #25
 8004704:	d5fb      	bpl.n	80046fe <_printf_i+0xb6>
 8004706:	680d      	ldr	r5, [r1, #0]
 8004708:	b2ad      	uxth	r5, r5
 800470a:	4b56      	ldr	r3, [pc, #344]	; (8004864 <_printf_i+0x21c>)
 800470c:	2708      	movs	r7, #8
 800470e:	9303      	str	r3, [sp, #12]
 8004710:	2a6f      	cmp	r2, #111	; 0x6f
 8004712:	d000      	beq.n	8004716 <_printf_i+0xce>
 8004714:	3702      	adds	r7, #2
 8004716:	0023      	movs	r3, r4
 8004718:	2200      	movs	r2, #0
 800471a:	3343      	adds	r3, #67	; 0x43
 800471c:	701a      	strb	r2, [r3, #0]
 800471e:	6863      	ldr	r3, [r4, #4]
 8004720:	60a3      	str	r3, [r4, #8]
 8004722:	2b00      	cmp	r3, #0
 8004724:	db03      	blt.n	800472e <_printf_i+0xe6>
 8004726:	2204      	movs	r2, #4
 8004728:	6821      	ldr	r1, [r4, #0]
 800472a:	4391      	bics	r1, r2
 800472c:	6021      	str	r1, [r4, #0]
 800472e:	2d00      	cmp	r5, #0
 8004730:	d102      	bne.n	8004738 <_printf_i+0xf0>
 8004732:	9e04      	ldr	r6, [sp, #16]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00c      	beq.n	8004752 <_printf_i+0x10a>
 8004738:	9e04      	ldr	r6, [sp, #16]
 800473a:	0028      	movs	r0, r5
 800473c:	0039      	movs	r1, r7
 800473e:	f7fb fd7b 	bl	8000238 <__aeabi_uidivmod>
 8004742:	9b03      	ldr	r3, [sp, #12]
 8004744:	3e01      	subs	r6, #1
 8004746:	5c5b      	ldrb	r3, [r3, r1]
 8004748:	7033      	strb	r3, [r6, #0]
 800474a:	002b      	movs	r3, r5
 800474c:	0005      	movs	r5, r0
 800474e:	429f      	cmp	r7, r3
 8004750:	d9f3      	bls.n	800473a <_printf_i+0xf2>
 8004752:	2f08      	cmp	r7, #8
 8004754:	d109      	bne.n	800476a <_printf_i+0x122>
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	07db      	lsls	r3, r3, #31
 800475a:	d506      	bpl.n	800476a <_printf_i+0x122>
 800475c:	6863      	ldr	r3, [r4, #4]
 800475e:	6922      	ldr	r2, [r4, #16]
 8004760:	4293      	cmp	r3, r2
 8004762:	dc02      	bgt.n	800476a <_printf_i+0x122>
 8004764:	2330      	movs	r3, #48	; 0x30
 8004766:	3e01      	subs	r6, #1
 8004768:	7033      	strb	r3, [r6, #0]
 800476a:	9b04      	ldr	r3, [sp, #16]
 800476c:	1b9b      	subs	r3, r3, r6
 800476e:	6123      	str	r3, [r4, #16]
 8004770:	9b07      	ldr	r3, [sp, #28]
 8004772:	0021      	movs	r1, r4
 8004774:	9300      	str	r3, [sp, #0]
 8004776:	9805      	ldr	r0, [sp, #20]
 8004778:	9b06      	ldr	r3, [sp, #24]
 800477a:	aa09      	add	r2, sp, #36	; 0x24
 800477c:	f7ff fef4 	bl	8004568 <_printf_common>
 8004780:	1c43      	adds	r3, r0, #1
 8004782:	d14c      	bne.n	800481e <_printf_i+0x1d6>
 8004784:	2001      	movs	r0, #1
 8004786:	4240      	negs	r0, r0
 8004788:	b00b      	add	sp, #44	; 0x2c
 800478a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800478c:	3145      	adds	r1, #69	; 0x45
 800478e:	700a      	strb	r2, [r1, #0]
 8004790:	4a34      	ldr	r2, [pc, #208]	; (8004864 <_printf_i+0x21c>)
 8004792:	9203      	str	r2, [sp, #12]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	6821      	ldr	r1, [r4, #0]
 8004798:	ca20      	ldmia	r2!, {r5}
 800479a:	601a      	str	r2, [r3, #0]
 800479c:	0608      	lsls	r0, r1, #24
 800479e:	d516      	bpl.n	80047ce <_printf_i+0x186>
 80047a0:	07cb      	lsls	r3, r1, #31
 80047a2:	d502      	bpl.n	80047aa <_printf_i+0x162>
 80047a4:	2320      	movs	r3, #32
 80047a6:	4319      	orrs	r1, r3
 80047a8:	6021      	str	r1, [r4, #0]
 80047aa:	2710      	movs	r7, #16
 80047ac:	2d00      	cmp	r5, #0
 80047ae:	d1b2      	bne.n	8004716 <_printf_i+0xce>
 80047b0:	2320      	movs	r3, #32
 80047b2:	6822      	ldr	r2, [r4, #0]
 80047b4:	439a      	bics	r2, r3
 80047b6:	6022      	str	r2, [r4, #0]
 80047b8:	e7ad      	b.n	8004716 <_printf_i+0xce>
 80047ba:	2220      	movs	r2, #32
 80047bc:	6809      	ldr	r1, [r1, #0]
 80047be:	430a      	orrs	r2, r1
 80047c0:	6022      	str	r2, [r4, #0]
 80047c2:	0022      	movs	r2, r4
 80047c4:	2178      	movs	r1, #120	; 0x78
 80047c6:	3245      	adds	r2, #69	; 0x45
 80047c8:	7011      	strb	r1, [r2, #0]
 80047ca:	4a27      	ldr	r2, [pc, #156]	; (8004868 <_printf_i+0x220>)
 80047cc:	e7e1      	b.n	8004792 <_printf_i+0x14a>
 80047ce:	0648      	lsls	r0, r1, #25
 80047d0:	d5e6      	bpl.n	80047a0 <_printf_i+0x158>
 80047d2:	b2ad      	uxth	r5, r5
 80047d4:	e7e4      	b.n	80047a0 <_printf_i+0x158>
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	680d      	ldr	r5, [r1, #0]
 80047da:	1d10      	adds	r0, r2, #4
 80047dc:	6949      	ldr	r1, [r1, #20]
 80047de:	6018      	str	r0, [r3, #0]
 80047e0:	6813      	ldr	r3, [r2, #0]
 80047e2:	062e      	lsls	r6, r5, #24
 80047e4:	d501      	bpl.n	80047ea <_printf_i+0x1a2>
 80047e6:	6019      	str	r1, [r3, #0]
 80047e8:	e002      	b.n	80047f0 <_printf_i+0x1a8>
 80047ea:	066d      	lsls	r5, r5, #25
 80047ec:	d5fb      	bpl.n	80047e6 <_printf_i+0x19e>
 80047ee:	8019      	strh	r1, [r3, #0]
 80047f0:	2300      	movs	r3, #0
 80047f2:	9e04      	ldr	r6, [sp, #16]
 80047f4:	6123      	str	r3, [r4, #16]
 80047f6:	e7bb      	b.n	8004770 <_printf_i+0x128>
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	1d11      	adds	r1, r2, #4
 80047fc:	6019      	str	r1, [r3, #0]
 80047fe:	6816      	ldr	r6, [r2, #0]
 8004800:	2100      	movs	r1, #0
 8004802:	0030      	movs	r0, r6
 8004804:	6862      	ldr	r2, [r4, #4]
 8004806:	f000 f831 	bl	800486c <memchr>
 800480a:	2800      	cmp	r0, #0
 800480c:	d001      	beq.n	8004812 <_printf_i+0x1ca>
 800480e:	1b80      	subs	r0, r0, r6
 8004810:	6060      	str	r0, [r4, #4]
 8004812:	6863      	ldr	r3, [r4, #4]
 8004814:	6123      	str	r3, [r4, #16]
 8004816:	2300      	movs	r3, #0
 8004818:	9a04      	ldr	r2, [sp, #16]
 800481a:	7013      	strb	r3, [r2, #0]
 800481c:	e7a8      	b.n	8004770 <_printf_i+0x128>
 800481e:	6923      	ldr	r3, [r4, #16]
 8004820:	0032      	movs	r2, r6
 8004822:	9906      	ldr	r1, [sp, #24]
 8004824:	9805      	ldr	r0, [sp, #20]
 8004826:	9d07      	ldr	r5, [sp, #28]
 8004828:	47a8      	blx	r5
 800482a:	1c43      	adds	r3, r0, #1
 800482c:	d0aa      	beq.n	8004784 <_printf_i+0x13c>
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	079b      	lsls	r3, r3, #30
 8004832:	d415      	bmi.n	8004860 <_printf_i+0x218>
 8004834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004836:	68e0      	ldr	r0, [r4, #12]
 8004838:	4298      	cmp	r0, r3
 800483a:	daa5      	bge.n	8004788 <_printf_i+0x140>
 800483c:	0018      	movs	r0, r3
 800483e:	e7a3      	b.n	8004788 <_printf_i+0x140>
 8004840:	0022      	movs	r2, r4
 8004842:	2301      	movs	r3, #1
 8004844:	9906      	ldr	r1, [sp, #24]
 8004846:	9805      	ldr	r0, [sp, #20]
 8004848:	9e07      	ldr	r6, [sp, #28]
 800484a:	3219      	adds	r2, #25
 800484c:	47b0      	blx	r6
 800484e:	1c43      	adds	r3, r0, #1
 8004850:	d098      	beq.n	8004784 <_printf_i+0x13c>
 8004852:	3501      	adds	r5, #1
 8004854:	68e3      	ldr	r3, [r4, #12]
 8004856:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	42ab      	cmp	r3, r5
 800485c:	dcf0      	bgt.n	8004840 <_printf_i+0x1f8>
 800485e:	e7e9      	b.n	8004834 <_printf_i+0x1ec>
 8004860:	2500      	movs	r5, #0
 8004862:	e7f7      	b.n	8004854 <_printf_i+0x20c>
 8004864:	08004cb1 	.word	0x08004cb1
 8004868:	08004cc2 	.word	0x08004cc2

0800486c <memchr>:
 800486c:	b2c9      	uxtb	r1, r1
 800486e:	1882      	adds	r2, r0, r2
 8004870:	4290      	cmp	r0, r2
 8004872:	d101      	bne.n	8004878 <memchr+0xc>
 8004874:	2000      	movs	r0, #0
 8004876:	4770      	bx	lr
 8004878:	7803      	ldrb	r3, [r0, #0]
 800487a:	428b      	cmp	r3, r1
 800487c:	d0fb      	beq.n	8004876 <memchr+0xa>
 800487e:	3001      	adds	r0, #1
 8004880:	e7f6      	b.n	8004870 <memchr+0x4>

08004882 <memmove>:
 8004882:	b510      	push	{r4, lr}
 8004884:	4288      	cmp	r0, r1
 8004886:	d902      	bls.n	800488e <memmove+0xc>
 8004888:	188b      	adds	r3, r1, r2
 800488a:	4298      	cmp	r0, r3
 800488c:	d303      	bcc.n	8004896 <memmove+0x14>
 800488e:	2300      	movs	r3, #0
 8004890:	e007      	b.n	80048a2 <memmove+0x20>
 8004892:	5c8b      	ldrb	r3, [r1, r2]
 8004894:	5483      	strb	r3, [r0, r2]
 8004896:	3a01      	subs	r2, #1
 8004898:	d2fb      	bcs.n	8004892 <memmove+0x10>
 800489a:	bd10      	pop	{r4, pc}
 800489c:	5ccc      	ldrb	r4, [r1, r3]
 800489e:	54c4      	strb	r4, [r0, r3]
 80048a0:	3301      	adds	r3, #1
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d1fa      	bne.n	800489c <memmove+0x1a>
 80048a6:	e7f8      	b.n	800489a <memmove+0x18>

080048a8 <_free_r>:
 80048a8:	b570      	push	{r4, r5, r6, lr}
 80048aa:	0005      	movs	r5, r0
 80048ac:	2900      	cmp	r1, #0
 80048ae:	d010      	beq.n	80048d2 <_free_r+0x2a>
 80048b0:	1f0c      	subs	r4, r1, #4
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	da00      	bge.n	80048ba <_free_r+0x12>
 80048b8:	18e4      	adds	r4, r4, r3
 80048ba:	0028      	movs	r0, r5
 80048bc:	f000 f918 	bl	8004af0 <__malloc_lock>
 80048c0:	4a1d      	ldr	r2, [pc, #116]	; (8004938 <_free_r+0x90>)
 80048c2:	6813      	ldr	r3, [r2, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d105      	bne.n	80048d4 <_free_r+0x2c>
 80048c8:	6063      	str	r3, [r4, #4]
 80048ca:	6014      	str	r4, [r2, #0]
 80048cc:	0028      	movs	r0, r5
 80048ce:	f000 f917 	bl	8004b00 <__malloc_unlock>
 80048d2:	bd70      	pop	{r4, r5, r6, pc}
 80048d4:	42a3      	cmp	r3, r4
 80048d6:	d908      	bls.n	80048ea <_free_r+0x42>
 80048d8:	6821      	ldr	r1, [r4, #0]
 80048da:	1860      	adds	r0, r4, r1
 80048dc:	4283      	cmp	r3, r0
 80048de:	d1f3      	bne.n	80048c8 <_free_r+0x20>
 80048e0:	6818      	ldr	r0, [r3, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	1841      	adds	r1, r0, r1
 80048e6:	6021      	str	r1, [r4, #0]
 80048e8:	e7ee      	b.n	80048c8 <_free_r+0x20>
 80048ea:	001a      	movs	r2, r3
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <_free_r+0x4e>
 80048f2:	42a3      	cmp	r3, r4
 80048f4:	d9f9      	bls.n	80048ea <_free_r+0x42>
 80048f6:	6811      	ldr	r1, [r2, #0]
 80048f8:	1850      	adds	r0, r2, r1
 80048fa:	42a0      	cmp	r0, r4
 80048fc:	d10b      	bne.n	8004916 <_free_r+0x6e>
 80048fe:	6820      	ldr	r0, [r4, #0]
 8004900:	1809      	adds	r1, r1, r0
 8004902:	1850      	adds	r0, r2, r1
 8004904:	6011      	str	r1, [r2, #0]
 8004906:	4283      	cmp	r3, r0
 8004908:	d1e0      	bne.n	80048cc <_free_r+0x24>
 800490a:	6818      	ldr	r0, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	1841      	adds	r1, r0, r1
 8004910:	6011      	str	r1, [r2, #0]
 8004912:	6053      	str	r3, [r2, #4]
 8004914:	e7da      	b.n	80048cc <_free_r+0x24>
 8004916:	42a0      	cmp	r0, r4
 8004918:	d902      	bls.n	8004920 <_free_r+0x78>
 800491a:	230c      	movs	r3, #12
 800491c:	602b      	str	r3, [r5, #0]
 800491e:	e7d5      	b.n	80048cc <_free_r+0x24>
 8004920:	6821      	ldr	r1, [r4, #0]
 8004922:	1860      	adds	r0, r4, r1
 8004924:	4283      	cmp	r3, r0
 8004926:	d103      	bne.n	8004930 <_free_r+0x88>
 8004928:	6818      	ldr	r0, [r3, #0]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	1841      	adds	r1, r0, r1
 800492e:	6021      	str	r1, [r4, #0]
 8004930:	6063      	str	r3, [r4, #4]
 8004932:	6054      	str	r4, [r2, #4]
 8004934:	e7ca      	b.n	80048cc <_free_r+0x24>
 8004936:	46c0      	nop			; (mov r8, r8)
 8004938:	2000027c 	.word	0x2000027c

0800493c <sbrk_aligned>:
 800493c:	b570      	push	{r4, r5, r6, lr}
 800493e:	4e0f      	ldr	r6, [pc, #60]	; (800497c <sbrk_aligned+0x40>)
 8004940:	000d      	movs	r5, r1
 8004942:	6831      	ldr	r1, [r6, #0]
 8004944:	0004      	movs	r4, r0
 8004946:	2900      	cmp	r1, #0
 8004948:	d102      	bne.n	8004950 <sbrk_aligned+0x14>
 800494a:	f000 f8bf 	bl	8004acc <_sbrk_r>
 800494e:	6030      	str	r0, [r6, #0]
 8004950:	0029      	movs	r1, r5
 8004952:	0020      	movs	r0, r4
 8004954:	f000 f8ba 	bl	8004acc <_sbrk_r>
 8004958:	1c43      	adds	r3, r0, #1
 800495a:	d00a      	beq.n	8004972 <sbrk_aligned+0x36>
 800495c:	2303      	movs	r3, #3
 800495e:	1cc5      	adds	r5, r0, #3
 8004960:	439d      	bics	r5, r3
 8004962:	42a8      	cmp	r0, r5
 8004964:	d007      	beq.n	8004976 <sbrk_aligned+0x3a>
 8004966:	1a29      	subs	r1, r5, r0
 8004968:	0020      	movs	r0, r4
 800496a:	f000 f8af 	bl	8004acc <_sbrk_r>
 800496e:	1c43      	adds	r3, r0, #1
 8004970:	d101      	bne.n	8004976 <sbrk_aligned+0x3a>
 8004972:	2501      	movs	r5, #1
 8004974:	426d      	negs	r5, r5
 8004976:	0028      	movs	r0, r5
 8004978:	bd70      	pop	{r4, r5, r6, pc}
 800497a:	46c0      	nop			; (mov r8, r8)
 800497c:	20000280 	.word	0x20000280

08004980 <_malloc_r>:
 8004980:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004982:	2203      	movs	r2, #3
 8004984:	1ccb      	adds	r3, r1, #3
 8004986:	4393      	bics	r3, r2
 8004988:	3308      	adds	r3, #8
 800498a:	0006      	movs	r6, r0
 800498c:	001f      	movs	r7, r3
 800498e:	2b0c      	cmp	r3, #12
 8004990:	d232      	bcs.n	80049f8 <_malloc_r+0x78>
 8004992:	270c      	movs	r7, #12
 8004994:	42b9      	cmp	r1, r7
 8004996:	d831      	bhi.n	80049fc <_malloc_r+0x7c>
 8004998:	0030      	movs	r0, r6
 800499a:	f000 f8a9 	bl	8004af0 <__malloc_lock>
 800499e:	4d32      	ldr	r5, [pc, #200]	; (8004a68 <_malloc_r+0xe8>)
 80049a0:	682b      	ldr	r3, [r5, #0]
 80049a2:	001c      	movs	r4, r3
 80049a4:	2c00      	cmp	r4, #0
 80049a6:	d12e      	bne.n	8004a06 <_malloc_r+0x86>
 80049a8:	0039      	movs	r1, r7
 80049aa:	0030      	movs	r0, r6
 80049ac:	f7ff ffc6 	bl	800493c <sbrk_aligned>
 80049b0:	0004      	movs	r4, r0
 80049b2:	1c43      	adds	r3, r0, #1
 80049b4:	d11e      	bne.n	80049f4 <_malloc_r+0x74>
 80049b6:	682c      	ldr	r4, [r5, #0]
 80049b8:	0025      	movs	r5, r4
 80049ba:	2d00      	cmp	r5, #0
 80049bc:	d14a      	bne.n	8004a54 <_malloc_r+0xd4>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	0029      	movs	r1, r5
 80049c2:	18e3      	adds	r3, r4, r3
 80049c4:	0030      	movs	r0, r6
 80049c6:	9301      	str	r3, [sp, #4]
 80049c8:	f000 f880 	bl	8004acc <_sbrk_r>
 80049cc:	9b01      	ldr	r3, [sp, #4]
 80049ce:	4283      	cmp	r3, r0
 80049d0:	d143      	bne.n	8004a5a <_malloc_r+0xda>
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	3703      	adds	r7, #3
 80049d6:	1aff      	subs	r7, r7, r3
 80049d8:	2303      	movs	r3, #3
 80049da:	439f      	bics	r7, r3
 80049dc:	3708      	adds	r7, #8
 80049de:	2f0c      	cmp	r7, #12
 80049e0:	d200      	bcs.n	80049e4 <_malloc_r+0x64>
 80049e2:	270c      	movs	r7, #12
 80049e4:	0039      	movs	r1, r7
 80049e6:	0030      	movs	r0, r6
 80049e8:	f7ff ffa8 	bl	800493c <sbrk_aligned>
 80049ec:	1c43      	adds	r3, r0, #1
 80049ee:	d034      	beq.n	8004a5a <_malloc_r+0xda>
 80049f0:	6823      	ldr	r3, [r4, #0]
 80049f2:	19df      	adds	r7, r3, r7
 80049f4:	6027      	str	r7, [r4, #0]
 80049f6:	e013      	b.n	8004a20 <_malloc_r+0xa0>
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	dacb      	bge.n	8004994 <_malloc_r+0x14>
 80049fc:	230c      	movs	r3, #12
 80049fe:	2500      	movs	r5, #0
 8004a00:	6033      	str	r3, [r6, #0]
 8004a02:	0028      	movs	r0, r5
 8004a04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	1bd1      	subs	r1, r2, r7
 8004a0a:	d420      	bmi.n	8004a4e <_malloc_r+0xce>
 8004a0c:	290b      	cmp	r1, #11
 8004a0e:	d917      	bls.n	8004a40 <_malloc_r+0xc0>
 8004a10:	19e2      	adds	r2, r4, r7
 8004a12:	6027      	str	r7, [r4, #0]
 8004a14:	42a3      	cmp	r3, r4
 8004a16:	d111      	bne.n	8004a3c <_malloc_r+0xbc>
 8004a18:	602a      	str	r2, [r5, #0]
 8004a1a:	6863      	ldr	r3, [r4, #4]
 8004a1c:	6011      	str	r1, [r2, #0]
 8004a1e:	6053      	str	r3, [r2, #4]
 8004a20:	0030      	movs	r0, r6
 8004a22:	0025      	movs	r5, r4
 8004a24:	f000 f86c 	bl	8004b00 <__malloc_unlock>
 8004a28:	2207      	movs	r2, #7
 8004a2a:	350b      	adds	r5, #11
 8004a2c:	1d23      	adds	r3, r4, #4
 8004a2e:	4395      	bics	r5, r2
 8004a30:	1aea      	subs	r2, r5, r3
 8004a32:	429d      	cmp	r5, r3
 8004a34:	d0e5      	beq.n	8004a02 <_malloc_r+0x82>
 8004a36:	1b5b      	subs	r3, r3, r5
 8004a38:	50a3      	str	r3, [r4, r2]
 8004a3a:	e7e2      	b.n	8004a02 <_malloc_r+0x82>
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	e7ec      	b.n	8004a1a <_malloc_r+0x9a>
 8004a40:	6862      	ldr	r2, [r4, #4]
 8004a42:	42a3      	cmp	r3, r4
 8004a44:	d101      	bne.n	8004a4a <_malloc_r+0xca>
 8004a46:	602a      	str	r2, [r5, #0]
 8004a48:	e7ea      	b.n	8004a20 <_malloc_r+0xa0>
 8004a4a:	605a      	str	r2, [r3, #4]
 8004a4c:	e7e8      	b.n	8004a20 <_malloc_r+0xa0>
 8004a4e:	0023      	movs	r3, r4
 8004a50:	6864      	ldr	r4, [r4, #4]
 8004a52:	e7a7      	b.n	80049a4 <_malloc_r+0x24>
 8004a54:	002c      	movs	r4, r5
 8004a56:	686d      	ldr	r5, [r5, #4]
 8004a58:	e7af      	b.n	80049ba <_malloc_r+0x3a>
 8004a5a:	230c      	movs	r3, #12
 8004a5c:	0030      	movs	r0, r6
 8004a5e:	6033      	str	r3, [r6, #0]
 8004a60:	f000 f84e 	bl	8004b00 <__malloc_unlock>
 8004a64:	e7cd      	b.n	8004a02 <_malloc_r+0x82>
 8004a66:	46c0      	nop			; (mov r8, r8)
 8004a68:	2000027c 	.word	0x2000027c

08004a6c <_realloc_r>:
 8004a6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a6e:	0007      	movs	r7, r0
 8004a70:	000e      	movs	r6, r1
 8004a72:	0014      	movs	r4, r2
 8004a74:	2900      	cmp	r1, #0
 8004a76:	d105      	bne.n	8004a84 <_realloc_r+0x18>
 8004a78:	0011      	movs	r1, r2
 8004a7a:	f7ff ff81 	bl	8004980 <_malloc_r>
 8004a7e:	0005      	movs	r5, r0
 8004a80:	0028      	movs	r0, r5
 8004a82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a84:	2a00      	cmp	r2, #0
 8004a86:	d103      	bne.n	8004a90 <_realloc_r+0x24>
 8004a88:	f7ff ff0e 	bl	80048a8 <_free_r>
 8004a8c:	0025      	movs	r5, r4
 8004a8e:	e7f7      	b.n	8004a80 <_realloc_r+0x14>
 8004a90:	f000 f83e 	bl	8004b10 <_malloc_usable_size_r>
 8004a94:	9001      	str	r0, [sp, #4]
 8004a96:	4284      	cmp	r4, r0
 8004a98:	d803      	bhi.n	8004aa2 <_realloc_r+0x36>
 8004a9a:	0035      	movs	r5, r6
 8004a9c:	0843      	lsrs	r3, r0, #1
 8004a9e:	42a3      	cmp	r3, r4
 8004aa0:	d3ee      	bcc.n	8004a80 <_realloc_r+0x14>
 8004aa2:	0021      	movs	r1, r4
 8004aa4:	0038      	movs	r0, r7
 8004aa6:	f7ff ff6b 	bl	8004980 <_malloc_r>
 8004aaa:	1e05      	subs	r5, r0, #0
 8004aac:	d0e8      	beq.n	8004a80 <_realloc_r+0x14>
 8004aae:	9b01      	ldr	r3, [sp, #4]
 8004ab0:	0022      	movs	r2, r4
 8004ab2:	429c      	cmp	r4, r3
 8004ab4:	d900      	bls.n	8004ab8 <_realloc_r+0x4c>
 8004ab6:	001a      	movs	r2, r3
 8004ab8:	0031      	movs	r1, r6
 8004aba:	0028      	movs	r0, r5
 8004abc:	f7ff fbae 	bl	800421c <memcpy>
 8004ac0:	0031      	movs	r1, r6
 8004ac2:	0038      	movs	r0, r7
 8004ac4:	f7ff fef0 	bl	80048a8 <_free_r>
 8004ac8:	e7da      	b.n	8004a80 <_realloc_r+0x14>
	...

08004acc <_sbrk_r>:
 8004acc:	2300      	movs	r3, #0
 8004ace:	b570      	push	{r4, r5, r6, lr}
 8004ad0:	4d06      	ldr	r5, [pc, #24]	; (8004aec <_sbrk_r+0x20>)
 8004ad2:	0004      	movs	r4, r0
 8004ad4:	0008      	movs	r0, r1
 8004ad6:	602b      	str	r3, [r5, #0]
 8004ad8:	f7fc fc76 	bl	80013c8 <_sbrk>
 8004adc:	1c43      	adds	r3, r0, #1
 8004ade:	d103      	bne.n	8004ae8 <_sbrk_r+0x1c>
 8004ae0:	682b      	ldr	r3, [r5, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d000      	beq.n	8004ae8 <_sbrk_r+0x1c>
 8004ae6:	6023      	str	r3, [r4, #0]
 8004ae8:	bd70      	pop	{r4, r5, r6, pc}
 8004aea:	46c0      	nop			; (mov r8, r8)
 8004aec:	20000284 	.word	0x20000284

08004af0 <__malloc_lock>:
 8004af0:	b510      	push	{r4, lr}
 8004af2:	4802      	ldr	r0, [pc, #8]	; (8004afc <__malloc_lock+0xc>)
 8004af4:	f000 f814 	bl	8004b20 <__retarget_lock_acquire_recursive>
 8004af8:	bd10      	pop	{r4, pc}
 8004afa:	46c0      	nop			; (mov r8, r8)
 8004afc:	20000288 	.word	0x20000288

08004b00 <__malloc_unlock>:
 8004b00:	b510      	push	{r4, lr}
 8004b02:	4802      	ldr	r0, [pc, #8]	; (8004b0c <__malloc_unlock+0xc>)
 8004b04:	f000 f80d 	bl	8004b22 <__retarget_lock_release_recursive>
 8004b08:	bd10      	pop	{r4, pc}
 8004b0a:	46c0      	nop			; (mov r8, r8)
 8004b0c:	20000288 	.word	0x20000288

08004b10 <_malloc_usable_size_r>:
 8004b10:	1f0b      	subs	r3, r1, #4
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	1f18      	subs	r0, r3, #4
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	da01      	bge.n	8004b1e <_malloc_usable_size_r+0xe>
 8004b1a:	580b      	ldr	r3, [r1, r0]
 8004b1c:	18c0      	adds	r0, r0, r3
 8004b1e:	4770      	bx	lr

08004b20 <__retarget_lock_acquire_recursive>:
 8004b20:	4770      	bx	lr

08004b22 <__retarget_lock_release_recursive>:
 8004b22:	4770      	bx	lr

08004b24 <_init>:
 8004b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b26:	46c0      	nop			; (mov r8, r8)
 8004b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b2a:	bc08      	pop	{r3}
 8004b2c:	469e      	mov	lr, r3
 8004b2e:	4770      	bx	lr

08004b30 <_fini>:
 8004b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b32:	46c0      	nop			; (mov r8, r8)
 8004b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b36:	bc08      	pop	{r3}
 8004b38:	469e      	mov	lr, r3
 8004b3a:	4770      	bx	lr
