$date
	Sat Aug 10 11:26:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module question4_tb $end
$var wire 6 ! p [5:0] $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$scope module q4 $end
$var wire 3 $ a [2:0] $end
$var wire 3 % b [2:0] $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 6 * p [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 *
0)
0(
0'
0&
b1 %
b10 $
b1 #
b10 "
b10 !
$end
#20
b1111 !
b1111 *
b101 #
b101 %
b11 "
b11 $
#40
b1111 !
b1111 *
b11 #
b11 %
b101 "
b101 $
#60
b11 !
b11 *
b1 #
b1 %
b11 "
b11 $
#80
b111 !
b111 *
b111 #
b111 %
b1 "
b1 $
#100
