Command: vcs -f run.f -full64 -R -debug_access+all +define+++ -l sim.log
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version O-2018.09_Full64 -- Mon Jan  9 21:16:40 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../tb/spu_tb.v'
Parsing design file '../../../rtl/spu.v'
Parsing design file '../../../rtl/spu_ctrl.v'
Parsing design file '../../../rtl/spu_datapath.v'
Parsing design file '../../../rtl/reg_file.v'
Top Level Modules:
       spu_tb
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module spu_tb
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/usr/cad/synopsys/vcs/cur/linux64/lib \
-L/usr/cad/synopsys/vcs/cur/linux64/lib     _21188_archive_1.so _csrc0.so  SIM_l.o \
_csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/cur//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
Command: /home/SIP/M11112091/SIP/spu/sim/rtl_sim/run/./simv +define+++ -a sim.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09_Full64; Runtime version O-2018.09_Full64;  Jan  9 21:16 2023
-----------------------------------------------------

START!!! Simulation Starts .....

-----------------------------------------------------

*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'spu_tb.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! The result is PASSED!!

-----------------------------------------------------

$finish called from file "../tb/spu_tb.v", line 139.
$finish at simulation time                33000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 330000 ps
CPU Time:      0.250 seconds;       Data structure size:   0.0Mb
Mon Jan  9 21:16:43 2023
CPU time: .413 seconds to compile + .281 seconds to elab + .303 seconds to link + .301 seconds in simulation
