$date
	Sat Jun 21 17:40:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top $end
$var wire 1 ! q_op $end
$var reg 1 " clk $end
$var reg 1 # d_ip $end
$var reg 1 $ en_ip $end
$var reg 1 % rst_n $end
$scope module flop_u $end
$var wire 1 " clk $end
$var wire 1 # d_ip $end
$var wire 1 $ en_ip $end
$var wire 1 ! q_op $end
$var wire 1 % rst_n $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
1%
0$
0#
0"
x!
$end
#20
0!
0&
0%
1"
#40
0"
#60
1"
#80
0"
#100
1#
1%
1"
#120
0"
#140
1!
1&
1$
1"
#160
0"
#180
0#
0$
1"
#200
0"
#220
1"
#240
0"
#260
1"
#280
0"
#300
1"
#320
0"
#340
1"
#360
0"
#380
1"
#400
0"
#420
1"
#440
0"
#460
1"
#480
0"
#500
1"
#520
0"
#540
1"
#560
0"
#580
1"
#600
0"
#620
1"
#640
0"
#660
1"
#680
0"
