TimeQuest Timing Analyzer report for praticafiltro
Mon Aug 01 11:33:47 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow Model Minimum Pulse Width: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'
 25. Fast Model Hold: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'
 26. Fast Model Minimum Pulse Width: 'CLOCK_50'
 27. Fast Model Minimum Pulse Width: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; praticafiltro                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst1|video_PLL_inst|altpll_component|pll|inclk[0] ; { inst1|video_PLL_inst|altpll_component|pll|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                               ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 125.0 MHz ; 125.0 MHz       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 32.000 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; -3.213 ; -157.552      ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 10.000 ; 0.000         ;
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 17.436 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                      ; To Node                                                                                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 32.000 ; filtro_pipe:inst75|inst                                                                                                                                                                        ; VGA_SYNC:inst1|blue_out                                                                                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.910     ; 4.128      ;
; 32.001 ; filtro_pipe:inst75|inst                                                                                                                                                                        ; VGA_SYNC:inst1|red_out                                                                                    ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.910     ; 4.127      ;
; 32.484 ; filtro_pipe:inst75|inst                                                                                                                                                                        ; VGA_SYNC:inst1|green_out                                                                                  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.910     ; 3.644      ;
; 33.714 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0                                                                                               ; filtro_pipe:inst75|praticafiltro:inst32|inst6                                                             ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 6.284      ;
; 34.184 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0                                                                                               ; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 5.814      ;
; 35.028 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7 ; filtro_pipe:inst75|praticafiltro:inst32|inst6                                                             ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 4.930      ;
; 35.046 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.994      ;
; 35.047 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.993      ;
; 35.047 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.993      ;
; 35.048 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.992      ;
; 35.094 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0 ; filtro_pipe:inst75|praticafiltro:inst3|inst6                                                              ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 4.868      ;
; 35.101 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3                                                                                               ; filtro_pipe:inst75|praticafiltro:inst32|inst6                                                             ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.047     ; 4.890      ;
; 35.115 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[3]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.923      ;
; 35.116 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[2]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.922      ;
; 35.119 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[4]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.919      ;
; 35.119 ; VGA_SYNC:inst1|h_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.923      ;
; 35.119 ; VGA_SYNC:inst1|h_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.923      ;
; 35.120 ; VGA_SYNC:inst1|h_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.922      ;
; 35.160 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.882      ;
; 35.160 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.882      ;
; 35.161 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.881      ;
; 35.252 ; VGA_SYNC:inst1|h_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 4.769      ;
; 35.252 ; VGA_SYNC:inst1|h_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 4.769      ;
; 35.253 ; VGA_SYNC:inst1|h_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 4.768      ;
; 35.372 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[8]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.666      ;
; 35.376 ; VGA_SYNC:inst1|h_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.666      ;
; 35.376 ; VGA_SYNC:inst1|h_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.666      ;
; 35.377 ; VGA_SYNC:inst1|h_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.665      ;
; 35.419 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6 ; filtro_pipe:inst75|praticafiltro:inst32|inst6                                                             ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 4.539      ;
; 35.436 ; VGA_SYNC:inst1|h_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.606      ;
; 35.455 ; VGA_SYNC:inst1|h_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[1]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.585      ;
; 35.455 ; VGA_SYNC:inst1|h_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[0]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.585      ;
; 35.470 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5                                                                                               ; filtro_pipe:inst75|praticafiltro:inst32|inst6                                                             ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.063     ; 4.505      ;
; 35.477 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.565      ;
; 35.479 ; VGA_SYNC:inst1|h_count[2]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.563      ;
; 35.479 ; VGA_SYNC:inst1|h_count[2]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.563      ;
; 35.480 ; VGA_SYNC:inst1|h_count[2]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.562      ;
; 35.484 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[1]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.554      ;
; 35.484 ; VGA_SYNC:inst1|v_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[0]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.554      ;
; 35.485 ; VGA_SYNC:inst1|h_count[5]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.557      ;
; 35.486 ; VGA_SYNC:inst1|h_count[5]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.556      ;
; 35.486 ; VGA_SYNC:inst1|h_count[5]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.556      ;
; 35.487 ; VGA_SYNC:inst1|h_count[5]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.555      ;
; 35.488 ; VGA_SYNC:inst1|h_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.554      ;
; 35.489 ; VGA_SYNC:inst1|h_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.553      ;
; 35.489 ; VGA_SYNC:inst1|h_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.553      ;
; 35.489 ; VGA_SYNC:inst1|h_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.553      ;
; 35.496 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[1]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.544      ;
; 35.496 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[0]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.544      ;
; 35.554 ; VGA_SYNC:inst1|h_count[5]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[3]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.486      ;
; 35.555 ; VGA_SYNC:inst1|h_count[5]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[2]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.485      ;
; 35.557 ; VGA_SYNC:inst1|h_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[3]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.483      ;
; 35.558 ; VGA_SYNC:inst1|h_count[5]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[4]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.482      ;
; 35.558 ; VGA_SYNC:inst1|h_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[2]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.482      ;
; 35.561 ; VGA_SYNC:inst1|h_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[4]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.479      ;
; 35.569 ; VGA_SYNC:inst1|h_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 4.452      ;
; 35.571 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3                                                                                               ; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.047     ; 4.420      ;
; 35.572 ; VGA_SYNC:inst1|v_count[0]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.468      ;
; 35.573 ; VGA_SYNC:inst1|v_count[0]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.467      ;
; 35.573 ; VGA_SYNC:inst1|v_count[0]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.467      ;
; 35.574 ; VGA_SYNC:inst1|v_count[0]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.466      ;
; 35.580 ; VGA_SYNC:inst1|v_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.458      ;
; 35.581 ; VGA_SYNC:inst1|v_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.457      ;
; 35.581 ; VGA_SYNC:inst1|v_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.457      ;
; 35.582 ; VGA_SYNC:inst1|v_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.456      ;
; 35.588 ; VGA_SYNC:inst1|h_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[1]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.019     ; 4.431      ;
; 35.588 ; VGA_SYNC:inst1|h_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[0]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.019     ; 4.431      ;
; 35.591 ; VGA_SYNC:inst1|h_count[4]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[8]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.449      ;
; 35.596 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg1:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                         ; filtro_pipe:inst75|praticafiltro:inst3|inst6                                                              ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.442      ;
; 35.617 ; VGA_SYNC:inst1|h_count[1]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.425      ;
; 35.617 ; VGA_SYNC:inst1|h_count[1]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.425      ;
; 35.618 ; VGA_SYNC:inst1|h_count[1]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.424      ;
; 35.632 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[8]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.408      ;
; 35.641 ; VGA_SYNC:inst1|v_count[0]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[3]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.397      ;
; 35.642 ; VGA_SYNC:inst1|v_count[0]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[2]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.396      ;
; 35.645 ; VGA_SYNC:inst1|v_count[0]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[4]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.393      ;
; 35.649 ; VGA_SYNC:inst1|v_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[3]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 4.387      ;
; 35.650 ; VGA_SYNC:inst1|v_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[2]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 4.386      ;
; 35.653 ; VGA_SYNC:inst1|v_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[4]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 4.383      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[6]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[4]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[5]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[3]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[2]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[1]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[0]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[7]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.658 ; VGA_SYNC:inst1|v_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|pixel_row[8]                                                                               ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 4.381      ;
; 35.680 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[3]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.360      ;
; 35.681 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[2]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.359      ;
; 35.684 ; VGA_SYNC:inst1|h_count[3]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[4]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.356      ;
; 35.693 ; VGA_SYNC:inst1|h_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.004      ; 4.349      ;
; 35.712 ; VGA_SYNC:inst1|h_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[1]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.328      ;
; 35.712 ; VGA_SYNC:inst1|h_count[7]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[0]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.328      ;
; 35.723 ; VGA_SYNC:inst1|v_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[6]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.315      ;
; 35.724 ; VGA_SYNC:inst1|v_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[7]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.314      ;
; 35.724 ; VGA_SYNC:inst1|v_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[9]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.314      ;
; 35.724 ; VGA_SYNC:inst1|h_count[8]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[8]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.019     ; 4.295      ;
; 35.725 ; VGA_SYNC:inst1|v_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[5]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.313      ;
; 35.792 ; VGA_SYNC:inst1|v_count[6]                                                                                                                                                                      ; VGA_SYNC:inst1|v_count[3]                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 4.244      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.213 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|address_reg_a[1]                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.913      ; 0.986      ;
; -2.242 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.001      ;
; -2.218 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.975      ; 2.007      ;
; -2.217 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.975      ; 2.008      ;
; -2.217 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.985      ; 2.018      ;
; -2.189 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.061      ;
; -2.166 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|address_reg_a[0]                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.924      ; 2.044      ;
; -2.165 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|address_reg_a[2]                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.924      ; 2.045      ;
; -2.136 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.007      ; 2.121      ;
; -2.007 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.002      ; 2.245      ;
; -2.000 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.005      ; 2.255      ;
; -1.956 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.969      ; 2.263      ;
; -1.955 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.991      ; 2.286      ;
; -1.945 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.975      ; 2.280      ;
; -1.937 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.969      ; 2.282      ;
; -1.921 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.969      ; 2.298      ;
; -1.902 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.985      ; 2.333      ;
; -1.899 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.992      ; 2.343      ;
; -1.897 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.992      ; 2.345      ;
; -1.896 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.982      ; 2.336      ;
; -1.893 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.982      ; 2.339      ;
; -1.891 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.992      ; 2.351      ;
; -1.884 ; VGA_SYNC:inst1|pixel_column[6] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.992      ; 2.358      ;
; -1.883 ; VGA_SYNC:inst1|pixel_column[6] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.985      ; 2.352      ;
; -1.881 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.989      ; 2.358      ;
; -1.875 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.989      ; 2.364      ;
; -1.872 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.986      ; 2.364      ;
; -1.870 ; VGA_SYNC:inst1|pixel_column[1] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.989      ; 2.369      ;
; -1.846 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.007      ; 2.411      ;
; -1.808 ; VGA_SYNC:inst1|pixel_row[2]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.994      ; 2.436      ;
; -1.796 ; VGA_SYNC:inst1|pixel_row[2]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.987      ; 2.441      ;
; -1.675 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.987      ; 2.562      ;
; -1.640 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.994      ; 2.604      ;
; -1.624 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.007      ; 2.633      ;
; -1.622 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.976      ; 2.604      ;
; -1.621 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.994      ; 2.623      ;
; -1.613 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.982      ; 2.619      ;
; -1.612 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.985      ; 2.623      ;
; -1.611 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.976      ; 2.615      ;
; -1.610 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.976      ; 2.616      ;
; -1.608 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.008      ; 2.650      ;
; -1.604 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.986      ; 2.632      ;
; -1.602 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.001      ; 2.649      ;
; -1.597 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.989      ; 2.642      ;
; -1.590 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.986      ; 2.646      ;
; -1.585 ; VGA_SYNC:inst1|pixel_column[1] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.976      ; 2.641      ;
; -1.556 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.994      ; 2.688      ;
; -1.541 ; VGA_SYNC:inst1|pixel_column[6] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.008      ; 2.717      ;
; -1.539 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.987      ; 2.698      ;
; -1.514 ; VGA_SYNC:inst1|pixel_column[7] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.976      ; 2.712      ;
; -1.512 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.742      ;
; -1.506 ; VGA_SYNC:inst1|pixel_column[7] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.969      ; 2.713      ;
; -1.504 ; VGA_SYNC:inst1|pixel_column[7] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.989      ; 2.735      ;
; -1.487 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.003      ; 2.766      ;
; -1.484 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.759      ;
; -1.481 ; VGA_SYNC:inst1|pixel_row[2]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.007      ; 2.776      ;
; -1.476 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.778      ;
; -1.470 ; VGA_SYNC:inst1|pixel_row[2]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.784      ;
; -1.467 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.783      ;
; -1.451 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.003      ; 2.802      ;
; -1.437 ; VGA_SYNC:inst1|pixel_column[5] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.992      ; 2.805      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.436 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.993      ; 2.807      ;
; -1.396 ; VGA_SYNC:inst1|pixel_column[5] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.985      ; 2.839      ;
; -1.387 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.998      ; 2.861      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.345 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.004      ; 2.909      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.344 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 4.000      ; 2.906      ;
; -1.326 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.985      ; 2.909      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0                                                                                                                  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0                                                                                                                  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg10                                                                                              ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg10                                                                                              ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg11                                                                                              ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg11                                                                                              ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                               ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 1.446  ; 1.446  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.486 ; -0.486 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 0.132  ; 0.132  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -0.148 ; -0.148 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 1.446  ; 1.446  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 0.082  ; 0.082  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 1.129  ; 1.129  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -0.664 ; -0.664 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 1.548 ; 1.548 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 0.734 ; 0.734 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 1.548 ; 1.548 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 0.396 ; 0.396 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 0.939 ; 0.939 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 0.166 ; 0.166 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 1.016 ; 1.016 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 0.189 ; 0.189 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 0.912 ; 0.912 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.736 ; 5.736 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.736 ; 5.736 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.433 ; 5.433 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.670 ; 5.670 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.670 ; 5.670 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.825 ; 4.825 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.736 ; 5.736 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.736 ; 5.736 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.433 ; 5.433 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.670 ; 5.670 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.670 ; 5.670 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.825 ; 4.825 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 36.299 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; -1.754 ; -113.091      ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 10.000 ; 0.000         ;
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.299 ; filtro_pipe:inst75|inst                                                                                                                                                                                           ; VGA_SYNC:inst1|blue_out                                                                                                                                                                                          ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.042     ; 1.691      ;
; 36.300 ; filtro_pipe:inst75|inst                                                                                                                                                                                           ; VGA_SYNC:inst1|red_out                                                                                                                                                                                           ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.042     ; 1.690      ;
; 36.473 ; filtro_pipe:inst75|inst                                                                                                                                                                                           ; VGA_SYNC:inst1|green_out                                                                                                                                                                                         ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.042     ; 1.517      ;
; 37.540 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg0  ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_memory_reg0 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg1  ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1~porta_memory_reg0 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg2  ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2~porta_memory_reg0 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg3  ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3~porta_memory_reg0 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg4  ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4~porta_memory_reg0 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg5  ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5~porta_memory_reg0 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg6  ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6~porta_memory_reg0 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg7  ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7~porta_memory_reg0 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.637 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0                                                                                                                  ; filtro_pipe:inst75|praticafiltro:inst32|inst6                                                                                                                                                                    ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 2.358      ;
; 37.802 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0                                                                                                                  ; filtro_pipe:inst75|praticafiltro:inst32|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255]                                                                                                        ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.037     ; 2.193      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                   ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg0                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg1                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg2                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg3                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg4                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg5                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg6                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg7                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg8                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg9                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg10                                                                                              ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg11                                                                                              ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg0                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg1                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg2                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg3                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg4                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg5                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg6                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg7                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg8                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg9                                                                                               ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg10                                                                                              ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6                                                                                                                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.754 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|address_reg_a[1]                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.038      ; 0.436      ;
; -1.428 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 0.815      ;
; -1.416 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.097      ; 0.819      ;
; -1.413 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.097      ; 0.822      ;
; -1.410 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.099      ; 0.827      ;
; -1.407 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.110      ; 0.841      ;
; -1.377 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|address_reg_a[0]                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.046      ; 0.821      ;
; -1.377 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|address_reg_a[2]                 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.046      ; 0.821      ;
; -1.374 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.117      ; 0.881      ;
; -1.317 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.097      ; 0.918      ;
; -1.312 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.112      ; 0.938      ;
; -1.307 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.115      ; 0.946      ;
; -1.307 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.093      ; 0.924      ;
; -1.303 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 0.940      ;
; -1.301 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.111      ; 0.948      ;
; -1.301 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.102      ; 0.939      ;
; -1.298 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.093      ; 0.933      ;
; -1.297 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.111      ; 0.952      ;
; -1.296 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.102      ; 0.944      ;
; -1.291 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.104      ; 0.951      ;
; -1.287 ; VGA_SYNC:inst1|pixel_column[6] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.099      ; 0.950      ;
; -1.286 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.109      ; 0.961      ;
; -1.281 ; VGA_SYNC:inst1|pixel_column[1] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.109      ; 0.966      ;
; -1.281 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.106      ; 0.963      ;
; -1.280 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.109      ; 0.967      ;
; -1.278 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.093      ; 0.953      ;
; -1.271 ; VGA_SYNC:inst1|pixel_column[6] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.104      ; 0.971      ;
; -1.266 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.103      ; 0.975      ;
; -1.262 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.117      ; 0.993      ;
; -1.211 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.101      ; 1.028      ;
; -1.205 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.106      ; 1.039      ;
; -1.197 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.102      ; 1.043      ;
; -1.195 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.048      ;
; -1.194 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.117      ; 1.061      ;
; -1.190 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.106      ; 1.054      ;
; -1.188 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.106      ; 1.056      ;
; -1.188 ; VGA_SYNC:inst1|pixel_column[0] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.098      ; 1.048      ;
; -1.186 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.098      ; 1.050      ;
; -1.183 ; VGA_SYNC:inst1|pixel_row[2]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.106      ; 1.061      ;
; -1.182 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.109      ; 1.065      ;
; -1.179 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.106      ; 1.065      ;
; -1.175 ; VGA_SYNC:inst1|pixel_column[1] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.098      ; 1.061      ;
; -1.174 ; VGA_SYNC:inst1|pixel_row[2]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.101      ; 1.065      ;
; -1.153 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.106      ; 1.091      ;
; -1.152 ; VGA_SYNC:inst1|pixel_column[3] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.098      ; 1.084      ;
; -1.140 ; VGA_SYNC:inst1|pixel_column[6] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.117      ; 1.115      ;
; -1.137 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.114      ; 1.115      ;
; -1.133 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.101      ; 1.106      ;
; -1.132 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.111      ; 1.117      ;
; -1.130 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.117      ; 1.125      ;
; -1.115 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.114      ; 1.137      ;
; -1.111 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.113      ; 1.140      ;
; -1.109 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.134      ;
; -1.101 ; VGA_SYNC:inst1|pixel_column[7] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.098      ; 1.135      ;
; -1.100 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.110      ; 1.148      ;
; -1.093 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.150      ;
; -1.090 ; VGA_SYNC:inst1|pixel_column[5] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a3~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.104      ; 1.152      ;
; -1.089 ; VGA_SYNC:inst1|pixel_column[7] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.109      ; 1.158      ;
; -1.088 ; VGA_SYNC:inst1|pixel_column[7] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.093      ; 1.143      ;
; -1.087 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.113      ; 1.164      ;
; -1.086 ; VGA_SYNC:inst1|pixel_column[2] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.108      ; 1.160      ;
; -1.074 ; VGA_SYNC:inst1|pixel_column[4] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.111      ; 1.175      ;
; -1.068 ; VGA_SYNC:inst1|pixel_row[3]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.101      ; 1.171      ;
; -1.066 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.114      ; 1.186      ;
; -1.064 ; VGA_SYNC:inst1|pixel_row[2]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a7~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.117      ; 1.191      ;
; -1.054 ; VGA_SYNC:inst1|pixel_row[2]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.114      ; 1.198      ;
; -1.051 ; VGA_SYNC:inst1|pixel_column[5] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.099      ; 1.186      ;
; -1.051 ; VGA_SYNC:inst1|pixel_column[1] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.093      ; 1.180      ;
; -1.046 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.110      ; 1.202      ;
; -1.042 ; VGA_SYNC:inst1|pixel_column[1] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a4~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.106      ; 1.202      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.033 ; VGA_SYNC:inst1|pixel_row[6]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.210      ;
; -1.031 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.113      ; 1.220      ;
; -1.030 ; VGA_SYNC:inst1|pixel_row[0]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.213      ;
; -1.027 ; VGA_SYNC:inst1|pixel_column[5] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.111      ; 1.222      ;
; -1.024 ; VGA_SYNC:inst1|pixel_column[1] ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a2~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.219      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg10 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg8  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg7  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg6  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg5  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg4  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg3  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg2  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg1  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.995 ; VGA_SYNC:inst1|pixel_row[4]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a6~porta_address_reg0  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.105      ; 1.248      ;
; -0.990 ; VGA_SYNC:inst1|pixel_row[1]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a5~porta_address_reg9  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.119      ; 1.267      ;
; -0.974 ; VGA_SYNC:inst1|pixel_row[5]    ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a1~porta_address_reg11 ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.110      ; 1.274      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; filtro_pipe:inst75|praticafiltro:inst3|lpm_shiftreg0:inst3|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_j3m:auto_generated|altsyncram_ad81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0                                                                                                                  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0                                                                                                                  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg1                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg10                                                                                              ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg10                                                                                              ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg11                                                                                              ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg11                                                                                              ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg2                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg3                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg4                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg5                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                               ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; memoria_imagem:inst5|altsyncram:altsyncram_component|altsyncram_dk91:auto_generated|ram_block1a0~porta_address_reg6                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 0.487  ; 0.487  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.304 ; -0.304 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -0.021 ; -0.021 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -0.076 ; -0.076 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 0.487  ; 0.487  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -0.098 ; -0.098 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 0.028  ; 0.028  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 0.342  ; 0.342  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -0.240 ; -0.240 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 0.662 ; 0.662 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 0.424 ; 0.424 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 0.662 ; 0.662 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 0.196 ; 0.196 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 0.428 ; 0.428 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 0.218 ; 0.218 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 0.505 ; 0.505 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 0.152 ; 0.152 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 0.360 ; 0.360 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.221 ; 2.221 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.221 ; 2.221 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.228 ; 2.228 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.983 ; 1.983 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.221 ; 2.221 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.221 ; 2.221 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.228 ; 2.228 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.983 ; 1.983 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+--------+----------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+----------+----------+---------+---------------------+
; Worst-case Slack                                  ; 32.000 ; -3.213   ; N/A      ; N/A     ; 10.000              ;
;  CLOCK_50                                         ; N/A    ; N/A      ; N/A      ; N/A     ; 10.000              ;
;  inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 32.000 ; -3.213   ; N/A      ; N/A     ; 17.436              ;
; Design-wide TNS                                   ; 0.0    ; -157.552 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A    ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000  ; -157.552 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 1.446  ; 1.446  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -0.304 ; -0.304 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 0.132  ; 0.132  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -0.076 ; -0.076 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 1.446  ; 1.446  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 0.082  ; 0.082  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 1.129  ; 1.129  ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -0.240 ; -0.240 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 1.548 ; 1.548 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 0.734 ; 0.734 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 1.548 ; 1.548 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 0.396 ; 0.396 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 0.939 ; 0.939 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 0.218 ; 0.218 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 1.016 ; 1.016 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 0.189 ; 0.189 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 0.912 ; 0.912 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.361 ; 5.361 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.736 ; 5.736 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.736 ; 5.736 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.433 ; 5.433 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.670 ; 5.670 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.670 ; 5.670 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.825 ; 4.825 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.221 ; 2.221 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.221 ; 2.221 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.228 ; 2.228 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.983 ; 1.983 ; Rise       ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 1689     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; inst1|video_PLL_inst|altpll_component|pll|clk[0] ; 1689     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 01 11:33:46 2022
Info: Command: quartus_sta praticafiltro -c praticafiltro
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'praticafiltro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst1|video_PLL_inst|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst1|video_PLL_inst|altpll_component|pll|clk[0]} {inst1|video_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 32.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    32.000         0.000 inst1|video_PLL_inst|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -3.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.213      -157.552 inst1|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.436         0.000 inst1|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 36.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.299         0.000 inst1|video_PLL_inst|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.754
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.754      -113.091 inst1|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 inst1|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4564 megabytes
    Info: Processing ended: Mon Aug 01 11:33:47 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


