INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/FPGA_FUN/Divider/Divider/Divider.srcs/sources_1/new/Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Divider'
