<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] S3C24XX NAND flash - initial support code
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-February/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20S3C24XX%20NAND%20flash%20-%20initial%20support%20code&In-Reply-To=%3C20080219091926.GA22079%40fluff.org.uk%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001032.html">
   <LINK REL="Next"  HREF="000966.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] S3C24XX NAND flash - initial support code</H1>
    <B>Ben Dooks</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20S3C24XX%20NAND%20flash%20-%20initial%20support%20code&In-Reply-To=%3C20080219091926.GA22079%40fluff.org.uk%3E"
       TITLE="[Openocd-development] S3C24XX NAND flash - initial support code">ben-openocd at fluff.org
       </A><BR>
    <I>Tue Feb 19 10:19:26 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="001032.html">[Openocd-development] Flash Write Error in telnet
</A></li>
        <LI>Next message: <A HREF="000966.html">[Openocd-development] S3C24XX NAND flash - initial support code
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#944">[ date ]</a>
              <a href="thread.html#944">[ thread ]</a>
              <a href="subject.html#944">[ subject ]</a>
              <a href="author.html#944">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>The following patch against r281, adds support for the majority of the
Samsung ARM SoC family, S3C2410, S3C2412, S3C2413, S3C2440 and S3C2443.

The changes to the nand core are an addition to allow fast block
writes when I can get time to finish that addition.

Index: src/flash/s3c24xx_regs_nand.h
===================================================================
--- src/flash/s3c24xx_regs_nand.h	(revision 0)
+++ src/flash/s3c24xx_regs_nand.h	(revision 0)
@@ -0,0 +1,123 @@
+/* linux/include/asm-arm/arch-s3c2410/regs-nand.h
+ *
+ * Copyright (c) 2004,2005 Simtec Electronics &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">linux at simtec.co.uk</A>&gt;
+ *		      <A HREF="http://www.simtec.co.uk/products/SWLINUX/">http://www.simtec.co.uk/products/SWLINUX/</A>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * S3C2410 NAND register definitions
+*/
+
+#ifndef __ASM_ARM_REGS_NAND
+#define __ASM_ARM_REGS_NAND &quot;$Id: nand.h,v 1.3 2003/12/09 11:36:29 ben Exp $&quot;
+
+
+#define S3C2410_NFREG(x) (x)
+
+#define S3C2410_NFCONF  S3C2410_NFREG(0x00)
+#define S3C2410_NFCMD   S3C2410_NFREG(0x04)
+#define S3C2410_NFADDR  S3C2410_NFREG(0x08)
+#define S3C2410_NFDATA  S3C2410_NFREG(0x0C)
+#define S3C2410_NFSTAT  S3C2410_NFREG(0x10)
+#define S3C2410_NFECC   S3C2410_NFREG(0x14)
+
+#define S3C2440_NFCONT   S3C2410_NFREG(0x04)
+#define S3C2440_NFCMD    S3C2410_NFREG(0x08)
+#define S3C2440_NFADDR   S3C2410_NFREG(0x0C)
+#define S3C2440_NFDATA   S3C2410_NFREG(0x10)
+#define S3C2440_NFECCD0  S3C2410_NFREG(0x14)
+#define S3C2440_NFECCD1  S3C2410_NFREG(0x18)
+#define S3C2440_NFECCD   S3C2410_NFREG(0x1C)
+#define S3C2440_NFSTAT   S3C2410_NFREG(0x20)
+#define S3C2440_NFESTAT0 S3C2410_NFREG(0x24)
+#define S3C2440_NFESTAT1 S3C2410_NFREG(0x28)
+#define S3C2440_NFMECC0  S3C2410_NFREG(0x2C)
+#define S3C2440_NFMECC1  S3C2410_NFREG(0x30)
+#define S3C2440_NFSECC   S3C2410_NFREG(0x34)
+#define S3C2440_NFSBLK   S3C2410_NFREG(0x38)
+#define S3C2440_NFEBLK   S3C2410_NFREG(0x3C)
+
+#define S3C2412_NFSBLK		S3C2410_NFREG(0x20)
+#define S3C2412_NFEBLK		S3C2410_NFREG(0x24)
+#define S3C2412_NFSTAT		S3C2410_NFREG(0x28)
+#define S3C2412_NFMECC_ERR0	S3C2410_NFREG(0x2C)
+#define S3C2412_NFMECC_ERR1	S3C2410_NFREG(0x30)
+#define S3C2412_NFMECC0		S3C2410_NFREG(0x34)
+#define S3C2412_NFMECC1		S3C2410_NFREG(0x38)
+#define S3C2412_NFSECC		S3C2410_NFREG(0x3C)
+
+#define S3C2410_NFCONF_EN          (1&lt;&lt;15)
+#define S3C2410_NFCONF_512BYTE     (1&lt;&lt;14)
+#define S3C2410_NFCONF_4STEP       (1&lt;&lt;13)
+#define S3C2410_NFCONF_INITECC     (1&lt;&lt;12)
+#define S3C2410_NFCONF_nFCE        (1&lt;&lt;11)
+#define S3C2410_NFCONF_TACLS(x)    ((x)&lt;&lt;8)
+#define S3C2410_NFCONF_TWRPH0(x)   ((x)&lt;&lt;4)
+#define S3C2410_NFCONF_TWRPH1(x)   ((x)&lt;&lt;0)
+
+#define S3C2410_NFSTAT_BUSY        (1&lt;&lt;0)
+
+#define S3C2440_NFCONF_BUSWIDTH_8	(0&lt;&lt;0)
+#define S3C2440_NFCONF_BUSWIDTH_16	(1&lt;&lt;0)
+#define S3C2440_NFCONF_ADVFLASH		(1&lt;&lt;3)
+#define S3C2440_NFCONF_TACLS(x)		((x)&lt;&lt;12)
+#define S3C2440_NFCONF_TWRPH0(x)	((x)&lt;&lt;8)
+#define S3C2440_NFCONF_TWRPH1(x)	((x)&lt;&lt;4)
+
+#define S3C2440_NFCONT_LOCKTIGHT	(1&lt;&lt;13)
+#define S3C2440_NFCONT_SOFTLOCK		(1&lt;&lt;12)
+#define S3C2440_NFCONT_ILLEGALACC_EN	(1&lt;&lt;10)
+#define S3C2440_NFCONT_RNBINT_EN	(1&lt;&lt;9)
+#define S3C2440_NFCONT_RN_FALLING	(1&lt;&lt;8)
+#define S3C2440_NFCONT_SPARE_ECCLOCK	(1&lt;&lt;6)
+#define S3C2440_NFCONT_MAIN_ECCLOCK	(1&lt;&lt;5)
+#define S3C2440_NFCONT_INITECC		(1&lt;&lt;4)
+#define S3C2440_NFCONT_nFCE		(1&lt;&lt;1)
+#define S3C2440_NFCONT_ENABLE		(1&lt;&lt;0)
+
+#define S3C2440_NFSTAT_READY		(1&lt;&lt;0)
+#define S3C2440_NFSTAT_nCE		(1&lt;&lt;1)
+#define S3C2440_NFSTAT_RnB_CHANGE	(1&lt;&lt;2)
+#define S3C2440_NFSTAT_ILLEGAL_ACCESS	(1&lt;&lt;3)
+
+#define S3C2412_NFCONF_NANDBOOT		(1&lt;&lt;31)
+#define S3C2412_NFCONF_ECCCLKCON	(1&lt;&lt;30)
+#define S3C2412_NFCONF_ECC_MLC		(1&lt;&lt;24)
+#define S3C2412_NFCONF_TACLS_MASK	(7&lt;&lt;12)	/* 1 extra bit of Tacls */
+
+#define S3C2412_NFCONT_ECC4_DIRWR	(1&lt;&lt;18)
+#define S3C2412_NFCONT_LOCKTIGHT	(1&lt;&lt;17)
+#define S3C2412_NFCONT_SOFTLOCK		(1&lt;&lt;16)
+#define S3C2412_NFCONT_ECC4_ENCINT	(1&lt;&lt;13)
+#define S3C2412_NFCONT_ECC4_DECINT	(1&lt;&lt;12)
+#define S3C2412_NFCONT_MAIN_ECC_LOCK	(1&lt;&lt;7)
+#define S3C2412_NFCONT_INIT_MAIN_ECC	(1&lt;&lt;5)
+#define S3C2412_NFCONT_nFCE1		(1&lt;&lt;2)
+#define S3C2412_NFCONT_nFCE0		(1&lt;&lt;1)
+
+#define S3C2412_NFSTAT_ECC_ENCDONE	(1&lt;&lt;7)
+#define S3C2412_NFSTAT_ECC_DECDONE	(1&lt;&lt;6)
+#define S3C2412_NFSTAT_ILLEGAL_ACCESS	(1&lt;&lt;5)
+#define S3C2412_NFSTAT_RnB_CHANGE	(1&lt;&lt;4)
+#define S3C2412_NFSTAT_nFCE1		(1&lt;&lt;3)
+#define S3C2412_NFSTAT_nFCE0		(1&lt;&lt;2)
+#define S3C2412_NFSTAT_Res1		(1&lt;&lt;1)
+#define S3C2412_NFSTAT_READY		(1&lt;&lt;0)
+
+#define S3C2412_NFECCERR_SERRDATA(x)	(((x) &gt;&gt; 21) &amp; 0xf)
+#define S3C2412_NFECCERR_SERRBIT(x)	(((x) &gt;&gt; 18) &amp; 0x7)
+#define S3C2412_NFECCERR_MERRDATA(x)	(((x) &gt;&gt; 7) &amp; 0x3ff)
+#define S3C2412_NFECCERR_MERRBIT(x)	(((x) &gt;&gt; 4) &amp; 0x7)
+#define S3C2412_NFECCERR_SPARE_ERR(x)	(((x) &gt;&gt; 2) &amp; 0x3)
+#define S3C2412_NFECCERR_MAIN_ERR(x)	(((x) &gt;&gt; 2) &amp; 0x3)
+#define S3C2412_NFECCERR_NONE		(0)
+#define S3C2412_NFECCERR_1BIT		(1)
+#define S3C2412_NFECCERR_MULTIBIT	(2)
+#define S3C2412_NFECCERR_ECCAREA	(3)
+
+
+
+#endif /* __ASM_ARM_REGS_NAND */
+
Index: src/flash/s3c2443_nand.c
===================================================================
--- src/flash/s3c2443_nand.c	(revision 0)
+++ src/flash/s3c2443_nand.c	(revision 0)
@@ -0,0 +1,89 @@
+/* src/flash/s3c2443_nand.c
+ *
+ * S3C2443 OpenOCD NAND Flash controller support.
+ *
+ * Copyright 2007,2008 Ben Dooks &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">ben at fluff.org</A>&gt;
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * Many thanks to Simtec Electronics for sponsoring this work.
+ */
+
+
+#ifdef HAVE_CONFIG_H
+#include &quot;config.h&quot;
+#endif
+
+#include &quot;replacements.h&quot;
+#include &quot;log.h&quot;
+
+#include &lt;stdlib.h&gt;
+#include &lt;string.h&gt;
+
+#include &quot;nand.h&quot;
+#include &quot;s3c24xx_nand.h&quot;
+#include &quot;target.h&quot;
+
+int s3c2443_nand_device_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct nand_device_s *device);
+int s3c2443_init(struct nand_device_s *device);
+int s3c2443_nand_ready(struct nand_device_s *device, int timeout);
+
+nand_flash_controller_t s3c2443_nand_controller =
+{
+	.name			= &quot;s3c2443&quot;,
+	.nand_device_command	= s3c2443_nand_device_command,
+	.register_commands	= s3c24xx_register_commands,
+	.init			= s3c2443_init,
+	.reset			= s3c24xx_reset,
+	.command		= s3c24xx_command,
+	.address		= s3c24xx_address,
+	.write_data		= s3c24xx_write_data,
+	.read_data		= s3c24xx_read_data,
+	.write_page		= s3c24xx_write_page,
+	.read_page		= s3c24xx_read_page,
+	.write_block_data	= s3c2440_write_block_data,
+	.read_block_data	= s3c2440_read_block_data,
+	.controller_ready	= s3c24xx_controller_ready,
+	.nand_ready		= s3c2440_nand_ready,
+};
+
+int s3c2443_nand_device_command(struct command_context_s *cmd_ctx, char *cmd,
+				char **args, int argc,
+				struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *info;
+	
+	info = s3c24xx_nand_device_command(cmd_ctx, cmd, args, argc, device);
+	if (info == NULL) {
+		return ERROR_NAND_DEVICE_INVALID;
+	}
+
+	/* fill in the address fields for the core device */
+	info-&gt;cmd = S3C2440_NFCMD;
+	info-&gt;addr = S3C2440_NFADDR;
+	info-&gt;data = S3C2440_NFDATA;
+	info-&gt;nfstat = S3C2412_NFSTAT;
+	
+	return ERROR_OK;
+}
+
+int s3c2443_init(struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	u32 version;
+
+	target_write_u32(target, S3C2410_NFCONF,
+			 S3C2440_NFCONF_TACLS(3) |
+			 S3C2440_NFCONF_TWRPH0(7) |
+			 S3C2440_NFCONF_TWRPH1(7));
+
+	target_write_u32(target, S3C2440_NFCONT,
+			 S3C2412_NFCONT_INIT_MAIN_ECC |
+			 S3C2440_NFCONT_ENABLE);
+
+	return ERROR_OK;
+}
Index: src/flash/s3c2410_nand.c
===================================================================
--- src/flash/s3c2410_nand.c	(revision 0)
+++ src/flash/s3c2410_nand.c	(revision 0)
@@ -0,0 +1,133 @@
+/* src/flash/s3c2410_nand.c
+ *
+ * S3C2410 OpenOCD NAND Flash controller support.
+ *
+ * Copyright 2007,2008 Ben Dooks &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">ben at fluff.org</A>&gt;
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * Many thanks to Simtec Electronics for sponsoring this work.
+ */
+
+#ifdef HAVE_CONFIG_H
+#include &quot;config.h&quot;
+#endif
+
+#include &quot;replacements.h&quot;
+#include &quot;log.h&quot;
+
+#include &lt;stdlib.h&gt;
+#include &lt;string.h&gt;
+
+#include &quot;nand.h&quot;
+#include &quot;s3c24xx_nand.h&quot;
+#include &quot;target.h&quot;
+
+int s3c2410_nand_device_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct nand_device_s *device);
+int s3c2410_init(struct nand_device_s *device);
+int s3c2410_read_data(struct nand_device_s *device, void *data);
+int s3c2410_write_data(struct nand_device_s *device, u16 data);
+int s3c2410_nand_ready(struct nand_device_s *device, int timeout);
+
+nand_flash_controller_t s3c2410_nand_controller =
+{
+	.name			= &quot;s3c2410&quot;,
+	.nand_device_command	= s3c2410_nand_device_command,
+	.register_commands	= s3c24xx_register_commands,
+	.init			= s3c2410_init,
+	.reset			= s3c24xx_reset,
+	.command		= s3c24xx_command,
+	.address		= s3c24xx_address,
+	.write_data		= s3c2410_write_data,
+	.read_data		= s3c2410_read_data,
+	.write_page		= s3c24xx_write_page,
+	.read_page		= s3c24xx_read_page,
+	.controller_ready	= s3c24xx_controller_ready,
+	.nand_ready		= s3c2410_nand_ready,
+};
+
+int s3c2410_nand_device_command(struct command_context_s *cmd_ctx, char *cmd,
+				char **args, int argc,
+				struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *info;
+	
+	info = s3c24xx_nand_device_command(cmd_ctx, cmd, args, argc, device);
+	if (info == NULL) {
+		return ERROR_NAND_DEVICE_INVALID;
+	}
+
+	/* fill in the address fields for the core device */
+	info-&gt;cmd = S3C2410_NFCMD;
+	info-&gt;addr = S3C2410_NFADDR;
+	info-&gt;data = S3C2410_NFDATA;
+	info-&gt;nfstat = S3C2410_NFSTAT;
+		
+	return ERROR_OK;
+}
+
+int s3c2410_init(struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+
+	target_write_u32(target, S3C2410_NFCONF, 
+			 S3C2410_NFCONF_EN | S3C2410_NFCONF_TACLS(3) |
+			 S3C2410_NFCONF_TWRPH0(5) | S3C2410_NFCONF_TWRPH1(3));
+
+	return ERROR_OK;
+}
+
+int s3c2410_write_data(struct nand_device_s *device, u16 data)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+	
+	target_write_u32(target, S3C2410_NFDATA, data);
+	return ERROR_OK;
+}
+
+int s3c2410_read_data(struct nand_device_s *device, void *data)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+
+	target_read_u8(target, S3C2410_NFDATA, data);	
+	return ERROR_OK;
+}
+
+int s3c2410_nand_ready(struct nand_device_s *device, int timeout)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	u8 status;
+
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+	
+	do {
+		target_read_u8(target, S3C2410_NFSTAT, &amp;status);
+		
+		if (status &amp; S3C2410_NFSTAT_BUSY)
+			return 1;
+
+		usleep(1000);		
+	} while (timeout-- &gt; 0);
+
+	return 0;
+}
Index: src/flash/s3c2412_nand.c
===================================================================
--- src/flash/s3c2412_nand.c	(revision 0)
+++ src/flash/s3c2412_nand.c	(revision 0)
@@ -0,0 +1,87 @@
+/* src/flash/s3c2412_nand.c
+ *
+ * S3C2412 OpenOCD NAND Flash controller support.
+ *
+ * Copyright 2007,2008 Ben Dooks &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">ben at fluff.org</A>&gt;
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * Many thanks to Simtec Electronics for sponsoring this work.
+ */
+
+#ifdef HAVE_CONFIG_H
+#include &quot;config.h&quot;
+#endif
+
+#include &quot;replacements.h&quot;
+#include &quot;log.h&quot;
+
+#include &lt;stdlib.h&gt;
+#include &lt;string.h&gt;
+
+#include &quot;nand.h&quot;
+#include &quot;s3c24xx_nand.h&quot;
+#include &quot;target.h&quot;
+
+int s3c2412_nand_device_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct nand_device_s *device);
+int s3c2412_init(struct nand_device_s *device);
+
+nand_flash_controller_t s3c2412_nand_controller =
+{
+	.name			= &quot;s3c2412&quot;,
+	.nand_device_command	= s3c2412_nand_device_command,
+	.register_commands	= s3c24xx_register_commands,
+	.init			= s3c2412_init,
+	.reset			= s3c24xx_reset,
+	.command		= s3c24xx_command,
+	.address		= s3c24xx_address,
+	.write_data		= s3c24xx_write_data,
+	.read_data		= s3c24xx_read_data,
+	.write_page		= s3c24xx_write_page,
+	.read_page		= s3c24xx_read_page,
+	.write_block_data	= s3c2440_write_block_data,
+	.read_block_data	= s3c2440_read_block_data,
+	.controller_ready	= s3c24xx_controller_ready,
+	.nand_ready		= s3c2440_nand_ready,
+};
+
+int s3c2412_nand_device_command(struct command_context_s *cmd_ctx, char *cmd,
+				char **args, int argc,
+				struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *info;
+
+	info = s3c24xx_nand_device_command(cmd_ctx, cmd, args, argc, device);
+	if (info == NULL) {
+		return ERROR_NAND_DEVICE_INVALID;
+	}
+
+	/* fill in the address fields for the core device */
+	info-&gt;cmd = S3C2440_NFCMD;
+	info-&gt;addr = S3C2440_NFADDR;
+	info-&gt;data = S3C2440_NFDATA;
+	info-&gt;nfstat = S3C2412_NFSTAT;
+	
+	return ERROR_OK;
+}
+
+int s3c2412_init(struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	u32 version;
+
+	target_write_u32(target, S3C2410_NFCONF,
+			 S3C2440_NFCONF_TACLS(3) |
+			 S3C2440_NFCONF_TWRPH0(7) |
+			 S3C2440_NFCONF_TWRPH1(7));
+
+	target_write_u32(target, S3C2440_NFCONT,
+			 S3C2412_NFCONT_INIT_MAIN_ECC |
+			 S3C2440_NFCONT_ENABLE);
+
+	return ERROR_OK;
+}
Index: src/flash/s3c2440_nand.c
===================================================================
--- src/flash/s3c2440_nand.c	(revision 0)
+++ src/flash/s3c2440_nand.c	(revision 0)
@@ -0,0 +1,179 @@
+/* src/flash/s3c2440_nand.c
+ *
+ * S3C2440 OpenOCD NAND Flash controller support.
+ *
+ * Copyright 2007,2008 Ben Dooks &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">ben at fluff.org</A>&gt;
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * Many thanks to Simtec Electronics for sponsoring this work.
+ */
+
+#ifdef HAVE_CONFIG_H
+#include &quot;config.h&quot;
+#endif
+
+#include &quot;replacements.h&quot;
+#include &quot;log.h&quot;
+
+#include &lt;stdlib.h&gt;
+#include &lt;string.h&gt;
+
+#include &quot;nand.h&quot;
+#include &quot;s3c24xx_nand.h&quot;
+#include &quot;target.h&quot;
+
+int s3c2440_nand_device_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct nand_device_s *device);
+int s3c2440_init(struct nand_device_s *device);
+int s3c2440_nand_ready(struct nand_device_s *device, int timeout);
+
+nand_flash_controller_t s3c2440_nand_controller =
+{
+	.name			= &quot;s3c2440&quot;,
+	.nand_device_command	= s3c2440_nand_device_command,
+	.register_commands	= s3c24xx_register_commands,
+	.init			= s3c2440_init,
+	.reset			= s3c24xx_reset,
+	.command		= s3c24xx_command,
+	.address		= s3c24xx_address,
+	.write_data		= s3c24xx_write_data,
+	.read_data		= s3c24xx_read_data,
+	.write_page		= s3c24xx_write_page,
+	.read_page		= s3c24xx_read_page,
+	.write_block_data	= s3c2440_write_block_data,
+	.read_block_data	= s3c2440_read_block_data,
+	.controller_ready	= s3c24xx_controller_ready,
+	.nand_ready		= s3c2440_nand_ready,
+};
+
+int s3c2440_nand_device_command(struct command_context_s *cmd_ctx, char *cmd,
+				char **args, int argc,
+				struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *info;
+	
+	info = s3c24xx_nand_device_command(cmd_ctx, cmd, args, argc, device);
+	if (info == NULL) {
+		return ERROR_NAND_DEVICE_INVALID;
+	}
+
+	/* fill in the address fields for the core device */
+	info-&gt;cmd = S3C2440_NFCMD;
+	info-&gt;addr = S3C2440_NFADDR;
+	info-&gt;data = S3C2440_NFDATA;
+	info-&gt;nfstat = S3C2440_NFSTAT;
+		
+	return ERROR_OK;
+}
+
+int s3c2440_init(struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	u32 version;
+
+	target_write_u32(target, S3C2410_NFCONF,
+			 S3C2440_NFCONF_TACLS(3) |
+			 S3C2440_NFCONF_TWRPH0(7) |
+			 S3C2440_NFCONF_TWRPH1(7));
+
+	target_write_u32(target, S3C2440_NFCONT,
+			 S3C2440_NFCONT_INITECC | S3C2440_NFCONT_ENABLE);
+
+	return ERROR_OK;
+}
+
+int s3c2440_nand_ready(struct nand_device_s *device, int timeout)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	u8 status;
+
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+	
+	do {		
+		target_read_u8(target, s3c24xx_info-&gt;nfstat, &amp;status);
+		
+		if (status &amp; S3C2440_NFSTAT_READY)
+			return 1;
+
+		usleep(1000);
+	} while (timeout-- &gt; 0);
+
+
+	return 0;
+}
+
+/* use the fact we can read/write 4 bytes in one go via a single 32bit op */
+
+int s3c2440_read_block_data(struct nand_device_s *device, u8 *data, int data_size)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	u32 nfdata = s3c24xx_info-&gt;data;
+	u32 tmp;
+
+	printf(&quot;%s: reading data: %p, %p, %d\n&quot;, __func__, device, data, data_size);
+
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+
+	while (data_size &gt;= 4) {	  
+		target_read_u32(target, nfdata, &amp;tmp);
+
+		data[0] = tmp;
+		data[1] = tmp &gt;&gt; 8;
+		data[2] = tmp &gt;&gt; 16;
+		data[3] = tmp &gt;&gt; 24;
+
+		data_size -= 4;
+		data += 4;
+	}
+
+	while (data_size &gt; 0) {
+		target_read_u8(target, nfdata, data);
+
+		data_size -= 1;
+		data += 1;
+	}
+
+	return ERROR_OK;
+}
+
+int s3c2440_write_block_data(struct nand_device_s *device, u8 *data, int data_size)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	u32 nfdata = s3c24xx_info-&gt;data;
+	u32 tmp;
+
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+
+	while (data_size &gt;= 4) {	  
+		tmp = le_to_h_u32(data);
+		target_write_u32(target, nfdata, tmp);
+
+		data_size -= 4;
+		data += 4;
+	}
+
+	while (data_size &gt; 0) {
+		target_write_u8(target, nfdata, *data);
+
+		data_size -= 1;
+		data += 1;
+	}
+
+	return ERROR_OK;
+}
Index: src/flash/s3c24xx_nand.c
===================================================================
--- src/flash/s3c24xx_nand.c	(revision 0)
+++ src/flash/s3c24xx_nand.c	(revision 0)
@@ -0,0 +1,133 @@
+/* src/flash/s3c24xx_nand.c
+ *
+ * S3C24XX Series OpenOCD NAND Flash controller support.
+ *
+ * Copyright 2007,2008 Ben Dooks &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">ben at fluff.org</A>&gt;
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * Many thanks to Simtec Electronics for sponsoring this work.
+ */
+
+#ifdef HAVE_CONFIG_H
+#include &quot;config.h&quot;
+#endif
+
+#include &quot;replacements.h&quot;
+#include &quot;log.h&quot;
+
+#include &lt;stdlib.h&gt;
+#include &lt;string.h&gt;
+
+#include &quot;nand.h&quot;
+#include &quot;s3c24xx_nand.h&quot;
+#include &quot;target.h&quot;
+
+s3c24xx_nand_controller_t *
+s3c24xx_nand_device_command(struct command_context_s *cmd_ctx, char *cmd,
+			    char **args, int argc,
+			    struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info;
+	
+	s3c24xx_info = malloc(sizeof(s3c24xx_nand_controller_t));
+	if (s3c24xx_info == NULL) {
+		ERROR(&quot;no memory for nand controller\n&quot;);
+		return NULL;
+	}
+
+	device-&gt;controller_priv = s3c24xx_info;
+
+	s3c24xx_info-&gt;target = get_target_by_num(strtoul(args[1], NULL, 0));
+	if (s3c24xx_info-&gt;target == NULL) {
+		ERROR(&quot;no target '%s' configured&quot;, args[1]);
+		return NULL;
+	}
+		
+	return s3c24xx_info;
+}
+
+int s3c24xx_register_commands(struct command_context_s *cmd_ctx)
+{
+	return ERROR_OK;
+}
+
+int s3c24xx_reset(struct nand_device_s *device)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+	
+	target_write_u32(target, s3c24xx_info-&gt;cmd, 0xff);
+	
+	return ERROR_OK;
+}
+
+int s3c24xx_command(struct nand_device_s *device, u8 command)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+
+	target_write_u16(target, s3c24xx_info-&gt;cmd, command);
+	return ERROR_OK;
+}
+
+
+int s3c24xx_address(struct nand_device_s *device, u8 address)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+	
+	target_write_u16(target, s3c24xx_info-&gt;addr, address);
+	return ERROR_OK;
+}
+
+int s3c24xx_write_data(struct nand_device_s *device, u16 data)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+	
+	target_write_u8(target, s3c24xx_info-&gt;data, data);
+	return ERROR_OK;
+}
+
+int s3c24xx_read_data(struct nand_device_s *device, void *data)
+{
+	s3c24xx_nand_controller_t *s3c24xx_info = device-&gt;controller_priv;
+	target_t *target = s3c24xx_info-&gt;target;
+	
+	if (target-&gt;state != TARGET_HALTED) {
+		ERROR(&quot;target must be halted to use S3C24XX NAND flash controller&quot;);
+		return ERROR_NAND_OPERATION_FAILED;
+	}
+
+	target_read_u8(target, s3c24xx_info-&gt;data, data);
+	return ERROR_OK;
+}
+
+int s3c24xx_controller_ready(struct nand_device_s *device, int timeout)
+{
+	return 1;
+}
Index: src/flash/nand.c
===================================================================
--- src/flash/nand.c	(revision 281)
+++ src/flash/nand.c	(working copy)
@@ -63,13 +63,20 @@
 /* NAND flash controller
  */
 extern nand_flash_controller_t lpc3180_nand_controller;
-/* extern nand_flash_controller_t s3c2410_nand_controller; */
+extern nand_flash_controller_t s3c2410_nand_controller;
+extern nand_flash_controller_t s3c2412_nand_controller;
+extern nand_flash_controller_t s3c2440_nand_controller;
+extern nand_flash_controller_t s3c2443_nand_controller;
+
 /* extern nand_flash_controller_t boundary_scan_nand_controller; */
 
 nand_flash_controller_t *nand_flash_controllers[] =
 {
 	&amp;lpc3180_nand_controller,
-/*	&amp;s3c2410_nand_controller, */
+	&amp;s3c2410_nand_controller,
+	&amp;s3c2412_nand_controller,
+	&amp;s3c2440_nand_controller,
+	&amp;s3c2443_nand_controller,
 /*	&amp;boundary_scan_nand_controller, */
 	NULL
 };
@@ -707,7 +714,7 @@
 	if (!device-&gt;device)
 		return ERROR_NAND_DEVICE_NOT_PROBED;
 		
-	if (device-&gt;use_raw)
+	if (device-&gt;use_raw || device-&gt;controller-&gt;write_page == NULL)
 		return nand_write_page_raw(device, page, data, data_size, oob, oob_size);
 	else
 		return device-&gt;controller-&gt;write_page(device, page, data, data_size, oob, oob_size);
@@ -718,7 +725,7 @@
 	if (!device-&gt;device)
 		return ERROR_NAND_DEVICE_NOT_PROBED;
 		
-	if (device-&gt;use_raw)
+	if (device-&gt;use_raw || device-&gt;controller-&gt;read_page == NULL)
 		return nand_read_page_raw(device, page, data, data_size, oob, oob_size);
 	else
 		return device-&gt;controller-&gt;read_page(device, page, data, data_size, oob, oob_size);
@@ -782,39 +789,49 @@
 	
 	if (data)
 	{
-		for (i = 0; i &lt; data_size;)
+		if (device-&gt;controller-&gt;read_block_data != NULL)
+			(device-&gt;controller-&gt;read_block_data)(device, data, data_size);
+		else
 		{
-			if (device-&gt;device-&gt;options &amp; NAND_BUSWIDTH_16)
+			for (i = 0; i &lt; data_size;)
 			{
-				device-&gt;controller-&gt;read_data(device, data);
-				data += 2;
-				i += 2;
+				if (device-&gt;device-&gt;options &amp; NAND_BUSWIDTH_16)
+				{
+					device-&gt;controller-&gt;read_data(device, data);
+					data += 2;
+					i += 2;
+				}
+				else
+				{
+					device-&gt;controller-&gt;read_data(device, data);
+					data += 1;
+					i += 1;
+				}
 			}
-			else
-			{
-				device-&gt;controller-&gt;read_data(device, data);
-				data += 1;
-				i += 1;
-			}
 		}
 	}
 	
 	if (oob)
 	{
-		for (i = 0; i &lt; oob_size;)
+		if (device-&gt;controller-&gt;read_block_data != NULL)
+			(device-&gt;controller-&gt;read_block_data)(device, oob, oob_size);
+		else
 		{
-			if (device-&gt;device-&gt;options &amp; NAND_BUSWIDTH_16)
+			for (i = 0; i &lt; oob_size;)
 			{
-				device-&gt;controller-&gt;read_data(device, oob);
-				oob += 2;
-				i += 2;
+				if (device-&gt;device-&gt;options &amp; NAND_BUSWIDTH_16)
+				{
+					device-&gt;controller-&gt;read_data(device, oob);
+					oob += 2;
+					i += 2;
+				}
+				else
+				{
+					device-&gt;controller-&gt;read_data(device, oob);
+					oob += 1;
+					i += 1;
+				}
 			}
-			else
-			{
-				device-&gt;controller-&gt;read_data(device, oob);
-				oob += 1;
-				i += 1;
-			}
 		}
 	}
 	
@@ -868,41 +885,51 @@
 	
 	if (data)
 	{
-		for (i = 0; i &lt; data_size;)
+		if (device-&gt;controller-&gt;write_block_data != NULL)
+			(device-&gt;controller-&gt;write_block_data)(device, data, data_size);
+		else
 		{
-			if (device-&gt;device-&gt;options &amp; NAND_BUSWIDTH_16)
+			for (i = 0; i &lt; data_size;)
 			{
-				u16 data_buf = le_to_h_u16(data);
-				device-&gt;controller-&gt;write_data(device, data_buf);
-				data += 2;
-				i += 2;
+				if (device-&gt;device-&gt;options &amp; NAND_BUSWIDTH_16)
+				{
+					u16 data_buf = le_to_h_u16(data);
+					device-&gt;controller-&gt;write_data(device, data_buf);
+					data += 2;
+					i += 2;
+				}
+				else
+				{
+					device-&gt;controller-&gt;write_data(device, *data);
+					data += 1;
+					i += 1;
+				}
 			}
-			else
-			{
-				device-&gt;controller-&gt;write_data(device, *data);
-				data += 1;
-				i += 1;
-			}
 		}
 	}
 	
 	if (oob)
 	{
-		for (i = 0; i &lt; oob_size;)
+		if (device-&gt;controller-&gt;write_block_data != NULL)
+			(device-&gt;controller-&gt;write_block_data)(device, oob, oob_size);
+		else
 		{
-			if (device-&gt;device-&gt;options &amp; NAND_BUSWIDTH_16)
+			for (i = 0; i &lt; oob_size;)
 			{
-				u16 oob_buf = le_to_h_u16(data);
-				device-&gt;controller-&gt;write_data(device, oob_buf);
-				oob += 2;
-				i += 2;
+				if (device-&gt;device-&gt;options &amp; NAND_BUSWIDTH_16)
+				{
+					u16 oob_buf = le_to_h_u16(data);
+					device-&gt;controller-&gt;write_data(device, oob_buf);
+					oob += 2;
+					i += 2;
+				}
+				else
+				{
+					device-&gt;controller-&gt;write_data(device, *oob);
+					oob += 1;
+					i += 1;
+				}
 			}
-			else
-			{
-				device-&gt;controller-&gt;write_data(device, *oob);
-				oob += 1;
-				i += 1;
-			}
 		}
 	}
 	
Index: src/flash/s3c24xx_nand.h
===================================================================
--- src/flash/s3c24xx_nand.h	(revision 0)
+++ src/flash/s3c24xx_nand.h	(revision 0)
@@ -0,0 +1,51 @@
+/* src/flash/s3c24xx_nand.h
+ *
+ * S3C24XX Series OpenOCD NAND Flash controller support.
+ *
+ * Copyright 2007,2008 Ben Dooks &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">ben at fluff.org</A>&gt;
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * Many thanks to Simtec Electronics for sponsoring this work.
+ */
+
+#include &quot;target.h&quot;
+#include &quot;s3c24xx_regs_nand.h&quot;
+
+typedef struct s3c24xx_nand_controller_s
+{
+	struct target_s *target;
+	
+	/* register addresses */
+	u32		 cmd;
+	u32		 addr;
+	u32		 data;
+	u32		 nfstat; 
+} s3c24xx_nand_controller_t;
+
+/* Default to using the un-translated NAND register based address */
+#undef S3C2410_NFREG
+#define S3C2410_NFREG(x) ((x) + 0x4e000000)
+
+extern s3c24xx_nand_controller_t *s3c24xx_nand_device_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct nand_device_s *device);
+
+extern int s3c24xx_register_commands(struct command_context_s *cmd_ctx);
+extern int s3c24xx_reset(struct nand_device_s *device);
+extern int s3c24xx_command(struct nand_device_s *device, u8 command);
+extern int s3c24xx_address(struct nand_device_s *device, u8 address);
+extern int s3c24xx_write_data(struct nand_device_s *device, u16 data);
+extern int s3c24xx_read_data(struct nand_device_s *device, void *data);
+extern int s3c24xx_controller_ready(struct nand_device_s *device, int tout);
+
+#define s3c24xx_write_page NULL
+#define s3c24xx_read_page NULL
+
+/* code shared between different controllers */
+
+extern int s3c2440_nand_ready(struct nand_device_s *device, int timeout);
+
+extern int s3c2440_read_block_data(struct nand_device_s *, u8 *data, int data_size);
+extern int s3c2440_write_block_data(struct nand_device_s *, u8 *data, int data_size);
Index: src/flash/nand.h
===================================================================
--- src/flash/nand.h	(revision 281)
+++ src/flash/nand.h	(working copy)
@@ -42,6 +42,8 @@
 	int (*address)(struct nand_device_s *device, u8 address);
 	int (*write_data)(struct nand_device_s *device, u16 data);
 	int (*read_data)(struct nand_device_s *device, void *data);
+	int (*write_block_data)(struct nand_device_s *device, u8 *data, int size);
+	int (*read_block_data)(struct nand_device_s *device, u8 *data, int size);
 	int (*write_page)(struct nand_device_s *device, u32 page, u8 *data, u32 data_size, u8 *oob, u32 oob_size);
 	int (*read_page)(struct nand_device_s *device, u32 page, u8 *data, u32 data_size, u8 *oob, u32 oob_size);
 	int (*controller_ready)(struct nand_device_s *device, int timeout);
Index: src/flash/Makefile.am
===================================================================
--- src/flash/Makefile.am	(revision 281)
+++ src/flash/Makefile.am	(working copy)
@@ -3,6 +3,7 @@
 METASOURCES = AUTO
 noinst_LIBRARIES = libflash.a
 libflash_a_SOURCES = flash.c lpc2000.c cfi.c non_cfi.c at91sam7.c str7x.c str9x.c nand.c lpc3180_nand_controller.c \
-					 stellaris.c str9xpec.c stm32x.c tms470.c
+					 stellaris.c str9xpec.c stm32x.c tms470.c \
+		     s3c24xx_nand.c s3c2410_nand.c s3c2412_nand.c s3c2440_nand.c s3c2443_nand.c
 noinst_HEADERS = flash.h lpc2000.h cfi.h non_cfi.h at91sam7.h str7x.h str9x.h nand.h lpc3180_nand_controller.h \
-				 stellaris.h str9xpec.h stm32x.h tms470.h
+				 stellaris.h str9xpec.h stm32x.h tms470.h s3c24xx_nand.h s3c24xx_regs_nand.h

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001032.html">[Openocd-development] Flash Write Error in telnet
</A></li>
	<LI>Next message: <A HREF="000966.html">[Openocd-development] S3C24XX NAND flash - initial support code
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#944">[ date ]</a>
              <a href="thread.html#944">[ thread ]</a>
              <a href="subject.html#944">[ subject ]</a>
              <a href="author.html#944">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
