// Seed: 1304128355
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output tri id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_18 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd69,
    parameter id_8 = 32'd63
) (
    input wor id_0,
    input wand _id_1,
    input tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    inout tri id_6,
    input wor id_7,
    input supply0 _id_8,
    input tri id_9,
    input tri id_10,
    output wand id_11
);
  struct packed {
    logic [1 : (  1 'b0 )  ==  id_8] id_13;
    id_14 id_15;
  } [1 'b0 : id_1] id_16;
  ;
  initial begin : LABEL_0
    $signed(37);
    ;
    if (-1) SystemTFIdentifier(id_16.id_13);
  end
  nand primCall (id_6, id_16, id_9, id_14);
  module_0 modCall_1 (
      id_16,
      id_14,
      id_14,
      id_14,
      id_15,
      id_13,
      id_15,
      id_15,
      id_13,
      id_16,
      id_14,
      id_16,
      id_16,
      id_15,
      id_13,
      id_14,
      id_13,
      id_15
  );
endmodule
