
---------- Begin Simulation Statistics ----------
final_tick                                 1101776400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155538                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408888                       # Number of bytes of host memory used
host_op_rate                                   271228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.33                       # Real time elapsed on the host
host_tick_rate                               82624730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2074043                       # Number of instructions simulated
sim_ops                                       3616739                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001102                       # Number of seconds simulated
sim_ticks                                  1101776400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435950                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24492                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            467314                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238820                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          435950                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197130                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495098                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12051                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12610                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2380284                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1926966                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24607                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350164                       # Number of branches committed
system.cpu.commit.bw_lim_events                603209                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          887569                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2074043                       # Number of instructions committed
system.cpu.commit.committedOps                3616739                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2342702                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543832                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727624                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1165494     49.75%     49.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       174500      7.45%     57.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169094      7.22%     64.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230405      9.84%     74.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       603209     25.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2342702                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75415                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10113                       # Number of function calls committed.
system.cpu.commit.int_insts                   3561304                       # Number of committed integer instructions.
system.cpu.commit.loads                        500283                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20468      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2840610     78.54%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             129      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37797      1.05%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2941      0.08%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6320      0.17%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11353      0.31%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12382      0.34%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6689      0.18%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1200      0.03%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          480477     13.28%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162692      4.50%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19806      0.55%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3616739                       # Class of committed instruction
system.cpu.commit.refs                         675474                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2074043                       # Number of Instructions Simulated
system.cpu.committedOps                       3616739                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.328054                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.328054                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8072                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33748                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49437                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4355                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1024110                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4723135                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   299414                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1149824                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24668                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86865                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      584129                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2165                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      195286                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.fetch.Branches                      495098                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    242328                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2223527                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4709                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2843629                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           777                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49336                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179745                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             335753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             250871                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.032379                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2584881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1230753     47.61%     47.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73505      2.84%     50.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59720      2.31%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77147      2.98%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1143756     44.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2584881                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    121582                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66918                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218057600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218057600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218057600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218057600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218057200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218057200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8351600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8351600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       585200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       585200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4502000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4577600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4523200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79392800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79418000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79369200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79405200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1663125600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          169561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29218                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380910                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.506552                       # Inst execution rate
system.cpu.iew.exec_refs                       780941                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     195274                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  699557                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                616744                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1071                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               566                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               205931                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4504250                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                585667                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34607                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4149711                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3340                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8983                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24668                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15263                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40069                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116459                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30739                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21203                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8015                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5788867                       # num instructions consuming a value
system.cpu.iew.wb_count                       4127654                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568062                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3288436                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.498545                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4134853                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6426865                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3559531                       # number of integer regfile writes
system.cpu.ipc                               0.752981                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752981                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26504      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3270863     78.17%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  156      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41602      0.99%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4378      0.10%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1472      0.04%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6907      0.17%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15076      0.36%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14014      0.33%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7227      0.17%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2157      0.05%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               570292     13.63%     94.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              184117      4.40%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25735      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13821      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4184321                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   91784                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              184919                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88417                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132249                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4066033                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10787323                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4039237                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5259573                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4502955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4184321                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1295                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18722                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            453                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321918                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2584881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618767                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672903                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1175453     45.47%     45.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172302      6.67%     52.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298286     11.54%     63.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              339913     13.15%     76.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              598927     23.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2584881                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.519117                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      242459                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           394                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10469                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5559                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               616744                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              205931                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1577780                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2754442                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     67                       # Number of system calls
system.cpu.rename.BlockCycles                  841978                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4929291                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              108                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  44236                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   348745                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  12442                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4373                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12148507                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4647331                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6323589                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1179143                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75866                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24668                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                168638                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1394275                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            155938                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7375167                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21709                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1000                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200380                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1061                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6243801                       # The number of ROB reads
system.cpu.rob.rob_writes                     9251677                       # The number of ROB writes
system.cpu.timesIdled                            1704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38758                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              426                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          613                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            613                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               63                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23160                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12323                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1357                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8162                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1318                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12323                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13641                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11457902                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29617498                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17957                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4136                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24208                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                917                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2062                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2062                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17957                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8853                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49919                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58772                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       194112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1264640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1458752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10527                       # Total snoops (count)
system.l2bus.snoopTraffic                       87168                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30541                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014472                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119429                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30099     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      442      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30541                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20378796                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19151059                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3647595                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       238590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238590                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238590                       # number of overall hits
system.cpu.icache.overall_hits::total          238590                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3738                       # number of overall misses
system.cpu.icache.overall_misses::total          3738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    182075199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    182075199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    182075199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    182075199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       242328                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       242328                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       242328                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       242328                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015425                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015425                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015425                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015425                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48709.256019                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48709.256019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48709.256019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48709.256019                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          700                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          700                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          700                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          700                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3038                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3038                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3038                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3038                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148011999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148011999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148011999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148011999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012537                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012537                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012537                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012537                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48720.210336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48720.210336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48720.210336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48720.210336                       # average overall mshr miss latency
system.cpu.icache.replacements                   2782                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       238590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238590                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    182075199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    182075199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       242328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       242328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48709.256019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48709.256019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          700                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          700                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148011999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148011999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012537                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012537                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48720.210336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48720.210336                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.500645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              225869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2782                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.189432                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.500645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            487694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           487694                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       683266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           683266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       683266                       # number of overall hits
system.cpu.dcache.overall_hits::total          683266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34761                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34761                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34761                       # number of overall misses
system.cpu.dcache.overall_misses::total         34761                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1691044800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1691044800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1691044800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1691044800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       718027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       718027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       718027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       718027                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048412                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048412                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048412                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048412                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48647.760421                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48647.760421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48647.760421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48647.760421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28918                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          144                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.801307                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           72                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1735                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2779                       # number of writebacks
system.cpu.dcache.writebacks::total              2779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22107                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16981                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576140800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576140800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576140800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    252378155                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828518955                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45530.330330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45530.330330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45530.330330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58326.358909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48790.940168                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15957                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       510161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          510161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1587545600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1587545600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       542827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       542827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48599.326517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48599.326517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22073                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22073                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475784800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475784800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44915.019352                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44915.019352                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103499200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103499200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49402.959427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49402.959427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2061                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2061                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48692.867540                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48692.867540                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4327                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4327                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    252378155                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    252378155                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58326.358909                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58326.358909                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.883534                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633714                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.713856                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.554445                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.329088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.187500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1453035                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1453035                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1012                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5064                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          811                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6887                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1012                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5064                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          811                       # number of overall hits
system.l2cache.overall_hits::total               6887                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7590                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3516                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13127                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7590                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3516                       # number of overall misses
system.l2cache.overall_misses::total            13127                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    135828000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518129200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    243251888                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    897209088                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    135828000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518129200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    243251888                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    897209088                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3033                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12654                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4327                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20014                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3033                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12654                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4327                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20014                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.666337                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.599810                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.812572                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655891                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.666337                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.599810                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.812572                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655891                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67208.312716                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68264.716733                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69184.268487                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68348.372667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67208.312716                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68264.716733                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69184.268487                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68348.372667                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1357                       # number of writebacks
system.l2cache.writebacks::total                 1357                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7581                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3502                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13104                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7581                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3502                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          537                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13641                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    119660000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457077600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    214700702                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    791438302                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    119660000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457077600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    214700702                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31867903                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    823306205                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.666337                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.599099                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.809337                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654742                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.666337                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.599099                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.809337                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.681573                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59208.312716                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60292.520776                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61308.024557                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60396.695818                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59208.312716                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60292.520776                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61308.024557                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59344.325885                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60355.267576                       # average overall mshr miss latency
system.l2cache.replacements                      9605                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2779                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2779                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2779                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2779                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          340                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          340                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          537                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          537                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31867903                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31867903                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59344.325885                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59344.325885                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          741                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              741                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1321                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1321                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91674000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91674000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2062                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2062                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640640                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640640                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69397.426192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69397.426192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1318                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1318                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80934000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80934000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639185                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639185                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61406.676783                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61406.676783                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1012                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4323                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          811                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6146                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6269                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3516                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11806                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    135828000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426455200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    243251888                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    805535088                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3033                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10592                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17952                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.666337                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.591862                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.812572                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657643                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67208.312716                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68026.032860                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69184.268487                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68230.991699                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6263                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3502                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11786                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119660000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376143600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    214700702                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    710504302                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.666337                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.591295                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.809337                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656529                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59208.312716                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60058.055245                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61308.024557                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60283.752079                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3721.285090                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26193                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9605                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.727017                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.647041                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.171613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2358.363318                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   922.373412                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.729706                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003576                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071331                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575772                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225189                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032649                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908517                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1141                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2955                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          977                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1913                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278564                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721436                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323637                       # Number of tag accesses
system.l2cache.tags.data_accesses              323637                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1101776400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              873024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86848                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86848                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2021                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7581                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3502                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          537                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13641                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1357                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1357                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          117395871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          440365214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    203424216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31193262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              792378562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     117395871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         117395871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78825431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78825431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78825431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         117395871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         440365214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    203424216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31193262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             871203994                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1518186400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 611240                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409912                       # Number of bytes of host memory used
host_op_rate                                  1032658                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.95                       # Real time elapsed on the host
host_tick_rate                               69928789                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3639745                       # Number of instructions simulated
sim_ops                                       6149228                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000416                       # Number of seconds simulated
sim_ticks                                   416410000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                93228                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6972                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            183138                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20579                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           93228                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            72649                       # Number of indirect misses.
system.cpu.branchPred.lookups                  184187                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     647                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3773                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3137397                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1120875                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6972                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     165464                       # Number of branches committed
system.cpu.commit.bw_lim_events                493142                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          146873                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1565702                       # Number of instructions committed
system.cpu.commit.committedOps                2532489                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       998418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.536502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.482881                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        20475      2.05%      2.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       419023     41.97%     44.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        56436      5.65%     49.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9342      0.94%     50.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       493142     49.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       998418                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   2462798                       # Number of committed integer instructions.
system.cpu.commit.loads                        233194                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        26358      1.04%      1.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2203867     87.02%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          233078      9.20%     97.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          68751      2.71%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2532489                       # Class of committed instruction
system.cpu.commit.refs                         302017                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1565702                       # Number of Instructions Simulated
system.cpu.committedOps                       2532489                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.664893                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.664893                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                201451                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2754670                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   123330                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    561615                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7174                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                143888                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      240186                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       68962                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      184187                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    133978                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        891244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1491                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1732763                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   14348                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.176929                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             139040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              21226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.664478                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1037458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.715900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.754558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   266972     25.73%     25.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    48043      4.63%     30.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    40170      3.87%     34.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    39843      3.84%     38.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   642430     61.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1037458                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       762                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      467                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    151554000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    151554000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    151554000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    151554000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    151554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    151554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     31003600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     31143200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     30977200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     31122800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1033734000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 7536                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   167705                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.502147                       # Inst execution rate
system.cpu.iew.exec_refs                       309145                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      68962                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   32982                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                247753                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               312                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                71630                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2679363                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                240183                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6735                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2604798                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7174                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    21                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              647                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        14559                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2808                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            203                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5396                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2140                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4371868                       # num instructions consuming a value
system.cpu.iew.wb_count                       2602393                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.502433                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2196569                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.499837                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2603413                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4187704                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2295353                       # number of integer regfile writes
system.cpu.ipc                               1.504000                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.504000                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27198      1.04%      1.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2273314     87.05%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  38      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   93      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   81      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  35      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 38      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               241422      9.24%     97.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               68893      2.64%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             218      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             82      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2611533                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     653                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1326                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          607                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1336                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2583682                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6262760                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2601786                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2825103                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2679342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2611533                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          146873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3562                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       323790                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1037458                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.517242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.187333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               49778      4.80%      4.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              191780     18.49%     23.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              228588     22.03%     45.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              306671     29.56%     74.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              260641     25.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1037458                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.508617                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      133978                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             77501                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            65736                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               247753                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               71630                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  811005                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1041025                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   37300                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3325415                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 119530                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   186663                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3502                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               8590674                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2729196                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3585513                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    640696                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    414                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7174                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                165277                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   260096                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1337                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          4420085                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            348                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    339368                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      3184638                       # The number of ROB reads
system.cpu.rob.rob_writes                     5397802                       # The number of ROB writes
system.cpu.timesIdled                              27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            142                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           47                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            95                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 48                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               44                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            48                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                49                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      49    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  49                       # Request fanout histogram
system.membus.reqLayer2.occupancy               41202                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             102198                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  71                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               108                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             71                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     215                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                49                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                122                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.065574                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.248556                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      114     93.44%     93.44% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      6.56%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  122                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               36800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                64397                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               49200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       416410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       133932                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           133932                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       133932                       # number of overall hits
system.cpu.icache.overall_hits::total          133932                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             46                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total            46                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2560400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2560400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2560400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2560400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       133978                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       133978                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       133978                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       133978                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000343                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000343                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55660.869565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55660.869565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55660.869565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55660.869565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2274800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2274800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2274800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2274800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55482.926829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55482.926829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55482.926829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55482.926829                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       133932                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          133932                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2560400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2560400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       133978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       133978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55660.869565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55660.869565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2274800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2274800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55482.926829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55482.926829                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.996843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 973                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.731707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.996843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            267997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           267997                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       308301                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           308301                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       308301                       # number of overall hits
system.cpu.dcache.overall_hits::total          308301                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           56                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             56                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           56                       # number of overall misses
system.cpu.dcache.overall_misses::total            56                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2186800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2186800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2186800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2186800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       308357                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       308357                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       308357                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       308357                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000182                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000182                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000182                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000182                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        39050                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        39050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        39050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        39050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           28                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1067600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1067600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1067600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       151196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1218796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38128.571429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38128.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38128.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        37799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38087.375000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     30                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           54                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2153200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2153200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       239534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       239534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39874.074074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39874.074074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1035600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1035600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39830.769231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39830.769231                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        68821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        33600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        33600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68823                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68823                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        16800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        16800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        32000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        32000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        16000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        16000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       151196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       151196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        37799                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        37799                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.633333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   834.986407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   189.013593                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.184584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          835                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          835                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.184570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.815430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            616744                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           616744                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  23                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 23                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            32                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                48                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           32                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               48                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2150000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       903600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       130798                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3184398                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2150000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       903600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       130798                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3184398                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           41                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              71                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           41                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             71                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.780488                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.538462                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.676056                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.780488                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.538462                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.676056                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67187.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64542.857143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65399                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66341.625000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67187.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64542.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65399                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66341.625000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1894000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       791600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       114798                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2800398                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1894000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       791600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       114798                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2800398                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.780488                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.676056                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.780488                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.676056                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59187.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56542.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57399                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58341.625000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59187.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56542.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58341.625000                       # average overall mshr miss latency
system.l2cache.replacements                        49                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12400                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12400                       # average UpgradeReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           48                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2150000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       903600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       130798                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3184398                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.780488                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.676056                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67187.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64542.857143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65399                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66341.625000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           48                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1894000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       791600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       114798                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2800398                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.780488                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.676056                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59187.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56542.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57399                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58341.625000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    156                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   49                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.183673                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.997499                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1133.818741                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1801.070512                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   996.099937                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   124.013311                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010009                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.276811                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.439714                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.243188                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030277                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1122                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2974                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1076                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2716                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.273926                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.726074                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1185                       # Number of tag accesses
system.l2cache.tags.data_accesses                1185                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    416410000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   48                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4918230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2151725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       307389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7377344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4918230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4918230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          307389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                307389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          307389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4918230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2151725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       307389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7684734                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1547348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4169787                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  7058605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.88                       # Real time elapsed on the host
host_tick_rate                               32993321                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3685193                       # Number of instructions simulated
sim_ops                                       6238741                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    29161600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12269                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               969                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11445                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4894                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12269                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7375                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14106                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1187                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          841                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     44896                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25870                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               992                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10386                       # Number of branches committed
system.cpu.commit.bw_lim_events                 14927                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17464                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45448                       # Number of instructions committed
system.cpu.commit.committedOps                  89513                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        52757                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.696704                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729225                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        22823     43.26%     43.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5907     11.20%     54.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3402      6.45%     60.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5698     10.80%     71.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14927     28.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        52757                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1080                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1030                       # Number of function calls committed.
system.cpu.commit.int_insts                     89104                       # Number of committed integer instructions.
system.cpu.commit.loads                         15001                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          123      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66595     74.40%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             110      0.12%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.13%     74.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             74      0.08%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.13%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.04%     75.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.07%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.08%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.10%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            19      0.02%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14673     16.39%     91.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6828      7.63%     99.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.37%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             89513                       # Class of committed instruction
system.cpu.commit.refs                          22091                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45448                       # Number of Instructions Simulated
system.cpu.committedOps                         89513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.604119                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.604119                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           30                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           63                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          116                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10591                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 114631                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    14913                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     30334                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1008                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1031                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16524                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            60                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7813                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       14106                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8910                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         40367                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   306                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          60950                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           146                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2016                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.193487                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6081                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.836031                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              57877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.087755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.890377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    24331     42.04%     42.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1921      3.32%     45.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2143      3.70%     49.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3302      5.71%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26180     45.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                57877                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1290                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      823                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5047600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5047600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5047600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5047600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5047200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5047200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        48400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2482000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2481200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2479200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2484000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       40548000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1210                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11173                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.375384                       # Inst execution rate
system.cpu.iew.exec_refs                        24348                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7809                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6300                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17545                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                30                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8412                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              106966                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16539                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1490                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                100271                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1008                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    36                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              709                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2546                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1322                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1126                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             84                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    101446                       # num instructions consuming a value
system.cpu.iew.wb_count                         99554                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657374                       # average fanout of values written-back
system.cpu.iew.wb_producers                     66688                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.365549                       # insts written-back per cycle
system.cpu.iew.wb_sent                          99823                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   152105                       # number of integer regfile reads
system.cpu.int_regfile_writes                   79966                       # number of integer regfile writes
system.cpu.ipc                               0.623395                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.623395                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               391      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 75709     74.40%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  112      0.11%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   131      0.13%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 107      0.11%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.11%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.04%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  112      0.11%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   84      0.08%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  97      0.10%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 47      0.05%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                16418     16.13%     91.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7658      7.53%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             418      0.41%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            322      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 101758                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1360                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2723                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1296                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1996                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 100007                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             259049                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        98258                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            122452                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     106671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    101758                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 295                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               376                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            221                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         57877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.758177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.611068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               21497     37.14%     37.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6298     10.88%     48.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7797     13.47%     61.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9274     16.02%     77.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13011     22.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           57877                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.395781                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        8937                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            52                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               121                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              165                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17545                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8412                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   47616                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                            72904                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     11                       # Number of system calls
system.cpu.rename.BlockCycles                    7415                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 95977                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    285                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    15730                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    362                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    36                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                278906                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 112077                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              120304                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     30459                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    894                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1008                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1743                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    24352                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1820                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           170745                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1522                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 84                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1573                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             91                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       144807                       # The number of ROB reads
system.cpu.rob.rob_writes                      219138                       # The number of ROB writes
system.cpu.timesIdled                             225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1111                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               39                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                255                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              213                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           255                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 262                       # Request fanout histogram
system.membus.reqLayer2.occupancy              230013                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             563187                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 546                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            65                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               753                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 3                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            547                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1156                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          510                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1666                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        24576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    38208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               269                       # Total snoops (count)
system.l2bus.snoopTraffic                        1472                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                825                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.059394                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.236504                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      776     94.06%     94.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      5.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  825                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              202800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               486382                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              464400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        29161600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8442                       # number of overall hits
system.cpu.icache.overall_hits::total            8442                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          468                       # number of overall misses
system.cpu.icache.overall_misses::total           468                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16998800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16998800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16998800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16998800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8910                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8910                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8910                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8910                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052525                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052525                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052525                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052525                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36322.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36322.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36322.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36322.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           80                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13360400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13360400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13360400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13360400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043547                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043547                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043547                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043547                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34434.020619                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34434.020619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34434.020619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34434.020619                       # average overall mshr miss latency
system.cpu.icache.replacements                    384                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8442                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16998800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16998800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36322.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36322.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13360400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13360400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34434.020619                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34434.020619                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.611174                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              157588                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            245.082426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.611174                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             18207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            18207                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        22598                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            22598                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        22598                       # number of overall hits
system.cpu.dcache.overall_hits::total           22598                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          269                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            269                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          269                       # number of overall misses
system.cpu.dcache.overall_misses::total           269                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11833600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11833600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11833600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11833600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        22867                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        22867                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        22867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        22867                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011764                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011764                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011764                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011764                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43991.078067                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43991.078067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43991.078067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43991.078067                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.111111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                18                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.dcache.writebacks::total                45                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          115                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           17                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6590800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6590800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6590800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       841182                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7431982                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006735                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006735                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006735                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007478                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42797.402597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42797.402597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42797.402597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49481.294118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43461.883041                       # average overall mshr miss latency
system.cpu.dcache.replacements                    168                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11356400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11356400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44188.326848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44188.326848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6123200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6123200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43121.126761                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43121.126761                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       477200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       477200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39766.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39766.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       467600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       467600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38966.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38966.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           17                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           17                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       841182                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       841182                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49481.294118                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 49481.294118                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              396180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1192                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            332.365772                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   844.943145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   179.056855                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.174860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          723                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             45902                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            45902                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             221                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              65                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 291                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            221                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             65                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                291                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           164                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            86                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           12                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               262                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          164                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           86                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           12                       # number of overall misses
system.l2cache.overall_misses::total              262                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     11033600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5810400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       789187                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17633187                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     11033600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5810400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       789187                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17633187                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          385                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          151                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             553                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          385                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          151                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           17                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            553                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.425974                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.569536                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.705882                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.473779                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.425974                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.569536                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.705882                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.473779                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67278.048780                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67562.790698                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65765.583333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67302.240458                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67278.048780                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67562.790698                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65765.583333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67302.240458                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          164                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           86                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           12                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          164                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           86                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9729600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5122400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       693187                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15545187                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9729600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5122400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       693187                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15545187                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.425974                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.569536                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.705882                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.473779                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.425974                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.569536                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.705882                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.473779                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59326.829268                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59562.790698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57765.583333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59332.774809                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59326.829268                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59562.790698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57765.583333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59332.774809                       # average overall mshr miss latency
system.l2cache.replacements                       266                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           45                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           45                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           45                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           45                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.333333                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12400                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12400                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       389200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       389200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64866.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64866.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       341200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       341200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56866.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56866.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          221                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           62                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          288                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          164                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           80                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          256                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     11033600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5421200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       789187                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     17243987                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          385                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          142                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          544                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.425974                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.563380                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.705882                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.470588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67278.048780                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        67765                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65765.583333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67359.324219                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          164                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           80                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          256                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9729600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4781200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       693187                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     15203987                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.425974                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.563380                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.705882                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.470588                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59326.829268                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        59765                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57765.583333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59390.574219                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13803                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4362                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.164374                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.317500                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1177.589834                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1780.379155                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   973.013921                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   122.699591                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010331                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.287498                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.434663                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029956                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          991                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2563                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          232                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9114                       # Number of tag accesses
system.l2cache.tags.data_accesses                9114                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     29161600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              163                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               86                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  261                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          357730714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          188741358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     26336004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              572808076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     357730714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         357730714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        43893339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              43893339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        43893339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         357730714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         188741358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     26336004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             616701416                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
