
C:\Users\erikv\OneDrive\Dokument\KTH\WOLF\Firmware\uart-DMA\uart_DMA\Debug\uart_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003708  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003890  08003890  00013890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080038e0  080038e0  000138e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080038e4  080038e4  000138e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  080038e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          00000960  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00004200  20000984  20000984  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015384  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000031f6  00000000  00000000  000353d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000a719  00000000  00000000  000385ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e08  00000000  00000000  00042ce8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001200  00000000  00000000  00043af0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006dfb  00000000  00000000  00044cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004eb9  00000000  00000000  0004baeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  000509a4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002878  00000000  00000000  00050a24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003878 	.word	0x08003878

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08003878 	.word	0x08003878

080001c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001c8:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80001ca:	4b08      	ldr	r3, [pc, #32]	; (80001ec <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001cc:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80001ce:	6818      	ldr	r0, [r3, #0]
 80001d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80001d8:	f000 f894 	bl	8000304 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001dc:	2200      	movs	r2, #0
 80001de:	4621      	mov	r1, r4
 80001e0:	f04f 30ff 	mov.w	r0, #4294967295
 80001e4:	f000 f84e 	bl	8000284 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80001e8:	2000      	movs	r0, #0
 80001ea:	bd10      	pop	{r4, pc}
 80001ec:	20000020 	.word	0x20000020

080001f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001f0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80001f2:	4b0b      	ldr	r3, [pc, #44]	; (8000220 <HAL_Init+0x30>)
 80001f4:	681a      	ldr	r2, [r3, #0]
 80001f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80001fa:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80001fc:	681a      	ldr	r2, [r3, #0]
 80001fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000202:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000204:	681a      	ldr	r2, [r3, #0]
 8000206:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800020a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800020c:	2003      	movs	r0, #3
 800020e:	f000 f827 	bl	8000260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000212:	2000      	movs	r0, #0
 8000214:	f7ff ffd8 	bl	80001c8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000218:	f003 f80b 	bl	8003232 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 800021c:	2000      	movs	r0, #0
 800021e:	bd08      	pop	{r3, pc}
 8000220:	40023c00 	.word	0x40023c00

08000224 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000224:	4a02      	ldr	r2, [pc, #8]	; (8000230 <HAL_IncTick+0xc>)
 8000226:	6813      	ldr	r3, [r2, #0]
 8000228:	3301      	adds	r3, #1
 800022a:	6013      	str	r3, [r2, #0]
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	2000008c 	.word	0x2000008c

08000234 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000234:	4b01      	ldr	r3, [pc, #4]	; (800023c <HAL_GetTick+0x8>)
 8000236:	6818      	ldr	r0, [r3, #0]
}
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	2000008c 	.word	0x2000008c

08000240 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000240:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000242:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000244:	f7ff fff6 	bl	8000234 <HAL_GetTick>
  uint32_t wait = Delay;
 8000248:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800024a:	1c63      	adds	r3, r4, #1
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
  uint32_t tickstart = HAL_GetTick();
 800024c:	4605      	mov	r5, r0
  uint32_t wait = Delay;
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 800024e:	bf18      	it	ne
 8000250:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000252:	f7ff ffef 	bl	8000234 <HAL_GetTick>
 8000256:	1b40      	subs	r0, r0, r5
 8000258:	42a0      	cmp	r0, r4
 800025a:	d3fa      	bcc.n	8000252 <HAL_Delay+0x12>
  {
  }
}
 800025c:	b003      	add	sp, #12
 800025e:	bd30      	pop	{r4, r5, pc}

08000260 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000260:	4a07      	ldr	r2, [pc, #28]	; (8000280 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000262:	68d3      	ldr	r3, [r2, #12]
 8000264:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000268:	041b      	lsls	r3, r3, #16
 800026a:	0c1b      	lsrs	r3, r3, #16
 800026c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000270:	0200      	lsls	r0, r0, #8
 8000272:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000276:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800027a:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800027c:	60d3      	str	r3, [r2, #12]
 800027e:	4770      	bx	lr
 8000280:	e000ed00 	.word	0xe000ed00

08000284 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000284:	4b17      	ldr	r3, [pc, #92]	; (80002e4 <HAL_NVIC_SetPriority+0x60>)
 8000286:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000288:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800028c:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800028e:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000292:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000294:	2c04      	cmp	r4, #4
 8000296:	bf28      	it	cs
 8000298:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800029a:	2d06      	cmp	r5, #6

  return (
 800029c:	f04f 0501 	mov.w	r5, #1
 80002a0:	fa05 f404 	lsl.w	r4, r5, r4
 80002a4:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002a8:	bf8c      	ite	hi
 80002aa:	3b03      	subhi	r3, #3
 80002ac:	2300      	movls	r3, #0

  return (
 80002ae:	400c      	ands	r4, r1
 80002b0:	409c      	lsls	r4, r3
 80002b2:	fa05 f303 	lsl.w	r3, r5, r3
 80002b6:	3b01      	subs	r3, #1
 80002b8:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002ba:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80002bc:	ea42 0204 	orr.w	r2, r2, r4
 80002c0:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c4:	bfaf      	iteee	ge
 80002c6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ca:	f000 000f 	andlt.w	r0, r0, #15
 80002ce:	4b06      	ldrlt	r3, [pc, #24]	; (80002e8 <HAL_NVIC_SetPriority+0x64>)
 80002d0:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d2:	bfa5      	ittet	ge
 80002d4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80002d8:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002da:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002dc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80002e0:	bd30      	pop	{r4, r5, pc}
 80002e2:	bf00      	nop
 80002e4:	e000ed00 	.word	0xe000ed00
 80002e8:	e000ed14 	.word	0xe000ed14

080002ec <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002ec:	0942      	lsrs	r2, r0, #5
 80002ee:	2301      	movs	r3, #1
 80002f0:	f000 001f 	and.w	r0, r0, #31
 80002f4:	fa03 f000 	lsl.w	r0, r3, r0
 80002f8:	4b01      	ldr	r3, [pc, #4]	; (8000300 <HAL_NVIC_EnableIRQ+0x14>)
 80002fa:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80002fe:	4770      	bx	lr
 8000300:	e000e100 	.word	0xe000e100

08000304 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000304:	3801      	subs	r0, #1
 8000306:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800030a:	d20a      	bcs.n	8000322 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800030c:	4b06      	ldr	r3, [pc, #24]	; (8000328 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800030e:	4a07      	ldr	r2, [pc, #28]	; (800032c <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000310:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000312:	21f0      	movs	r1, #240	; 0xf0
 8000314:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000318:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800031a:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800031c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800031e:	601a      	str	r2, [r3, #0]
 8000320:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8000322:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	e000e010 	.word	0xe000e010
 800032c:	e000ed00 	.word	0xe000ed00

08000330 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000330:	4b04      	ldr	r3, [pc, #16]	; (8000344 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000332:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000334:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000336:	bf0c      	ite	eq
 8000338:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800033c:	f022 0204 	bicne.w	r2, r2, #4
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	4770      	bx	lr
 8000344:	e000e010 	.word	0xe000e010

08000348 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000348:	4770      	bx	lr

0800034a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800034a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800034c:	f7ff fffc 	bl	8000348 <HAL_SYSTICK_Callback>
 8000350:	bd08      	pop	{r3, pc}
	...

08000354 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000354:	6803      	ldr	r3, [r0, #0]
 8000356:	b2da      	uxtb	r2, r3
 8000358:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800035c:	f023 0303 	bic.w	r3, r3, #3
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000360:	2118      	movs	r1, #24
 8000362:	3a10      	subs	r2, #16
 8000364:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000368:	4904      	ldr	r1, [pc, #16]	; (800037c <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 800036a:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800036c:	bf88      	it	hi
 800036e:	3304      	addhi	r3, #4
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000370:	5c89      	ldrb	r1, [r1, r2]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000372:	6583      	str	r3, [r0, #88]	; 0x58
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000374:	65c1      	str	r1, [r0, #92]	; 0x5c
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8000376:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	08003890 	.word	0x08003890

08000380 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000380:	b570      	push	{r4, r5, r6, lr}
 8000382:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8000384:	f7ff ff56 	bl	8000234 <HAL_GetTick>
 8000388:	4605      	mov	r5, r0
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800038a:	2c00      	cmp	r4, #0
 800038c:	d064      	beq.n	8000458 <HAL_DMA_Init+0xd8>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800038e:	2300      	movs	r3, #0
 8000390:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000394:	6822      	ldr	r2, [r4, #0]
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000396:	2302      	movs	r3, #2
 8000398:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800039c:	6813      	ldr	r3, [r2, #0]
 800039e:	f023 0301 	bic.w	r3, r3, #1
 80003a2:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80003a4:	6820      	ldr	r0, [r4, #0]
 80003a6:	6803      	ldr	r3, [r0, #0]
 80003a8:	07d9      	lsls	r1, r3, #31
 80003aa:	d508      	bpl.n	80003be <HAL_DMA_Init+0x3e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80003ac:	f7ff ff42 	bl	8000234 <HAL_GetTick>
 80003b0:	1b40      	subs	r0, r0, r5
 80003b2:	2805      	cmp	r0, #5
 80003b4:	d9f6      	bls.n	80003a4 <HAL_DMA_Init+0x24>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80003b6:	2320      	movs	r3, #32
 80003b8:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80003ba:	2003      	movs	r0, #3
 80003bc:	e051      	b.n	8000462 <HAL_DMA_Init+0xe2>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80003be:	6803      	ldr	r3, [r0, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80003c0:	4a29      	ldr	r2, [pc, #164]	; (8000468 <HAL_DMA_Init+0xe8>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80003c2:	6861      	ldr	r1, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80003c4:	69a5      	ldr	r5, [r4, #24]
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80003c6:	401a      	ands	r2, r3
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80003c8:	68a3      	ldr	r3, [r4, #8]
 80003ca:	4319      	orrs	r1, r3
 80003cc:	68e3      	ldr	r3, [r4, #12]
 80003ce:	4319      	orrs	r1, r3
 80003d0:	6923      	ldr	r3, [r4, #16]
 80003d2:	4319      	orrs	r1, r3
 80003d4:	6963      	ldr	r3, [r4, #20]
 80003d6:	430b      	orrs	r3, r1
 80003d8:	69e1      	ldr	r1, [r4, #28]
 80003da:	432b      	orrs	r3, r5
 80003dc:	430b      	orrs	r3, r1
 80003de:	6a21      	ldr	r1, [r4, #32]
 80003e0:	430b      	orrs	r3, r1
 80003e2:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80003e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80003e6:	2a04      	cmp	r2, #4
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80003e8:	bf01      	itttt	eq
 80003ea:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 80003ec:	6ae6      	ldreq	r6, [r4, #44]	; 0x2c
 80003ee:	4331      	orreq	r1, r6
 80003f0:	430b      	orreq	r3, r1
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80003f2:	6003      	str	r3, [r0, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80003f4:	6943      	ldr	r3, [r0, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80003f6:	2a04      	cmp	r2, #4

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80003f8:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80003fc:	ea43 0302 	orr.w	r3, r3, r2

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000400:	d11c      	bne.n	800043c <HAL_DMA_Init+0xbc>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000402:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000404:	6ae1      	ldr	r1, [r4, #44]	; 0x2c

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000406:	4313      	orrs	r3, r2
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000408:	b1c1      	cbz	r1, 800043c <HAL_DMA_Init+0xbc>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800040a:	b925      	cbnz	r5, 8000416 <HAL_DMA_Init+0x96>
  {
    switch (tmp)
 800040c:	2a01      	cmp	r2, #1
 800040e:	d00b      	beq.n	8000428 <HAL_DMA_Init+0xa8>
 8000410:	d312      	bcc.n	8000438 <HAL_DMA_Init+0xb8>
 8000412:	2a02      	cmp	r2, #2
 8000414:	e00f      	b.n	8000436 <HAL_DMA_Init+0xb6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000416:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
 800041a:	d109      	bne.n	8000430 <HAL_DMA_Init+0xb0>
  {
    switch (tmp)
 800041c:	2a03      	cmp	r2, #3
 800041e:	d80d      	bhi.n	800043c <HAL_DMA_Init+0xbc>
 8000420:	e8df f002 	tbb	[pc, r2]
 8000424:	021c0a1c 	.word	0x021c0a1c
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000428:	f1b1 7fc0 	cmp.w	r1, #25165824	; 0x1800000
 800042c:	d106      	bne.n	800043c <HAL_DMA_Init+0xbc>
 800042e:	e015      	b.n	800045c <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000430:	2a02      	cmp	r2, #2
 8000432:	d913      	bls.n	800045c <HAL_DMA_Init+0xdc>
 8000434:	2a03      	cmp	r2, #3
 8000436:	d101      	bne.n	800043c <HAL_DMA_Init+0xbc>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000438:	01ca      	lsls	r2, r1, #7
 800043a:	d40f      	bmi.n	800045c <HAL_DMA_Init+0xdc>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800043c:	6143      	str	r3, [r0, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800043e:	4620      	mov	r0, r4
 8000440:	f7ff ff88 	bl	8000354 <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000444:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000446:	233f      	movs	r3, #63	; 0x3f
 8000448:	4093      	lsls	r3, r2
 800044a:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800044c:	2000      	movs	r0, #0
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800044e:	2301      	movs	r3, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000450:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000452:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 8000456:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8000458:	2001      	movs	r0, #1
 800045a:	bd70      	pop	{r4, r5, r6, pc}
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800045c:	2340      	movs	r3, #64	; 0x40
 800045e:	6563      	str	r3, [r4, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000460:	2001      	movs	r0, #1
 8000462:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 8000466:	bd70      	pop	{r4, r5, r6, pc}
 8000468:	f010803f 	.word	0xf010803f

0800046c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800046c:	b570      	push	{r4, r5, r6, lr}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800046e:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8000472:	2c01      	cmp	r4, #1
 8000474:	d038      	beq.n	80004e8 <HAL_DMA_Start_IT+0x7c>
 8000476:	2401      	movs	r4, #1
 8000478:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800047c:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000480:	6d86      	ldr	r6, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000482:	2c01      	cmp	r4, #1
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0402 	mov.w	r4, #2
 800048c:	d128      	bne.n	80004e0 <HAL_DMA_Start_IT+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800048e:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000492:	6804      	ldr	r4, [r0, #0]
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000494:	6545      	str	r5, [r0, #84]	; 0x54
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000496:	6825      	ldr	r5, [r4, #0]
 8000498:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 800049c:	6025      	str	r5, [r4, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800049e:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80004a0:	6883      	ldr	r3, [r0, #8]
 80004a2:	2b40      	cmp	r3, #64	; 0x40
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80004a4:	bf0e      	itee	eq
 80004a6:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80004a8:	60a1      	strne	r1, [r4, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80004aa:	60e2      	strne	r2, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80004ac:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80004ae:	bf08      	it	eq
 80004b0:	60e1      	streq	r1, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80004b2:	233f      	movs	r3, #63	; 0x3f
 80004b4:	4093      	lsls	r3, r2
 80004b6:	60b3      	str	r3, [r6, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80004b8:	6823      	ldr	r3, [r4, #0]
 80004ba:	f043 0316 	orr.w	r3, r3, #22
 80004be:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80004c0:	6963      	ldr	r3, [r4, #20]
 80004c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80004c6:	6163      	str	r3, [r4, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80004c8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80004ca:	b11b      	cbz	r3, 80004d4 <HAL_DMA_Start_IT+0x68>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80004cc:	6823      	ldr	r3, [r4, #0]
 80004ce:	f043 0308 	orr.w	r3, r3, #8
 80004d2:	6023      	str	r3, [r4, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80004d4:	6823      	ldr	r3, [r4, #0]
 80004d6:	f043 0301 	orr.w	r3, r3, #1
 80004da:	6023      	str	r3, [r4, #0]
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 80004dc:	2000      	movs	r0, #0
 80004de:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80004e0:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80004e4:	4620      	mov	r0, r4
 80004e6:	bd70      	pop	{r4, r5, r6, pc}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80004e8:	2002      	movs	r0, #2
    /* Return error status */
    status = HAL_BUSY;
  }
  
  return status;
}
 80004ea:	bd70      	pop	{r4, r5, r6, pc}

080004ec <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80004ec:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80004f0:	2b02      	cmp	r3, #2
 80004f2:	d003      	beq.n	80004fc <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80004f4:	2380      	movs	r3, #128	; 0x80
 80004f6:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80004f8:	2001      	movs	r0, #1
 80004fa:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80004fc:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80004fe:	2305      	movs	r3, #5
 8000500:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000504:	6813      	ldr	r3, [r2, #0]
 8000506:	f023 0301 	bic.w	r3, r3, #1
 800050a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800050c:	2000      	movs	r0, #0
}
 800050e:	4770      	bx	lr

08000510 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000510:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000512:	2300      	movs	r3, #0
 8000514:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000516:	6d85      	ldr	r5, [r0, #88]	; 0x58
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
  uint32_t timeout = SystemCoreClock / 9600U;
 8000518:	4b59      	ldr	r3, [pc, #356]	; (8000680 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800051a:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
  uint32_t timeout = SystemCoreClock / 9600U;
 800051c:	681f      	ldr	r7, [r3, #0]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 800051e:	682e      	ldr	r6, [r5, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000520:	2308      	movs	r3, #8
 8000522:	4093      	lsls	r3, r2
 8000524:	421e      	tst	r6, r3
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000526:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000528:	d00c      	beq.n	8000544 <HAL_DMA_IRQHandler+0x34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800052a:	6801      	ldr	r1, [r0, #0]
 800052c:	6808      	ldr	r0, [r1, #0]
 800052e:	0740      	lsls	r0, r0, #29
 8000530:	d508      	bpl.n	8000544 <HAL_DMA_IRQHandler+0x34>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000532:	6808      	ldr	r0, [r1, #0]
 8000534:	f020 0004 	bic.w	r0, r0, #4
 8000538:	6008      	str	r0, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800053a:	60ab      	str	r3, [r5, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800053c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800053e:	f043 0301 	orr.w	r3, r3, #1
 8000542:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000544:	4b4f      	ldr	r3, [pc, #316]	; (8000684 <HAL_DMA_IRQHandler+0x174>)
 8000546:	4093      	lsls	r3, r2
 8000548:	421e      	tst	r6, r3
 800054a:	d008      	beq.n	800055e <HAL_DMA_IRQHandler+0x4e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800054c:	6821      	ldr	r1, [r4, #0]
 800054e:	6949      	ldr	r1, [r1, #20]
 8000550:	0609      	lsls	r1, r1, #24
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000552:	bf41      	itttt	mi
 8000554:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000556:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 8000558:	f043 0302 	orrmi.w	r3, r3, #2
 800055c:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800055e:	4b4a      	ldr	r3, [pc, #296]	; (8000688 <HAL_DMA_IRQHandler+0x178>)
 8000560:	4093      	lsls	r3, r2
 8000562:	421e      	tst	r6, r3
 8000564:	d008      	beq.n	8000578 <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000566:	6821      	ldr	r1, [r4, #0]
 8000568:	6809      	ldr	r1, [r1, #0]
 800056a:	0788      	lsls	r0, r1, #30
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800056c:	bf41      	itttt	mi
 800056e:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000570:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 8000572:	f043 0304 	orrmi.w	r3, r3, #4
 8000576:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000578:	2310      	movs	r3, #16
 800057a:	fa03 f202 	lsl.w	r2, r3, r2
 800057e:	4216      	tst	r6, r2
 8000580:	d017      	beq.n	80005b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000582:	6823      	ldr	r3, [r4, #0]
 8000584:	6819      	ldr	r1, [r3, #0]
 8000586:	0709      	lsls	r1, r1, #28
 8000588:	d513      	bpl.n	80005b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800058a:	60aa      	str	r2, [r5, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	0350      	lsls	r0, r2, #13
 8000590:	d504      	bpl.n	800059c <HAL_DMA_IRQHandler+0x8c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	0319      	lsls	r1, r3, #12
 8000596:	d508      	bpl.n	80005aa <HAL_DMA_IRQHandler+0x9a>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000598:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800059a:	e007      	b.n	80005ac <HAL_DMA_IRQHandler+0x9c>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800059c:	681a      	ldr	r2, [r3, #0]
 800059e:	05d2      	lsls	r2, r2, #23
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80005a0:	bf5e      	ittt	pl
 80005a2:	681a      	ldrpl	r2, [r3, #0]
 80005a4:	f022 0208 	bicpl.w	r2, r2, #8
 80005a8:	601a      	strpl	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80005aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80005ac:	b10b      	cbz	r3, 80005b2 <HAL_DMA_IRQHandler+0xa2>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80005ae:	4620      	mov	r0, r4
 80005b0:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80005b2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80005b4:	2220      	movs	r2, #32
 80005b6:	408a      	lsls	r2, r1
 80005b8:	4216      	tst	r6, r2
 80005ba:	d03b      	beq.n	8000634 <HAL_DMA_IRQHandler+0x124>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80005bc:	6823      	ldr	r3, [r4, #0]
 80005be:	6818      	ldr	r0, [r3, #0]
 80005c0:	06c6      	lsls	r6, r0, #27
 80005c2:	d537      	bpl.n	8000634 <HAL_DMA_IRQHandler+0x124>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80005c4:	60aa      	str	r2, [r5, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80005c6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80005ca:	2a05      	cmp	r2, #5
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80005cc:	681a      	ldr	r2, [r3, #0]
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80005ce:	d119      	bne.n	8000604 <HAL_DMA_IRQHandler+0xf4>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80005d0:	f022 0216 	bic.w	r2, r2, #22
 80005d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80005d6:	695a      	ldr	r2, [r3, #20]
 80005d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80005dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80005de:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80005e0:	b90a      	cbnz	r2, 80005e6 <HAL_DMA_IRQHandler+0xd6>
 80005e2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80005e4:	b11a      	cbz	r2, 80005ee <HAL_DMA_IRQHandler+0xde>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	f022 0208 	bic.w	r2, r2, #8
 80005ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80005ee:	233f      	movs	r3, #63	; 0x3f
 80005f0:	408b      	lsls	r3, r1
 80005f2:	60ab      	str	r3, [r5, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80005f4:	2300      	movs	r3, #0
 80005f6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80005fa:	2301      	movs	r3, #1
 80005fc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8000600:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000602:	e037      	b.n	8000674 <HAL_DMA_IRQHandler+0x164>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000604:	0350      	lsls	r0, r2, #13
 8000606:	d504      	bpl.n	8000612 <HAL_DMA_IRQHandler+0x102>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	0319      	lsls	r1, r3, #12
 800060c:	d40e      	bmi.n	800062c <HAL_DMA_IRQHandler+0x11c>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800060e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000610:	e00d      	b.n	800062e <HAL_DMA_IRQHandler+0x11e>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000618:	d108      	bne.n	800062c <HAL_DMA_IRQHandler+0x11c>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800061a:	6819      	ldr	r1, [r3, #0]
 800061c:	f021 0110 	bic.w	r1, r1, #16
 8000620:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000622:	2301      	movs	r3, #1
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000624:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000628:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800062c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800062e:	b10b      	cbz	r3, 8000634 <HAL_DMA_IRQHandler+0x124>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000630:	4620      	mov	r0, r4
 8000632:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000634:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000636:	b303      	cbz	r3, 800067a <HAL_DMA_IRQHandler+0x16a>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000638:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800063a:	07da      	lsls	r2, r3, #31
 800063c:	d519      	bpl.n	8000672 <HAL_DMA_IRQHandler+0x162>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800063e:	2305      	movs	r3, #5

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000640:	6822      	ldr	r2, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000642:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000646:	6813      	ldr	r3, [r2, #0]
 8000648:	f023 0301 	bic.w	r3, r3, #1
 800064c:	6013      	str	r3, [r2, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
  uint32_t timeout = SystemCoreClock / 9600U;
 800064e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000652:	fbb7 f7f3 	udiv	r7, r7, r3
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);

      do
      {
        if (++count > timeout)
 8000656:	9b01      	ldr	r3, [sp, #4]
 8000658:	3301      	adds	r3, #1
 800065a:	429f      	cmp	r7, r3
 800065c:	9301      	str	r3, [sp, #4]
 800065e:	d302      	bcc.n	8000666 <HAL_DMA_IRQHandler+0x156>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000660:	6813      	ldr	r3, [r2, #0]
 8000662:	07db      	lsls	r3, r3, #31
 8000664:	d4f7      	bmi.n	8000656 <HAL_DMA_IRQHandler+0x146>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000666:	2300      	movs	r3, #0
 8000668:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800066c:	2301      	movs	r3, #1
 800066e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8000672:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000674:	b10b      	cbz	r3, 800067a <HAL_DMA_IRQHandler+0x16a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000676:	4620      	mov	r0, r4
 8000678:	4798      	blx	r3
    }
  }
}
 800067a:	b003      	add	sp, #12
 800067c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800067e:	bf00      	nop
 8000680:	20000020 	.word	0x20000020
 8000684:	00800001 	.word	0x00800001
 8000688:	00800004 	.word	0x00800004

0800068c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800068c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000690:	4f6a      	ldr	r7, [pc, #424]	; (800083c <HAL_GPIO_Init+0x1b0>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000692:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000694:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 8000844 <HAL_GPIO_Init+0x1b8>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000698:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000848 <HAL_GPIO_Init+0x1bc>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800069c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800069e:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006a0:	9301      	str	r3, [sp, #4]
 80006a2:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80006a4:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80006a6:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80006a8:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80006aa:	ea34 0303 	bics.w	r3, r4, r3
 80006ae:	f040 80bd 	bne.w	800082c <HAL_GPIO_Init+0x1a0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006b2:	684d      	ldr	r5, [r1, #4]
 80006b4:	f025 0a10 	bic.w	sl, r5, #16
 80006b8:	f1ba 0f02 	cmp.w	sl, #2
 80006bc:	d114      	bne.n	80006e8 <HAL_GPIO_Init+0x5c>
 80006be:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 80006c2:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006c6:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80006ca:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006ce:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80006d2:	230f      	movs	r3, #15
 80006d4:	fa03 f30b 	lsl.w	r3, r3, fp
 80006d8:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006dc:	690b      	ldr	r3, [r1, #16]
 80006de:	fa03 f30b 	lsl.w	r3, r3, fp
 80006e2:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 80006e4:	f8c9 3020 	str.w	r3, [r9, #32]
 80006e8:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006ec:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80006f0:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006f2:	fa09 f90b 	lsl.w	r9, r9, fp
 80006f6:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006fa:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006fe:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000702:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000706:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800070a:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800070c:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8000710:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000712:	d80f      	bhi.n	8000734 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000714:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000716:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000718:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 800071c:	fa06 f60b 	lsl.w	r6, r6, fp
 8000720:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 8000722:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000724:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000726:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800072a:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800072e:	4096      	lsls	r6, r2
 8000730:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8000732:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000734:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000736:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800073a:	688b      	ldr	r3, [r1, #8]
 800073c:	fa03 f30b 	lsl.w	r3, r3, fp
 8000740:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 8000744:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000746:	00eb      	lsls	r3, r5, #3
 8000748:	d570      	bpl.n	800082c <HAL_GPIO_Init+0x1a0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	9303      	str	r3, [sp, #12]
 800074e:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000752:	4b3b      	ldr	r3, [pc, #236]	; (8000840 <HAL_GPIO_Init+0x1b4>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000754:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8000758:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 800075c:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 8000760:	f022 0903 	bic.w	r9, r2, #3
 8000764:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 8000768:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 800076c:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 8000770:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000772:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000776:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000778:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800077c:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000780:	260f      	movs	r6, #15
 8000782:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000786:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000788:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800078c:	d01c      	beq.n	80007c8 <HAL_GPIO_Init+0x13c>
 800078e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000792:	4298      	cmp	r0, r3
 8000794:	d01a      	beq.n	80007cc <HAL_GPIO_Init+0x140>
 8000796:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800079a:	4298      	cmp	r0, r3
 800079c:	d018      	beq.n	80007d0 <HAL_GPIO_Init+0x144>
 800079e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007a2:	4298      	cmp	r0, r3
 80007a4:	d016      	beq.n	80007d4 <HAL_GPIO_Init+0x148>
 80007a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007aa:	4298      	cmp	r0, r3
 80007ac:	d014      	beq.n	80007d8 <HAL_GPIO_Init+0x14c>
 80007ae:	4540      	cmp	r0, r8
 80007b0:	d014      	beq.n	80007dc <HAL_GPIO_Init+0x150>
 80007b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80007b6:	4298      	cmp	r0, r3
 80007b8:	d012      	beq.n	80007e0 <HAL_GPIO_Init+0x154>
 80007ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80007be:	4298      	cmp	r0, r3
 80007c0:	bf14      	ite	ne
 80007c2:	2308      	movne	r3, #8
 80007c4:	2307      	moveq	r3, #7
 80007c6:	e00c      	b.n	80007e2 <HAL_GPIO_Init+0x156>
 80007c8:	2300      	movs	r3, #0
 80007ca:	e00a      	b.n	80007e2 <HAL_GPIO_Init+0x156>
 80007cc:	2301      	movs	r3, #1
 80007ce:	e008      	b.n	80007e2 <HAL_GPIO_Init+0x156>
 80007d0:	2302      	movs	r3, #2
 80007d2:	e006      	b.n	80007e2 <HAL_GPIO_Init+0x156>
 80007d4:	2303      	movs	r3, #3
 80007d6:	e004      	b.n	80007e2 <HAL_GPIO_Init+0x156>
 80007d8:	2304      	movs	r3, #4
 80007da:	e002      	b.n	80007e2 <HAL_GPIO_Init+0x156>
 80007dc:	2305      	movs	r3, #5
 80007de:	e000      	b.n	80007e2 <HAL_GPIO_Init+0x156>
 80007e0:	2306      	movs	r3, #6
 80007e2:	fa03 f30a 	lsl.w	r3, r3, sl
 80007e6:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007e8:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80007ec:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 80007ee:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007f0:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 80007f4:	bf0c      	ite	eq
 80007f6:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 80007f8:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 80007fa:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 80007fe:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000802:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8000806:	bf0c      	ite	eq
 8000808:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 800080a:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 800080c:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800080e:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000810:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8000814:	bf0c      	ite	eq
 8000816:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8000818:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 800081a:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800081e:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000822:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8000824:	bf54      	ite	pl
 8000826:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8000828:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 800082a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800082c:	3201      	adds	r2, #1
 800082e:	2a10      	cmp	r2, #16
 8000830:	f47f af38 	bne.w	80006a4 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8000834:	b005      	add	sp, #20
 8000836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800083a:	bf00      	nop
 800083c:	40013c00 	.word	0x40013c00
 8000840:	40020000 	.word	0x40020000
 8000844:	40023800 	.word	0x40023800
 8000848:	40021400 	.word	0x40021400

0800084c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800084c:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 800084e:	4219      	tst	r1, r3
}
 8000850:	bf14      	ite	ne
 8000852:	2001      	movne	r0, #1
 8000854:	2000      	moveq	r0, #0
 8000856:	4770      	bx	lr

08000858 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000858:	b902      	cbnz	r2, 800085c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800085a:	0409      	lsls	r1, r1, #16
 800085c:	6181      	str	r1, [r0, #24]
 800085e:	4770      	bx	lr

08000860 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000860:	6943      	ldr	r3, [r0, #20]
 8000862:	4059      	eors	r1, r3
 8000864:	6141      	str	r1, [r0, #20]
 8000866:	4770      	bx	lr

08000868 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000868:	4770      	bx	lr
	...

0800086c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800086c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800086e:	4b04      	ldr	r3, [pc, #16]	; (8000880 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000870:	6959      	ldr	r1, [r3, #20]
 8000872:	4201      	tst	r1, r0
 8000874:	d002      	beq.n	800087c <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000876:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000878:	f7ff fff6 	bl	8000868 <HAL_GPIO_EXTI_Callback>
 800087c:	bd08      	pop	{r3, pc}
 800087e:	bf00      	nop
 8000880:	40013c00 	.word	0x40013c00

08000884 <HAL_NOR_Init>:
  * @param  Timing: pointer to NOR control timing structure 
  * @param  ExtTiming: pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	460e      	mov	r6, r1
 8000888:	4615      	mov	r5, r2
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 800088a:	4604      	mov	r4, r0
 800088c:	b358      	cbz	r0, 80008e6 <HAL_NOR_Init+0x62>
  {
     return HAL_ERROR;
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 800088e:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8000892:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000896:	b91b      	cbnz	r3, 80008a0 <HAL_NOR_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 8000898:	f880 2048 	strb.w	r2, [r0, #72]	; 0x48
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 800089c:	f002 fe6c 	bl	8003578 <HAL_NOR_MspInit>
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 80008a0:	f104 0108 	add.w	r1, r4, #8
 80008a4:	6820      	ldr	r0, [r4, #0]
 80008a6:	f001 fc9b 	bl	80021e0 <FSMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 80008aa:	68a2      	ldr	r2, [r4, #8]
 80008ac:	6820      	ldr	r0, [r4, #0]
 80008ae:	4631      	mov	r1, r6
 80008b0:	f001 fcc2 	bl	8002238 <FSMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 80008b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80008b6:	68a2      	ldr	r2, [r4, #8]
 80008b8:	6860      	ldr	r0, [r4, #4]
 80008ba:	4629      	mov	r1, r5
 80008bc:	f001 fcda 	bl	8002274 <FSMC_NORSRAM_Extended_Timing_Init>
 80008c0:	6822      	ldr	r2, [r4, #0]
 80008c2:	68a1      	ldr	r1, [r4, #8]

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 80008c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 80008d0:	6963      	ldr	r3, [r4, #20]
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 80008d2:	4a06      	ldr	r2, [pc, #24]	; (80008ec <HAL_NOR_Init+0x68>)
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	bf18      	it	ne
 80008d8:	2301      	movne	r3, #1
 80008da:	6013      	str	r3, [r2, #0]
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 80008dc:	2301      	movs	r3, #1
 80008de:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
  
  return HAL_OK;
 80008e2:	2000      	movs	r0, #0
 80008e4:	bd70      	pop	{r4, r5, r6, pc}
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the NOR handle parameter */
  if(hnor == NULL)
  {
     return HAL_ERROR;
 80008e6:	2001      	movs	r0, #1

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
  
  return HAL_OK;
}
 80008e8:	bd70      	pop	{r4, r5, r6, pc}
 80008ea:	bf00      	nop
 80008ec:	20000040 	.word	0x20000040

080008f0 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008f0:	6803      	ldr	r3, [r0, #0]
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008f2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80008f6:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008f8:	07d8      	lsls	r0, r3, #31
 80008fa:	d403      	bmi.n	8000904 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008fc:	6823      	ldr	r3, [r4, #0]
 80008fe:	0799      	lsls	r1, r3, #30
 8000900:	d44b      	bmi.n	800099a <HAL_RCC_OscConfig+0xaa>
 8000902:	e09b      	b.n	8000a3c <HAL_RCC_OscConfig+0x14c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000904:	4b8c      	ldr	r3, [pc, #560]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
 8000906:	689a      	ldr	r2, [r3, #8]
 8000908:	f002 020c 	and.w	r2, r2, #12
 800090c:	2a04      	cmp	r2, #4
 800090e:	d007      	beq.n	8000920 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000910:	689a      	ldr	r2, [r3, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000912:	f002 020c 	and.w	r2, r2, #12
 8000916:	2a08      	cmp	r2, #8
 8000918:	d10b      	bne.n	8000932 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	025a      	lsls	r2, r3, #9
 800091e:	d508      	bpl.n	8000932 <HAL_RCC_OscConfig+0x42>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000920:	4b85      	ldr	r3, [pc, #532]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	039b      	lsls	r3, r3, #14
 8000926:	d5e9      	bpl.n	80008fc <HAL_RCC_OscConfig+0xc>
 8000928:	6863      	ldr	r3, [r4, #4]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d1e6      	bne.n	80008fc <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 800092e:	2001      	movs	r0, #1
 8000930:	e164      	b.n	8000bfc <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000932:	6863      	ldr	r3, [r4, #4]
 8000934:	4d80      	ldr	r5, [pc, #512]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
 8000936:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800093a:	d006      	beq.n	800094a <HAL_RCC_OscConfig+0x5a>
 800093c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000940:	d108      	bne.n	8000954 <HAL_RCC_OscConfig+0x64>
 8000942:	682b      	ldr	r3, [r5, #0]
 8000944:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000948:	602b      	str	r3, [r5, #0]
 800094a:	682b      	ldr	r3, [r5, #0]
 800094c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000950:	602b      	str	r3, [r5, #0]
 8000952:	e008      	b.n	8000966 <HAL_RCC_OscConfig+0x76>
 8000954:	682a      	ldr	r2, [r5, #0]
 8000956:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800095a:	602a      	str	r2, [r5, #0]
 800095c:	682a      	ldr	r2, [r5, #0]
 800095e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000962:	602a      	str	r2, [r5, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000964:	b16b      	cbz	r3, 8000982 <HAL_RCC_OscConfig+0x92>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000966:	f7ff fc65 	bl	8000234 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800096a:	4d73      	ldr	r5, [pc, #460]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800096c:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800096e:	682b      	ldr	r3, [r5, #0]
 8000970:	039f      	lsls	r7, r3, #14
 8000972:	d4c3      	bmi.n	80008fc <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000974:	f7ff fc5e 	bl	8000234 <HAL_GetTick>
 8000978:	1b80      	subs	r0, r0, r6
 800097a:	2864      	cmp	r0, #100	; 0x64
 800097c:	d9f7      	bls.n	800096e <HAL_RCC_OscConfig+0x7e>
          {
            return HAL_TIMEOUT;
 800097e:	2003      	movs	r0, #3
 8000980:	e13c      	b.n	8000bfc <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000982:	f7ff fc57 	bl	8000234 <HAL_GetTick>
 8000986:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000988:	682b      	ldr	r3, [r5, #0]
 800098a:	0398      	lsls	r0, r3, #14
 800098c:	d5b6      	bpl.n	80008fc <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800098e:	f7ff fc51 	bl	8000234 <HAL_GetTick>
 8000992:	1b80      	subs	r0, r0, r6
 8000994:	2864      	cmp	r0, #100	; 0x64
 8000996:	d9f7      	bls.n	8000988 <HAL_RCC_OscConfig+0x98>
 8000998:	e7f1      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800099a:	4b67      	ldr	r3, [pc, #412]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
 800099c:	689a      	ldr	r2, [r3, #8]
 800099e:	f012 0f0c 	tst.w	r2, #12
 80009a2:	d007      	beq.n	80009b4 <HAL_RCC_OscConfig+0xc4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009a4:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009a6:	f002 020c 	and.w	r2, r2, #12
 80009aa:	2a08      	cmp	r2, #8
 80009ac:	d117      	bne.n	80009de <HAL_RCC_OscConfig+0xee>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	0259      	lsls	r1, r3, #9
 80009b2:	d414      	bmi.n	80009de <HAL_RCC_OscConfig+0xee>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009b4:	4b60      	ldr	r3, [pc, #384]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	0792      	lsls	r2, r2, #30
 80009ba:	d502      	bpl.n	80009c2 <HAL_RCC_OscConfig+0xd2>
 80009bc:	68e2      	ldr	r2, [r4, #12]
 80009be:	2a01      	cmp	r2, #1
 80009c0:	d1b5      	bne.n	800092e <HAL_RCC_OscConfig+0x3e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009c2:	681a      	ldr	r2, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009c4:	21f8      	movs	r1, #248	; 0xf8
 80009c6:	fa91 f1a1 	rbit	r1, r1
 80009ca:	6920      	ldr	r0, [r4, #16]
 80009cc:	fab1 f181 	clz	r1, r1
 80009d0:	fa00 f101 	lsl.w	r1, r0, r1
 80009d4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80009d8:	430a      	orrs	r2, r1
 80009da:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009dc:	e02e      	b.n	8000a3c <HAL_RCC_OscConfig+0x14c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009de:	68e2      	ldr	r2, [r4, #12]
 80009e0:	4b56      	ldr	r3, [pc, #344]	; (8000b3c <HAL_RCC_OscConfig+0x24c>)
 80009e2:	b1ea      	cbz	r2, 8000a20 <HAL_RCC_OscConfig+0x130>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009e4:	2201      	movs	r2, #1
 80009e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009e8:	f7ff fc24 	bl	8000234 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009ec:	4d52      	ldr	r5, [pc, #328]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009ee:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009f0:	682b      	ldr	r3, [r5, #0]
 80009f2:	4851      	ldr	r0, [pc, #324]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
 80009f4:	079b      	lsls	r3, r3, #30
 80009f6:	d405      	bmi.n	8000a04 <HAL_RCC_OscConfig+0x114>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009f8:	f7ff fc1c 	bl	8000234 <HAL_GetTick>
 80009fc:	1b80      	subs	r0, r0, r6
 80009fe:	2802      	cmp	r0, #2
 8000a00:	d9f6      	bls.n	80009f0 <HAL_RCC_OscConfig+0x100>
 8000a02:	e7bc      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a04:	6803      	ldr	r3, [r0, #0]
 8000a06:	22f8      	movs	r2, #248	; 0xf8
 8000a08:	fa92 f2a2 	rbit	r2, r2
 8000a0c:	6921      	ldr	r1, [r4, #16]
 8000a0e:	fab2 f282 	clz	r2, r2
 8000a12:	fa01 f202 	lsl.w	r2, r1, r2
 8000a16:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	6003      	str	r3, [r0, #0]
 8000a1e:	e00d      	b.n	8000a3c <HAL_RCC_OscConfig+0x14c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a22:	f7ff fc07 	bl	8000234 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a26:	4d44      	ldr	r5, [pc, #272]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a28:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a2a:	682b      	ldr	r3, [r5, #0]
 8000a2c:	079f      	lsls	r7, r3, #30
 8000a2e:	d505      	bpl.n	8000a3c <HAL_RCC_OscConfig+0x14c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a30:	f7ff fc00 	bl	8000234 <HAL_GetTick>
 8000a34:	1b80      	subs	r0, r0, r6
 8000a36:	2802      	cmp	r0, #2
 8000a38:	d9f7      	bls.n	8000a2a <HAL_RCC_OscConfig+0x13a>
 8000a3a:	e7a0      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a3c:	6823      	ldr	r3, [r4, #0]
 8000a3e:	071e      	lsls	r6, r3, #28
 8000a40:	d403      	bmi.n	8000a4a <HAL_RCC_OscConfig+0x15a>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a42:	6823      	ldr	r3, [r4, #0]
 8000a44:	075d      	lsls	r5, r3, #29
 8000a46:	d548      	bpl.n	8000ada <HAL_RCC_OscConfig+0x1ea>
 8000a48:	e01f      	b.n	8000a8a <HAL_RCC_OscConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a4a:	6962      	ldr	r2, [r4, #20]
 8000a4c:	4b3c      	ldr	r3, [pc, #240]	; (8000b40 <HAL_RCC_OscConfig+0x250>)
 8000a4e:	b172      	cbz	r2, 8000a6e <HAL_RCC_OscConfig+0x17e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a50:	2201      	movs	r2, #1
 8000a52:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a54:	f7ff fbee 	bl	8000234 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a58:	4d37      	ldr	r5, [pc, #220]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a5a:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a5c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a5e:	0798      	lsls	r0, r3, #30
 8000a60:	d4ef      	bmi.n	8000a42 <HAL_RCC_OscConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a62:	f7ff fbe7 	bl	8000234 <HAL_GetTick>
 8000a66:	1b80      	subs	r0, r0, r6
 8000a68:	2802      	cmp	r0, #2
 8000a6a:	d9f7      	bls.n	8000a5c <HAL_RCC_OscConfig+0x16c>
 8000a6c:	e787      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a6e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a70:	f7ff fbe0 	bl	8000234 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a74:	4d30      	ldr	r5, [pc, #192]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a76:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a78:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a7a:	0799      	lsls	r1, r3, #30
 8000a7c:	d5e1      	bpl.n	8000a42 <HAL_RCC_OscConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a7e:	f7ff fbd9 	bl	8000234 <HAL_GetTick>
 8000a82:	1b80      	subs	r0, r0, r6
 8000a84:	2802      	cmp	r0, #2
 8000a86:	d9f7      	bls.n	8000a78 <HAL_RCC_OscConfig+0x188>
 8000a88:	e779      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	9301      	str	r3, [sp, #4]
 8000a8e:	4b2a      	ldr	r3, [pc, #168]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000a90:	4d2c      	ldr	r5, [pc, #176]	; (8000b44 <HAL_RCC_OscConfig+0x254>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a94:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a98:	641a      	str	r2, [r3, #64]	; 0x40
 8000a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa0:	9301      	str	r3, [sp, #4]
 8000aa2:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000aa4:	682b      	ldr	r3, [r5, #0]
 8000aa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aaa:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8000aac:	f7ff fbc2 	bl	8000234 <HAL_GetTick>
 8000ab0:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000ab2:	682b      	ldr	r3, [r5, #0]
 8000ab4:	05da      	lsls	r2, r3, #23
 8000ab6:	d513      	bpl.n	8000ae0 <HAL_RCC_OscConfig+0x1f0>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ab8:	68a3      	ldr	r3, [r4, #8]
 8000aba:	4d1f      	ldr	r5, [pc, #124]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d115      	bne.n	8000aec <HAL_RCC_OscConfig+0x1fc>
 8000ac0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ac2:	f043 0301 	orr.w	r3, r3, #1
 8000ac6:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ac8:	f7ff fbb4 	bl	8000234 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000acc:	4d1a      	ldr	r5, [pc, #104]	; (8000b38 <HAL_RCC_OscConfig+0x248>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ace:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ad0:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ad4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ad6:	079b      	lsls	r3, r3, #30
 8000ad8:	d519      	bpl.n	8000b0e <HAL_RCC_OscConfig+0x21e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ada:	69a2      	ldr	r2, [r4, #24]
 8000adc:	bba2      	cbnz	r2, 8000b48 <HAL_RCC_OscConfig+0x258>
 8000ade:	e072      	b.n	8000bc6 <HAL_RCC_OscConfig+0x2d6>
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000ae0:	f7ff fba8 	bl	8000234 <HAL_GetTick>
 8000ae4:	1b80      	subs	r0, r0, r6
 8000ae6:	2802      	cmp	r0, #2
 8000ae8:	d9e3      	bls.n	8000ab2 <HAL_RCC_OscConfig+0x1c2>
 8000aea:	e748      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000aec:	2b05      	cmp	r3, #5
 8000aee:	d104      	bne.n	8000afa <HAL_RCC_OscConfig+0x20a>
 8000af0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000af2:	f043 0304 	orr.w	r3, r3, #4
 8000af6:	672b      	str	r3, [r5, #112]	; 0x70
 8000af8:	e7e2      	b.n	8000ac0 <HAL_RCC_OscConfig+0x1d0>
 8000afa:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000afc:	f022 0201 	bic.w	r2, r2, #1
 8000b00:	672a      	str	r2, [r5, #112]	; 0x70
 8000b02:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b04:	f022 0204 	bic.w	r2, r2, #4
 8000b08:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b0a:	b133      	cbz	r3, 8000b1a <HAL_RCC_OscConfig+0x22a>
 8000b0c:	e7dc      	b.n	8000ac8 <HAL_RCC_OscConfig+0x1d8>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b0e:	f7ff fb91 	bl	8000234 <HAL_GetTick>
 8000b12:	1b80      	subs	r0, r0, r6
 8000b14:	42b8      	cmp	r0, r7
 8000b16:	d9dd      	bls.n	8000ad4 <HAL_RCC_OscConfig+0x1e4>
 8000b18:	e731      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b1a:	f7ff fb8b 	bl	8000234 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b1e:	f241 3788 	movw	r7, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b22:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b24:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b26:	0798      	lsls	r0, r3, #30
 8000b28:	d5d7      	bpl.n	8000ada <HAL_RCC_OscConfig+0x1ea>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b2a:	f7ff fb83 	bl	8000234 <HAL_GetTick>
 8000b2e:	1b80      	subs	r0, r0, r6
 8000b30:	42b8      	cmp	r0, r7
 8000b32:	d9f7      	bls.n	8000b24 <HAL_RCC_OscConfig+0x234>
 8000b34:	e723      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
 8000b36:	bf00      	nop
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	42470000 	.word	0x42470000
 8000b40:	42470e80 	.word	0x42470e80
 8000b44:	40007000 	.word	0x40007000
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b48:	4d2e      	ldr	r5, [pc, #184]	; (8000c04 <HAL_RCC_OscConfig+0x314>)
 8000b4a:	68ab      	ldr	r3, [r5, #8]
 8000b4c:	f003 030c 	and.w	r3, r3, #12
 8000b50:	2b08      	cmp	r3, #8
 8000b52:	f43f aeec 	beq.w	800092e <HAL_RCC_OscConfig+0x3e>
 8000b56:	4e2c      	ldr	r6, [pc, #176]	; (8000c08 <HAL_RCC_OscConfig+0x318>)
 8000b58:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b5a:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b5c:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b5e:	d141      	bne.n	8000be4 <HAL_RCC_OscConfig+0x2f4>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b60:	f7ff fb68 	bl	8000234 <HAL_GetTick>
 8000b64:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b66:	682b      	ldr	r3, [r5, #0]
 8000b68:	4f26      	ldr	r7, [pc, #152]	; (8000c04 <HAL_RCC_OscConfig+0x314>)
 8000b6a:	0199      	lsls	r1, r3, #6
 8000b6c:	d42d      	bmi.n	8000bca <HAL_RCC_OscConfig+0x2da>
 8000b6e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000b72:	fa92 f2a2 	rbit	r2, r2
 8000b76:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b7a:	fab2 fe82 	clz	lr, r2
 8000b7e:	fa93 f3a3 	rbit	r3, r3
 8000b82:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8000b86:	fab3 f583 	clz	r5, r3
 8000b8a:	fa92 f2a2 	rbit	r2, r2
 8000b8e:	69e0      	ldr	r0, [r4, #28]
 8000b90:	6a23      	ldr	r3, [r4, #32]
 8000b92:	fab2 f182 	clz	r1, r2
 8000b96:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b98:	4303      	orrs	r3, r0
 8000b9a:	fa02 f20e 	lsl.w	r2, r2, lr
 8000b9e:	ea43 0002 	orr.w	r0, r3, r2
 8000ba2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ba4:	085a      	lsrs	r2, r3, #1
 8000ba6:	3a01      	subs	r2, #1
 8000ba8:	fa02 f305 	lsl.w	r3, r2, r5
 8000bac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000bae:	4303      	orrs	r3, r0
 8000bb0:	408a      	lsls	r2, r1
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	607b      	str	r3, [r7, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bba:	f7ff fb3b 	bl	8000234 <HAL_GetTick>
 8000bbe:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	019a      	lsls	r2, r3, #6
 8000bc4:	d508      	bpl.n	8000bd8 <HAL_RCC_OscConfig+0x2e8>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	e018      	b.n	8000bfc <HAL_RCC_OscConfig+0x30c>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bca:	f7ff fb33 	bl	8000234 <HAL_GetTick>
 8000bce:	ebc8 0000 	rsb	r0, r8, r0
 8000bd2:	2802      	cmp	r0, #2
 8000bd4:	d9c7      	bls.n	8000b66 <HAL_RCC_OscConfig+0x276>
 8000bd6:	e6d2      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bd8:	f7ff fb2c 	bl	8000234 <HAL_GetTick>
 8000bdc:	1b00      	subs	r0, r0, r4
 8000bde:	2802      	cmp	r0, #2
 8000be0:	d9ee      	bls.n	8000bc0 <HAL_RCC_OscConfig+0x2d0>
 8000be2:	e6cc      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000be4:	f7ff fb26 	bl	8000234 <HAL_GetTick>
 8000be8:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000bea:	682b      	ldr	r3, [r5, #0]
 8000bec:	019b      	lsls	r3, r3, #6
 8000bee:	d5ea      	bpl.n	8000bc6 <HAL_RCC_OscConfig+0x2d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bf0:	f7ff fb20 	bl	8000234 <HAL_GetTick>
 8000bf4:	1b00      	subs	r0, r0, r4
 8000bf6:	2802      	cmp	r0, #2
 8000bf8:	d9f7      	bls.n	8000bea <HAL_RCC_OscConfig+0x2fa>
 8000bfa:	e6c0      	b.n	800097e <HAL_RCC_OscConfig+0x8e>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000bfc:	b002      	add	sp, #8
 8000bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c02:	bf00      	nop
 8000c04:	40023800 	.word	0x40023800
 8000c08:	42470060 	.word	0x42470060

08000c0c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c0c:	491b      	ldr	r1, [pc, #108]	; (8000c7c <HAL_RCC_GetSysClockFreq+0x70>)
 8000c0e:	688b      	ldr	r3, [r1, #8]
 8000c10:	f003 030c 	and.w	r3, r3, #12
 8000c14:	2b04      	cmp	r3, #4
 8000c16:	d02c      	beq.n	8000c72 <HAL_RCC_GetSysClockFreq+0x66>
 8000c18:	2b08      	cmp	r3, #8
 8000c1a:	d12c      	bne.n	8000c76 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c1c:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c1e:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c20:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c24:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000c28:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000c2c:	684b      	ldr	r3, [r1, #4]
 8000c2e:	fa92 f2a2 	rbit	r2, r2
 8000c32:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	ea01 0103 	and.w	r1, r1, r3
 8000c3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c42:	bf14      	ite	ne
 8000c44:	4a0e      	ldrne	r2, [pc, #56]	; (8000c80 <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000c46:	4a0f      	ldreq	r2, [pc, #60]	; (8000c84 <HAL_RCC_GetSysClockFreq+0x78>)
 8000c48:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000c4c:	4a0b      	ldr	r2, [pc, #44]	; (8000c7c <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000c4e:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000c52:	6852      	ldr	r2, [r2, #4]
 8000c54:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8000c58:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8000c5c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000c60:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8000c64:	fa22 f000 	lsr.w	r0, r2, r0
 8000c68:	3001      	adds	r0, #1
 8000c6a:	0040      	lsls	r0, r0, #1
 8000c6c:	fbb3 f0f0 	udiv	r0, r3, r0
 8000c70:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000c72:	4803      	ldr	r0, [pc, #12]	; (8000c80 <HAL_RCC_GetSysClockFreq+0x74>)
 8000c74:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000c76:	4803      	ldr	r0, [pc, #12]	; (8000c84 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	40023800 	.word	0x40023800
 8000c80:	017d7840 	.word	0x017d7840
 8000c84:	00f42400 	.word	0x00f42400

08000c88 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c88:	4b55      	ldr	r3, [pc, #340]	; (8000de0 <HAL_RCC_ClockConfig+0x158>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	f002 020f 	and.w	r2, r2, #15
 8000c90:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c96:	4605      	mov	r5, r0
 8000c98:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c9a:	d30a      	bcc.n	8000cb2 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c9c:	6829      	ldr	r1, [r5, #0]
 8000c9e:	0788      	lsls	r0, r1, #30
 8000ca0:	d511      	bpl.n	8000cc6 <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ca2:	4850      	ldr	r0, [pc, #320]	; (8000de4 <HAL_RCC_ClockConfig+0x15c>)
 8000ca4:	6883      	ldr	r3, [r0, #8]
 8000ca6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000caa:	68ab      	ldr	r3, [r5, #8]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	6083      	str	r3, [r0, #8]
 8000cb0:	e009      	b.n	8000cc6 <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cb2:	b2ca      	uxtb	r2, r1
 8000cb4:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f003 030f 	and.w	r3, r3, #15
 8000cbc:	4299      	cmp	r1, r3
 8000cbe:	d0ed      	beq.n	8000c9c <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8000cc0:	2001      	movs	r0, #1
 8000cc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cc6:	07c9      	lsls	r1, r1, #31
 8000cc8:	d406      	bmi.n	8000cd8 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cca:	4b45      	ldr	r3, [pc, #276]	; (8000de0 <HAL_RCC_ClockConfig+0x158>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	f002 020f 	and.w	r2, r2, #15
 8000cd2:	4296      	cmp	r6, r2
 8000cd4:	d351      	bcc.n	8000d7a <HAL_RCC_ClockConfig+0xf2>
 8000cd6:	e057      	b.n	8000d88 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cd8:	686b      	ldr	r3, [r5, #4]
 8000cda:	4a42      	ldr	r2, [pc, #264]	; (8000de4 <HAL_RCC_ClockConfig+0x15c>)
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d103      	bne.n	8000ce8 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ce0:	6812      	ldr	r2, [r2, #0]
 8000ce2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000ce6:	e008      	b.n	8000cfa <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000ce8:	1e99      	subs	r1, r3, #2
 8000cea:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cec:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000cee:	d802      	bhi.n	8000cf6 <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cf0:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000cf4:	e001      	b.n	8000cfa <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cf6:	f012 0f02 	tst.w	r2, #2
 8000cfa:	d0e1      	beq.n	8000cc0 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cfc:	4c39      	ldr	r4, [pc, #228]	; (8000de4 <HAL_RCC_ClockConfig+0x15c>)
 8000cfe:	68a2      	ldr	r2, [r4, #8]
 8000d00:	f022 0203 	bic.w	r2, r2, #3
 8000d04:	4313      	orrs	r3, r2
 8000d06:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000d08:	f7ff fa94 	bl	8000234 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d0c:	686b      	ldr	r3, [r5, #4]
 8000d0e:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000d10:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d12:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d16:	d10c      	bne.n	8000d32 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d18:	68a3      	ldr	r3, [r4, #8]
 8000d1a:	f003 030c 	and.w	r3, r3, #12
 8000d1e:	2b04      	cmp	r3, #4
 8000d20:	d0d3      	beq.n	8000cca <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d22:	f7ff fa87 	bl	8000234 <HAL_GetTick>
 8000d26:	1bc0      	subs	r0, r0, r7
 8000d28:	4540      	cmp	r0, r8
 8000d2a:	d9f5      	bls.n	8000d18 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	d10a      	bne.n	8000d4c <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d36:	68a3      	ldr	r3, [r4, #8]
 8000d38:	f003 030c 	and.w	r3, r3, #12
 8000d3c:	2b08      	cmp	r3, #8
 8000d3e:	d0c4      	beq.n	8000cca <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d40:	f7ff fa78 	bl	8000234 <HAL_GetTick>
 8000d44:	1bc0      	subs	r0, r0, r7
 8000d46:	4540      	cmp	r0, r8
 8000d48:	d9f5      	bls.n	8000d36 <HAL_RCC_ClockConfig+0xae>
 8000d4a:	e7ef      	b.n	8000d2c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000d4c:	2b03      	cmp	r3, #3
 8000d4e:	d10f      	bne.n	8000d70 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000d50:	68a3      	ldr	r3, [r4, #8]
 8000d52:	f003 030c 	and.w	r3, r3, #12
 8000d56:	2b0c      	cmp	r3, #12
 8000d58:	d0b7      	beq.n	8000cca <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d5a:	f7ff fa6b 	bl	8000234 <HAL_GetTick>
 8000d5e:	1bc0      	subs	r0, r0, r7
 8000d60:	4540      	cmp	r0, r8
 8000d62:	d9f5      	bls.n	8000d50 <HAL_RCC_ClockConfig+0xc8>
 8000d64:	e7e2      	b.n	8000d2c <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d66:	f7ff fa65 	bl	8000234 <HAL_GetTick>
 8000d6a:	1bc0      	subs	r0, r0, r7
 8000d6c:	4540      	cmp	r0, r8
 8000d6e:	d8dd      	bhi.n	8000d2c <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d70:	68a3      	ldr	r3, [r4, #8]
 8000d72:	f013 0f0c 	tst.w	r3, #12
 8000d76:	d1f6      	bne.n	8000d66 <HAL_RCC_ClockConfig+0xde>
 8000d78:	e7a7      	b.n	8000cca <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d7a:	b2f2      	uxtb	r2, r6
 8000d7c:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f003 030f 	and.w	r3, r3, #15
 8000d84:	429e      	cmp	r6, r3
 8000d86:	d19b      	bne.n	8000cc0 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d88:	6829      	ldr	r1, [r5, #0]
 8000d8a:	074a      	lsls	r2, r1, #29
 8000d8c:	d506      	bpl.n	8000d9c <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d8e:	4815      	ldr	r0, [pc, #84]	; (8000de4 <HAL_RCC_ClockConfig+0x15c>)
 8000d90:	6883      	ldr	r3, [r0, #8]
 8000d92:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000d96:	68eb      	ldr	r3, [r5, #12]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d9c:	070b      	lsls	r3, r1, #28
 8000d9e:	d507      	bpl.n	8000db0 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000da0:	4a10      	ldr	r2, [pc, #64]	; (8000de4 <HAL_RCC_ClockConfig+0x15c>)
 8000da2:	6929      	ldr	r1, [r5, #16]
 8000da4:	6893      	ldr	r3, [r2, #8]
 8000da6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000daa:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000dae:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8000db0:	f7ff ff2c 	bl	8000c0c <HAL_RCC_GetSysClockFreq>
 8000db4:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <HAL_RCC_ClockConfig+0x15c>)
 8000db6:	22f0      	movs	r2, #240	; 0xf0
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	fa92 f2a2 	rbit	r2, r2
 8000dbe:	fab2 f282 	clz	r2, r2
 8000dc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000dc6:	40d3      	lsrs	r3, r2
 8000dc8:	4a07      	ldr	r2, [pc, #28]	; (8000de8 <HAL_RCC_ClockConfig+0x160>)
 8000dca:	5cd3      	ldrb	r3, [r2, r3]
 8000dcc:	40d8      	lsrs	r0, r3
 8000dce:	4b07      	ldr	r3, [pc, #28]	; (8000dec <HAL_RCC_ClockConfig+0x164>)
 8000dd0:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f7ff f9f8 	bl	80001c8 <HAL_InitTick>
  
  return HAL_OK;
 8000dd8:	2000      	movs	r0, #0
}
 8000dda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000dde:	bf00      	nop
 8000de0:	40023c00 	.word	0x40023c00
 8000de4:	40023800 	.word	0x40023800
 8000de8:	080038c7 	.word	0x080038c7
 8000dec:	20000020 	.word	0x20000020

08000df0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000df0:	4b01      	ldr	r3, [pc, #4]	; (8000df8 <HAL_RCC_GetHCLKFreq+0x8>)
 8000df2:	6818      	ldr	r0, [r3, #0]
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	20000020 	.word	0x20000020

08000dfc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000dfc:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000dfe:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	fa92 f2a2 	rbit	r2, r2
 8000e08:	fab2 f282 	clz	r2, r2
 8000e0c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000e10:	40d3      	lsrs	r3, r2
 8000e12:	4a04      	ldr	r2, [pc, #16]	; (8000e24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000e14:	5cd3      	ldrb	r3, [r2, r3]
 8000e16:	4a04      	ldr	r2, [pc, #16]	; (8000e28 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8000e18:	6810      	ldr	r0, [r2, #0]
}
 8000e1a:	40d8      	lsrs	r0, r3
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	40023800 	.word	0x40023800
 8000e24:	080038d7 	.word	0x080038d7
 8000e28:	20000020 	.word	0x20000020

08000e2c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8000e2c:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000e2e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	fa92 f2a2 	rbit	r2, r2
 8000e38:	fab2 f282 	clz	r2, r2
 8000e3c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000e40:	40d3      	lsrs	r3, r2
 8000e42:	4a04      	ldr	r2, [pc, #16]	; (8000e54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000e44:	5cd3      	ldrb	r3, [r2, r3]
 8000e46:	4a04      	ldr	r2, [pc, #16]	; (8000e58 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8000e48:	6810      	ldr	r0, [r2, #0]
} 
 8000e4a:	40d8      	lsrs	r0, r3
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	40023800 	.word	0x40023800
 8000e54:	080038d7 	.word	0x080038d7
 8000e58:	20000020 	.word	0x20000020

08000e5c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8000e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e5e:	b089      	sub	sp, #36	; 0x24
 8000e60:	4606      	mov	r6, r0
 8000e62:	460d      	mov	r5, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 8000e64:	f7ff f9e6 	bl	8000234 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8000e68:	2300      	movs	r3, #0
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 8000e6a:	4607      	mov	r7, r0
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8000e6c:	2108      	movs	r1, #8
 8000e6e:	6830      	ldr	r0, [r6, #0]
{
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	9301      	str	r3, [sp, #4]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8000e74:	f001 fb51 	bl	800251a <SDMMC_CmdBlockLength>
  if(errorstate != HAL_OK)
 8000e78:	2800      	cmp	r0, #0
 8000e7a:	d150      	bne.n	8000f1e <SD_FindSCR+0xc2>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8000e7c:	6d31      	ldr	r1, [r6, #80]	; 0x50
 8000e7e:	6830      	ldr	r0, [r6, #0]
 8000e80:	0409      	lsls	r1, r1, #16
 8000e82:	f001 fc55 	bl	8002730 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_OK)
 8000e86:	2800      	cmp	r0, #0
 8000e88:	d149      	bne.n	8000f1e <SD_FindSCR+0xc2>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8000e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8e:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8000e90:	2308      	movs	r3, #8
 8000e92:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8000e94:	2330      	movs	r3, #48	; 0x30
 8000e96:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8000e9c:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8000e9e:	2301      	movs	r3, #1
  SDIO_ConfigData(hsd->Instance, &config);
 8000ea0:	a902      	add	r1, sp, #8
 8000ea2:	6830      	ldr	r0, [r6, #0]
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
  config.DPSM          = SDIO_DPSM_ENABLE;
 8000ea4:	9307      	str	r3, [sp, #28]
  SDIO_ConfigData(hsd->Instance, &config);
 8000ea6:	f001 fb25 	bl	80024f4 <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8000eaa:	6830      	ldr	r0, [r6, #0]
 8000eac:	f001 fc71 	bl	8002792 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_OK)
 8000eb0:	2800      	cmp	r0, #0
 8000eb2:	d134      	bne.n	8000f1e <SD_FindSCR+0xc2>
 8000eb4:	4604      	mov	r4, r0
  {
    return errorstate;
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8000eb6:	6832      	ldr	r2, [r6, #0]
 8000eb8:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8000eba:	f240 432a 	movw	r3, #1066	; 0x42a
 8000ebe:	400b      	ands	r3, r1
 8000ec0:	b99b      	cbnz	r3, 8000eea <SD_FindSCR+0x8e>
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8000ec2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000ec4:	0298      	lsls	r0, r3, #10
 8000ec6:	d508      	bpl.n	8000eda <SD_FindSCR+0x7e>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8000ec8:	4610      	mov	r0, r2
 8000eca:	f001 fa56 	bl	800237a <SDIO_ReadFIFO>
 8000ece:	ab08      	add	r3, sp, #32
 8000ed0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
      index++;
 8000ed4:	3401      	adds	r4, #1
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8000ed6:	f843 0c20 	str.w	r0, [r3, #-32]
      index++;
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8000eda:	f7ff f9ab 	bl	8000234 <HAL_GetTick>
 8000ede:	1bc0      	subs	r0, r0, r7
 8000ee0:	3001      	adds	r0, #1
 8000ee2:	d1e8      	bne.n	8000eb6 <SD_FindSCR+0x5a>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8000ee4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8000ee8:	e019      	b.n	8000f1e <SD_FindSCR+0xc2>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8000eea:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000eec:	0719      	lsls	r1, r3, #28
 8000eee:	d501      	bpl.n	8000ef4 <SD_FindSCR+0x98>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8000ef0:	2008      	movs	r0, #8
 8000ef2:	e009      	b.n	8000f08 <SD_FindSCR+0xac>
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8000ef4:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000ef6:	079b      	lsls	r3, r3, #30
 8000ef8:	d501      	bpl.n	8000efe <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8000efa:	2002      	movs	r0, #2
 8000efc:	e004      	b.n	8000f08 <SD_FindSCR+0xac>
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8000efe:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000f00:	f013 0020 	ands.w	r0, r3, #32
 8000f04:	d002      	beq.n	8000f0c <SD_FindSCR+0xb0>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8000f06:	2020      	movs	r0, #32
 8000f08:	6390      	str	r0, [r2, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8000f0a:	e008      	b.n	8000f1e <SD_FindSCR+0xc2>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8000f0c:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8000f10:	6393      	str	r3, [r2, #56]	; 0x38
 8000f12:	9b00      	ldr	r3, [sp, #0]
 8000f14:	ba1b      	rev	r3, r3
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8000f16:	606b      	str	r3, [r5, #4]
 8000f18:	9b01      	ldr	r3, [sp, #4]
 8000f1a:	ba1b      	rev	r3, r3
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8000f1c:	602b      	str	r3, [r5, #0]
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
  }

  return HAL_SD_ERROR_NONE;
}
 8000f1e:	b009      	add	sp, #36	; 0x24
 8000f20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f22 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8000f22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f26:	b087      	sub	sp, #28
 8000f28:	4604      	mov	r4, r0
 8000f2a:	460d      	mov	r5, r1
 8000f2c:	4690      	mov	r8, r2
 8000f2e:	4699      	mov	r9, r3
 8000f30:	9e10      	ldr	r6, [sp, #64]	; 0x40
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 8000f32:	f7ff f97f 	bl	8000234 <HAL_GetTick>
 8000f36:	4607      	mov	r7, r0
  uint32_t count = 0U, *tempbuff = (uint32_t *)pData;
  
  if(NULL == pData)
 8000f38:	b91d      	cbnz	r5, 8000f42 <HAL_SD_ReadBlocks+0x20>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8000f3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000f3c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f40:	e0ca      	b.n	80010d8 <HAL_SD_ReadBlocks+0x1b6>
    return HAL_ERROR;
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
 8000f42:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8000f46:	b2c0      	uxtb	r0, r0
 8000f48:	2801      	cmp	r0, #1
 8000f4a:	f040 80c2 	bne.w	80010d2 <HAL_SD_ReadBlocks+0x1b0>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8000f4e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000f50:	eb08 0309 	add.w	r3, r8, r9
    return HAL_ERROR;
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f54:	2100      	movs	r1, #0
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8000f56:	4293      	cmp	r3, r2
    return HAL_ERROR;
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f58:	63a1      	str	r1, [r4, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8000f5a:	d904      	bls.n	8000f66 <HAL_SD_ReadBlocks+0x44>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8000f5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000f5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f62:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8000f64:	e0ba      	b.n	80010dc <HAL_SD_ReadBlocks+0x1ba>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8000f66:	2303      	movs	r3, #3
 8000f68:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8000f6c:	6820      	ldr	r0, [r4, #0]
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8000f6e:	6c63      	ldr	r3, [r4, #68]	; 0x44
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8000f70:	62c1      	str	r1, [r0, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8000f72:	2b01      	cmp	r3, #1
    {
      BlockAdd *= 512U;
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8000f74:	f44f 7100 	mov.w	r1, #512	; 0x200
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
    {
      BlockAdd *= 512U;
 8000f78:	bf18      	it	ne
 8000f7a:	ea4f 2848 	movne.w	r8, r8, lsl #9
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8000f7e:	f001 facc 	bl	800251a <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8000f82:	2800      	cmp	r0, #0
 8000f84:	d15a      	bne.n	800103c <HAL_SD_ReadBlocks+0x11a>
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8a:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8000f8c:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8000f90:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8000f92:	9004      	str	r0, [sp, #16]
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8000f94:	2390      	movs	r3, #144	; 0x90
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
    config.DPSM          = SDIO_DPSM_ENABLE;
 8000f96:	f04f 0a01 	mov.w	sl, #1
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8000f9a:	f04f 0b02 	mov.w	fp, #2
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
    config.DPSM          = SDIO_DPSM_ENABLE;
    SDIO_ConfigData(hsd->Instance, &config);
 8000f9e:	4669      	mov	r1, sp
 8000fa0:	6820      	ldr	r0, [r4, #0]
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8000fa2:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8000fa4:	f8cd b00c 	str.w	fp, [sp, #12]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
    config.DPSM          = SDIO_DPSM_ENABLE;
 8000fa8:	f8cd a014 	str.w	sl, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 8000fac:	f001 faa2 	bl	80024f4 <SDIO_ConfigData>
    
    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8000fb0:	45d1      	cmp	r9, sl
 8000fb2:	d906      	bls.n	8000fc2 <HAL_SD_ReadBlocks+0xa0>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8000fb4:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 8000fb8:	4641      	mov	r1, r8
 8000fba:	6820      	ldr	r0, [r4, #0]
 8000fbc:	f001 fadd 	bl	800257a <SDMMC_CmdReadMultiBlock>
 8000fc0:	e005      	b.n	8000fce <HAL_SD_ReadBlocks+0xac>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8000fc2:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      
      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8000fc6:	4641      	mov	r1, r8
 8000fc8:	6820      	ldr	r0, [r4, #0]
 8000fca:	f001 fabe 	bl	800254a <SDMMC_CmdReadSingleBlock>
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8000fce:	2800      	cmp	r0, #0
 8000fd0:	d134      	bne.n	800103c <HAL_SD_ReadBlocks+0x11a>
      return HAL_ERROR;
    }
      
    /* Poll on SDIO flags */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
 8000fd2:	6820      	ldr	r0, [r4, #0]
 8000fd4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8000fd6:	f240 332a 	movw	r3, #810	; 0x32a
 8000fda:	4013      	ands	r3, r2
 8000fdc:	bb13      	cbnz	r3, 8001024 <HAL_SD_ReadBlocks+0x102>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8000fde:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000fe0:	041a      	lsls	r2, r3, #16
 8000fe2:	d50b      	bpl.n	8000ffc <HAL_SD_ReadBlocks+0xda>
 8000fe4:	f1a5 0804 	sub.w	r8, r5, #4
 8000fe8:	f105 0a1c 	add.w	sl, r5, #28
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 8000fec:	6820      	ldr	r0, [r4, #0]
 8000fee:	f001 f9c4 	bl	800237a <SDIO_ReadFIFO>
 8000ff2:	f848 0f04 	str.w	r0, [r8, #4]!
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8000ff6:	45d0      	cmp	r8, sl
 8000ff8:	d1f8      	bne.n	8000fec <HAL_SD_ReadBlocks+0xca>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
        }
        tempbuff += 8U;
 8000ffa:	3520      	adds	r5, #32
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8000ffc:	b966      	cbnz	r6, 8001018 <HAL_SD_ReadBlocks+0xf6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001004:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8001006:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001008:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800100c:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800100e:	2301      	movs	r3, #1
 8001010:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 8001014:	2003      	movs	r0, #3
 8001016:	e061      	b.n	80010dc <HAL_SD_ReadBlocks+0x1ba>
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
        }
        tempbuff += 8U;
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8001018:	f7ff f90c 	bl	8000234 <HAL_GetTick>
 800101c:	1bc0      	subs	r0, r0, r7
 800101e:	4286      	cmp	r6, r0
 8001020:	d8d7      	bhi.n	8000fd2 <HAL_SD_ReadBlocks+0xb0>
 8001022:	e7ec      	b.n	8000ffe <HAL_SD_ReadBlocks+0xdc>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8001024:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001026:	05db      	lsls	r3, r3, #23
 8001028:	d510      	bpl.n	800104c <HAL_SD_ReadBlocks+0x12a>
 800102a:	f1b9 0f01 	cmp.w	r9, #1
 800102e:	d90d      	bls.n	800104c <HAL_SD_ReadBlocks+0x12a>
    {    
      if(hsd->SdCard.CardType != CARD_SECURED)
 8001030:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001032:	2b03      	cmp	r3, #3
 8001034:	d00a      	beq.n	800104c <HAL_SD_ReadBlocks+0x12a>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8001036:	f001 fae9 	bl	800260c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800103a:	b138      	cbz	r0, 800104c <HAL_SD_ReadBlocks+0x12a>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800103c:	6823      	ldr	r3, [r4, #0]
 800103e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001042:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8001044:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001046:	4318      	orrs	r0, r3
 8001048:	63a0      	str	r0, [r4, #56]	; 0x38
 800104a:	e036      	b.n	80010ba <HAL_SD_ReadBlocks+0x198>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800104c:	6823      	ldr	r3, [r4, #0]
 800104e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001050:	0710      	lsls	r0, r2, #28
 8001052:	d506      	bpl.n	8001062 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001054:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001058:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800105a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800105c:	f043 0308 	orr.w	r3, r3, #8
 8001060:	e02a      	b.n	80010b8 <HAL_SD_ReadBlocks+0x196>
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8001062:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001064:	0791      	lsls	r1, r2, #30
 8001066:	d506      	bpl.n	8001076 <HAL_SD_ReadBlocks+0x154>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001068:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800106c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800106e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	e020      	b.n	80010b8 <HAL_SD_ReadBlocks+0x196>
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8001076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001078:	0692      	lsls	r2, r2, #26
 800107a:	d50b      	bpl.n	8001094 <HAL_SD_ReadBlocks+0x172>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800107c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001080:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8001082:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001084:	f043 0320 	orr.w	r3, r3, #32
 8001088:	e016      	b.n	80010b8 <HAL_SD_ReadBlocks+0x196>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
    {
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
      tempbuff++;
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 800108a:	f7ff f8d3 	bl	8000234 <HAL_GetTick>
 800108e:	1bc0      	subs	r0, r0, r7
 8001090:	4286      	cmp	r6, r0
 8001092:	d90a      	bls.n	80010aa <HAL_SD_ReadBlocks+0x188>
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 8001094:	6820      	ldr	r0, [r4, #0]
 8001096:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001098:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
 800109c:	d011      	beq.n	80010c2 <HAL_SD_ReadBlocks+0x1a0>
    {
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 800109e:	f001 f96c 	bl	800237a <SDIO_ReadFIFO>
 80010a2:	f845 0b04 	str.w	r0, [r5], #4
      tempbuff++;
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80010a6:	2e00      	cmp	r6, #0
 80010a8:	d1ef      	bne.n	800108a <HAL_SD_ReadBlocks+0x168>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 80010aa:	6823      	ldr	r3, [r4, #0]
 80010ac:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80010b0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80010b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010b8:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80010ba:	2001      	movs	r0, #1
 80010bc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        return HAL_ERROR;
 80010c0:	e00c      	b.n	80010dc <HAL_SD_ReadBlocks+0x1ba>
      }
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80010c2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80010c6:	6382      	str	r2, [r0, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 80010c8:	2201      	movs	r2, #1
 80010ca:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    
    return HAL_OK;
 80010ce:	4618      	mov	r0, r3
 80010d0:	e004      	b.n	80010dc <HAL_SD_ReadBlocks+0x1ba>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80010d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80010d8:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80010da:	2001      	movs	r0, #1
  }
}
 80010dc:	b007      	add	sp, #28
 80010de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080010e2 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80010e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010e6:	b087      	sub	sp, #28
 80010e8:	4604      	mov	r4, r0
 80010ea:	460f      	mov	r7, r1
 80010ec:	4615      	mov	r5, r2
 80010ee:	461e      	mov	r6, r3
 80010f0:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 80010f4:	f7ff f89e 	bl	8000234 <HAL_GetTick>
 80010f8:	4681      	mov	r9, r0
  uint32_t count = 0U;
  uint32_t *tempbuff = (uint32_t *)pData;
  
  if(NULL == pData)
 80010fa:	b91f      	cbnz	r7, 8001104 <HAL_SD_WriteBlocks+0x22>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80010fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001102:	e0a2      	b.n	800124a <HAL_SD_WriteBlocks+0x168>
    return HAL_ERROR;
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8001104:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8001108:	b2c0      	uxtb	r0, r0
 800110a:	2801      	cmp	r0, #1
 800110c:	f040 809a 	bne.w	8001244 <HAL_SD_WriteBlocks+0x162>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8001110:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001112:	19ab      	adds	r3, r5, r6
    return HAL_ERROR;
  }

  if(hsd->State == HAL_SD_STATE_READY)
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8001114:	2100      	movs	r1, #0
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8001116:	4293      	cmp	r3, r2
    return HAL_ERROR;
  }

  if(hsd->State == HAL_SD_STATE_READY)
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8001118:	63a1      	str	r1, [r4, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800111a:	d904      	bls.n	8001126 <HAL_SD_WriteBlocks+0x44>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800111c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800111e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001122:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8001124:	e093      	b.n	800124e <HAL_SD_WriteBlocks+0x16c>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8001126:	2303      	movs	r3, #3
 8001128:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800112c:	6820      	ldr	r0, [r4, #0]
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800112e:	6c63      	ldr	r3, [r4, #68]	; 0x44
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8001130:	62c1      	str	r1, [r0, #44]	; 0x2c
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8001132:	2b01      	cmp	r3, #1
    {
      BlockAdd *= 512U;
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8001134:	f44f 7100 	mov.w	r1, #512	; 0x200
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
    {
      BlockAdd *= 512U;
 8001138:	bf18      	it	ne
 800113a:	026d      	lslne	r5, r5, #9
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800113c:	f001 f9ed 	bl	800251a <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8001140:	2800      	cmp	r0, #0
 8001142:	d14f      	bne.n	80011e4 <HAL_SD_WriteBlocks+0x102>
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8001144:	2e01      	cmp	r6, #1
 8001146:	d906      	bls.n	8001156 <HAL_SD_WriteBlocks+0x74>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8001148:	2320      	movs	r3, #32
 800114a:	6323      	str	r3, [r4, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 800114c:	4629      	mov	r1, r5
 800114e:	6820      	ldr	r0, [r4, #0]
 8001150:	f001 fa43 	bl	80025da <SDMMC_CmdWriteMultiBlock>
 8001154:	e005      	b.n	8001162 <HAL_SD_WriteBlocks+0x80>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8001156:	2310      	movs	r3, #16
 8001158:	6323      	str	r3, [r4, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 800115a:	4629      	mov	r1, r5
 800115c:	6820      	ldr	r0, [r4, #0]
 800115e:	f001 fa24 	bl	80025aa <SDMMC_CmdWriteSingleBlock>
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8001162:	2800      	cmp	r0, #0
 8001164:	d13e      	bne.n	80011e4 <HAL_SD_WriteBlocks+0x102>
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8001166:	f04f 33ff 	mov.w	r3, #4294967295
 800116a:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800116c:	0273      	lsls	r3, r6, #9
 800116e:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8001170:	2390      	movs	r3, #144	; 0x90
 8001172:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8001174:	9003      	str	r0, [sp, #12]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8001176:	9004      	str	r0, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 8001178:	2301      	movs	r3, #1
    SDIO_ConfigData(hsd->Instance, &config);
 800117a:	4669      	mov	r1, sp
 800117c:	6820      	ldr	r0, [r4, #0]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
    config.DPSM          = SDIO_DPSM_ENABLE;
 800117e:	9305      	str	r3, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 8001180:	f001 f9b8 	bl	80024f4 <SDIO_ConfigData>
    
    /* Write block(s) in polling mode */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8001184:	6820      	ldr	r0, [r4, #0]
 8001186:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001188:	f240 351a 	movw	r5, #794	; 0x31a
 800118c:	401d      	ands	r5, r3
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 800118e:	6b43      	ldr	r3, [r0, #52]	; 0x34
    config.DPSM          = SDIO_DPSM_ENABLE;
    SDIO_ConfigData(hsd->Instance, &config);
    
    /* Write block(s) in polling mode */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8001190:	b9f5      	cbnz	r5, 80011d0 <HAL_SD_WriteBlocks+0xee>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8001192:	045b      	lsls	r3, r3, #17
 8001194:	d507      	bpl.n	80011a6 <HAL_SD_WriteBlocks+0xc4>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
        {
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 8001196:	1979      	adds	r1, r7, r5
 8001198:	6820      	ldr	r0, [r4, #0]
 800119a:	3504      	adds	r5, #4
 800119c:	f001 f8f0 	bl	8002380 <SDIO_WriteFIFO>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80011a0:	2d20      	cmp	r5, #32
 80011a2:	d1f8      	bne.n	8001196 <HAL_SD_WriteBlocks+0xb4>
        {
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
        }
        tempbuff += 8U;
 80011a4:	3720      	adds	r7, #32
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80011a6:	f1b8 0f00 	cmp.w	r8, #0
 80011aa:	d10a      	bne.n	80011c2 <HAL_SD_WriteBlocks+0xe0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 80011ac:	6823      	ldr	r3, [r4, #0]
 80011ae:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80011b2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80011b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011b6:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80011b8:	2301      	movs	r3, #1
 80011ba:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 80011be:	2003      	movs	r0, #3
 80011c0:	e045      	b.n	800124e <HAL_SD_WriteBlocks+0x16c>
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
        }
        tempbuff += 8U;
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80011c2:	f7ff f837 	bl	8000234 <HAL_GetTick>
 80011c6:	ebc9 0000 	rsb	r0, r9, r0
 80011ca:	4580      	cmp	r8, r0
 80011cc:	d8da      	bhi.n	8001184 <HAL_SD_WriteBlocks+0xa2>
 80011ce:	e7ed      	b.n	80011ac <HAL_SD_WriteBlocks+0xca>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80011d0:	05dd      	lsls	r5, r3, #23
 80011d2:	d50f      	bpl.n	80011f4 <HAL_SD_WriteBlocks+0x112>
 80011d4:	2e01      	cmp	r6, #1
 80011d6:	d90d      	bls.n	80011f4 <HAL_SD_WriteBlocks+0x112>
    { 
      if(hsd->SdCard.CardType != CARD_SECURED)
 80011d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011da:	2b03      	cmp	r3, #3
 80011dc:	d00a      	beq.n	80011f4 <HAL_SD_WriteBlocks+0x112>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80011de:	f001 fa15 	bl	800260c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80011e2:	b138      	cbz	r0, 80011f4 <HAL_SD_WriteBlocks+0x112>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 80011e4:	6823      	ldr	r3, [r4, #0]
 80011e6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80011ea:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80011ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011ee:	4318      	orrs	r0, r3
 80011f0:	63a0      	str	r0, [r4, #56]	; 0x38
 80011f2:	e01f      	b.n	8001234 <HAL_SD_WriteBlocks+0x152>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80011f4:	6823      	ldr	r3, [r4, #0]
 80011f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011f8:	0711      	lsls	r1, r2, #28
 80011fa:	d506      	bpl.n	800120a <HAL_SD_WriteBlocks+0x128>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80011fc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001200:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8001202:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001204:	f043 0308 	orr.w	r3, r3, #8
 8001208:	e013      	b.n	8001232 <HAL_SD_WriteBlocks+0x150>
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800120a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800120c:	0792      	lsls	r2, r2, #30
 800120e:	d506      	bpl.n	800121e <HAL_SD_WriteBlocks+0x13c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001210:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001214:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8001216:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	e009      	b.n	8001232 <HAL_SD_WriteBlocks+0x150>
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800121e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001220:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001224:	f010 0010 	ands.w	r0, r0, #16
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001228:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
      hsd->State = HAL_SD_STATE_READY;
      return HAL_ERROR;
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800122a:	d007      	beq.n	800123c <HAL_SD_WriteBlocks+0x15a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800122c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800122e:	f043 0310 	orr.w	r3, r3, #16
 8001232:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001234:	2001      	movs	r0, #1
 8001236:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 800123a:	e008      	b.n	800124e <HAL_SD_WriteBlocks+0x16c>
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
    
    hsd->State = HAL_SD_STATE_READY;
 800123c:	2301      	movs	r3, #1
 800123e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    
    return HAL_OK;
 8001242:	e004      	b.n	800124e <HAL_SD_WriteBlocks+0x16c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8001244:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001246:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800124a:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 800124c:	2001      	movs	r0, #1
  }
}
 800124e:	b007      	add	sp, #28
 8001250:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001254 <HAL_SD_GetCardCSD>:
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
  uint32_t tmp = 0U;
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8001254:	6e43      	ldr	r3, [r0, #100]	; 0x64
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8001256:	0f9a      	lsrs	r2, r3, #30
 8001258:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 800125a:	f3c3 6283 	ubfx	r2, r3, #26, #4
  pCSD->Reserved1      = tmp & 0x03U;
 800125e:	f3c3 6301 	ubfx	r3, r3, #24, #2
  uint32_t tmp = 0U;
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8001262:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8001264:	708b      	strb	r3, [r1, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
  pCSD->TAAC = (uint8_t)tmp;
 8001266:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 800126a:	70cb      	strb	r3, [r1, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
  pCSD->NSAC = (uint8_t)tmp;
 800126c:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
 8001270:	710b      	strb	r3, [r1, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8001272:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
 8001276:	714b      	strb	r3, [r1, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8001278:	6e83      	ldr	r3, [r0, #104]	; 0x68
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 800127a:	0e1a      	lsrs	r2, r3, #24
 800127c:	0112      	lsls	r2, r2, #4
 800127e:	80ca      	strh	r2, [r1, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8001280:	88ca      	ldrh	r2, [r1, #6]
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8001282:	b530      	push	{r4, r5, lr}
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8001284:	b292      	uxth	r2, r2
 8001286:	f3c3 5403 	ubfx	r4, r3, #20, #4
 800128a:	4322      	orrs	r2, r4
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 800128c:	f3c3 4303 	ubfx	r3, r3, #16, #4
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8001290:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8001292:	720b      	strb	r3, [r1, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8001294:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8001298:	09da      	lsrs	r2, r3, #7
 800129a:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 800129c:	f3c3 1280 	ubfx	r2, r3, #6, #1
 80012a0:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 80012a2:	f3c3 1240 	ubfx	r2, r3, #5, #1
 80012a6:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 80012a8:	f3c3 1200 	ubfx	r2, r3, #4, #1
 80012ac:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 80012ae:	2200      	movs	r2, #0
 80012b0:	734a      	strb	r2, [r1, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 80012b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80012b4:	2a00      	cmp	r2, #0
 80012b6:	d13b      	bne.n	8001330 <HAL_SD_GetCardCSD+0xdc>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 80012b8:	029b      	lsls	r3, r3, #10
 80012ba:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80012be:	610b      	str	r3, [r1, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
    pCSD->DeviceSize |= (tmp) << 2U;
 80012c0:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80012c2:	690a      	ldr	r2, [r1, #16]
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 80012ca:	4313      	orrs	r3, r2
 80012cc:	610b      	str	r3, [r1, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 80012ce:	690a      	ldr	r2, [r1, #16]
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
    pCSD->DeviceSize |= (tmp) << 2U;
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 80012d0:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 80012d2:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80012d6:	610a      	str	r2, [r1, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 80012d8:	f3c3 62c2 	ubfx	r2, r3, #27, #3
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 80012dc:	f3c3 6302 	ubfx	r3, r3, #24, #3
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 80012e0:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 80012e2:	754b      	strb	r3, [r1, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 80012e4:	f8b0 306e 	ldrh.w	r3, [r0, #110]	; 0x6e
 80012e8:	b2da      	uxtb	r2, r3
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80012ea:	005b      	lsls	r3, r3, #1
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 80012ec:	0954      	lsrs	r4, r2, #5
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80012ee:	f003 0306 	and.w	r3, r3, #6
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 80012f2:	f3c2 0282 	ubfx	r2, r2, #2, #3
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 80012f6:	758c      	strb	r4, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 80012f8:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80012fa:	760b      	strb	r3, [r1, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 80012fc:	7e0a      	ldrb	r2, [r1, #24]
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 80012fe:	f890 306d 	ldrb.w	r3, [r0, #109]	; 0x6d
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8001302:	ea42 12d3 	orr.w	r2, r2, r3, lsr #7
 8001306:	760a      	strb	r2, [r1, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8001308:	690a      	ldr	r2, [r1, #16]
 800130a:	1c54      	adds	r4, r2, #1
 800130c:	6544      	str	r4, [r0, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 800130e:	7e0a      	ldrb	r2, [r1, #24]
 8001310:	2501      	movs	r5, #1
 8001312:	3202      	adds	r2, #2
 8001314:	fa05 f202 	lsl.w	r2, r5, r2
 8001318:	4362      	muls	r2, r4
 800131a:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 800131c:	7a0c      	ldrb	r4, [r1, #8]
 800131e:	fa05 f404 	lsl.w	r4, r5, r4
 8001322:	6584      	str	r4, [r0, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8001324:	0a64      	lsrs	r4, r4, #9
 8001326:	4362      	muls	r2, r4
 8001328:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800132a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800132e:	e01c      	b.n	800136a <HAL_SD_GetCardCSD+0x116>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8001330:	2a01      	cmp	r2, #1
 8001332:	d16d      	bne.n	8001410 <HAL_SD_GetCardCSD+0x1bc>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8001334:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8001336:	041b      	lsls	r3, r3, #16
 8001338:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800133c:	610b      	str	r3, [r1, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800133e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    
    pCSD->DeviceSize |= (tmp << 8U);
 8001340:	690a      	ldr	r2, [r1, #16]
 8001342:	0e1c      	lsrs	r4, r3, #24
 8001344:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8001348:	610a      	str	r2, [r1, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    
    pCSD->DeviceSize |= (tmp);
 800134a:	690a      	ldr	r2, [r1, #16]
 800134c:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8001350:	4322      	orrs	r2, r4
 8001352:	610a      	str	r2, [r1, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8001354:	690a      	ldr	r2, [r1, #16]
 8001356:	0292      	lsls	r2, r2, #10
 8001358:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800135c:	6542      	str	r2, [r0, #84]	; 0x54
 800135e:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8001360:	f44f 7200 	mov.w	r2, #512	; 0x200
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
    
    pCSD->DeviceSize |= (tmp);
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8001364:	f3c3 2307 	ubfx	r3, r3, #8, #8
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8001368:	6582      	str	r2, [r0, #88]	; 0x58
 800136a:	6602      	str	r2, [r0, #96]	; 0x60
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    hsd->State = HAL_SD_STATE_READY;
    return HAL_ERROR;
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 800136c:	f3c3 1280 	ubfx	r2, r3, #6, #1
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	f003 037e 	and.w	r3, r3, #126	; 0x7e
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    hsd->State = HAL_SD_STATE_READY;
    return HAL_ERROR;
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8001376:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8001378:	768b      	strb	r3, [r1, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 800137a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 800137c:	7e8c      	ldrb	r4, [r1, #26]
 800137e:	f3c3 12c0 	ubfx	r2, r3, #7, #1
 8001382:	4322      	orrs	r2, r4
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8001384:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8001388:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 800138a:	76cb      	strb	r3, [r1, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 800138c:	6f03      	ldr	r3, [r0, #112]	; 0x70
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 800138e:	0fda      	lsrs	r2, r3, #31
 8001390:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8001392:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8001396:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8001398:	f3c3 6282 	ubfx	r2, r3, #26, #3
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 800139c:	0d9b      	lsrs	r3, r3, #22
 800139e:	f003 030c 	and.w	r3, r3, #12
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 80013a2:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 80013a4:	77cb      	strb	r3, [r1, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 80013a6:	f8b0 2072 	ldrh.w	r2, [r0, #114]	; 0x72
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 80013aa:	7fcc      	ldrb	r4, [r1, #31]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 80013ac:	b2d3      	uxtb	r3, r2
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 80013ae:	ea44 1493 	orr.w	r4, r4, r3, lsr #6
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 80013b2:	f3c3 1340 	ubfx	r3, r3, #5, #1
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 80013b6:	77cc      	strb	r4, [r1, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
  pCSD->Reserved3           = 0U;
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 80013b8:	f002 0201 	and.w	r2, r2, #1
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 80013bc:	f881 3020 	strb.w	r3, [r1, #32]
  pCSD->Reserved3           = 0U;
 80013c0:	2300      	movs	r3, #0
 80013c2:	f881 3021 	strb.w	r3, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 80013c6:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 80013ca:	6f04      	ldr	r4, [r0, #112]	; 0x70
 80013cc:	0a24      	lsrs	r4, r4, #8
 80013ce:	b2e2      	uxtb	r2, r4
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 80013d0:	09d5      	lsrs	r5, r2, #7
 80013d2:	f881 5023 	strb.w	r5, [r1, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 80013d6:	f3c2 1580 	ubfx	r5, r2, #6, #1
 80013da:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 80013de:	f3c2 1540 	ubfx	r5, r2, #5, #1
 80013e2:	f881 5025 	strb.w	r5, [r1, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
  pCSD->ECC              = (tmp & 0x03U);
 80013e6:	f004 0403 	and.w	r4, r4, #3
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80013ea:	f3c2 1500 	ubfx	r5, r2, #4, #1
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 80013ee:	f3c2 0281 	ubfx	r2, r2, #2, #2
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80013f2:	f881 5026 	strb.w	r5, [r1, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 80013f6:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 80013fa:	f881 4028 	strb.w	r4, [r1, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 80013fe:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8001400:	f3c2 0246 	ubfx	r2, r2, #1, #7
 8001404:	f881 2029 	strb.w	r2, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8001408:	2201      	movs	r2, #1
 800140a:	f881 202a 	strb.w	r2, [r1, #42]	; 0x2a
 800140e:	e00a      	b.n	8001426 <HAL_SD_GetCardCSD+0x1d2>
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 8001410:	6803      	ldr	r3, [r0, #0]
 8001412:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8001416:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8001418:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800141a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800141e:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8001420:	2301      	movs	r3, #1
 8001422:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
  pCSD->Reserved4 = 1U;
  
  return HAL_OK;
 8001426:	4618      	mov	r0, r3
}
 8001428:	bd30      	pop	{r4, r5, pc}
	...

0800142c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800142c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800142e:	b099      	sub	sp, #100	; 0x64
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8001430:	2500      	movs	r5, #0
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
  Init.BusWide             = SDIO_BUS_WIDE_1B;
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8001432:	2376      	movs	r3, #118	; 0x76
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8001434:	950a      	str	r5, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001436:	950b      	str	r5, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8001438:	930c      	str	r3, [sp, #48]	; 0x30

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 800143a:	ab0a      	add	r3, sp, #40	; 0x28
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800143c:	4604      	mov	r4, r0
  Init.BusWide             = SDIO_BUS_WIDE_1B;
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 800143e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001442:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
{
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8001446:	9507      	str	r5, [sp, #28]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8001448:	9508      	str	r5, [sp, #32]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800144a:	9509      	str	r5, [sp, #36]	; 0x24

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 800144c:	4f6b      	ldr	r7, [pc, #428]	; (80015fc <HAL_SD_InitCard+0x1d0>)
  Init.BusWide             = SDIO_BUS_WIDE_1B;
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 800144e:	6820      	ldr	r0, [r4, #0]
 8001450:	ab07      	add	r3, sp, #28
 8001452:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001454:	f000 ff76 	bl	8002344 <SDIO_Init>
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8001458:	2601      	movs	r6, #1

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 800145a:	603d      	str	r5, [r7, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 800145c:	6820      	ldr	r0, [r4, #0]
 800145e:	f000 ff94 	bl	800238a <SDIO_PowerState_ON>
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8001462:	2002      	movs	r0, #2
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8001464:	603e      	str	r6, [r7, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8001466:	f7fe feeb 	bl	8000240 <HAL_Delay>
  __IO uint32_t count = 0U;
  uint32_t response = 0U, validvoltage = 0U;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800146a:	6820      	ldr	r0, [r4, #0]
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
  __IO uint32_t count = 0U;
 800146c:	9506      	str	r5, [sp, #24]
  uint32_t response = 0U, validvoltage = 0U;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800146e:	f001 f8ff 	bl	8002670 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8001472:	4605      	mov	r5, r0
 8001474:	2800      	cmp	r0, #0
 8001476:	f040 80b8 	bne.w	80015ea <HAL_SD_InitCard+0x1be>
  {
    return errorstate;
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800147a:	6820      	ldr	r0, [r4, #0]
 800147c:	f001 f920 	bl	80026c0 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8001480:	b300      	cbz	r0, 80014c4 <HAL_SD_InitCard+0x98>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8001482:	64a5      	str	r5, [r4, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8001484:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8001488:	9b06      	ldr	r3, [sp, #24]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	42ab      	cmp	r3, r5
 800148e:	9206      	str	r2, [sp, #24]
 8001490:	d102      	bne.n	8001498 <HAL_SD_InitCard+0x6c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8001492:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8001496:	e0a8      	b.n	80015ea <HAL_SD_InitCard+0x1be>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8001498:	2100      	movs	r1, #0
 800149a:	6820      	ldr	r0, [r4, #0]
 800149c:	f001 f948 	bl	8002730 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80014a0:	4601      	mov	r1, r0
 80014a2:	b110      	cbz	r0, 80014aa <HAL_SD_InitCard+0x7e>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80014a4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80014a8:	e09f      	b.n	80015ea <HAL_SD_InitCard+0x1be>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80014aa:	6820      	ldr	r0, [r4, #0]
 80014ac:	f001 f958 	bl	8002760 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80014b0:	4601      	mov	r1, r0
 80014b2:	2800      	cmp	r0, #0
 80014b4:	d1f6      	bne.n	80014a4 <HAL_SD_InitCard+0x78>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80014b6:	6820      	ldr	r0, [r4, #0]
 80014b8:	f000 ff82 	bl	80023c0 <SDIO_GetResponse>
  if(errorstate != HAL_SD_ERROR_NONE)
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 80014bc:	2800      	cmp	r0, #0
 80014be:	dae3      	bge.n	8001488 <HAL_SD_InitCard+0x5c>
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 80014c0:	2300      	movs	r3, #0
 80014c2:	e01d      	b.n	8001500 <HAL_SD_InitCard+0xd4>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80014c4:	64a6      	str	r6, [r4, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80014c6:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80014ca:	9b06      	ldr	r3, [sp, #24]
 80014cc:	1c5a      	adds	r2, r3, #1
 80014ce:	42ab      	cmp	r3, r5
 80014d0:	9206      	str	r2, [sp, #24]
 80014d2:	d0de      	beq.n	8001492 <HAL_SD_InitCard+0x66>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80014d4:	2100      	movs	r1, #0
 80014d6:	6820      	ldr	r0, [r4, #0]
 80014d8:	f001 f92a 	bl	8002730 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80014dc:	2800      	cmp	r0, #0
 80014de:	f040 8084 	bne.w	80015ea <HAL_SD_InitCard+0x1be>
      {
        return errorstate;
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80014e2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80014e6:	6820      	ldr	r0, [r4, #0]
 80014e8:	f001 f93a 	bl	8002760 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80014ec:	2800      	cmp	r0, #0
 80014ee:	d17c      	bne.n	80015ea <HAL_SD_InitCard+0x1be>
      {
        return errorstate;
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80014f0:	4601      	mov	r1, r0
 80014f2:	6820      	ldr	r0, [r4, #0]
 80014f4:	f000 ff64 	bl	80023c0 <SDIO_GetResponse>
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 80014f8:	0fc3      	lsrs	r3, r0, #31
 80014fa:	d0e6      	beq.n	80014ca <HAL_SD_InitCard+0x9e>
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80014fc:	0042      	lsls	r2, r0, #1
 80014fe:	d5df      	bpl.n	80014c0 <HAL_SD_InitCard+0x94>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8001500:	6463      	str	r3, [r4, #68]	; 0x44
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint16_t sd_rca = 1U;
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8001502:	6820      	ldr	r0, [r4, #0]
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint16_t sd_rca = 1U;
 8001504:	2301      	movs	r3, #1
 8001506:	f8ad 3016 	strh.w	r3, [sp, #22]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 800150a:	f000 ff42 	bl	8002392 <SDIO_GetPowerState>
 800150e:	2800      	cmp	r0, #0
 8001510:	d065      	beq.n	80015de <HAL_SD_InitCard+0x1b2>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8001512:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001514:	2b03      	cmp	r3, #3
 8001516:	d019      	beq.n	800154c <HAL_SD_InitCard+0x120>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8001518:	6820      	ldr	r0, [r4, #0]
 800151a:	f001 f952 	bl	80027c2 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800151e:	2800      	cmp	r0, #0
 8001520:	d160      	bne.n	80015e4 <HAL_SD_InitCard+0x1b8>
      return errorstate;
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8001522:	4601      	mov	r1, r0
 8001524:	6820      	ldr	r0, [r4, #0]
 8001526:	f000 ff4b 	bl	80023c0 <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800152a:	2104      	movs	r1, #4
      return errorstate;
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800152c:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800152e:	6820      	ldr	r0, [r4, #0]
 8001530:	f000 ff46 	bl	80023c0 <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8001534:	2108      	movs	r1, #8
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8001536:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8001538:	6820      	ldr	r0, [r4, #0]
 800153a:	f000 ff41 	bl	80023c0 <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800153e:	210c      	movs	r1, #12
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8001540:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8001542:	6820      	ldr	r0, [r4, #0]
 8001544:	f000 ff3c 	bl	80023c0 <SDIO_GetResponse>
 8001548:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800154c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800154e:	2b03      	cmp	r3, #3
 8001550:	d103      	bne.n	800155a <HAL_SD_InitCard+0x12e>
    if(errorstate != HAL_SD_ERROR_NONE)
    {
      return errorstate;
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8001552:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001554:	2b03      	cmp	r3, #3
 8001556:	d108      	bne.n	800156a <HAL_SD_InitCard+0x13e>
 8001558:	e024      	b.n	80015a4 <HAL_SD_InitCard+0x178>
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800155a:	f10d 0116 	add.w	r1, sp, #22
 800155e:	6820      	ldr	r0, [r4, #0]
 8001560:	f001 f95a 	bl	8002818 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8001564:	2800      	cmp	r0, #0
 8001566:	d0f4      	beq.n	8001552 <HAL_SD_InitCard+0x126>
 8001568:	e03c      	b.n	80015e4 <HAL_SD_InitCard+0x1b8>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800156a:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800156e:	6521      	str	r1, [r4, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8001570:	6820      	ldr	r0, [r4, #0]
 8001572:	0409      	lsls	r1, r1, #16
 8001574:	f001 f93a 	bl	80027ec <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8001578:	2800      	cmp	r0, #0
 800157a:	d133      	bne.n	80015e4 <HAL_SD_InitCard+0x1b8>
      return errorstate;
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800157c:	4601      	mov	r1, r0
 800157e:	6820      	ldr	r0, [r4, #0]
 8001580:	f000 ff1e 	bl	80023c0 <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8001584:	2104      	movs	r1, #4
      return errorstate;
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8001586:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8001588:	6820      	ldr	r0, [r4, #0]
 800158a:	f000 ff19 	bl	80023c0 <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800158e:	2108      	movs	r1, #8
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8001590:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8001592:	6820      	ldr	r0, [r4, #0]
 8001594:	f000 ff14 	bl	80023c0 <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8001598:	210c      	movs	r1, #12
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800159a:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800159c:	6820      	ldr	r0, [r4, #0]
 800159e:	f000 ff0f 	bl	80023c0 <SDIO_GetResponse>
 80015a2:	6720      	str	r0, [r4, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80015a4:	2104      	movs	r1, #4
 80015a6:	6820      	ldr	r0, [r4, #0]
 80015a8:	f000 ff0a 	bl	80023c0 <SDIO_GetResponse>
 80015ac:	0d00      	lsrs	r0, r0, #20
 80015ae:	64e0      	str	r0, [r4, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 80015b0:	a90d      	add	r1, sp, #52	; 0x34
 80015b2:	4620      	mov	r0, r4
 80015b4:	f7ff fe4e 	bl	8001254 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80015b8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80015ba:	6820      	ldr	r0, [r4, #0]
 80015bc:	0412      	lsls	r2, r2, #16
 80015be:	2300      	movs	r3, #0
 80015c0:	f001 f83e 	bl	8002640 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 80015c4:	b970      	cbnz	r0, 80015e4 <HAL_SD_InitCard+0x1b8>
  {
    return errorstate;
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 80015c6:	f104 0310 	add.w	r3, r4, #16
 80015ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80015ce:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80015d2:	1d23      	adds	r3, r4, #4
 80015d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015d6:	6820      	ldr	r0, [r4, #0]
 80015d8:	f000 feb4 	bl	8002344 <SDIO_Init>
 80015dc:	e003      	b.n	80015e6 <HAL_SD_InitCard+0x1ba>
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80015de:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80015e2:	e002      	b.n	80015ea <HAL_SD_InitCard+0x1be>
    return HAL_ERROR;
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
  if(errorstate != HAL_SD_ERROR_NONE)
 80015e4:	b908      	cbnz	r0, 80015ea <HAL_SD_InitCard+0x1be>
    hsd->State = HAL_SD_STATE_READY;
    hsd->ErrorCode |= errorstate;
    return HAL_ERROR;
  }

  return HAL_OK;
 80015e6:	2000      	movs	r0, #0
 80015e8:	e006      	b.n	80015f8 <HAL_SD_InitCard+0x1cc>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
  if(errorstate != HAL_SD_ERROR_NONE)
  {
    hsd->State = HAL_SD_STATE_READY;
 80015ea:	2301      	movs	r3, #1
 80015ec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80015f0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80015f2:	4301      	orrs	r1, r0
 80015f4:	63a1      	str	r1, [r4, #56]	; 0x38
    return HAL_ERROR;
 80015f6:	4618      	mov	r0, r3
    hsd->ErrorCode |= errorstate;
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80015f8:	b019      	add	sp, #100	; 0x64
 80015fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015fc:	422580a0 	.word	0x422580a0

08001600 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8001600:	b510      	push	{r4, lr}
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8001602:	4604      	mov	r4, r0
 8001604:	b1a0      	cbz	r0, 8001630 <HAL_SD_Init+0x30>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8001606:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 800160a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800160e:	b913      	cbnz	r3, 8001616 <HAL_SD_Init+0x16>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8001610:	7702      	strb	r2, [r0, #28]
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8001612:	f001 fe3f 	bl	8003294 <HAL_SD_MspInit>
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8001616:	2303      	movs	r3, #3
 8001618:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 800161c:	4620      	mov	r0, r4
 800161e:	f7ff ff05 	bl	800142c <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8001622:	2000      	movs	r0, #0
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8001624:	2301      	movs	r3, #1

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8001626:	63a0      	str	r0, [r4, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8001628:	6320      	str	r0, [r4, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800162a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  return HAL_OK;
 800162e:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
  /* Check the SD handle allocation */
  if(hsd == NULL)
  {
    return HAL_ERROR;
 8001630:	2001      	movs	r0, #1
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;

  return HAL_OK;
}
 8001632:	bd10      	pop	{r4, pc}

08001634 <HAL_SD_GetCardInfo>:
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8001634:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001636:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8001638:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800163a:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800163c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800163e:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8001640:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001642:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8001644:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001646:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8001648:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800164a:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800164c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800164e:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8001650:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001652:	61cb      	str	r3, [r1, #28]
  
  return HAL_OK;
}
 8001654:	2000      	movs	r0, #0
 8001656:	4770      	bx	lr

08001658 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8001658:	b570      	push	{r4, r5, r6, lr}
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 800165a:	2303      	movs	r3, #3
 800165c:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8001660:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001662:	2b03      	cmp	r3, #3
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8001664:	b08a      	sub	sp, #40	; 0x28
 8001666:	4604      	mov	r4, r0
 8001668:	460d      	mov	r5, r1
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800166a:	d047      	beq.n	80016fc <HAL_SD_ConfigWideBusOperation+0xa4>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800166c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001670:	d044      	beq.n	80016fc <HAL_SD_ConfigWideBusOperation+0xa4>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8001672:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8001676:	d119      	bne.n	80016ac <HAL_SD_ConfigWideBusOperation+0x54>
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
  uint32_t scr[2U] = {0U, 0U};
 8001678:	2100      	movs	r1, #0
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800167a:	6800      	ldr	r0, [r0, #0]
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
  uint32_t scr[2U] = {0U, 0U};
 800167c:	9104      	str	r1, [sp, #16]
 800167e:	9105      	str	r1, [sp, #20]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8001680:	f000 fe9e 	bl	80023c0 <SDIO_GetResponse>
 8001684:	0180      	lsls	r0, r0, #6
 8001686:	d40f      	bmi.n	80016a8 <HAL_SD_ConfigWideBusOperation+0x50>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8001688:	a904      	add	r1, sp, #16
 800168a:	4620      	mov	r0, r4
 800168c:	f7ff fbe6 	bl	8000e5c <SD_FindSCR>
  if(errorstate != HAL_OK)
 8001690:	bb60      	cbnz	r0, 80016ec <HAL_SD_ConfigWideBusOperation+0x94>
  {
    return errorstate;
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8001692:	9b05      	ldr	r3, [sp, #20]
 8001694:	0359      	lsls	r1, r3, #13
 8001696:	d527      	bpl.n	80016e8 <HAL_SD_ConfigWideBusOperation+0x90>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8001698:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800169a:	6820      	ldr	r0, [r4, #0]
 800169c:	0409      	lsls	r1, r1, #16
 800169e:	f001 f847 	bl	8002730 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 80016a2:	bb18      	cbnz	r0, 80016ec <HAL_SD_ConfigWideBusOperation+0x94>
    {
      return errorstate;
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80016a4:	2102      	movs	r1, #2
 80016a6:	e018      	b.n	80016da <HAL_SD_ConfigWideBusOperation+0x82>
  uint32_t scr[2U] = {0U, 0U};
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80016a8:	4628      	mov	r0, r5
 80016aa:	e01f      	b.n	80016ec <HAL_SD_ConfigWideBusOperation+0x94>
    {
      errorstate = SD_WideBus_Enable(hsd);
      
      hsd->ErrorCode |= errorstate;
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80016ac:	bb11      	cbnz	r1, 80016f4 <HAL_SD_ConfigWideBusOperation+0x9c>
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
  uint32_t scr[2U] = {0U, 0U};
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80016ae:	6800      	ldr	r0, [r0, #0]
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
  uint32_t scr[2U] = {0U, 0U};
 80016b0:	9104      	str	r1, [sp, #16]
 80016b2:	9105      	str	r1, [sp, #20]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80016b4:	f000 fe84 	bl	80023c0 <SDIO_GetResponse>
 80016b8:	0182      	lsls	r2, r0, #6
 80016ba:	d412      	bmi.n	80016e2 <HAL_SD_ConfigWideBusOperation+0x8a>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80016bc:	a904      	add	r1, sp, #16
 80016be:	4620      	mov	r0, r4
 80016c0:	f7ff fbcc 	bl	8000e5c <SD_FindSCR>
  if(errorstate != HAL_OK)
 80016c4:	b990      	cbnz	r0, 80016ec <HAL_SD_ConfigWideBusOperation+0x94>
  {
    return errorstate;
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80016c6:	9b05      	ldr	r3, [sp, #20]
 80016c8:	03db      	lsls	r3, r3, #15
 80016ca:	d50d      	bpl.n	80016e8 <HAL_SD_ConfigWideBusOperation+0x90>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80016cc:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80016ce:	6820      	ldr	r0, [r4, #0]
 80016d0:	0409      	lsls	r1, r1, #16
 80016d2:	f001 f82d 	bl	8002730 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 80016d6:	b948      	cbnz	r0, 80016ec <HAL_SD_ConfigWideBusOperation+0x94>
    {
      return errorstate;
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80016d8:	4629      	mov	r1, r5
 80016da:	6820      	ldr	r0, [r4, #0]
 80016dc:	f001 f920 	bl	8002920 <SDMMC_CmdBusWidth>
 80016e0:	e004      	b.n	80016ec <HAL_SD_ConfigWideBusOperation+0x94>
  uint32_t scr[2U] = {0U, 0U};
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80016e2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80016e6:	e001      	b.n	80016ec <HAL_SD_ConfigWideBusOperation+0x94>
    
    return HAL_SD_ERROR_NONE;
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80016e8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
    {
      errorstate = SD_WideBus_Disable(hsd);
      
      hsd->ErrorCode |= errorstate;
 80016ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016ee:	4318      	orrs	r0, r3
 80016f0:	63a0      	str	r0, [r4, #56]	; 0x38
 80016f2:	e007      	b.n	8001704 <HAL_SD_ConfigWideBusOperation+0xac>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80016f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80016f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80016fa:	e002      	b.n	8001702 <HAL_SD_ConfigWideBusOperation+0xaa>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80016fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001702:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8001704:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8001706:	b13e      	cbz	r6, 8001718 <HAL_SD_ConfigWideBusOperation+0xc0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001708:	6823      	ldr	r3, [r4, #0]
 800170a:	f240 52ff 	movw	r2, #1535	; 0x5ff
    hsd->State = HAL_SD_STATE_READY;
 800170e:	2001      	movs	r0, #1
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001710:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8001712:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    return HAL_ERROR;
 8001716:	e018      	b.n	800174a <HAL_SD_ConfigWideBusOperation+0xf2>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8001718:	6863      	ldr	r3, [r4, #4]
 800171a:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800171c:	68a3      	ldr	r3, [r4, #8]
 800171e:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8001720:	68e3      	ldr	r3, [r4, #12]
 8001722:	9306      	str	r3, [sp, #24]
    Init.BusWide             = WideMode;
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8001724:	6963      	ldr	r3, [r4, #20]
 8001726:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8001728:	69a3      	ldr	r3, [r4, #24]
 800172a:	9309      	str	r3, [sp, #36]	; 0x24
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
    Init.ClockBypass         = hsd->Init.ClockBypass;
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
    Init.BusWide             = WideMode;
 800172c:	9507      	str	r5, [sp, #28]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
    Init.ClockDiv            = hsd->Init.ClockDiv;
    SDIO_Init(hsd->Instance, Init);
 800172e:	ab0a      	add	r3, sp, #40	; 0x28
 8001730:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8001734:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8001738:	ab04      	add	r3, sp, #16
 800173a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800173c:	6820      	ldr	r0, [r4, #0]
 800173e:	f000 fe01 	bl	8002344 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8001742:	2301      	movs	r3, #1
 8001744:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  
  return HAL_OK;
 8001748:	4630      	mov	r0, r6
}
 800174a:	b00a      	add	sp, #40	; 0x28
 800174c:	bd70      	pop	{r4, r5, r6, pc}

0800174e <HAL_SD_GetCardState>:
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800174e:	6d01      	ldr	r1, [r0, #80]	; 0x50
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8001750:	b510      	push	{r4, lr}
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8001752:	0409      	lsls	r1, r1, #16
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8001754:	4604      	mov	r4, r0
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8001756:	6800      	ldr	r0, [r0, #0]
 8001758:	f001 f8b2 	bl	80028c0 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_OK)
 800175c:	4601      	mov	r1, r0
 800175e:	b918      	cbnz	r0, 8001768 <HAL_SD_GetCardState+0x1a>
  {
    return errorstate;
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8001760:	6820      	ldr	r0, [r4, #0]
 8001762:	f000 fe2d 	bl	80023c0 <SDIO_GetResponse>
 8001766:	e003      	b.n	8001770 <HAL_SD_GetCardState+0x22>
  uint32_t resp1 = 0;
  
  errorstate = SD_SendStatus(hsd, &resp1);
  if(errorstate != HAL_OK)
  {
    hsd->ErrorCode |= errorstate;
 8001768:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800176a:	4301      	orrs	r1, r0
 800176c:	63a1      	str	r1, [r4, #56]	; 0x38
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t resp1 = 0;
 800176e:	2000      	movs	r0, #0
    hsd->ErrorCode |= errorstate;
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
  
  return cardstate;
 8001770:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8001774:	bd10      	pop	{r4, pc}

08001776 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001776:	6803      	ldr	r3, [r0, #0]
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	f042 0201 	orr.w	r2, r2, #1
 800177e:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	f042 0201 	orr.w	r2, r2, #1
 8001786:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8001788:	2000      	movs	r0, #0
 800178a:	4770      	bx	lr

0800178c <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800178c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001790:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8001792:	b570      	push	{r4, r5, r6, lr}
 8001794:	f04f 0302 	mov.w	r3, #2
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8001798:	f000 80b0 	beq.w	80018fc <HAL_TIM_ConfigClockSource+0x170>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800179c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80017a0:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80017a2:	2201      	movs	r2, #1
 80017a4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80017a8:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80017aa:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80017ae:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80017b2:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80017b4:	680a      	ldr	r2, [r1, #0]
 80017b6:	2a40      	cmp	r2, #64	; 0x40
 80017b8:	d077      	beq.n	80018aa <HAL_TIM_ConfigClockSource+0x11e>
 80017ba:	d818      	bhi.n	80017ee <HAL_TIM_ConfigClockSource+0x62>
 80017bc:	2a10      	cmp	r2, #16
 80017be:	f000 808b 	beq.w	80018d8 <HAL_TIM_ConfigClockSource+0x14c>
 80017c2:	d808      	bhi.n	80017d6 <HAL_TIM_ConfigClockSource+0x4a>
 80017c4:	2a00      	cmp	r2, #0
 80017c6:	f040 8093 	bne.w	80018f0 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80017ca:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80017cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80017d0:	f042 0207 	orr.w	r2, r2, #7
 80017d4:	e08b      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80017d6:	2a20      	cmp	r2, #32
 80017d8:	f000 8084 	beq.w	80018e4 <HAL_TIM_ConfigClockSource+0x158>
 80017dc:	2a30      	cmp	r2, #48	; 0x30
 80017de:	f040 8087 	bne.w	80018f0 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80017e2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80017e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80017e8:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80017ec:	e07f      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80017ee:	2a70      	cmp	r2, #112	; 0x70
 80017f0:	d035      	beq.n	800185e <HAL_TIM_ConfigClockSource+0xd2>
 80017f2:	d81b      	bhi.n	800182c <HAL_TIM_ConfigClockSource+0xa0>
 80017f4:	2a50      	cmp	r2, #80	; 0x50
 80017f6:	d041      	beq.n	800187c <HAL_TIM_ConfigClockSource+0xf0>
 80017f8:	2a60      	cmp	r2, #96	; 0x60
 80017fa:	d179      	bne.n	80018f0 <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017fc:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 80017fe:	684d      	ldr	r5, [r1, #4]
 8001800:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001802:	f024 0410 	bic.w	r4, r4, #16
 8001806:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001808:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800180a:	6a1a      	ldr	r2, [r3, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800180c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001810:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001814:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001818:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800181c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800181e:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001820:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001822:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001826:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800182a:	e060      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 800182c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001830:	d011      	beq.n	8001856 <HAL_TIM_ConfigClockSource+0xca>
 8001832:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001836:	d15b      	bne.n	80018f0 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001838:	689c      	ldr	r4, [r3, #8]
 800183a:	688d      	ldr	r5, [r1, #8]
 800183c:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800183e:	68c9      	ldr	r1, [r1, #12]
 8001840:	432a      	orrs	r2, r5
 8001842:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8001846:	4322      	orrs	r2, r4
 8001848:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800184c:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001854:	e04b      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	f022 0207 	bic.w	r2, r2, #7
 800185c:	e047      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 800185e:	689c      	ldr	r4, [r3, #8]
 8001860:	688d      	ldr	r5, [r1, #8]
 8001862:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001864:	68c9      	ldr	r1, [r1, #12]
 8001866:	432a      	orrs	r2, r5
 8001868:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 800186c:	4322      	orrs	r2, r4
 800186e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001872:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8001874:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001876:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800187a:	e038      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800187c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800187e:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001880:	684d      	ldr	r5, [r1, #4]
 8001882:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001884:	f024 0401 	bic.w	r4, r4, #1
 8001888:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800188a:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800188c:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001890:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8001894:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001896:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800189a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800189c:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800189e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80018a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80018a4:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80018a8:	e021      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80018aa:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018ac:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 80018ae:	684d      	ldr	r5, [r1, #4]
 80018b0:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018b2:	f024 0401 	bic.w	r4, r4, #1
 80018b6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80018b8:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80018ba:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80018be:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 80018c2:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80018c4:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80018c8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80018ca:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80018cc:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80018ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80018d2:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80018d6:	e00a      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80018d8:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80018da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80018de:	f042 0217 	orr.w	r2, r2, #23
 80018e2:	e004      	b.n	80018ee <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80018e4:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80018e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80018ea:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80018ee:	609a      	str	r2, [r3, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80018f0:	2301      	movs	r3, #1
 80018f2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80018f6:	2300      	movs	r3, #0
 80018f8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80018fc:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
}
 80018fe:	bd70      	pop	{r4, r5, r6, pc}

08001900 <HAL_TIM_PeriodElapsedCallback>:
 8001900:	4770      	bx	lr

08001902 <HAL_TIM_OC_DelayElapsedCallback>:
 8001902:	4770      	bx	lr

08001904 <HAL_TIM_IC_CaptureCallback>:
 8001904:	4770      	bx	lr

08001906 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001906:	4770      	bx	lr

08001908 <HAL_TIM_TriggerCallback>:
 8001908:	4770      	bx	lr

0800190a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800190a:	6803      	ldr	r3, [r0, #0]
 800190c:	691a      	ldr	r2, [r3, #16]
 800190e:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001910:	b510      	push	{r4, lr}
 8001912:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001914:	d514      	bpl.n	8001940 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	0792      	lsls	r2, r2, #30
 800191a:	d511      	bpl.n	8001940 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800191c:	f06f 0202 	mvn.w	r2, #2
 8001920:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001922:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001924:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001926:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001928:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800192a:	d002      	beq.n	8001932 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800192c:	f7ff ffea 	bl	8001904 <HAL_TIM_IC_CaptureCallback>
 8001930:	e004      	b.n	800193c <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001932:	f7ff ffe6 	bl	8001902 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001936:	4620      	mov	r0, r4
 8001938:	f7ff ffe5 	bl	8001906 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800193c:	2300      	movs	r3, #0
 800193e:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001940:	6823      	ldr	r3, [r4, #0]
 8001942:	691a      	ldr	r2, [r3, #16]
 8001944:	0750      	lsls	r0, r2, #29
 8001946:	d516      	bpl.n	8001976 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001948:	68da      	ldr	r2, [r3, #12]
 800194a:	0751      	lsls	r1, r2, #29
 800194c:	d513      	bpl.n	8001976 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800194e:	f06f 0204 	mvn.w	r2, #4
 8001952:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001954:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001956:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001958:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800195c:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800195e:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001960:	d002      	beq.n	8001968 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001962:	f7ff ffcf 	bl	8001904 <HAL_TIM_IC_CaptureCallback>
 8001966:	e004      	b.n	8001972 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001968:	f7ff ffcb 	bl	8001902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800196c:	4620      	mov	r0, r4
 800196e:	f7ff ffca 	bl	8001906 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001972:	2300      	movs	r3, #0
 8001974:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001976:	6823      	ldr	r3, [r4, #0]
 8001978:	691a      	ldr	r2, [r3, #16]
 800197a:	0712      	lsls	r2, r2, #28
 800197c:	d515      	bpl.n	80019aa <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800197e:	68da      	ldr	r2, [r3, #12]
 8001980:	0710      	lsls	r0, r2, #28
 8001982:	d512      	bpl.n	80019aa <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001984:	f06f 0208 	mvn.w	r2, #8
 8001988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800198a:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800198c:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800198e:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001990:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001992:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001994:	d002      	beq.n	800199c <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001996:	f7ff ffb5 	bl	8001904 <HAL_TIM_IC_CaptureCallback>
 800199a:	e004      	b.n	80019a6 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800199c:	f7ff ffb1 	bl	8001902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80019a0:	4620      	mov	r0, r4
 80019a2:	f7ff ffb0 	bl	8001906 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019a6:	2300      	movs	r3, #0
 80019a8:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80019aa:	6823      	ldr	r3, [r4, #0]
 80019ac:	691a      	ldr	r2, [r3, #16]
 80019ae:	06d2      	lsls	r2, r2, #27
 80019b0:	d516      	bpl.n	80019e0 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80019b2:	68da      	ldr	r2, [r3, #12]
 80019b4:	06d0      	lsls	r0, r2, #27
 80019b6:	d513      	bpl.n	80019e0 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80019b8:	f06f 0210 	mvn.w	r2, #16
 80019bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019be:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80019c0:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019c2:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80019c6:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80019c8:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019ca:	d002      	beq.n	80019d2 <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80019cc:	f7ff ff9a 	bl	8001904 <HAL_TIM_IC_CaptureCallback>
 80019d0:	e004      	b.n	80019dc <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019d2:	f7ff ff96 	bl	8001902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019d6:	4620      	mov	r0, r4
 80019d8:	f7ff ff95 	bl	8001906 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019dc:	2300      	movs	r3, #0
 80019de:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80019e0:	6823      	ldr	r3, [r4, #0]
 80019e2:	691a      	ldr	r2, [r3, #16]
 80019e4:	07d1      	lsls	r1, r2, #31
 80019e6:	d508      	bpl.n	80019fa <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	07d2      	lsls	r2, r2, #31
 80019ec:	d505      	bpl.n	80019fa <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019ee:	f06f 0201 	mvn.w	r2, #1
 80019f2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80019f4:	4620      	mov	r0, r4
 80019f6:	f7ff ff83 	bl	8001900 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80019fa:	6823      	ldr	r3, [r4, #0]
 80019fc:	691a      	ldr	r2, [r3, #16]
 80019fe:	0610      	lsls	r0, r2, #24
 8001a00:	d508      	bpl.n	8001a14 <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001a02:	68da      	ldr	r2, [r3, #12]
 8001a04:	0611      	lsls	r1, r2, #24
 8001a06:	d505      	bpl.n	8001a14 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001a0c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001a0e:	4620      	mov	r0, r4
 8001a10:	f000 f8bf 	bl	8001b92 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001a14:	6823      	ldr	r3, [r4, #0]
 8001a16:	691a      	ldr	r2, [r3, #16]
 8001a18:	0652      	lsls	r2, r2, #25
 8001a1a:	d508      	bpl.n	8001a2e <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001a1c:	68da      	ldr	r2, [r3, #12]
 8001a1e:	0650      	lsls	r0, r2, #25
 8001a20:	d505      	bpl.n	8001a2e <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001a26:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001a28:	4620      	mov	r0, r4
 8001a2a:	f7ff ff6d 	bl	8001908 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a2e:	6823      	ldr	r3, [r4, #0]
 8001a30:	691a      	ldr	r2, [r3, #16]
 8001a32:	0691      	lsls	r1, r2, #26
 8001a34:	d50a      	bpl.n	8001a4c <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	0692      	lsls	r2, r2, #26
 8001a3a:	d507      	bpl.n	8001a4c <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a3c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001a40:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a42:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 8001a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8001a48:	f000 b8a2 	b.w	8001b90 <HAL_TIMEx_CommutationCallback>
 8001a4c:	bd10      	pop	{r4, pc}
	...

08001a50 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001a50:	4a2e      	ldr	r2, [pc, #184]	; (8001b0c <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8001a52:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001a54:	4290      	cmp	r0, r2
 8001a56:	d012      	beq.n	8001a7e <TIM_Base_SetConfig+0x2e>
 8001a58:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a5c:	d00f      	beq.n	8001a7e <TIM_Base_SetConfig+0x2e>
 8001a5e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001a62:	4290      	cmp	r0, r2
 8001a64:	d00b      	beq.n	8001a7e <TIM_Base_SetConfig+0x2e>
 8001a66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a6a:	4290      	cmp	r0, r2
 8001a6c:	d007      	beq.n	8001a7e <TIM_Base_SetConfig+0x2e>
 8001a6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a72:	4290      	cmp	r0, r2
 8001a74:	d003      	beq.n	8001a7e <TIM_Base_SetConfig+0x2e>
 8001a76:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001a7a:	4290      	cmp	r0, r2
 8001a7c:	d118      	bne.n	8001ab0 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001a7e:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a84:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001a86:	4a21      	ldr	r2, [pc, #132]	; (8001b0c <TIM_Base_SetConfig+0xbc>)
 8001a88:	4290      	cmp	r0, r2
 8001a8a:	d037      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001a8c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a90:	d034      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001a92:	4a1f      	ldr	r2, [pc, #124]	; (8001b10 <TIM_Base_SetConfig+0xc0>)
 8001a94:	4290      	cmp	r0, r2
 8001a96:	d031      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001a98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a9c:	4290      	cmp	r0, r2
 8001a9e:	d02d      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001aa0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001aa4:	4290      	cmp	r0, r2
 8001aa6:	d029      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001aa8:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001aac:	4290      	cmp	r0, r2
 8001aae:	d025      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001ab0:	4a18      	ldr	r2, [pc, #96]	; (8001b14 <TIM_Base_SetConfig+0xc4>)
 8001ab2:	4290      	cmp	r0, r2
 8001ab4:	d022      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001ab6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001aba:	4290      	cmp	r0, r2
 8001abc:	d01e      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001abe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ac2:	4290      	cmp	r0, r2
 8001ac4:	d01a      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001ac6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001aca:	4290      	cmp	r0, r2
 8001acc:	d016      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001ace:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ad2:	4290      	cmp	r0, r2
 8001ad4:	d012      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
 8001ad6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ada:	4290      	cmp	r0, r2
 8001adc:	d00e      	beq.n	8001afc <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8001ade:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ae0:	688b      	ldr	r3, [r1, #8]
 8001ae2:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001ae4:	680b      	ldr	r3, [r1, #0]
 8001ae6:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001ae8:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <TIM_Base_SetConfig+0xbc>)
 8001aea:	4298      	cmp	r0, r3
 8001aec:	d00b      	beq.n	8001b06 <TIM_Base_SetConfig+0xb6>
 8001aee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001af2:	4298      	cmp	r0, r3
 8001af4:	d007      	beq.n	8001b06 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001af6:	2301      	movs	r3, #1
 8001af8:	6143      	str	r3, [r0, #20]
}
 8001afa:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001afc:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001afe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b02:	4313      	orrs	r3, r2
 8001b04:	e7eb      	b.n	8001ade <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b06:	690b      	ldr	r3, [r1, #16]
 8001b08:	6303      	str	r3, [r0, #48]	; 0x30
 8001b0a:	e7f4      	b.n	8001af6 <TIM_Base_SetConfig+0xa6>
 8001b0c:	40010000 	.word	0x40010000
 8001b10:	40000400 	.word	0x40000400
 8001b14:	40014000 	.word	0x40014000

08001b18 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8001b18:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001b1a:	4604      	mov	r4, r0
 8001b1c:	b1a0      	cbz	r0, 8001b48 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8001b1e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001b22:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001b26:	b91b      	cbnz	r3, 8001b30 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b28:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b2c:	f001 fbe6 	bl	80032fc <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001b30:	2302      	movs	r3, #2
 8001b32:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001b36:	6820      	ldr	r0, [r4, #0]
 8001b38:	1d21      	adds	r1, r4, #4
 8001b3a:	f7ff ff89 	bl	8001a50 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8001b44:	2000      	movs	r0, #0
 8001b46:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8001b48:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8001b4a:	bd10      	pop	{r4, pc}

08001b4c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001b4c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001b50:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001b52:	b510      	push	{r4, lr}
 8001b54:	f04f 0302 	mov.w	r3, #2
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001b58:	d018      	beq.n	8001b8c <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001b5a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001b5e:	6803      	ldr	r3, [r0, #0]
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001b66:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001b68:	685c      	ldr	r4, [r3, #4]
 8001b6a:	680a      	ldr	r2, [r1, #0]
 8001b6c:	4322      	orrs	r2, r4
 8001b6e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001b70:	689a      	ldr	r2, [r3, #8]
 8001b72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b76:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001b78:	689c      	ldr	r4, [r3, #8]
 8001b7a:	684a      	ldr	r2, [r1, #4]
 8001b7c:	4322      	orrs	r2, r4
 8001b7e:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8001b80:	2301      	movs	r3, #1
 8001b82:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001b86:	2300      	movs	r3, #0
 8001b88:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001b8c:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 8001b8e:	bd10      	pop	{r4, pc}

08001b90 <HAL_TIMEx_CommutationCallback>:
 8001b90:	4770      	bx	lr

08001b92 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001b92:	4770      	bx	lr

08001b94 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b94:	6803      	ldr	r3, [r0, #0]
 8001b96:	68da      	ldr	r2, [r3, #12]
 8001b98:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001b9c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b9e:	695a      	ldr	r2, [r3, #20]
 8001ba0:	f022 0201 	bic.w	r2, r2, #1
 8001ba4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001ba6:	2320      	movs	r3, #32
 8001ba8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001bac:	4770      	bx	lr
	...

08001bb0 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001bb4:	6807      	ldr	r7, [r0, #0]
 8001bb6:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bb8:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001bba:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001bbe:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001bc0:	68a1      	ldr	r1, [r4, #8]
 8001bc2:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001bc4:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001bc6:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001bc8:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001bca:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001bcc:	4311      	orrs	r1, r2
 8001bce:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001bd0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001bd8:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001bdc:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001bde:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001be0:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001be2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001be6:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001be8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001bec:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001bf0:	617b      	str	r3, [r7, #20]
 8001bf2:	4b7c      	ldr	r3, [pc, #496]	; (8001de4 <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bf4:	d17c      	bne.n	8001cf0 <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001bf6:	429f      	cmp	r7, r3
 8001bf8:	d003      	beq.n	8001c02 <UART_SetConfig+0x52>
 8001bfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001bfe:	429f      	cmp	r7, r3
 8001c00:	d131      	bne.n	8001c66 <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001c02:	f7ff f913 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001c06:	6863      	ldr	r3, [r4, #4]
 8001c08:	2519      	movs	r5, #25
 8001c0a:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001c0e:	4368      	muls	r0, r5
 8001c10:	fbb0 f8f8 	udiv	r8, r0, r8
 8001c14:	f7ff f90a 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001c18:	6866      	ldr	r6, [r4, #4]
 8001c1a:	4368      	muls	r0, r5
 8001c1c:	0076      	lsls	r6, r6, #1
 8001c1e:	fbb0 f6f6 	udiv	r6, r0, r6
 8001c22:	f7ff f903 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001c26:	6863      	ldr	r3, [r4, #4]
 8001c28:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4368      	muls	r0, r5
 8001c30:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c34:	fbb0 f0f9 	udiv	r0, r0, r9
 8001c38:	fb09 6610 	mls	r6, r9, r0, r6
 8001c3c:	f7ff f8f6 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001c40:	fbb8 f8f9 	udiv	r8, r8, r9
 8001c44:	6861      	ldr	r1, [r4, #4]
 8001c46:	00f6      	lsls	r6, r6, #3
 8001c48:	3632      	adds	r6, #50	; 0x32
 8001c4a:	fbb6 f6f9 	udiv	r6, r6, r9
 8001c4e:	0076      	lsls	r6, r6, #1
 8001c50:	4368      	muls	r0, r5
 8001c52:	0049      	lsls	r1, r1, #1
 8001c54:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001c58:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001c5c:	fbb0 faf1 	udiv	sl, r0, r1
 8001c60:	f7ff f8e4 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001c64:	e030      	b.n	8001cc8 <UART_SetConfig+0x118>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001c66:	f7ff f8c9 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001c6a:	6863      	ldr	r3, [r4, #4]
 8001c6c:	2519      	movs	r5, #25
 8001c6e:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001c72:	4368      	muls	r0, r5
 8001c74:	fbb0 f8f8 	udiv	r8, r0, r8
 8001c78:	f7ff f8c0 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001c7c:	6866      	ldr	r6, [r4, #4]
 8001c7e:	4368      	muls	r0, r5
 8001c80:	0076      	lsls	r6, r6, #1
 8001c82:	fbb0 f6f6 	udiv	r6, r0, r6
 8001c86:	f7ff f8b9 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001c8a:	6863      	ldr	r3, [r4, #4]
 8001c8c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4368      	muls	r0, r5
 8001c94:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c98:	fbb0 f0f9 	udiv	r0, r0, r9
 8001c9c:	fb09 6610 	mls	r6, r9, r0, r6
 8001ca0:	f7ff f8ac 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001ca4:	fbb8 f8f9 	udiv	r8, r8, r9
 8001ca8:	00f6      	lsls	r6, r6, #3
 8001caa:	6861      	ldr	r1, [r4, #4]
 8001cac:	3632      	adds	r6, #50	; 0x32
 8001cae:	fbb6 f6f9 	udiv	r6, r6, r9
 8001cb2:	0076      	lsls	r6, r6, #1
 8001cb4:	4368      	muls	r0, r5
 8001cb6:	0049      	lsls	r1, r1, #1
 8001cb8:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001cbc:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001cc0:	fbb0 faf1 	udiv	sl, r0, r1
 8001cc4:	f7ff f89a 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001cc8:	4345      	muls	r5, r0
 8001cca:	6860      	ldr	r0, [r4, #4]
 8001ccc:	0040      	lsls	r0, r0, #1
 8001cce:	fbb5 f0f0 	udiv	r0, r5, r0
 8001cd2:	fbb0 f0f9 	udiv	r0, r0, r9
 8001cd6:	fb09 a210 	mls	r2, r9, r0, sl
 8001cda:	00d2      	lsls	r2, r2, #3
 8001cdc:	3232      	adds	r2, #50	; 0x32
 8001cde:	fbb2 f3f9 	udiv	r3, r2, r9
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	4443      	add	r3, r8
 8001ce8:	441e      	add	r6, r3
 8001cea:	60be      	str	r6, [r7, #8]
 8001cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001cf0:	429f      	cmp	r7, r3
 8001cf2:	d002      	beq.n	8001cfa <UART_SetConfig+0x14a>
 8001cf4:	4b3c      	ldr	r3, [pc, #240]	; (8001de8 <UART_SetConfig+0x238>)
 8001cf6:	429f      	cmp	r7, r3
 8001cf8:	d130      	bne.n	8001d5c <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001cfa:	f7ff f897 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001cfe:	6863      	ldr	r3, [r4, #4]
 8001d00:	2519      	movs	r5, #25
 8001d02:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001d06:	4368      	muls	r0, r5
 8001d08:	fbb0 f8f8 	udiv	r8, r0, r8
 8001d0c:	f7ff f88e 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001d10:	6866      	ldr	r6, [r4, #4]
 8001d12:	4368      	muls	r0, r5
 8001d14:	00b6      	lsls	r6, r6, #2
 8001d16:	fbb0 f6f6 	udiv	r6, r0, r6
 8001d1a:	f7ff f887 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001d1e:	6863      	ldr	r3, [r4, #4]
 8001d20:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4368      	muls	r0, r5
 8001d28:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d2c:	fbb0 f0f9 	udiv	r0, r0, r9
 8001d30:	fb09 6610 	mls	r6, r9, r0, r6
 8001d34:	f7ff f87a 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001d38:	fbb8 f8f9 	udiv	r8, r8, r9
 8001d3c:	6861      	ldr	r1, [r4, #4]
 8001d3e:	0136      	lsls	r6, r6, #4
 8001d40:	4368      	muls	r0, r5
 8001d42:	0089      	lsls	r1, r1, #2
 8001d44:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001d48:	3632      	adds	r6, #50	; 0x32
 8001d4a:	fbb0 faf1 	udiv	sl, r0, r1
 8001d4e:	fbb6 f6f9 	udiv	r6, r6, r9
 8001d52:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8001d56:	f7ff f869 	bl	8000e2c <HAL_RCC_GetPCLK2Freq>
 8001d5a:	e02f      	b.n	8001dbc <UART_SetConfig+0x20c>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001d5c:	f7ff f84e 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001d60:	6863      	ldr	r3, [r4, #4]
 8001d62:	2519      	movs	r5, #25
 8001d64:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001d68:	4368      	muls	r0, r5
 8001d6a:	fbb0 f8f8 	udiv	r8, r0, r8
 8001d6e:	f7ff f845 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001d72:	6866      	ldr	r6, [r4, #4]
 8001d74:	4368      	muls	r0, r5
 8001d76:	00b6      	lsls	r6, r6, #2
 8001d78:	fbb0 f6f6 	udiv	r6, r0, r6
 8001d7c:	f7ff f83e 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001d80:	6863      	ldr	r3, [r4, #4]
 8001d82:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4368      	muls	r0, r5
 8001d8a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d8e:	fbb0 f0f9 	udiv	r0, r0, r9
 8001d92:	fb09 6610 	mls	r6, r9, r0, r6
 8001d96:	f7ff f831 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001d9a:	fbb8 f8f9 	udiv	r8, r8, r9
 8001d9e:	6861      	ldr	r1, [r4, #4]
 8001da0:	0136      	lsls	r6, r6, #4
 8001da2:	3632      	adds	r6, #50	; 0x32
 8001da4:	4368      	muls	r0, r5
 8001da6:	fbb6 f6f9 	udiv	r6, r6, r9
 8001daa:	0089      	lsls	r1, r1, #2
 8001dac:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001db0:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8001db4:	fbb0 faf1 	udiv	sl, r0, r1
 8001db8:	f7ff f820 	bl	8000dfc <HAL_RCC_GetPCLK1Freq>
 8001dbc:	4345      	muls	r5, r0
 8001dbe:	6860      	ldr	r0, [r4, #4]
 8001dc0:	0080      	lsls	r0, r0, #2
 8001dc2:	fbb5 f0f0 	udiv	r0, r5, r0
 8001dc6:	fbb0 f0f9 	udiv	r0, r0, r9
 8001dca:	fb09 a210 	mls	r2, r9, r0, sl
 8001dce:	0112      	lsls	r2, r2, #4
 8001dd0:	3232      	adds	r2, #50	; 0x32
 8001dd2:	fbb2 f3f9 	udiv	r3, r2, r9
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	4433      	add	r3, r6
 8001ddc:	4443      	add	r3, r8
 8001dde:	60bb      	str	r3, [r7, #8]
 8001de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001de4:	40011000 	.word	0x40011000
 8001de8:	40011400 	.word	0x40011400

08001dec <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dec:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001dee:	4604      	mov	r4, r0
 8001df0:	b340      	cbz	r0, 8001e44 <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001df2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001df6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001dfa:	b91b      	cbnz	r3, 8001e04 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dfc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001e00:	f001 fa9a 	bl	8003338 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e04:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e06:	2324      	movs	r3, #36	; 0x24
 8001e08:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e0c:	68d3      	ldr	r3, [r2, #12]
 8001e0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e12:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e14:	4620      	mov	r0, r4
 8001e16:	f7ff fecb 	bl	8001bb0 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e1a:	6823      	ldr	r3, [r4, #0]
 8001e1c:	691a      	ldr	r2, [r3, #16]
 8001e1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e22:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e24:	695a      	ldr	r2, [r3, #20]
 8001e26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e2a:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e32:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e34:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001e36:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e38:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001e3a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001e3e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 8001e42:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8001e44:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8001e46:	bd10      	pop	{r4, pc}

08001e48 <HAL_UART_Transmit_DMA>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e48:	b538      	push	{r3, r4, r5, lr}
 8001e4a:	4604      	mov	r4, r0
 8001e4c:	4613      	mov	r3, r2
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001e4e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001e52:	2a20      	cmp	r2, #32
 8001e54:	d12a      	bne.n	8001eac <HAL_UART_Transmit_DMA+0x64>
  {
    if((pData == NULL ) || (Size == 0))
 8001e56:	b339      	cbz	r1, 8001ea8 <HAL_UART_Transmit_DMA+0x60>
 8001e58:	b333      	cbz	r3, 8001ea8 <HAL_UART_Transmit_DMA+0x60>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e5a:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8001e5e:	2a01      	cmp	r2, #1
 8001e60:	d024      	beq.n	8001eac <HAL_UART_Transmit_DMA+0x64>
 8001e62:	2201      	movs	r2, #1
 8001e64:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001e68:	6b20      	ldr	r0, [r4, #48]	; 0x30
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8001e6a:	84e3      	strh	r3, [r4, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e6c:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e6e:	2221      	movs	r2, #33	; 0x21

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e70:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e72:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001e76:	4a0e      	ldr	r2, [pc, #56]	; (8001eb0 <HAL_UART_Transmit_DMA+0x68>)

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
 8001e78:	84a3      	strh	r3, [r4, #36]	; 0x24
    }

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
 8001e7a:	6221      	str	r1, [r4, #32]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001e7c:	63c2      	str	r2, [r0, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001e7e:	4a0d      	ldr	r2, [pc, #52]	; (8001eb4 <HAL_UART_Transmit_DMA+0x6c>)
 8001e80:	6402      	str	r2, [r0, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001e82:	4a0d      	ldr	r2, [pc, #52]	; (8001eb8 <HAL_UART_Transmit_DMA+0x70>)
 8001e84:	64c2      	str	r2, [r0, #76]	; 0x4c
    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001e86:	6822      	ldr	r2, [r4, #0]

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8001e88:	6505      	str	r5, [r0, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001e8a:	3204      	adds	r2, #4
 8001e8c:	f7fe faee 	bl	800046c <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001e90:	6823      	ldr	r3, [r4, #0]
 8001e92:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e96:	601a      	str	r2, [r3, #0]
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001e98:	695a      	ldr	r2, [r3, #20]
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e9a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001e9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ea2:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 8001ea4:	4628      	mov	r0, r5
 8001ea6:	bd38      	pop	{r3, r4, r5, pc}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0))
    {
      return HAL_ERROR;
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	bd38      	pop	{r3, r4, r5, pc}
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001eac:	2002      	movs	r0, #2
  }
}
 8001eae:	bd38      	pop	{r3, r4, r5, pc}
 8001eb0:	08001f4d 	.word	0x08001f4d
 8001eb4:	08001f7b 	.word	0x08001f7b
 8001eb8:	08002043 	.word	0x08002043

08001ebc <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8001ebc:	4613      	mov	r3, r2
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001ebe:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 8001ec2:	2a20      	cmp	r2, #32
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8001ec4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001ec6:	4605      	mov	r5, r0
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001ec8:	d137      	bne.n	8001f3a <HAL_UART_Receive_DMA+0x7e>
  {
    if((pData == NULL ) || (Size == 0)) 
 8001eca:	2900      	cmp	r1, #0
 8001ecc:	d033      	beq.n	8001f36 <HAL_UART_Receive_DMA+0x7a>
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d031      	beq.n	8001f36 <HAL_UART_Receive_DMA+0x7a>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8001ed2:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8001ed6:	2a01      	cmp	r2, #1
 8001ed8:	d02f      	beq.n	8001f3a <HAL_UART_Receive_DMA+0x7e>
 8001eda:	2201      	movs	r2, #1
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001edc:	2400      	movs	r4, #0
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8001ede:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001ee2:	2222      	movs	r2, #34	; 0x22
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee4:	63c4      	str	r4, [r0, #60]	; 0x3c
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
 8001ee6:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8001ee8:	8583      	strh	r3, [r0, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001eea:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001eee:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001ef0:	4a13      	ldr	r2, [pc, #76]	; (8001f40 <HAL_UART_Receive_DMA+0x84>)
 8001ef2:	63c2      	str	r2, [r0, #60]	; 0x3c
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8001ef4:	682e      	ldr	r6, [r5, #0]
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001ef6:	4a13      	ldr	r2, [pc, #76]	; (8001f44 <HAL_UART_Receive_DMA+0x88>)
 8001ef8:	6402      	str	r2, [r0, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001efa:	4a13      	ldr	r2, [pc, #76]	; (8001f48 <HAL_UART_Receive_DMA+0x8c>)
 8001efc:	64c2      	str	r2, [r0, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8001efe:	6504      	str	r4, [r0, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8001f00:	460a      	mov	r2, r1
 8001f02:	1d31      	adds	r1, r6, #4
 8001f04:	f7fe fab2 	bl	800046c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001f08:	682b      	ldr	r3, [r5, #0]
 8001f0a:	9401      	str	r4, [sp, #4]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	9201      	str	r2, [sp, #4]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	9201      	str	r2, [sp, #4]
 8001f14:	9a01      	ldr	r2, [sp, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f16:	68da      	ldr	r2, [r3, #12]

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f18:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f20:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f22:	695a      	ldr	r2, [r3, #20]
 8001f24:	f042 0201 	orr.w	r2, r2, #1
 8001f28:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f2a:	695a      	ldr	r2, [r3, #20]
 8001f2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f30:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8001f32:	4620      	mov	r0, r4
 8001f34:	e002      	b.n	8001f3c <HAL_UART_Receive_DMA+0x80>
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0)) 
    {
      return HAL_ERROR;
 8001f36:	2001      	movs	r0, #1
 8001f38:	e000      	b.n	8001f3c <HAL_UART_Receive_DMA+0x80>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
 8001f3a:	2002      	movs	r0, #2
  }
}
 8001f3c:	b002      	add	sp, #8
 8001f3e:	bd70      	pop	{r4, r5, r6, pc}
 8001f40:	08001f85 	.word	0x08001f85
 8001f44:	08002037 	.word	0x08002037
 8001f48:	08002043 	.word	0x08002043

08001f4c <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8001f4c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001f4e:	6803      	ldr	r3, [r0, #0]
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f50:	6b82      	ldr	r2, [r0, #56]	; 0x38
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001f58:	d10a      	bne.n	8001f70 <UART_DMATransmitCplt+0x24>
  {
    huart->TxXferCount = 0U;
 8001f5a:	84d3      	strh	r3, [r2, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001f5c:	6813      	ldr	r3, [r2, #0]
 8001f5e:	695a      	ldr	r2, [r3, #20]
 8001f60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f64:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	bd08      	pop	{r3, pc}

  }
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
 8001f70:	4610      	mov	r0, r2
 8001f72:	f001 fbb3 	bl	80036dc <HAL_UART_TxCpltCallback>
 8001f76:	bd08      	pop	{r3, pc}

08001f78 <HAL_UART_TxHalfCpltCallback>:
 8001f78:	4770      	bx	lr

08001f7a <UART_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001f7a:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_TxHalfCpltCallback(huart);
 8001f7c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001f7e:	f7ff fffb 	bl	8001f78 <HAL_UART_TxHalfCpltCallback>
 8001f82:	bd08      	pop	{r3, pc}

08001f84 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001f84:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001f86:	6803      	ldr	r3, [r0, #0]
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f88:	6b82      	ldr	r2, [r0, #56]	; 0x38
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001f90:	d110      	bne.n	8001fb4 <UART_DMAReceiveCplt+0x30>
  {
    huart->RxXferCount = 0U;
 8001f92:	85d3      	strh	r3, [r2, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f94:	6813      	ldr	r3, [r2, #0]
 8001f96:	68d9      	ldr	r1, [r3, #12]
 8001f98:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001f9c:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f9e:	6959      	ldr	r1, [r3, #20]
 8001fa0:	f021 0101 	bic.w	r1, r1, #1
 8001fa4:	6159      	str	r1, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001fa6:	6959      	ldr	r1, [r3, #20]
 8001fa8:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8001fac:	6159      	str	r1, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001fae:	2320      	movs	r3, #32
 8001fb0:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8001fb4:	4610      	mov	r0, r2
 8001fb6:	f001 fbc1 	bl	800373c <HAL_UART_RxCpltCallback>
 8001fba:	bd08      	pop	{r3, pc}

08001fbc <UART_Receive_IT>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001fbc:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001fc0:	2b22      	cmp	r3, #34	; 0x22
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001fc2:	b510      	push	{r4, lr}
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001fc4:	d132      	bne.n	800202c <UART_Receive_IT+0x70>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001fc6:	6883      	ldr	r3, [r0, #8]
 8001fc8:	6901      	ldr	r1, [r0, #16]
 8001fca:	6802      	ldr	r2, [r0, #0]
 8001fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fd0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001fd2:	d10b      	bne.n	8001fec <UART_Receive_IT+0x30>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001fd4:	6852      	ldr	r2, [r2, #4]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001fd6:	b921      	cbnz	r1, 8001fe2 <UART_Receive_IT+0x26>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001fd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001fdc:	f823 2b02 	strh.w	r2, [r3], #2
 8001fe0:	e002      	b.n	8001fe8 <UART_Receive_IT+0x2c>
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8001fe8:	6283      	str	r3, [r0, #40]	; 0x28
 8001fea:	e00a      	b.n	8002002 <UART_Receive_IT+0x46>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001fec:	b919      	cbnz	r1, 8001ff6 <UART_Receive_IT+0x3a>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001fee:	1c59      	adds	r1, r3, #1
 8001ff0:	6281      	str	r1, [r0, #40]	; 0x28
 8001ff2:	6852      	ldr	r2, [r2, #4]
 8001ff4:	e004      	b.n	8002000 <UART_Receive_IT+0x44>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001ff6:	6852      	ldr	r2, [r2, #4]
 8001ff8:	1c59      	adds	r1, r3, #1
 8001ffa:	6281      	str	r1, [r0, #40]	; 0x28
 8001ffc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002000:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8002002:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002004:	3c01      	subs	r4, #1
 8002006:	b2a4      	uxth	r4, r4
 8002008:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800200a:	b98c      	cbnz	r4, 8002030 <UART_Receive_IT+0x74>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800200c:	6803      	ldr	r3, [r0, #0]
 800200e:	68da      	ldr	r2, [r3, #12]
 8002010:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002014:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002016:	695a      	ldr	r2, [r3, #20]
 8002018:	f022 0201 	bic.w	r2, r2, #1
 800201c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800201e:	2320      	movs	r3, #32
 8002020:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8002024:	f001 fb8a 	bl	800373c <HAL_UART_RxCpltCallback>
 8002028:	4620      	mov	r0, r4
 800202a:	bd10      	pop	{r4, pc}
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800202c:	2002      	movs	r0, #2
 800202e:	bd10      	pop	{r4, pc}
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
      }
    }

    if(--huart->RxXferCount == 0U)
 8002030:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002032:	bd10      	pop	{r4, pc}

08002034 <HAL_UART_RxHalfCpltCallback>:
 8002034:	4770      	bx	lr

08002036 <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002036:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_RxHalfCpltCallback(huart); 
 8002038:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800203a:	f7ff fffb 	bl	8002034 <HAL_UART_RxHalfCpltCallback>
 800203e:	bd08      	pop	{r3, pc}

08002040 <HAL_UART_ErrorCallback>:
 8002040:	4770      	bx	lr

08002042 <UART_DMAError>:
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  uint32_t dmarequest = 0x00U;
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002042:	6b81      	ldr	r1, [r0, #56]	; 0x38
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002044:	b508      	push	{r3, lr}
  uint32_t dmarequest = 0x00U;
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002046:	680b      	ldr	r3, [r1, #0]
 8002048:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800204a:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 800204e:	2821      	cmp	r0, #33	; 0x21
 8002050:	d10a      	bne.n	8002068 <UART_DMAError+0x26>
 8002052:	0612      	lsls	r2, r2, #24
 8002054:	d508      	bpl.n	8002068 <UART_DMAError+0x26>
  {
    huart->TxXferCount = 0U;
 8002056:	2200      	movs	r2, #0
 8002058:	84ca      	strh	r2, [r1, #38]	; 0x26
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002060:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002062:	2220      	movs	r2, #32
 8002064:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8002068:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800206a:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 800206e:	2a22      	cmp	r2, #34	; 0x22
 8002070:	d106      	bne.n	8002080 <UART_DMAError+0x3e>
 8002072:	065b      	lsls	r3, r3, #25
 8002074:	d504      	bpl.n	8002080 <UART_DMAError+0x3e>
  {
    huart->RxXferCount = 0U;
 8002076:	2300      	movs	r3, #0
 8002078:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800207a:	4608      	mov	r0, r1
 800207c:	f7ff fd8a 	bl	8001b94 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002080:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8002082:	f043 0310 	orr.w	r3, r3, #16
 8002086:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002088:	4608      	mov	r0, r1
 800208a:	f7ff ffd9 	bl	8002040 <HAL_UART_ErrorCallback>
 800208e:	bd08      	pop	{r3, pc}

08002090 <HAL_UART_IRQHandler>:
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002090:	6803      	ldr	r3, [r0, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002094:	68d9      	ldr	r1, [r3, #12]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002096:	b570      	push	{r4, r5, r6, lr}
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8002098:	0716      	lsls	r6, r2, #28
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800209a:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800209c:	695d      	ldr	r5, [r3, #20]
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 800209e:	d107      	bne.n	80020b0 <HAL_UART_IRQHandler+0x20>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020a0:	0696      	lsls	r6, r2, #26
 80020a2:	d55a      	bpl.n	800215a <HAL_UART_IRQHandler+0xca>
 80020a4:	068d      	lsls	r5, r1, #26
 80020a6:	d558      	bpl.n	800215a <HAL_UART_IRQHandler+0xca>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 80020a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
    {
      UART_Receive_IT(huart);
 80020ac:	f7ff bf86 	b.w	8001fbc <UART_Receive_IT>
      return;
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80020b0:	f015 0001 	ands.w	r0, r5, #1
 80020b4:	d102      	bne.n	80020bc <HAL_UART_IRQHandler+0x2c>
 80020b6:	f411 7f90 	tst.w	r1, #288	; 0x120
 80020ba:	d04e      	beq.n	800215a <HAL_UART_IRQHandler+0xca>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020bc:	07d3      	lsls	r3, r2, #31
 80020be:	d505      	bpl.n	80020cc <HAL_UART_IRQHandler+0x3c>
 80020c0:	05ce      	lsls	r6, r1, #23
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020c2:	bf42      	ittt	mi
 80020c4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80020c6:	f043 0301 	orrmi.w	r3, r3, #1
 80020ca:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020cc:	0755      	lsls	r5, r2, #29
 80020ce:	d504      	bpl.n	80020da <HAL_UART_IRQHandler+0x4a>
 80020d0:	b118      	cbz	r0, 80020da <HAL_UART_IRQHandler+0x4a>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020d2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020d4:	f043 0302 	orr.w	r3, r3, #2
 80020d8:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020da:	0793      	lsls	r3, r2, #30
 80020dc:	d504      	bpl.n	80020e8 <HAL_UART_IRQHandler+0x58>
 80020de:	b118      	cbz	r0, 80020e8 <HAL_UART_IRQHandler+0x58>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020e2:	f043 0304 	orr.w	r3, r3, #4
 80020e6:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020e8:	0716      	lsls	r6, r2, #28
 80020ea:	d504      	bpl.n	80020f6 <HAL_UART_IRQHandler+0x66>
 80020ec:	b118      	cbz	r0, 80020f6 <HAL_UART_IRQHandler+0x66>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020f0:	f043 0308 	orr.w	r3, r3, #8
 80020f4:	63e3      	str	r3, [r4, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80020f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d066      	beq.n	80021ca <HAL_UART_IRQHandler+0x13a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020fc:	0695      	lsls	r5, r2, #26
 80020fe:	d504      	bpl.n	800210a <HAL_UART_IRQHandler+0x7a>
 8002100:	0688      	lsls	r0, r1, #26
 8002102:	d502      	bpl.n	800210a <HAL_UART_IRQHandler+0x7a>
      {
        UART_Receive_IT(huart);
 8002104:	4620      	mov	r0, r4
 8002106:	f7ff ff59 	bl	8001fbc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	695b      	ldr	r3, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800210e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002110:	0711      	lsls	r1, r2, #28
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002112:	4620      	mov	r0, r4
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002114:	d402      	bmi.n	800211c <HAL_UART_IRQHandler+0x8c>
 8002116:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 800211a:	d01a      	beq.n	8002152 <HAL_UART_IRQHandler+0xc2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800211c:	f7ff fd3a 	bl	8001b94 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002120:	6823      	ldr	r3, [r4, #0]
 8002122:	695a      	ldr	r2, [r3, #20]
 8002124:	0652      	lsls	r2, r2, #25
 8002126:	d510      	bpl.n	800214a <HAL_UART_IRQHandler+0xba>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002128:	695a      	ldr	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800212a:	6b60      	ldr	r0, [r4, #52]	; 0x34
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800212c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002130:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002132:	b150      	cbz	r0, 800214a <HAL_UART_IRQHandler+0xba>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002134:	4b25      	ldr	r3, [pc, #148]	; (80021cc <HAL_UART_IRQHandler+0x13c>)
 8002136:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002138:	f7fe f9d8 	bl	80004ec <HAL_DMA_Abort_IT>
 800213c:	2800      	cmp	r0, #0
 800213e:	d044      	beq.n	80021ca <HAL_UART_IRQHandler+0x13a>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002140:	6b60      	ldr	r0, [r4, #52]	; 0x34
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8002142:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002146:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002148:	4718      	bx	r3
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800214a:	4620      	mov	r0, r4
 800214c:	f7ff ff78 	bl	8002040 <HAL_UART_ErrorCallback>
 8002150:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8002152:	f7ff ff75 	bl	8002040 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002156:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002158:	bd70      	pop	{r4, r5, r6, pc}
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800215a:	0616      	lsls	r6, r2, #24
 800215c:	d527      	bpl.n	80021ae <HAL_UART_IRQHandler+0x11e>
 800215e:	060d      	lsls	r5, r1, #24
 8002160:	d525      	bpl.n	80021ae <HAL_UART_IRQHandler+0x11e>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002162:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002166:	2a21      	cmp	r2, #33	; 0x21
 8002168:	d12f      	bne.n	80021ca <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800216a:	68a2      	ldr	r2, [r4, #8]
 800216c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002170:	6a22      	ldr	r2, [r4, #32]
 8002172:	d10a      	bne.n	800218a <HAL_UART_IRQHandler+0xfa>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002174:	8811      	ldrh	r1, [r2, #0]
 8002176:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800217a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800217c:	6921      	ldr	r1, [r4, #16]
 800217e:	b909      	cbnz	r1, 8002184 <HAL_UART_IRQHandler+0xf4>
      {
        huart->pTxBuffPtr += 2U;
 8002180:	3202      	adds	r2, #2
 8002182:	e000      	b.n	8002186 <HAL_UART_IRQHandler+0xf6>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002184:	3201      	adds	r2, #1
 8002186:	6222      	str	r2, [r4, #32]
 8002188:	e003      	b.n	8002192 <HAL_UART_IRQHandler+0x102>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800218a:	1c51      	adds	r1, r2, #1
 800218c:	6221      	str	r1, [r4, #32]
 800218e:	7812      	ldrb	r2, [r2, #0]
 8002190:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8002192:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002194:	3a01      	subs	r2, #1
 8002196:	b292      	uxth	r2, r2
 8002198:	84e2      	strh	r2, [r4, #38]	; 0x26
 800219a:	b9b2      	cbnz	r2, 80021ca <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80021a4:	68da      	ldr	r2, [r3, #12]
 80021a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021aa:	60da      	str	r2, [r3, #12]
 80021ac:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80021ae:	0650      	lsls	r0, r2, #25
 80021b0:	d50b      	bpl.n	80021ca <HAL_UART_IRQHandler+0x13a>
 80021b2:	064a      	lsls	r2, r1, #25
 80021b4:	d509      	bpl.n	80021ca <HAL_UART_IRQHandler+0x13a>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80021b6:	68da      	ldr	r2, [r3, #12]
 80021b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021bc:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80021be:	2320      	movs	r3, #32
 80021c0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 80021c4:	4620      	mov	r0, r4
 80021c6:	f001 fa89 	bl	80036dc <HAL_UART_TxCpltCallback>
 80021ca:	bd70      	pop	{r4, r5, r6, pc}
 80021cc:	080021d1 	.word	0x080021d1

080021d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80021d0:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021d2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80021d4:	2300      	movs	r3, #0
 80021d6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 80021d8:	84c3      	strh	r3, [r0, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80021da:	f7ff ff31 	bl	8002040 <HAL_UART_ErrorCallback>
 80021de:	bd08      	pop	{r3, pc}

080021e0 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80021e0:	b570      	push	{r4, r5, r6, lr}
 80021e2:	680d      	ldr	r5, [r1, #0]
  tmpr = Device->BTCR[Init->NSBank];

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80021e4:	4a13      	ldr	r2, [pc, #76]	; (8002234 <FSMC_NORSRAM_Init+0x54>)
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80021e6:	f850 3025 	ldr.w	r3, [r0, r5, lsl #2]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
                     Init->MemoryType           |\
 80021ea:	688e      	ldr	r6, [r1, #8]
  tmpr = Device->BTCR[Init->NSBank];

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80021ec:	401a      	ands	r2, r3
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80021ee:	684b      	ldr	r3, [r1, #4]
 80021f0:	ea46 0403 	orr.w	r4, r6, r3
 80021f4:	68cb      	ldr	r3, [r1, #12]
 80021f6:	431c      	orrs	r4, r3
 80021f8:	690b      	ldr	r3, [r1, #16]
 80021fa:	431c      	orrs	r4, r3
 80021fc:	694b      	ldr	r3, [r1, #20]
 80021fe:	431c      	orrs	r4, r3
 8002200:	698b      	ldr	r3, [r1, #24]
 8002202:	431c      	orrs	r4, r3
 8002204:	69cb      	ldr	r3, [r1, #28]
 8002206:	431c      	orrs	r4, r3
 8002208:	6a0b      	ldr	r3, [r1, #32]
 800220a:	431c      	orrs	r4, r3
 800220c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800220e:	431c      	orrs	r4, r3
 8002210:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8002212:	431c      	orrs	r4, r3
 8002214:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002216:	431c      	orrs	r4, r3
 8002218:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800221a:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800221c:	4323      	orrs	r3, r4
 800221e:	430b      	orrs	r3, r1
 8002220:	4313      	orrs	r3, r2
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8002222:	2e08      	cmp	r6, #8
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8002224:	bf08      	it	eq
 8002226:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800222a:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
}
 800222e:	2000      	movs	r0, #0
 8002230:	bd70      	pop	{r4, r5, r6, pc}
 8002232:	bf00      	nop
 8002234:	fff00080 	.word	0xfff00080

08002238 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8002238:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800223c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800223e:	6853      	ldr	r3, [r2, #4]
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002240:	680c      	ldr	r4, [r1, #0]
 8002242:	688d      	ldr	r5, [r1, #8]
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8002244:	f003 4640 	and.w	r6, r3, #3221225472	; 0xc0000000
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002248:	698b      	ldr	r3, [r1, #24]
 800224a:	4323      	orrs	r3, r4
 800224c:	684c      	ldr	r4, [r1, #4]
 800224e:	ea43 1404 	orr.w	r4, r3, r4, lsl #4
 8002252:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8002256:	690b      	ldr	r3, [r1, #16]
 8002258:	68cd      	ldr	r5, [r1, #12]
 800225a:	3b01      	subs	r3, #1
 800225c:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8002260:	ea45 5403 	orr.w	r4, r5, r3, lsl #20
 8002264:	694b      	ldr	r3, [r1, #20]
 8002266:	3b02      	subs	r3, #2
 8002268:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
 800226c:	4333      	orrs	r3, r6
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
                    (((Timing->CLKDivision)-1U) << 20U)        |\
                    (((Timing->DataLatency)-2U) << 24U)        |\
                    (Timing->AccessMode));
  
  Device->BTCR[Bank + 1] = tmpr; 
 800226e:	6053      	str	r3, [r2, #4]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
}
 8002270:	2000      	movs	r0, #0
 8002272:	bd70      	pop	{r4, r5, r6, pc}

08002274 <FSMC_NORSRAM_Extended_Timing_Init>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8002274:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8002278:	b530      	push	{r4, r5, lr}
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800227a:	d111      	bne.n	80022a0 <FSMC_NORSRAM_Extended_Timing_Init+0x2c>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800227c:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8002280:	4d0a      	ldr	r5, [pc, #40]	; (80022ac <FSMC_NORSRAM_Extended_Timing_Init+0x38>)
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002282:	680c      	ldr	r4, [r1, #0]
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8002284:	401d      	ands	r5, r3
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8002286:	698b      	ldr	r3, [r1, #24]
 8002288:	4323      	orrs	r3, r4
 800228a:	684c      	ldr	r4, [r1, #4]
 800228c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8002290:	688c      	ldr	r4, [r1, #8]
 8002292:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
 8002296:	68cb      	ldr	r3, [r1, #12]
 8002298:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800229c:	432b      	orrs	r3, r5
 800229e:	e001      	b.n	80022a4 <FSMC_NORSRAM_Extended_Timing_Init+0x30>
    
    Device->BWTR[Bank] = tmpr;
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80022a0:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80022a4:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }   
  
  return HAL_OK;  
}
 80022a8:	2000      	movs	r0, #0
 80022aa:	bd30      	pop	{r4, r5, pc}
 80022ac:	cff00000 	.word	0xcff00000

080022b0 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80022b0:	4b12      	ldr	r3, [pc, #72]	; (80022fc <SDMMC_GetCmdResp2+0x4c>)
 80022b2:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	fbb3 f1f1 	udiv	r1, r3, r1
 80022bc:	f241 3388 	movw	r3, #5000	; 0x1388
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80022c0:	4602      	mov	r2, r0
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80022c2:	434b      	muls	r3, r1
  
  do
  {
    if (count-- == 0U)
 80022c4:	f113 33ff 	adds.w	r3, r3, #4294967295
 80022c8:	d314      	bcc.n	80022f4 <SDMMC_GetCmdResp2+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80022ca:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80022cc:	f011 0f45 	tst.w	r1, #69	; 0x45
 80022d0:	d0f8      	beq.n	80022c4 <SDMMC_GetCmdResp2+0x14>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80022d2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80022d4:	075b      	lsls	r3, r3, #29
 80022d6:	d501      	bpl.n	80022dc <SDMMC_GetCmdResp2+0x2c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80022d8:	2304      	movs	r3, #4
 80022da:	e004      	b.n	80022e6 <SDMMC_GetCmdResp2+0x36>
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80022dc:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80022de:	f013 0001 	ands.w	r0, r3, #1
 80022e2:	d003      	beq.n	80022ec <SDMMC_GetCmdResp2+0x3c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80022e4:	2301      	movs	r3, #1
 80022e6:	6393      	str	r3, [r2, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80022e8:	4618      	mov	r0, r3
 80022ea:	4770      	bx	lr
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80022ec:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80022f0:	6393      	str	r3, [r2, #56]	; 0x38
 80022f2:	4770      	bx	lr
  
  do
  {
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
 80022f4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	20000020 	.word	0x20000020

08002300 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8002300:	4b0f      	ldr	r3, [pc, #60]	; (8002340 <SDMMC_GetCmdResp3+0x40>)
 8002302:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	fbb3 f1f1 	udiv	r1, r3, r1
 800230c:	f241 3388 	movw	r3, #5000	; 0x1388
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8002310:	4602      	mov	r2, r0
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8002312:	434b      	muls	r3, r1
  
  do
  {
    if (count-- == 0U)
 8002314:	f113 33ff 	adds.w	r3, r3, #4294967295
 8002318:	d30f      	bcc.n	800233a <SDMMC_GetCmdResp3+0x3a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800231a:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800231c:	f011 0f45 	tst.w	r1, #69	; 0x45
 8002320:	d0f8      	beq.n	8002314 <SDMMC_GetCmdResp3+0x14>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8002322:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002324:	f013 0004 	ands.w	r0, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8002328:	bf17      	itett	ne
 800232a:	2304      	movne	r3, #4
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800232c:	f240 53ff 	movweq	r3, #1535	; 0x5ff
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8002330:	4618      	movne	r0, r3
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8002332:	6393      	strne	r3, [r2, #56]	; 0x38
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8002334:	bf08      	it	eq
 8002336:	6393      	streq	r3, [r2, #56]	; 0x38
 8002338:	4770      	bx	lr
  
  do
  {
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
 800233a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
  }
  
  return SDMMC_ERROR_NONE;
}
 800233e:	4770      	bx	lr
 8002340:	20000020 	.word	0x20000020

08002344 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8002344:	b084      	sub	sp, #16
 8002346:	b510      	push	{r4, lr}
 8002348:	ac03      	add	r4, sp, #12
 800234a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800234e:	9b04      	ldr	r3, [sp, #16]
 8002350:	6842      	ldr	r2, [r0, #4]
 8002352:	4319      	orrs	r1, r3
 8002354:	9b05      	ldr	r3, [sp, #20]
 8002356:	4319      	orrs	r1, r3
 8002358:	9b06      	ldr	r3, [sp, #24]
 800235a:	4319      	orrs	r1, r3
 800235c:	9b07      	ldr	r3, [sp, #28]
 800235e:	4319      	orrs	r1, r3
 8002360:	9b08      	ldr	r3, [sp, #32]

  return HAL_OK;
}
 8002362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8002366:	4319      	orrs	r1, r3
 8002368:	f422 43fd 	bic.w	r3, r2, #32384	; 0x7e80
 800236c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002370:	430b      	orrs	r3, r1
 8002372:	6043      	str	r3, [r0, #4]

  return HAL_OK;
}
 8002374:	b004      	add	sp, #16
 8002376:	2000      	movs	r0, #0
 8002378:	4770      	bx	lr

0800237a <SDIO_ReadFIFO>:
 800237a:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 800237e:	4770      	bx	lr

08002380 <SDIO_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8002380:	680b      	ldr	r3, [r1, #0]
 8002382:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

  return HAL_OK;
}
 8002386:	2000      	movs	r0, #0
 8002388:	4770      	bx	lr

0800238a <SDIO_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800238a:	2303      	movs	r3, #3
 800238c:	6003      	str	r3, [r0, #0]
  
  return HAL_OK;
}
 800238e:	2000      	movs	r0, #0
 8002390:	4770      	bx	lr

08002392 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8002392:	6800      	ldr	r0, [r0, #0]
}
 8002394:	f000 0003 	and.w	r0, r0, #3
 8002398:	4770      	bx	lr

0800239a <SDIO_SendCommand>:
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800239a:	680b      	ldr	r3, [r1, #0]
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800239c:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800239e:	6083      	str	r3, [r0, #8]
                       Command->Response         |\
                       Command->WaitForInterrupt |\
                       Command->CPSM);
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80023a0:	684c      	ldr	r4, [r1, #4]
 80023a2:	688b      	ldr	r3, [r1, #8]
 80023a4:	68c2      	ldr	r2, [r0, #12]
 80023a6:	431c      	orrs	r4, r3
 80023a8:	68cb      	ldr	r3, [r1, #12]
 80023aa:	6909      	ldr	r1, [r1, #16]
 80023ac:	4323      	orrs	r3, r4
 80023ae:	4319      	orrs	r1, r3
 80023b0:	f422 637f 	bic.w	r3, r2, #4080	; 0xff0
 80023b4:	f023 030f 	bic.w	r3, r3, #15
 80023b8:	430b      	orrs	r3, r1
 80023ba:	60c3      	str	r3, [r0, #12]
  
  return HAL_OK;  
}
 80023bc:	2000      	movs	r0, #0
 80023be:	bd10      	pop	{r4, pc}

080023c0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80023c0:	b082      	sub	sp, #8

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 80023c2:	3014      	adds	r0, #20
 80023c4:	4401      	add	r1, r0
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
  __IO uint32_t tmp = 0U;
 80023c6:	2300      	movs	r3, #0
 80023c8:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 80023ca:	9101      	str	r1, [sp, #4]
  
  return (*(__IO uint32_t *) tmp);
 80023cc:	9b01      	ldr	r3, [sp, #4]
 80023ce:	6818      	ldr	r0, [r3, #0]
}  
 80023d0:	b002      	add	sp, #8
 80023d2:	4770      	bx	lr

080023d4 <SDMMC_GetCmdResp1>:
{
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80023d4:	4b45      	ldr	r3, [pc, #276]	; (80024ec <SDMMC_GetCmdResp1+0x118>)
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80023d6:	b510      	push	{r4, lr}
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 80023de:	fbb3 f3f4 	udiv	r3, r3, r4
 80023e2:	435a      	muls	r2, r3
  
  do
  {
    if (count-- == 0U)
 80023e4:	2a00      	cmp	r2, #0
 80023e6:	d04b      	beq.n	8002480 <SDMMC_GetCmdResp1+0xac>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80023e8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80023ea:	f013 0f45 	tst.w	r3, #69	; 0x45
 80023ee:	f102 32ff 	add.w	r2, r2, #4294967295
 80023f2:	d0f7      	beq.n	80023e4 <SDMMC_GetCmdResp1+0x10>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80023f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80023f6:	075c      	lsls	r4, r3, #29
 80023f8:	d501      	bpl.n	80023fe <SDMMC_GetCmdResp1+0x2a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80023fa:	2304      	movs	r3, #4
 80023fc:	e004      	b.n	8002408 <SDMMC_GetCmdResp1+0x34>
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80023fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002400:	f013 0301 	ands.w	r3, r3, #1
 8002404:	d003      	beq.n	800240e <SDMMC_GetCmdResp1+0x3a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8002406:	2301      	movs	r3, #1
 8002408:	6383      	str	r3, [r0, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800240a:	4618      	mov	r0, r3
 800240c:	bd10      	pop	{r4, pc}
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
  return (uint8_t)(SDIOx->RESPCMD);
 800240e:	6902      	ldr	r2, [r0, #16]
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8002410:	b2d2      	uxtb	r2, r2
 8002412:	4291      	cmp	r1, r2
 8002414:	d137      	bne.n	8002486 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8002416:	f240 52ff 	movw	r2, #1535	; 0x5ff
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800241a:	4619      	mov	r1, r3
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800241c:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800241e:	f7ff ffcf 	bl	80023c0 <SDIO_GetResponse>
 8002422:	4603      	mov	r3, r0
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8002424:	4832      	ldr	r0, [pc, #200]	; (80024f0 <SDMMC_GetCmdResp1+0x11c>)
 8002426:	4018      	ands	r0, r3
 8002428:	2800      	cmp	r0, #0
 800242a:	d05e      	beq.n	80024ea <SDMMC_GetCmdResp1+0x116>
  {
    return SDMMC_ERROR_NONE;
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800242c:	2b00      	cmp	r3, #0
 800242e:	db2c      	blt.n	800248a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8002430:	005a      	lsls	r2, r3, #1
 8002432:	d42d      	bmi.n	8002490 <SDMMC_GetCmdResp1+0xbc>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8002434:	009c      	lsls	r4, r3, #2
 8002436:	d42d      	bmi.n	8002494 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8002438:	00d9      	lsls	r1, r3, #3
 800243a:	d42d      	bmi.n	8002498 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800243c:	011a      	lsls	r2, r3, #4
 800243e:	d42e      	bmi.n	800249e <SDMMC_GetCmdResp1+0xca>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8002440:	015c      	lsls	r4, r3, #5
 8002442:	d42f      	bmi.n	80024a4 <SDMMC_GetCmdResp1+0xd0>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8002444:	01d9      	lsls	r1, r3, #7
 8002446:	d430      	bmi.n	80024aa <SDMMC_GetCmdResp1+0xd6>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8002448:	021a      	lsls	r2, r3, #8
 800244a:	d431      	bmi.n	80024b0 <SDMMC_GetCmdResp1+0xdc>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800244c:	025c      	lsls	r4, r3, #9
 800244e:	d432      	bmi.n	80024b6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8002450:	0299      	lsls	r1, r3, #10
 8002452:	d433      	bmi.n	80024bc <SDMMC_GetCmdResp1+0xe8>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8002454:	02da      	lsls	r2, r3, #11
 8002456:	d434      	bmi.n	80024c2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_CC_ERR;
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8002458:	035c      	lsls	r4, r3, #13
 800245a:	d435      	bmi.n	80024c8 <SDMMC_GetCmdResp1+0xf4>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800245c:	0399      	lsls	r1, r3, #14
 800245e:	d436      	bmi.n	80024ce <SDMMC_GetCmdResp1+0xfa>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8002460:	03da      	lsls	r2, r3, #15
 8002462:	d437      	bmi.n	80024d4 <SDMMC_GetCmdResp1+0x100>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8002464:	041c      	lsls	r4, r3, #16
 8002466:	d438      	bmi.n	80024da <SDMMC_GetCmdResp1+0x106>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8002468:	0459      	lsls	r1, r3, #17
 800246a:	d439      	bmi.n	80024e0 <SDMMC_GetCmdResp1+0x10c>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800246c:	049a      	lsls	r2, r3, #18
 800246e:	d43a      	bmi.n	80024e6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8002470:	f013 0f08 	tst.w	r3, #8
 8002474:	bf14      	ite	ne
 8002476:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 800247a:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800247e:	bd10      	pop	{r4, pc}
  
  do
  {
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
 8002480:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8002484:	bd10      	pop	{r4, pc}
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8002486:	2001      	movs	r0, #1
 8002488:	bd10      	pop	{r4, pc}
  {
    return SDMMC_ERROR_NONE;
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800248a:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800248e:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8002490:	2040      	movs	r0, #64	; 0x40
 8002492:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8002494:	2080      	movs	r0, #128	; 0x80
 8002496:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8002498:	f44f 7080 	mov.w	r0, #256	; 0x100
 800249c:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800249e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80024a2:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80024a4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80024a8:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80024aa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80024ae:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80024b0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80024b4:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80024b6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80024ba:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80024bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80024c0:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
  {
    return SDMMC_ERROR_CC_ERR;
 80024c2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80024c6:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80024c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80024cc:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80024ce:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80024d2:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80024d4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80024d8:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80024da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80024de:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80024e0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80024e4:	bd10      	pop	{r4, pc}
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
  {
    return SDMMC_ERROR_ERASE_RESET;
 80024e6:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
  }
}
 80024ea:	bd10      	pop	{r4, pc}
 80024ec:	20000020 	.word	0x20000020
 80024f0:	fdffe008 	.word	0xfdffe008

080024f4 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80024f4:	b510      	push	{r4, lr}
                       Data->TransferDir   |\
                       Data->TransferMode  |\
                       Data->DPSM);
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80024f6:	68ca      	ldr	r2, [r1, #12]
 80024f8:	688c      	ldr	r4, [r1, #8]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80024fa:	680b      	ldr	r3, [r1, #0]
 80024fc:	6243      	str	r3, [r0, #36]	; 0x24
                       Data->TransferDir   |\
                       Data->TransferMode  |\
                       Data->DPSM);
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80024fe:	4314      	orrs	r4, r2

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8002500:	684b      	ldr	r3, [r1, #4]
                       Data->TransferDir   |\
                       Data->TransferMode  |\
                       Data->DPSM);
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8002502:	690a      	ldr	r2, [r1, #16]

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8002504:	6283      	str	r3, [r0, #40]	; 0x28
                       Data->TransferDir   |\
                       Data->TransferMode  |\
                       Data->DPSM);
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8002506:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002508:	4314      	orrs	r4, r2
 800250a:	694a      	ldr	r2, [r1, #20]
 800250c:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8002510:	4322      	orrs	r2, r4
 8002512:	4313      	orrs	r3, r2
 8002514:	62c3      	str	r3, [r0, #44]	; 0x2c

  return HAL_OK;

}
 8002516:	2000      	movs	r0, #0
 8002518:	bd10      	pop	{r4, pc}

0800251a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800251a:	b530      	push	{r4, r5, lr}
 800251c:	b087      	sub	sp, #28
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800251e:	2340      	movs	r3, #64	; 0x40
 8002520:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002522:	2300      	movs	r3, #0
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8002524:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8002526:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8002528:	2410      	movs	r4, #16
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800252a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800252c:	a901      	add	r1, sp, #4
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800252e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002532:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8002534:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002536:	f7ff ff30 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800253a:	f241 3288 	movw	r2, #5000	; 0x1388
 800253e:	4621      	mov	r1, r4
 8002540:	4628      	mov	r0, r5
 8002542:	f7ff ff47 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 8002546:	b007      	add	sp, #28
 8002548:	bd30      	pop	{r4, r5, pc}

0800254a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800254a:	b530      	push	{r4, r5, lr}
 800254c:	b087      	sub	sp, #28
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800254e:	2340      	movs	r3, #64	; 0x40
 8002550:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002552:	2300      	movs	r3, #0
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8002554:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8002556:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8002558:	2411      	movs	r4, #17
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800255a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800255c:	a901      	add	r1, sp, #4
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800255e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002562:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8002564:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002566:	f7ff ff18 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800256a:	f241 3288 	movw	r2, #5000	; 0x1388
 800256e:	4621      	mov	r1, r4
 8002570:	4628      	mov	r0, r5
 8002572:	f7ff ff2f 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 8002576:	b007      	add	sp, #28
 8002578:	bd30      	pop	{r4, r5, pc}

0800257a <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800257a:	b530      	push	{r4, r5, lr}
 800257c:	b087      	sub	sp, #28
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800257e:	2340      	movs	r3, #64	; 0x40
 8002580:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002582:	2300      	movs	r3, #0
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8002584:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8002586:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8002588:	2412      	movs	r4, #18
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800258a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800258c:	a901      	add	r1, sp, #4
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800258e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002592:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8002594:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002596:	f7ff ff00 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800259a:	f241 3288 	movw	r2, #5000	; 0x1388
 800259e:	4621      	mov	r1, r4
 80025a0:	4628      	mov	r0, r5
 80025a2:	f7ff ff17 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 80025a6:	b007      	add	sp, #28
 80025a8:	bd30      	pop	{r4, r5, pc}

080025aa <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80025aa:	b530      	push	{r4, r5, lr}
 80025ac:	b087      	sub	sp, #28
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80025ae:	2340      	movs	r3, #64	; 0x40
 80025b0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80025b2:	2300      	movs	r3, #0
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80025b4:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80025b6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80025b8:	2418      	movs	r4, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80025ba:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80025bc:	a901      	add	r1, sp, #4
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80025be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025c2:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80025c4:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80025c6:	f7ff fee8 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80025ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ce:	4621      	mov	r1, r4
 80025d0:	4628      	mov	r0, r5
 80025d2:	f7ff feff 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 80025d6:	b007      	add	sp, #28
 80025d8:	bd30      	pop	{r4, r5, pc}

080025da <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80025da:	b530      	push	{r4, r5, lr}
 80025dc:	b087      	sub	sp, #28
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80025de:	2340      	movs	r3, #64	; 0x40
 80025e0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80025e2:	2300      	movs	r3, #0
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80025e4:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80025e6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80025e8:	2419      	movs	r4, #25
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80025ea:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80025ec:	a901      	add	r1, sp, #4
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80025ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025f2:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80025f4:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80025f6:	f7ff fed0 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80025fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80025fe:	4621      	mov	r1, r4
 8002600:	4628      	mov	r0, r5
 8002602:	f7ff fee7 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 8002606:	b007      	add	sp, #28
 8002608:	bd30      	pop	{r4, r5, pc}
	...

0800260c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800260c:	b530      	push	{r4, r5, lr}
 800260e:	b087      	sub	sp, #28
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8002610:	2300      	movs	r3, #0
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8002612:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8002614:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8002616:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002618:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800261a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800261c:	a901      	add	r1, sp, #4
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800261e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002622:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002624:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8002626:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002628:	f7ff feb7 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 800262c:	4a03      	ldr	r2, [pc, #12]	; (800263c <SDMMC_CmdStopTransfer+0x30>)
 800262e:	4621      	mov	r1, r4
 8002630:	4628      	mov	r0, r5
 8002632:	f7ff fecf 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 8002636:	b007      	add	sp, #28
 8002638:	bd30      	pop	{r4, r5, pc}
 800263a:	bf00      	nop
 800263c:	05f5e100 	.word	0x05f5e100

08002640 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8002640:	b530      	push	{r4, r5, lr}
 8002642:	b087      	sub	sp, #28
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002644:	2340      	movs	r3, #64	; 0x40
 8002646:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002648:	2300      	movs	r3, #0
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800264a:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800264c:	2407      	movs	r4, #7
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800264e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002650:	a901      	add	r1, sp, #4
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002652:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8002656:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002658:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800265a:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800265c:	f7ff fe9d 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8002660:	f241 3288 	movw	r2, #5000	; 0x1388
 8002664:	4621      	mov	r1, r4
 8002666:	4628      	mov	r0, r5
 8002668:	f7ff feb4 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 800266c:	b007      	add	sp, #28
 800266e:	bd30      	pop	{r4, r5, pc}

08002670 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8002670:	b510      	push	{r4, lr}
 8002672:	b086      	sub	sp, #24
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8002678:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800267a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800267c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800267e:	a901      	add	r1, sp, #4
  
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002680:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002684:	9305      	str	r3, [sp, #20]
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8002686:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002688:	f7ff fe87 	bl	800239a <SDIO_SendCommand>
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800268c:	4b0b      	ldr	r3, [pc, #44]	; (80026bc <SDMMC_CmdGoIdleState+0x4c>)
 800268e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	fbb3 f2f2 	udiv	r2, r3, r2
 8002698:	f241 3388 	movw	r3, #5000	; 0x1388
 800269c:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 800269e:	f113 33ff 	adds.w	r3, r3, #4294967295
 80026a2:	d307      	bcc.n	80026b4 <SDMMC_CmdGoIdleState+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80026a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80026a6:	0612      	lsls	r2, r2, #24
 80026a8:	d5f9      	bpl.n	800269e <SDMMC_CmdGoIdleState+0x2e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80026aa:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80026ae:	63a3      	str	r3, [r4, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80026b0:	2000      	movs	r0, #0
 80026b2:	e001      	b.n	80026b8 <SDMMC_CmdGoIdleState+0x48>
  
  do
  {
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
 80026b4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);

  return errorstate;
}
 80026b8:	b006      	add	sp, #24
 80026ba:	bd10      	pop	{r4, pc}
 80026bc:	20000020 	.word	0x20000020

080026c0 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80026c0:	b510      	push	{r4, lr}
 80026c2:	b086      	sub	sp, #24
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80026c4:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80026c8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80026ca:	2308      	movs	r3, #8
 80026cc:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80026ce:	2340      	movs	r3, #64	; 0x40
 80026d0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80026d2:	2300      	movs	r3, #0
 80026d4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80026d6:	a901      	add	r1, sp, #4
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80026d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026dc:	9305      	str	r3, [sp, #20]
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80026de:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80026e0:	f7ff fe5b 	bl	800239a <SDIO_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80026e4:	4b11      	ldr	r3, [pc, #68]	; (800272c <SDMMC_CmdOperCond+0x6c>)
 80026e6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	fbb3 f2f2 	udiv	r2, r3, r2
 80026f0:	f241 3388 	movw	r3, #5000	; 0x1388
 80026f4:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80026f6:	f113 33ff 	adds.w	r3, r3, #4294967295
 80026fa:	d313      	bcc.n	8002724 <SDMMC_CmdOperCond+0x64>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80026fc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80026fe:	f012 0f45 	tst.w	r2, #69	; 0x45
 8002702:	d0f8      	beq.n	80026f6 <SDMMC_CmdOperCond+0x36>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8002704:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002706:	f013 0304 	ands.w	r3, r3, #4
 800270a:	d003      	beq.n	8002714 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800270c:	2340      	movs	r3, #64	; 0x40
 800270e:	63a3      	str	r3, [r4, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8002710:	2004      	movs	r0, #4
 8002712:	e009      	b.n	8002728 <SDMMC_CmdOperCond+0x68>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8002714:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002716:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 800271a:	d005      	beq.n	8002728 <SDMMC_CmdOperCond+0x68>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800271c:	2240      	movs	r2, #64	; 0x40
 800271e:	63a2      	str	r2, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8002720:	4618      	mov	r0, r3
 8002722:	e001      	b.n	8002728 <SDMMC_CmdOperCond+0x68>
  
  do
  {
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
 8002724:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);

  return errorstate;
}
 8002728:	b006      	add	sp, #24
 800272a:	bd10      	pop	{r4, pc}
 800272c:	20000020 	.word	0x20000020

08002730 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8002730:	b530      	push	{r4, r5, lr}
 8002732:	b087      	sub	sp, #28
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002734:	2340      	movs	r3, #64	; 0x40
 8002736:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002738:	2300      	movs	r3, #0
  *         and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800273a:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800273c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800273e:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002740:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002742:	a901      	add	r1, sp, #4
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002744:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002748:	9305      	str	r3, [sp, #20]
{
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800274a:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800274c:	f7ff fe25 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8002750:	f241 3288 	movw	r2, #5000	; 0x1388
 8002754:	4621      	mov	r1, r4
 8002756:	4628      	mov	r0, r5
 8002758:	f7ff fe3c 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 800275c:	b007      	add	sp, #28
 800275e:	bd30      	pop	{r4, r5, pc}

08002760 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8002760:	b510      	push	{r4, lr}
 8002762:	b086      	sub	sp, #24
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8002764:	2329      	movs	r3, #41	; 0x29
 8002766:	9302      	str	r3, [sp, #8]
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8002768:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800276c:	2340      	movs	r3, #64	; 0x40
 800276e:	9303      	str	r3, [sp, #12]
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8002770:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002774:	2300      	movs	r3, #0
  *         condition register (OCR)
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8002776:	4604      	mov	r4, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8002778:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800277a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800277c:	a901      	add	r1, sp, #4
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800277e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002782:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002784:	f7ff fe09 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8002788:	4620      	mov	r0, r4
 800278a:	f7ff fdb9 	bl	8002300 <SDMMC_GetCmdResp3>

  return errorstate;
}
 800278e:	b006      	add	sp, #24
 8002790:	bd10      	pop	{r4, pc}

08002792 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8002792:	b530      	push	{r4, r5, lr}
 8002794:	b087      	sub	sp, #28
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8002796:	2300      	movs	r3, #0
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8002798:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800279a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800279c:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800279e:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80027a0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80027a2:	a901      	add	r1, sp, #4
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80027a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80027a8:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80027aa:	9305      	str	r3, [sp, #20]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80027ac:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80027ae:	f7ff fdf4 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80027b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b6:	4621      	mov	r1, r4
 80027b8:	4628      	mov	r0, r5
 80027ba:	f7ff fe0b 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 80027be:	b007      	add	sp, #28
 80027c0:	bd30      	pop	{r4, r5, pc}

080027c2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80027c2:	b510      	push	{r4, lr}
 80027c4:	b086      	sub	sp, #24
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80027c6:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80027c8:	2202      	movs	r2, #2
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80027ca:	4604      	mov	r4, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80027cc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80027ce:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80027d0:	9304      	str	r3, [sp, #16]
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80027d2:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80027d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80027d8:	a901      	add	r1, sp, #4
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80027da:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80027dc:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80027de:	f7ff fddc 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80027e2:	4620      	mov	r0, r4
 80027e4:	f7ff fd64 	bl	80022b0 <SDMMC_GetCmdResp2>

  return errorstate;
}
 80027e8:	b006      	add	sp, #24
 80027ea:	bd10      	pop	{r4, pc}

080027ec <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80027ec:	b510      	push	{r4, lr}
 80027ee:	b086      	sub	sp, #24
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80027f0:	2309      	movs	r3, #9
 80027f2:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80027f4:	23c0      	movs	r3, #192	; 0xc0
 80027f6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80027f8:	2300      	movs	r3, #0
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80027fa:	4604      	mov	r4, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80027fc:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80027fe:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002800:	a901      	add	r1, sp, #4
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002806:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002808:	f7ff fdc7 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800280c:	4620      	mov	r0, r4
 800280e:	f7ff fd4f 	bl	80022b0 <SDMMC_GetCmdResp2>

  return errorstate;
}
 8002812:	b006      	add	sp, #24
 8002814:	bd10      	pop	{r4, pc}
	...

08002818 <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8002818:	b530      	push	{r4, r5, lr}
 800281a:	b087      	sub	sp, #28
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800281c:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800281e:	2203      	movs	r2, #3
{
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8002820:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8002822:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002824:	9304      	str	r3, [sp, #16]
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002826:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002828:	f44f 6380 	mov.w	r3, #1024	; 0x400
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800282c:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800282e:	a901      	add	r1, sp, #4
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002830:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002832:	9305      	str	r3, [sp, #20]
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8002834:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002836:	f7ff fdb0 	bl	800239a <SDIO_SendCommand>
{
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800283a:	4b20      	ldr	r3, [pc, #128]	; (80028bc <SDMMC_CmdSetRelAdd+0xa4>)
 800283c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	fbb3 f2f2 	udiv	r2, r3, r2
 8002846:	f241 3388 	movw	r3, #5000	; 0x1388
 800284a:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 800284c:	f113 33ff 	adds.w	r3, r3, #4294967295
 8002850:	d329      	bcc.n	80028a6 <SDMMC_CmdSetRelAdd+0x8e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8002852:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002854:	f012 0f45 	tst.w	r2, #69	; 0x45
 8002858:	d0f8      	beq.n	800284c <SDMMC_CmdSetRelAdd+0x34>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800285a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800285c:	0759      	lsls	r1, r3, #29
 800285e:	d501      	bpl.n	8002864 <SDMMC_CmdSetRelAdd+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8002860:	2304      	movs	r3, #4
 8002862:	e004      	b.n	800286e <SDMMC_CmdSetRelAdd+0x56>
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8002864:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002866:	f011 0101 	ands.w	r1, r1, #1
 800286a:	d002      	beq.n	8002872 <SDMMC_CmdSetRelAdd+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800286c:	2301      	movs	r3, #1
 800286e:	63a3      	str	r3, [r4, #56]	; 0x38
 8002870:	e020      	b.n	80028b4 <SDMMC_CmdSetRelAdd+0x9c>
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
  return (uint8_t)(SDIOx->RESPCMD);
 8002872:	6923      	ldr	r3, [r4, #16]
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b03      	cmp	r3, #3
 8002878:	d118      	bne.n	80028ac <SDMMC_CmdSetRelAdd+0x94>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800287a:	f240 53ff 	movw	r3, #1535	; 0x5ff
 800287e:	63a3      	str	r3, [r4, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8002880:	4620      	mov	r0, r4
 8002882:	f7ff fd9d 	bl	80023c0 <SDIO_GetResponse>
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8002886:	f410 4360 	ands.w	r3, r0, #57344	; 0xe000
 800288a:	d102      	bne.n	8002892 <SDMMC_CmdSetRelAdd+0x7a>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800288c:	0c00      	lsrs	r0, r0, #16
 800288e:	8028      	strh	r0, [r5, #0]
 8002890:	e010      	b.n	80028b4 <SDMMC_CmdSetRelAdd+0x9c>
    
    return SDMMC_ERROR_NONE;
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8002892:	0442      	lsls	r2, r0, #17
 8002894:	d40c      	bmi.n	80028b0 <SDMMC_CmdSetRelAdd+0x98>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8002896:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 800289a:	bf14      	ite	ne
 800289c:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 80028a0:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 80028a4:	e006      	b.n	80028b4 <SDMMC_CmdSetRelAdd+0x9c>
  
  do
  {
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
 80028a6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80028aa:	e003      	b.n	80028b4 <SDMMC_CmdSetRelAdd+0x9c>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e001      	b.n	80028b4 <SDMMC_CmdSetRelAdd+0x9c>
    
    return SDMMC_ERROR_NONE;
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80028b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);

  return errorstate;
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	b007      	add	sp, #28
 80028b8:	bd30      	pop	{r4, r5, pc}
 80028ba:	bf00      	nop
 80028bc:	20000020 	.word	0x20000020

080028c0 <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80028c0:	b530      	push	{r4, r5, lr}
 80028c2:	b087      	sub	sp, #28
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80028c4:	2340      	movs	r3, #64	; 0x40
 80028c6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80028c8:	2300      	movs	r3, #0
  * @brief  Send the Status command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80028ca:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80028cc:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80028ce:	240d      	movs	r4, #13
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80028d0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80028d2:	a901      	add	r1, sp, #4
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80028d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028d8:	9305      	str	r3, [sp, #20]
{
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80028da:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80028dc:	f7ff fd5d 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80028e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80028e4:	4621      	mov	r1, r4
 80028e6:	4628      	mov	r0, r5
 80028e8:	f7ff fd74 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 80028ec:	b007      	add	sp, #28
 80028ee:	bd30      	pop	{r4, r5, pc}

080028f0 <SDMMC_CmdSwitch>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80028f0:	b530      	push	{r4, r5, lr}
 80028f2:	b087      	sub	sp, #28
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80028f4:	2340      	movs	r3, #64	; 0x40
 80028f6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80028f8:	2300      	movs	r3, #0
  * @param  SDIOx: Pointer to SDIO register base 
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80028fa:	4605      	mov	r5, r0
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = Argument;
 80028fc:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 80028fe:	2406      	movs	r4, #6
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002900:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002902:	a901      	add	r1, sp, #4
  
  sdmmc_cmdinit.Argument         = Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002904:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002908:	9305      	str	r3, [sp, #20]
{
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
  
  sdmmc_cmdinit.Argument         = Argument;
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 800290a:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800290c:	f7ff fd45 	bl	800239a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_HS_SWITCH, SDIO_CMDTIMEOUT);
 8002910:	f241 3288 	movw	r2, #5000	; 0x1388
 8002914:	4621      	mov	r1, r4
 8002916:	4628      	mov	r0, r5
 8002918:	f7ff fd5c 	bl	80023d4 <SDMMC_GetCmdResp1>

  return errorstate;
}
 800291c:	b007      	add	sp, #28
 800291e:	bd30      	pop	{r4, r5, pc}

08002920 <SDMMC_CmdBusWidth>:
 8002920:	f7ff bfe6 	b.w	80028f0 <SDMMC_CmdSwitch>

08002924 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8002924:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8002926:	4c06      	ldr	r4, [pc, #24]	; (8002940 <SD_initialize+0x1c>)
 8002928:	2301      	movs	r3, #1
 800292a:	7023      	strb	r3, [r4, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800292c:	f000 f894 	bl	8002a58 <BSP_SD_Init>
 8002930:	4623      	mov	r3, r4
 8002932:	b918      	cbnz	r0, 800293c <SD_initialize+0x18>
  {
    Stat &= ~STA_NOINIT;
 8002934:	7822      	ldrb	r2, [r4, #0]
 8002936:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800293a:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 800293c:	7818      	ldrb	r0, [r3, #0]
}
 800293e:	bd10      	pop	{r4, pc}
 8002940:	20000000 	.word	0x20000000

08002944 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8002944:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8002946:	4c06      	ldr	r4, [pc, #24]	; (8002960 <SD_status+0x1c>)
 8002948:	2301      	movs	r3, #1
 800294a:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800294c:	f000 f8be 	bl	8002acc <BSP_SD_GetCardState>
 8002950:	4623      	mov	r3, r4
 8002952:	b918      	cbnz	r0, 800295c <SD_status+0x18>
  {
    Stat &= ~STA_NOINIT;
 8002954:	7822      	ldrb	r2, [r4, #0]
 8002956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800295a:	7022      	strb	r2, [r4, #0]
  }
  
  return Stat;
 800295c:	7818      	ldrb	r0, [r3, #0]
}
 800295e:	bd10      	pop	{r4, pc}
 8002960:	20000000 	.word	0x20000000

08002964 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8002964:	b510      	push	{r4, lr}
 8002966:	4608      	mov	r0, r1
 8002968:	4611      	mov	r1, r2
 800296a:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;
  uint32_t timeout = 100000;

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <SD_read+0x24>)
 800296e:	f000 f88d 	bl	8002a8c <BSP_SD_ReadBlocks>
 8002972:	b108      	cbz	r0, 8002978 <SD_read+0x14>
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
  DRESULT res = RES_ERROR;
 8002974:	2001      	movs	r0, #1
 8002976:	bd10      	pop	{r4, pc}
 8002978:	4c04      	ldr	r4, [pc, #16]	; (800298c <SD_read+0x28>)

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800297a:	f000 f8a7 	bl	8002acc <BSP_SD_GetCardState>
 800297e:	b110      	cbz	r0, 8002986 <SD_read+0x22>
    {
      if (timeout-- == 0)
 8002980:	3c01      	subs	r4, #1
 8002982:	d1fa      	bne.n	800297a <SD_read+0x16>
 8002984:	e7f6      	b.n	8002974 <SD_read+0x10>
    }
    res = RES_OK;
  }
  
  return res;
}
 8002986:	bd10      	pop	{r4, pc}
 8002988:	05f5e100 	.word	0x05f5e100
 800298c:	000186a1 	.word	0x000186a1

08002990 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8002990:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002992:	4b12      	ldr	r3, [pc, #72]	; (80029dc <SD_ioctl+0x4c>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	07db      	lsls	r3, r3, #31
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8002998:	b088      	sub	sp, #32
 800299a:	4614      	mov	r4, r2
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800299c:	d418      	bmi.n	80029d0 <SD_ioctl+0x40>
  
  switch (cmd)
 800299e:	2903      	cmp	r1, #3
 80029a0:	d803      	bhi.n	80029aa <SD_ioctl+0x1a>
 80029a2:	e8df f001 	tbb	[pc, r1]
 80029a6:	0417      	.short	0x0417
 80029a8:	0f09      	.short	0x0f09
    *(DWORD*)buff = CardInfo.LogBlockSize;
    res = RES_OK;
    break;
  
  default:
    res = RES_PARERR;
 80029aa:	2004      	movs	r0, #4
 80029ac:	e013      	b.n	80029d6 <SD_ioctl+0x46>
    res = RES_OK;
    break;
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80029ae:	4668      	mov	r0, sp
 80029b0:	f000 f896 	bl	8002ae0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80029b4:	9b06      	ldr	r3, [sp, #24]
 80029b6:	e009      	b.n	80029cc <SD_ioctl+0x3c>
    res = RES_OK;
    break;
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80029b8:	4668      	mov	r0, sp
 80029ba:	f000 f891 	bl	8002ae0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80029be:	9b07      	ldr	r3, [sp, #28]
 80029c0:	8023      	strh	r3, [r4, #0]
 80029c2:	e007      	b.n	80029d4 <SD_ioctl+0x44>
    res = RES_OK;
    break;
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80029c4:	4668      	mov	r0, sp
 80029c6:	f000 f88b 	bl	8002ae0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 80029ca:	9b07      	ldr	r3, [sp, #28]
 80029cc:	6023      	str	r3, [r4, #0]
 80029ce:	e001      	b.n	80029d4 <SD_ioctl+0x44>
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80029d0:	2003      	movs	r0, #3
 80029d2:	e000      	b.n	80029d6 <SD_ioctl+0x46>
  
  switch (cmd)
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80029d4:	2000      	movs	r0, #0
  default:
    res = RES_PARERR;
  }
  
  return res;
}
 80029d6:	b008      	add	sp, #32
 80029d8:	bd10      	pop	{r4, pc}
 80029da:	bf00      	nop
 80029dc:	20000000 	.word	0x20000000

080029e0 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80029e0:	b510      	push	{r4, lr}
 80029e2:	4608      	mov	r0, r1
 80029e4:	4611      	mov	r1, r2
 80029e6:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;
  uint32_t timeout = 100000;

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <SD_write+0x24>)
 80029ea:	f000 f85f 	bl	8002aac <BSP_SD_WriteBlocks>
 80029ee:	b108      	cbz	r0, 80029f4 <SD_write+0x14>
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
  DRESULT res = RES_ERROR;
 80029f0:	2001      	movs	r0, #1
 80029f2:	bd10      	pop	{r4, pc}
 80029f4:	4c04      	ldr	r4, [pc, #16]	; (8002a08 <SD_write+0x28>)

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 80029f6:	f000 f869 	bl	8002acc <BSP_SD_GetCardState>
 80029fa:	b110      	cbz	r0, 8002a02 <SD_write+0x22>
    {
      if (timeout-- == 0)
 80029fc:	3c01      	subs	r4, #1
 80029fe:	d1fa      	bne.n	80029f6 <SD_write+0x16>
 8002a00:	e7f6      	b.n	80029f0 <SD_write+0x10>
    }    
    res = RES_OK;
  }
  
  return res;
}
 8002a02:	bd10      	pop	{r4, pc}
 8002a04:	05f5e100 	.word	0x05f5e100
 8002a08:	000186a1 	.word	0x000186a1

08002a0c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8002a0c:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;
  
  if(disk.nbr <= _VOLUMES)
 8002a0e:	4b0f      	ldr	r3, [pc, #60]	; (8002a4c <FATFS_LinkDriverEx+0x40>)
 8002a10:	7a5c      	ldrb	r4, [r3, #9]
 8002a12:	2c01      	cmp	r4, #1
 8002a14:	d818      	bhi.n	8002a48 <FATFS_LinkDriverEx+0x3c>
  {
    disk.is_initialized[disk.nbr] = 0;
 8002a16:	7a5d      	ldrb	r5, [r3, #9]
 8002a18:	b2ed      	uxtb	r5, r5
 8002a1a:	2400      	movs	r4, #0
 8002a1c:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;  
 8002a1e:	7a5d      	ldrb	r5, [r3, #9]
 8002a20:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8002a24:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;  
 8002a26:	7a58      	ldrb	r0, [r3, #9]
 8002a28:	4418      	add	r0, r3
 8002a2a:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8002a2c:	7a5a      	ldrb	r2, [r3, #9]
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	1c50      	adds	r0, r2, #1
 8002a32:	b2c0      	uxtb	r0, r0
 8002a34:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8002a36:	233a      	movs	r3, #58	; 0x3a
  {
    disk.is_initialized[disk.nbr] = 0;
    disk.drv[disk.nbr] = drv;  
    disk.lun[disk.nbr] = lun;  
    DiskNum = disk.nbr++;
    path[0] = DiskNum + '0';
 8002a38:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8002a3a:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8002a3c:	232f      	movs	r3, #47	; 0x2f
  {
    disk.is_initialized[disk.nbr] = 0;
    disk.drv[disk.nbr] = drv;  
    disk.lun[disk.nbr] = lun;  
    DiskNum = disk.nbr++;
    path[0] = DiskNum + '0';
 8002a3e:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
    path[2] = '/';
 8002a40:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8002a42:	70cc      	strb	r4, [r1, #3]
 8002a44:	4620      	mov	r0, r4
 8002a46:	bd30      	pop	{r4, r5, pc}
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
 8002a48:	2001      	movs	r0, #1
    path[3] = 0;
    ret = 0;
  }
  
  return ret;
}
 8002a4a:	bd30      	pop	{r4, r5, pc}
 8002a4c:	20000044 	.word	0x20000044

08002a50 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8002a50:	2200      	movs	r2, #0
 8002a52:	f7ff bfdb 	b.w	8002a0c <FATFS_LinkDriverEx>
	...

08002a58 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8002a58:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8002a5a:	2001      	movs	r0, #1
 8002a5c:	f88d 0007 	strb.w	r0, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8002a60:	f89d 3007 	ldrb.w	r3, [sp, #7]
  */
uint8_t BSP_SD_Init(void)
{
  uint8_t sd_state = MSD_OK;
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8002a64:	4283      	cmp	r3, r0
 8002a66:	d10b      	bne.n	8002a80 <BSP_SD_Init+0x28>
  {
    return MSD_ERROR;
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8002a68:	4807      	ldr	r0, [pc, #28]	; (8002a88 <BSP_SD_Init+0x30>)
 8002a6a:	f7fe fdc9 	bl	8001600 <HAL_SD_Init>
#ifdef BUS_4BITS
  /* Configure SD Bus width */
  if (sd_state == MSD_OK)
 8002a6e:	b938      	cbnz	r0, 8002a80 <BSP_SD_Init+0x28>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8002a70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a74:	4804      	ldr	r0, [pc, #16]	; (8002a88 <BSP_SD_Init+0x30>)
 8002a76:	f7fe fdef 	bl	8001658 <HAL_SD_ConfigWideBusOperation>
{
  uint8_t sd_state = MSD_OK;
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
  {
    return MSD_ERROR;
 8002a7a:	3000      	adds	r0, #0
 8002a7c:	bf18      	it	ne
 8002a7e:	2001      	movne	r0, #1
      sd_state = MSD_ERROR;
    }
  }
#endif
  return sd_state;
}
 8002a80:	b003      	add	sp, #12
 8002a82:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a86:	bf00      	nop
 8002a88:	20000820 	.word	0x20000820

08002a8c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8002a8c:	b507      	push	{r0, r1, r2, lr}
  uint8_t sd_state = MSD_OK;
  
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	4613      	mov	r3, r2
 8002a92:	460a      	mov	r2, r1
 8002a94:	4601      	mov	r1, r0
 8002a96:	4804      	ldr	r0, [pc, #16]	; (8002aa8 <BSP_SD_ReadBlocks+0x1c>)
 8002a98:	f7fe fa43 	bl	8000f22 <HAL_SD_ReadBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;  
}
 8002a9c:	3000      	adds	r0, #0
 8002a9e:	bf18      	it	ne
 8002aa0:	2001      	movne	r0, #1
 8002aa2:	b003      	add	sp, #12
 8002aa4:	f85d fb04 	ldr.w	pc, [sp], #4
 8002aa8:	20000820 	.word	0x20000820

08002aac <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8002aac:	b507      	push	{r0, r1, r2, lr}
  uint8_t sd_state = MSD_OK;
  
  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	460a      	mov	r2, r1
 8002ab4:	4601      	mov	r1, r0
 8002ab6:	4804      	ldr	r0, [pc, #16]	; (8002ac8 <BSP_SD_WriteBlocks+0x1c>)
 8002ab8:	f7fe fb13 	bl	80010e2 <HAL_SD_WriteBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;  
}
 8002abc:	3000      	adds	r0, #0
 8002abe:	bf18      	it	ne
 8002ac0:	2001      	movne	r0, #1
 8002ac2:	b003      	add	sp, #12
 8002ac4:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ac8:	20000820 	.word	0x20000820

08002acc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8002acc:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8002ace:	4803      	ldr	r0, [pc, #12]	; (8002adc <BSP_SD_GetCardState+0x10>)
 8002ad0:	f7fe fe3d 	bl	800174e <HAL_SD_GetCardState>
}
 8002ad4:	3804      	subs	r0, #4
 8002ad6:	bf18      	it	ne
 8002ad8:	2001      	movne	r0, #1
 8002ada:	bd08      	pop	{r3, pc}
 8002adc:	20000820 	.word	0x20000820

08002ae0 <BSP_SD_GetCardInfo>:
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8002ae0:	4601      	mov	r1, r0
 8002ae2:	4801      	ldr	r0, [pc, #4]	; (8002ae8 <BSP_SD_GetCardInfo+0x8>)
 8002ae4:	f7fe bda6 	b.w	8001634 <HAL_SD_GetCardInfo>
 8002ae8:	20000820 	.word	0x20000820

08002aec <DWT_Delay_Init>:
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
	/* Disable TRC */
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8002aec:	4b0d      	ldr	r3, [pc, #52]	; (8002b24 <DWT_Delay_Init+0x38>)
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002af4:	60da      	str	r2, [r3, #12]
	/* Enable TRC */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002afc:	60da      	str	r2, [r3, #12]

	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002afe:	4b0a      	ldr	r3, [pc, #40]	; (8002b28 <DWT_Delay_Init+0x3c>)
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	f022 0201 	bic.w	r2, r2, #1
 8002b06:	601a      	str	r2, [r3, #0]
	/* Enable  clock cycle counter */
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	f042 0201 	orr.w	r2, r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]

	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 8002b10:	2200      	movs	r2, #0
 8002b12:	605a      	str	r2, [r3, #4]

	/* 3 NO OPERATION instructions */
	__ASM
 8002b14:	bf00      	nop
	volatile ("NOP");
	__ASM
 8002b16:	bf00      	nop
	volatile ("NOP");
	__ASM
 8002b18:	bf00      	nop
	volatile ("NOP");

	/* Check if clock cycle counter has started */
	if (DWT->CYCCNT) {
 8002b1a:	6858      	ldr	r0, [r3, #4]
		return 0; /*clock cycle counter started*/
	} else {
		return 1; /*clock cycle counter not started*/
	}
}
 8002b1c:	fab0 f080 	clz	r0, r0
 8002b20:	0940      	lsrs	r0, r0, #5
 8002b22:	4770      	bx	lr
 8002b24:	e000edf0 	.word	0xe000edf0
 8002b28:	e0001000 	.word	0xe0001000

08002b2c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8002b2c:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SD_Path);
 8002b2e:	4903      	ldr	r1, [pc, #12]	; (8002b3c <MX_FATFS_Init+0x10>)
 8002b30:	4803      	ldr	r0, [pc, #12]	; (8002b40 <MX_FATFS_Init+0x14>)
 8002b32:	f7ff ff8d 	bl	8002a50 <FATFS_LinkDriver>
 8002b36:	4b03      	ldr	r3, [pc, #12]	; (8002b44 <MX_FATFS_Init+0x18>)
 8002b38:	7018      	strb	r0, [r3, #0]
 8002b3a:	bd08      	pop	{r3, pc}
 8002b3c:	20000291 	.word	0x20000291
 8002b40:	08003898 	.word	0x08003898
 8002b44:	20000290 	.word	0x20000290

08002b48 <DWT_Delay_us.constprop.0>:

/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds) {
 8002b48:	b570      	push	{r4, r5, r6, lr}
	uint32_t clk_cycle_start = DWT->CYCCNT;
 8002b4a:	4c07      	ldr	r4, [pc, #28]	; (8002b68 <DWT_Delay_us.constprop.0+0x20>)
 8002b4c:	6866      	ldr	r6, [r4, #4]

	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8002b4e:	f7fe f94f 	bl	8000df0 <HAL_RCC_GetHCLKFreq>
 8002b52:	f44f 75d0 	mov.w	r5, #416	; 0x1a0
 8002b56:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <DWT_Delay_us.constprop.0+0x24>)
 8002b58:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b5c:	4345      	muls	r5, r0

	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8002b5e:	6863      	ldr	r3, [r4, #4]
 8002b60:	1b9b      	subs	r3, r3, r6
 8002b62:	42ab      	cmp	r3, r5
 8002b64:	d3fb      	bcc.n	8002b5e <DWT_Delay_us.constprop.0+0x16>
		;
}
 8002b66:	bd70      	pop	{r4, r5, r6, pc}
 8002b68:	e0001000 	.word	0xe0001000
 8002b6c:	000f4240 	.word	0x000f4240

08002b70 <SystemClock_Config>:

}

/** System Clock Configuration
 */
void SystemClock_Config(void) {
 8002b70:	b510      	push	{r4, lr}
 8002b72:	b094      	sub	sp, #80	; 0x50
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8002b74:	2300      	movs	r3, #0
 8002b76:	4a27      	ldr	r2, [pc, #156]	; (8002c14 <SystemClock_Config+0xa4>)
 8002b78:	9301      	str	r3, [sp, #4]
 8002b7a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002b7c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002b80:	6411      	str	r1, [r2, #64]	; 0x40
 8002b82:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002b84:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002b88:	9201      	str	r2, [sp, #4]
 8002b8a:	9a01      	ldr	r2, [sp, #4]
	;

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b8c:	4a22      	ldr	r2, [pc, #136]	; (8002c18 <SystemClock_Config+0xa8>)
 8002b8e:	9302      	str	r3, [sp, #8]
 8002b90:	6811      	ldr	r1, [r2, #0]
 8002b92:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002b96:	6011      	str	r1, [r2, #0]
 8002b98:	6812      	ldr	r2, [r2, #0]
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b9a:	930f      	str	r3, [sp, #60]	; 0x3c
	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
	;

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b9c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002ba0:	2308      	movs	r3, #8
	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
	;

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ba2:	9202      	str	r2, [sp, #8]
 8002ba4:	9a02      	ldr	r2, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002ba6:	9310      	str	r3, [sp, #64]	; 0x40
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ba8:	2201      	movs	r2, #1
	RCC_OscInitStruct.HSICalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 8;
	RCC_OscInitStruct.PLL.PLLN = 168;
 8002baa:	23a8      	movs	r3, #168	; 0xa8

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002bac:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bae:	920b      	str	r2, [sp, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 8;
	RCC_OscInitStruct.PLL.PLLN = 168;
 8002bb0:	9311      	str	r3, [sp, #68]	; 0x44

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = 16;
 8002bb2:	2210      	movs	r2, #16
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 8;
	RCC_OscInitStruct.PLL.PLLN = 168;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8002bb4:	2307      	movs	r3, #7
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002bb6:	a808      	add	r0, sp, #32

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002bb8:	9408      	str	r4, [sp, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = 16;
 8002bba:	920c      	str	r2, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bbc:	940e      	str	r4, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 8;
	RCC_OscInitStruct.PLL.PLLN = 168;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002bbe:	9412      	str	r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8002bc0:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002bc2:	f7fd fe95 	bl	80008f0 <HAL_RCC_OscConfig>
 8002bc6:	b100      	cbz	r0, 8002bca <SystemClock_Config+0x5a>
 8002bc8:	e7fe      	b.n	8002bc8 <SystemClock_Config+0x58>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002bca:	230f      	movs	r3, #15
 8002bcc:	9303      	str	r3, [sp, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002bce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bd2:	9005      	str	r0, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002bd4:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8002bd6:	2105      	movs	r1, #5
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8002bdc:	a803      	add	r0, sp, #12

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bde:	9404      	str	r4, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002be0:	9307      	str	r3, [sp, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8002be2:	f7fe f851 	bl	8000c88 <HAL_RCC_ClockConfig>
 8002be6:	4604      	mov	r4, r0
 8002be8:	b100      	cbz	r0, 8002bec <SystemClock_Config+0x7c>
 8002bea:	e7fe      	b.n	8002bea <SystemClock_Config+0x7a>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8002bec:	f7fe f900 	bl	8000df0 <HAL_RCC_GetHCLKFreq>
 8002bf0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bf4:	fbb0 f0f3 	udiv	r0, r0, r3
 8002bf8:	f7fd fb84 	bl	8000304 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002bfc:	2004      	movs	r0, #4
 8002bfe:	f7fd fb97 	bl	8000330 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002c02:	4622      	mov	r2, r4
 8002c04:	4621      	mov	r1, r4
 8002c06:	f04f 30ff 	mov.w	r0, #4294967295
 8002c0a:	f7fd fb3b 	bl	8000284 <HAL_NVIC_SetPriority>
}
 8002c0e:	b014      	add	sp, #80	; 0x50
 8002c10:	bd10      	pop	{r4, pc}
 8002c12:	bf00      	nop
 8002c14:	40023800 	.word	0x40023800
 8002c18:	40007000 	.word	0x40007000

08002c1c <time_log>:
/* USER CODE BEGIN 4 */

/*
 * Sends the time for when STM3 did send its message on UART3 (FPGA)
 */
void time_log(uint8_t* time) {
 8002c1c:	b570      	push	{r4, r5, r6, lr}
 8002c1e:	4c0e      	ldr	r4, [pc, #56]	; (8002c58 <time_log+0x3c>)
 8002c20:	4606      	mov	r6, r0
 8002c22:	f504 7580 	add.w	r5, r4, #256	; 0x100

	for (int i = 0; i < UART_BUFFER; i++) {

		// Response for a valid message received by STM3: AA 05 00 D9 C4
		if (DMA_RX_UART4_BUFFER[i] == (int) 0x00 && DMA_RX_UART4_BUFFER[i + 1] == (int) 0xD9
 8002c26:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002c2a:	b953      	cbnz	r3, 8002c42 <time_log+0x26>
 8002c2c:	7823      	ldrb	r3, [r4, #0]
 8002c2e:	2bd9      	cmp	r3, #217	; 0xd9
 8002c30:	d107      	bne.n	8002c42 <time_log+0x26>
						&& DMA_RX_UART4_BUFFER[i + 2] == (int) 0xC4) {
 8002c32:	7863      	ldrb	r3, [r4, #1]
 8002c34:	2bc4      	cmp	r3, #196	; 0xc4
 8002c36:	d104      	bne.n	8002c42 <time_log+0x26>
			HAL_UART_Transmit_DMA(&huart3, time, TIME_LENGTH);
 8002c38:	2206      	movs	r2, #6
 8002c3a:	4631      	mov	r1, r6
 8002c3c:	4807      	ldr	r0, [pc, #28]	; (8002c5c <time_log+0x40>)
 8002c3e:	f7ff f903 	bl	8001e48 <HAL_UART_Transmit_DMA>
/*
 * Sends the time for when STM3 did send its message on UART3 (FPGA)
 */
void time_log(uint8_t* time) {

	for (int i = 0; i < UART_BUFFER; i++) {
 8002c42:	42ac      	cmp	r4, r5
 8002c44:	d1ef      	bne.n	8002c26 <time_log+0xa>
						&& DMA_RX_UART4_BUFFER[i + 2] == (int) 0xC4) {
			HAL_UART_Transmit_DMA(&huart3, time, TIME_LENGTH);

		}
	}
	memset(&DMA_RX_UART4_BUFFER, 0x00, UART_BUFFER );
 8002c46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	4802      	ldr	r0, [pc, #8]	; (8002c58 <time_log+0x3c>)
}
 8002c4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						&& DMA_RX_UART4_BUFFER[i + 2] == (int) 0xC4) {
			HAL_UART_Transmit_DMA(&huart3, time, TIME_LENGTH);

		}
	}
	memset(&DMA_RX_UART4_BUFFER, 0x00, UART_BUFFER );
 8002c52:	f000 be09 	b.w	8003868 <memset>
 8002c56:	bf00      	nop
 8002c58:	20000398 	.word	0x20000398
 8002c5c:	20000594 	.word	0x20000594

08002c60 <send_to_VHF>:
 * send_to_VHF is a soft UART and send on 2400 baud, change us to change the baud rate
 * 416us 2400 baud
 * 208us 4800 baud
 * 104us 9600 baud
 */
void send_to_VHF(uint8_t* Data, uint8_t data_length) {
 8002c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c62:	4604      	mov	r4, r0
 8002c64:	460d      	mov	r5, r1

	HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002c66:	481a      	ldr	r0, [pc, #104]	; (8002cd0 <send_to_VHF+0x70>)
 8002c68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c6c:	f7fd fdf8 	bl	8000860 <HAL_GPIO_TogglePin>
 8002c70:	3d01      	subs	r5, #1
 8002c72:	1e66      	subs	r6, r4, #1
 8002c74:	442c      	add	r4, r5

	// Delay for uart at 2400 baud
	int us = 416;
	for (uint8_t i = 0; i < data_length; i++) {
 8002c76:	42a6      	cmp	r6, r4
 8002c78:	d023      	beq.n	8002cc2 <send_to_VHF+0x62>
		HAL_GPIO_WritePin(GPIOB, UART_EMUL_TX_Pin, GPIO_PIN_RESET);
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c80:	4813      	ldr	r0, [pc, #76]	; (8002cd0 <send_to_VHF+0x70>)
 8002c82:	f7fd fde9 	bl	8000858 <HAL_GPIO_WritePin>
		DWT_Delay_us(us);
 8002c86:	f7ff ff5f 	bl	8002b48 <DWT_Delay_us.constprop.0>
		uint8_t byte = Data[i];
 8002c8a:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8002c8e:	2500      	movs	r5, #0
		for (uint8_t u = 0; u < 8; u++) {
			if (((byte >> u) & 0x1) == 0x1) {
 8002c90:	fa47 f205 	asr.w	r2, r7, r5
 8002c94:	f012 0201 	ands.w	r2, r2, #1
				HAL_GPIO_WritePin(GPIOB, UART_EMUL_TX_Pin, GPIO_PIN_SET);
 8002c98:	bf18      	it	ne
 8002c9a:	2201      	movne	r2, #1
 8002c9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ca0:	480b      	ldr	r0, [pc, #44]	; (8002cd0 <send_to_VHF+0x70>)
 8002ca2:	3501      	adds	r5, #1
 8002ca4:	f7fd fdd8 	bl	8000858 <HAL_GPIO_WritePin>
			}
			if (((byte >> u) & 0x01) == 0x00) {
				HAL_GPIO_WritePin(GPIOB, UART_EMUL_TX_Pin, GPIO_PIN_RESET);
			}

			DWT_Delay_us(us);
 8002ca8:	f7ff ff4e 	bl	8002b48 <DWT_Delay_us.constprop.0>
	int us = 416;
	for (uint8_t i = 0; i < data_length; i++) {
		HAL_GPIO_WritePin(GPIOB, UART_EMUL_TX_Pin, GPIO_PIN_RESET);
		DWT_Delay_us(us);
		uint8_t byte = Data[i];
		for (uint8_t u = 0; u < 8; u++) {
 8002cac:	2d08      	cmp	r5, #8
 8002cae:	d1ef      	bne.n	8002c90 <send_to_VHF+0x30>
				HAL_GPIO_WritePin(GPIOB, UART_EMUL_TX_Pin, GPIO_PIN_RESET);
			}

			DWT_Delay_us(us);
		}
		HAL_GPIO_WritePin(GPIOB, UART_EMUL_TX_Pin, GPIO_PIN_SET);
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cb6:	4806      	ldr	r0, [pc, #24]	; (8002cd0 <send_to_VHF+0x70>)
 8002cb8:	f7fd fdce 	bl	8000858 <HAL_GPIO_WritePin>
		DWT_Delay_us(us);
 8002cbc:	f7ff ff44 	bl	8002b48 <DWT_Delay_us.constprop.0>
 8002cc0:	e7d9      	b.n	8002c76 <send_to_VHF+0x16>
	}
	HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002cc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cc6:	4802      	ldr	r0, [pc, #8]	; (8002cd0 <send_to_VHF+0x70>)
}
 8002cc8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			DWT_Delay_us(us);
		}
		HAL_GPIO_WritePin(GPIOB, UART_EMUL_TX_Pin, GPIO_PIN_SET);
		DWT_Delay_us(us);
	}
	HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002ccc:	f7fd bdc8 	b.w	8000860 <HAL_GPIO_TogglePin>
 8002cd0:	40020400 	.word	0x40020400

08002cd4 <parse_nmea>:
}

/*
 * Parses the received message from the commercial GPS into valid coordinates
 */
uint8_t * parse_nmea(uint8_t* uart_buffer) {
 8002cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
	static uint8_t send_stm3[27]; // 21 for only coordinates 27 with time, 6 last is the time

	int send_index = 0;
	int time_index = 0;

	for (int i = 0; i < UART_BUFFER; i++) {
 8002cd6:	2300      	movs	r3, #0
					send_stm3[time_index+21] = uart_buffer[i];
					time_index++;
				}
				if (numb_comma >= 2 && uart_buffer[i] != (int) ',') { //
				//HAL_UART_Transmit(&huart3, &uart_buffer[i], 1, 5);
					send_stm3[send_index] = uart_buffer[i];
 8002cd8:	4d19      	ldr	r5, [pc, #100]	; (8002d40 <parse_nmea+0x6c>)
 */
uint8_t * parse_nmea(uint8_t* uart_buffer) {
	static uint8_t send_stm3[27]; // 21 for only coordinates 27 with time, 6 last is the time

	int send_index = 0;
	int time_index = 0;
 8002cda:	461c      	mov	r4, r3
 * Parses the received message from the commercial GPS into valid coordinates
 */
uint8_t * parse_nmea(uint8_t* uart_buffer) {
	static uint8_t send_stm3[27]; // 21 for only coordinates 27 with time, 6 last is the time

	int send_index = 0;
 8002cdc:	4619      	mov	r1, r3
	int time_index = 0;

	for (int i = 0; i < UART_BUFFER; i++) {
		if (uart_buffer[i] == (int) 'G' && uart_buffer[i + 1] == (int) 'G'
 8002cde:	5cc2      	ldrb	r2, [r0, r3]
 8002ce0:	2a47      	cmp	r2, #71	; 0x47
 8002ce2:	d128      	bne.n	8002d36 <parse_nmea+0x62>
 8002ce4:	18c2      	adds	r2, r0, r3
 8002ce6:	7856      	ldrb	r6, [r2, #1]
 8002ce8:	2e47      	cmp	r6, #71	; 0x47
 8002cea:	d124      	bne.n	8002d36 <parse_nmea+0x62>
				&& uart_buffer[i + 2] == (int) 'A') {
 8002cec:	7892      	ldrb	r2, [r2, #2]
 8002cee:	2a41      	cmp	r2, #65	; 0x41
 8002cf0:	d121      	bne.n	8002d36 <parse_nmea+0x62>
			//HAL_UART_Transmit(&huart3, &uart_command[i+1], 1, 5);
			int numb_comma = 0;
			//HAL_UART_Transmit(&huart3, (int)'', 1, 5);
			for (i = i + 2; i < UART_BUFFER; i++) {
 8002cf2:	3302      	adds	r3, #2

	for (int i = 0; i < UART_BUFFER; i++) {
		if (uart_buffer[i] == (int) 'G' && uart_buffer[i + 1] == (int) 'G'
				&& uart_buffer[i + 2] == (int) 'A') {
			//HAL_UART_Transmit(&huart3, &uart_command[i+1], 1, 5);
			int numb_comma = 0;
 8002cf4:	2200      	movs	r2, #0
			//HAL_UART_Transmit(&huart3, (int)'', 1, 5);
			for (i = i + 2; i < UART_BUFFER; i++) {
 8002cf6:	2bff      	cmp	r3, #255	; 0xff
 8002cf8:	dc1b      	bgt.n	8002d32 <parse_nmea+0x5e>
				if (uart_buffer[i] == (int) ',') {
 8002cfa:	5cc6      	ldrb	r6, [r0, r3]
 8002cfc:	2e2c      	cmp	r6, #44	; 0x2c
					numb_comma++;
					i++;
 8002cfe:	bf04      	itt	eq
 8002d00:	3301      	addeq	r3, #1
			//HAL_UART_Transmit(&huart3, &uart_command[i+1], 1, 5);
			int numb_comma = 0;
			//HAL_UART_Transmit(&huart3, (int)'', 1, 5);
			for (i = i + 2; i < UART_BUFFER; i++) {
				if (uart_buffer[i] == (int) ',') {
					numb_comma++;
 8002d02:	3201      	addeq	r2, #1
					i++;
				}
				if (uart_buffer[i] == (int) '.') {
 8002d04:	5cc6      	ldrb	r6, [r0, r3]
 8002d06:	2e2e      	cmp	r6, #46	; 0x2e
					i++;
 8002d08:	bf08      	it	eq
 8002d0a:	3301      	addeq	r3, #1
				}
				if(numb_comma == 1){
 8002d0c:	2a01      	cmp	r2, #1
 8002d0e:	d104      	bne.n	8002d1a <parse_nmea+0x46>
					send_stm3[time_index+21] = uart_buffer[i];
 8002d10:	192e      	adds	r6, r5, r4
 8002d12:	5cc7      	ldrb	r7, [r0, r3]
 8002d14:	7577      	strb	r7, [r6, #21]
					time_index++;
 8002d16:	3401      	adds	r4, #1
 8002d18:	e009      	b.n	8002d2e <parse_nmea+0x5a>
				}
				if (numb_comma >= 2 && uart_buffer[i] != (int) ',') { //
 8002d1a:	dd08      	ble.n	8002d2e <parse_nmea+0x5a>
 8002d1c:	5cc6      	ldrb	r6, [r0, r3]
 8002d1e:	2e2c      	cmp	r6, #44	; 0x2c
				//HAL_UART_Transmit(&huart3, &uart_buffer[i], 1, 5);
					send_stm3[send_index] = uart_buffer[i];
 8002d20:	bf1c      	itt	ne
 8002d22:	546e      	strbne	r6, [r5, r1]
					send_index++;
 8002d24:	3101      	addne	r1, #1
				}
				if (numb_comma == 6) {
					i = UART_BUFFER;
 8002d26:	2a06      	cmp	r2, #6
 8002d28:	bf08      	it	eq
 8002d2a:	f44f 7380 	moveq.w	r3, #256	; 0x100
		if (uart_buffer[i] == (int) 'G' && uart_buffer[i + 1] == (int) 'G'
				&& uart_buffer[i + 2] == (int) 'A') {
			//HAL_UART_Transmit(&huart3, &uart_command[i+1], 1, 5);
			int numb_comma = 0;
			//HAL_UART_Transmit(&huart3, (int)'', 1, 5);
			for (i = i + 2; i < UART_BUFFER; i++) {
 8002d2e:	3301      	adds	r3, #1
 8002d30:	e7e1      	b.n	8002cf6 <parse_nmea+0x22>
				}
				if (numb_comma == 6) {
					i = UART_BUFFER;
				}
			}
			i = UART_BUFFER;
 8002d32:	f44f 7380 	mov.w	r3, #256	; 0x100
	static uint8_t send_stm3[27]; // 21 for only coordinates 27 with time, 6 last is the time

	int send_index = 0;
	int time_index = 0;

	for (int i = 0; i < UART_BUFFER; i++) {
 8002d36:	3301      	adds	r3, #1
 8002d38:	2bff      	cmp	r3, #255	; 0xff
 8002d3a:	ddd0      	ble.n	8002cde <parse_nmea+0xa>
		}
	}

	send_index = 0;
	return send_stm3;
}
 8002d3c:	4800      	ldr	r0, [pc, #0]	; (8002d40 <parse_nmea+0x6c>)
 8002d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d40:	2000006d 	.word	0x2000006d

08002d44 <CrcCalculate>:
// from the STM3.
//
// MISRA C types are used to clearly communicate the size of the variables.
//
uint16_t CrcCalculate(uint8_t* array, uint8_t length) {
	uint16_t crc = 0xFFFF;
 8002d44:	f64f 73ff 	movw	r3, #65535	; 0xffff
	uint8_t x;
	// Step through each byte in the array.
	while (length--) {
 8002d48:	3901      	subs	r1, #1
 8002d4a:	b2c9      	uxtb	r1, r1
 8002d4c:	29ff      	cmp	r1, #255	; 0xff
 8002d4e:	d014      	beq.n	8002d7a <CrcCalculate+0x36>
		// XOR the CRC with the next byte in the array.
		crc = crc ^ (uint16_t) *array++;
 8002d50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d54:	4053      	eors	r3, r2
 8002d56:	2208      	movs	r2, #8
		// Step through each bit in the byte.
		for (x = 0; x < 8; x++) {
			if (crc & 0x0001)
 8002d58:	f013 0f01 	tst.w	r3, #1
 8002d5c:	ea4f 0353 	mov.w	r3, r3, lsr #1
				crc = (crc >> 1) ^ 0x8408;
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	bf18      	it	ne
 8002d64:	f483 4304 	eorne.w	r3, r3, #33792	; 0x8400
 8002d68:	f102 32ff 	add.w	r2, r2, #4294967295
 8002d6c:	bf18      	it	ne
 8002d6e:	f083 0308 	eorne.w	r3, r3, #8
	// Step through each byte in the array.
	while (length--) {
		// XOR the CRC with the next byte in the array.
		crc = crc ^ (uint16_t) *array++;
		// Step through each bit in the byte.
		for (x = 0; x < 8; x++) {
 8002d72:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 8002d76:	d1ef      	bne.n	8002d58 <CrcCalculate+0x14>
 8002d78:	e7e6      	b.n	8002d48 <CrcCalculate+0x4>
			else
				crc >>= 1;
		}
	}
	// Invert and return the calculated CRC.
	return ~crc;
 8002d7a:	43d8      	mvns	r0, r3
}
 8002d7c:	b280      	uxth	r0, r0
 8002d7e:	4770      	bx	lr

08002d80 <send_to_stm3>:
}

/*
 * send_to_stm3 takes adds required preamble bytes and CRC to UART4_buffer
 */
void send_to_stm3(uint8_t* send_stm3, uint8_t data_length) {
 8002d80:	b538      	push	{r3, r4, r5, lr}
	static uint8_t message[STM3_DATA];
	//*message = (uint8_t*)malloc(sizeof(uint8_t)*(data_length+5));
	//uint8_t length = data_length+3;
	message[0] = 0xAA;
 8002d82:	4c0e      	ldr	r4, [pc, #56]	; (8002dbc <send_to_stm3+0x3c>)
 8002d84:	23aa      	movs	r3, #170	; 0xaa
 8002d86:	7023      	strb	r3, [r4, #0]
	message[1] = 0x1A; // 0x1A = 26
 8002d88:	231a      	movs	r3, #26
 8002d8a:	7063      	strb	r3, [r4, #1]
	message[2] = 0x00;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	70a3      	strb	r3, [r4, #2]
	for (int i = 0; i < data_length; i++) {
 8002d90:	428b      	cmp	r3, r1
 8002d92:	da04      	bge.n	8002d9e <send_to_stm3+0x1e>
		message[i + 3] = send_stm3[i]; //send_stm3[i];
 8002d94:	18e2      	adds	r2, r4, r3
 8002d96:	5cc5      	ldrb	r5, [r0, r3]
 8002d98:	70d5      	strb	r5, [r2, #3]
	//*message = (uint8_t*)malloc(sizeof(uint8_t)*(data_length+5));
	//uint8_t length = data_length+3;
	message[0] = 0xAA;
	message[1] = 0x1A; // 0x1A = 26
	message[2] = 0x00;
	for (int i = 0; i < data_length; i++) {
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	e7f8      	b.n	8002d90 <send_to_stm3+0x10>
		message[i + 3] = send_stm3[i]; //send_stm3[i];
	}

	uint8_t CRC_array[2];

	uint16_t crc = CrcCalculate(message, 24);
 8002d9e:	2118      	movs	r1, #24
 8002da0:	4806      	ldr	r0, [pc, #24]	; (8002dbc <send_to_stm3+0x3c>)
 8002da2:	f7ff ffcf 	bl	8002d44 <CrcCalculate>
	message[24] = crc & 0xff;
	message[25] = (crc >> 8);

	for (int i = 0; i < STM3_DATA; i++) {
		DMA_TX_UART4_BUFFER[i] = message[i];
 8002da6:	4a06      	ldr	r2, [pc, #24]	; (8002dc0 <send_to_stm3+0x40>)
	}

	uint8_t CRC_array[2];

	uint16_t crc = CrcCalculate(message, 24);
	message[24] = crc & 0xff;
 8002da8:	7620      	strb	r0, [r4, #24]
	message[25] = (crc >> 8);
 8002daa:	0a00      	lsrs	r0, r0, #8
 8002dac:	7660      	strb	r0, [r4, #25]

	for (int i = 0; i < STM3_DATA; i++) {
 8002dae:	2300      	movs	r3, #0
		DMA_TX_UART4_BUFFER[i] = message[i];
 8002db0:	5ce1      	ldrb	r1, [r4, r3]
 8002db2:	5499      	strb	r1, [r3, r2]

	uint16_t crc = CrcCalculate(message, 24);
	message[24] = crc & 0xff;
	message[25] = (crc >> 8);

	for (int i = 0; i < STM3_DATA; i++) {
 8002db4:	3301      	adds	r3, #1
 8002db6:	2b1a      	cmp	r3, #26
 8002db8:	d1fa      	bne.n	8002db0 <send_to_stm3+0x30>
		DMA_TX_UART4_BUFFER[i] = message[i];
	}
}
 8002dba:	bd38      	pop	{r3, r4, r5, pc}
 8002dbc:	20000052 	.word	0x20000052
 8002dc0:	20000001 	.word	0x20000001

08002dc4 <main>:

/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

	int main(void) {
 8002dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dc8:	b093      	sub	sp, #76	; 0x4c
static void MX_GPIO_Init(void) {

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8002dca:	2500      	movs	r5, #0
 8002dcc:	4eaf      	ldr	r6, [pc, #700]	; (800308c <main+0x2c8>)
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002dce:	f7fd fa0f 	bl	80001f0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002dd2:	f7ff fecd 	bl	8002b70 <SystemClock_Config>
static void MX_GPIO_Init(void) {

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8002dd6:	9503      	str	r5, [sp, #12]
 8002dd8:	6b33      	ldr	r3, [r6, #48]	; 0x30
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, STM3_RESET_Pin | STM3_RTS_Pin | COM_GPS_REST_Pin,
 8002dda:	48ad      	ldr	r0, [pc, #692]	; (8003090 <main+0x2cc>)
static void MX_GPIO_Init(void) {

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8002ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002de0:	6333      	str	r3, [r6, #48]	; 0x30
 8002de2:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de8:	9303      	str	r3, [sp, #12]
 8002dea:	9b03      	ldr	r3, [sp, #12]
	;
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8002dec:	9504      	str	r5, [sp, #16]
 8002dee:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002df0:	f043 0304 	orr.w	r3, r3, #4
 8002df4:	6333      	str	r3, [r6, #48]	; 0x30
 8002df6:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	9304      	str	r3, [sp, #16]
 8002dfe:	9b04      	ldr	r3, [sp, #16]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8002e00:	9505      	str	r5, [sp, #20]
 8002e02:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6333      	str	r3, [r6, #48]	; 0x30
 8002e0a:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	9305      	str	r3, [sp, #20]
 8002e12:	9b05      	ldr	r3, [sp, #20]
	;
	__HAL_RCC_GPIOE_CLK_ENABLE()
 8002e14:	9506      	str	r5, [sp, #24]
 8002e16:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002e18:	f043 0310 	orr.w	r3, r3, #16
 8002e1c:	6333      	str	r3, [r6, #48]	; 0x30
 8002e1e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002e20:	f003 0310 	and.w	r3, r3, #16
 8002e24:	9306      	str	r3, [sp, #24]
 8002e26:	9b06      	ldr	r3, [sp, #24]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8002e28:	9507      	str	r5, [sp, #28]
 8002e2a:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002e2c:	f043 0302 	orr.w	r3, r3, #2
 8002e30:	6333      	str	r3, [r6, #48]	; 0x30
 8002e32:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	9307      	str	r3, [sp, #28]
 8002e3a:	9b07      	ldr	r3, [sp, #28]
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8002e3c:	9508      	str	r5, [sp, #32]
 8002e3e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002e40:	f043 0308 	orr.w	r3, r3, #8
 8002e44:	6333      	str	r3, [r6, #48]	; 0x30
 8002e46:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002e48:	f003 0308 	and.w	r3, r3, #8
 8002e4c:	9308      	str	r3, [sp, #32]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, STM3_RESET_Pin | STM3_RTS_Pin | COM_GPS_REST_Pin,
 8002e4e:	462a      	mov	r2, r5
 8002e50:	f640 010c 	movw	r1, #2060	; 0x80c
	;
	__HAL_RCC_GPIOE_CLK_ENABLE()
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8002e54:	9b08      	ldr	r3, [sp, #32]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, STM3_RESET_Pin | STM3_RTS_Pin | COM_GPS_REST_Pin,
 8002e56:	f7fd fcff 	bl	8000858 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED2_Pin | LED1_Pin, GPIO_PIN_SET);
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8002e60:	488c      	ldr	r0, [pc, #560]	; (8003094 <main+0x2d0>)
 8002e62:	f7fd fcf9 	bl	8000858 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(UART_EMUL_TX_GPIO_Port, UART_EMUL_TX_Pin, GPIO_PIN_RESET);
 8002e66:	462a      	mov	r2, r5
 8002e68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e6c:	4889      	ldr	r0, [pc, #548]	; (8003094 <main+0x2d0>)
 8002e6e:	f7fd fcf3 	bl	8000858 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, BU_3_Pin | BU_2_Pin | BU_1_Pin, GPIO_PIN_RESET);
 8002e72:	462a      	mov	r2, r5
 8002e74:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8002e78:	4887      	ldr	r0, [pc, #540]	; (8003098 <main+0x2d4>)
 8002e7a:	f7fd fced 	bl	8000858 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SD_SW_B_GPIO_Port, SD_SW_B_Pin, GPIO_PIN_RESET);
 8002e7e:	462a      	mov	r2, r5
 8002e80:	2140      	movs	r1, #64	; 0x40
 8002e82:	4886      	ldr	r0, [pc, #536]	; (800309c <main+0x2d8>)
 8002e84:	f7fd fce8 	bl	8000858 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : STM3_CTS_Pin */
	GPIO_InitStruct.Pin = STM3_CTS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(STM3_CTS_GPIO_Port, &GPIO_InitStruct);
 8002e88:	ac0b      	add	r4, sp, #44	; 0x2c

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SD_SW_B_GPIO_Port, SD_SW_B_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : STM3_CTS_Pin */
	GPIO_InitStruct.Pin = STM3_CTS_Pin;
 8002e8a:	2308      	movs	r3, #8
 8002e8c:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(STM3_CTS_GPIO_Port, &GPIO_InitStruct);
 8002e8e:	4621      	mov	r1, r4
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SD_SW_B_GPIO_Port, SD_SW_B_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : STM3_CTS_Pin */
	GPIO_InitStruct.Pin = STM3_CTS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e90:	4b83      	ldr	r3, [pc, #524]	; (80030a0 <main+0x2dc>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(STM3_CTS_GPIO_Port, &GPIO_InitStruct);
 8002e92:	4882      	ldr	r0, [pc, #520]	; (800309c <main+0x2d8>)
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SD_SW_B_GPIO_Port, SD_SW_B_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : STM3_CTS_Pin */
	GPIO_InitStruct.Pin = STM3_CTS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e94:	930c      	str	r3, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(STM3_CTS_GPIO_Port, &GPIO_InitStruct);

	/*Configure GPIO pins : STM3_RESET_Pin STM3_RTS_Pin COM_GPS_REST_Pin */
	GPIO_InitStruct.Pin = STM3_RESET_Pin | STM3_RTS_Pin | COM_GPS_REST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e96:	2701      	movs	r7, #1
	HAL_GPIO_WritePin(SD_SW_B_GPIO_Port, SD_SW_B_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : STM3_CTS_Pin */
	GPIO_InitStruct.Pin = STM3_CTS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e98:	950d      	str	r5, [sp, #52]	; 0x34
	HAL_GPIO_Init(STM3_CTS_GPIO_Port, &GPIO_InitStruct);
 8002e9a:	f7fd fbf7 	bl	800068c <HAL_GPIO_Init>

	/*Configure GPIO pins : STM3_RESET_Pin STM3_RTS_Pin COM_GPS_REST_Pin */
	GPIO_InitStruct.Pin = STM3_RESET_Pin | STM3_RTS_Pin | COM_GPS_REST_Pin;
 8002e9e:	f640 030c 	movw	r3, #2060	; 0x80c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	487a      	ldr	r0, [pc, #488]	; (8003090 <main+0x2cc>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(STM3_CTS_GPIO_Port, &GPIO_InitStruct);

	/*Configure GPIO pins : STM3_RESET_Pin STM3_RTS_Pin COM_GPS_REST_Pin */
	GPIO_InitStruct.Pin = STM3_RESET_Pin | STM3_RTS_Pin | COM_GPS_REST_Pin;
 8002ea6:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ea8:	970c      	str	r7, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eaa:	950d      	str	r5, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eac:	950e      	str	r5, [sp, #56]	; 0x38
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eae:	f7fd fbed 	bl	800068c <HAL_GPIO_Init>

	/*Configure GPIO pins : LED2_Pin UART_EMUL_TX_Pin LED1_Pin */
	GPIO_InitStruct.Pin = LED2_Pin | UART_EMUL_TX_Pin | LED1_Pin;
 8002eb2:	f44f 5344 	mov.w	r3, #12544	; 0x3100
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb6:	4621      	mov	r1, r4
 8002eb8:	4876      	ldr	r0, [pc, #472]	; (8003094 <main+0x2d0>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/*Configure GPIO pins : LED2_Pin UART_EMUL_TX_Pin LED1_Pin */
	GPIO_InitStruct.Pin = LED2_Pin | UART_EMUL_TX_Pin | LED1_Pin;
 8002eba:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ebc:	970c      	str	r7, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	950d      	str	r5, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec0:	950e      	str	r5, [sp, #56]	; 0x38
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec2:	f7fd fbe3 	bl	800068c <HAL_GPIO_Init>

	/*Configure GPIO pins : BU_3_Pin BU_2_Pin BU_1_Pin */
	GPIO_InitStruct.Pin = BU_3_Pin | BU_2_Pin | BU_1_Pin;
 8002ec6:	f44f 6360 	mov.w	r3, #3584	; 0xe00
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eca:	4621      	mov	r1, r4
 8002ecc:	4872      	ldr	r0, [pc, #456]	; (8003098 <main+0x2d4>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

	/*Configure GPIO pins : BU_3_Pin BU_2_Pin BU_1_Pin */
	GPIO_InitStruct.Pin = BU_3_Pin | BU_2_Pin | BU_1_Pin;
 8002ece:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed0:	970c      	str	r7, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed2:	950d      	str	r5, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed4:	950e      	str	r5, [sp, #56]	; 0x38
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed6:	f7fd fbd9 	bl	800068c <HAL_GPIO_Init>

	/*Configure GPIO pin : SD_SW_B_Pin */
	GPIO_InitStruct.Pin = SD_SW_B_Pin;
 8002eda:	2340      	movs	r3, #64	; 0x40
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(SD_SW_B_GPIO_Port, &GPIO_InitStruct);
 8002edc:	4621      	mov	r1, r4
 8002ede:	486f      	ldr	r0, [pc, #444]	; (800309c <main+0x2d8>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

	/*Configure GPIO pin : SD_SW_B_Pin */
	GPIO_InitStruct.Pin = SD_SW_B_Pin;
 8002ee0:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ee2:	970c      	str	r7, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee4:	950d      	str	r5, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee6:	950e      	str	r5, [sp, #56]	; 0x38
	HAL_GPIO_Init(SD_SW_B_GPIO_Port, &GPIO_InitStruct);
 8002ee8:	f7fd fbd0 	bl	800068c <HAL_GPIO_Init>

	/*Configure GPIO pin : SD_SW_A_Pin */
	GPIO_InitStruct.Pin = SD_SW_A_Pin;
 8002eec:	2380      	movs	r3, #128	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(SD_SW_A_GPIO_Port, &GPIO_InitStruct);
 8002eee:	4621      	mov	r1, r4
 8002ef0:	486a      	ldr	r0, [pc, #424]	; (800309c <main+0x2d8>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(SD_SW_B_GPIO_Port, &GPIO_InitStruct);

	/*Configure GPIO pin : SD_SW_A_Pin */
	GPIO_InitStruct.Pin = SD_SW_A_Pin;
 8002ef2:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ef4:	950c      	str	r5, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef6:	950d      	str	r5, [sp, #52]	; 0x34
	HAL_GPIO_Init(SD_SW_A_GPIO_Port, &GPIO_InitStruct);
 8002ef8:	f7fd fbc8 	bl	800068c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002efc:	462a      	mov	r2, r5
 8002efe:	4629      	mov	r1, r5
 8002f00:	2009      	movs	r0, #9
 8002f02:	f7fd f9bf 	bl	8000284 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002f06:	2009      	movs	r0, #9
 8002f08:	f7fd f9f0 	bl	80002ec <HAL_NVIC_EnableIRQ>
/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE()
 8002f0c:	9501      	str	r5, [sp, #4]
 8002f0e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002f10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f14:	6333      	str	r3, [r6, #48]	; 0x30
 8002f16:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002f18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f1c:	9301      	str	r3, [sp, #4]
 8002f1e:	9b01      	ldr	r3, [sp, #4]
	;
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002f20:	9502      	str	r5, [sp, #8]
 8002f22:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002f24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f28:	6333      	str	r3, [r6, #48]	; 0x30
 8002f2a:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8002f2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
	;

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002f30:	462a      	mov	r2, r5
 8002f32:	4629      	mov	r1, r5
 */
static void MX_DMA_Init(void) {
	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE()
	;
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002f34:	9302      	str	r3, [sp, #8]
	;

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002f36:	200c      	movs	r0, #12
 */
static void MX_DMA_Init(void) {
	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE()
	;
	__HAL_RCC_DMA1_CLK_ENABLE()
 8002f38:	9b02      	ldr	r3, [sp, #8]
	;

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002f3a:	f7fd f9a3 	bl	8000284 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002f3e:	200c      	movs	r0, #12
 8002f40:	f7fd f9d4 	bl	80002ec <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002f44:	462a      	mov	r2, r5
 8002f46:	4629      	mov	r1, r5
 8002f48:	200d      	movs	r0, #13
 8002f4a:	f7fd f99b 	bl	8000284 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002f4e:	200d      	movs	r0, #13
 8002f50:	f7fd f9cc 	bl	80002ec <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002f54:	462a      	mov	r2, r5
 8002f56:	4629      	mov	r1, r5
 8002f58:	200e      	movs	r0, #14
 8002f5a:	f7fd f993 	bl	8000284 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002f5e:	200e      	movs	r0, #14
 8002f60:	f7fd f9c4 	bl	80002ec <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002f64:	462a      	mov	r2, r5
 8002f66:	4629      	mov	r1, r5
 8002f68:	200f      	movs	r0, #15
 8002f6a:	f7fd f98b 	bl	8000284 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002f6e:	200f      	movs	r0, #15
 8002f70:	f7fd f9bc 	bl	80002ec <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002f74:	462a      	mov	r2, r5
 8002f76:	4629      	mov	r1, r5
 8002f78:	203a      	movs	r0, #58	; 0x3a
 8002f7a:	f7fd f983 	bl	8000284 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002f7e:	203a      	movs	r0, #58	; 0x3a
 8002f80:	f7fd f9b4 	bl	80002ec <HAL_NVIC_EnableIRQ>
static void MX_FSMC_Init(void) {
	FSMC_NORSRAM_TimingTypeDef Timing;

	/** Perform the NOR1 memory initialization sequence
	 */
	hnor1.Instance = FSMC_NORSRAM_DEVICE;
 8002f84:	4847      	ldr	r0, [pc, #284]	; (80030a4 <main+0x2e0>)
	Timing.AddressHoldTime = 15;
	Timing.DataSetupTime = 255;
	Timing.BusTurnAroundDuration = 15;
	Timing.CLKDivision = 16;
	Timing.DataLatency = 17;
	Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8002f86:	9511      	str	r5, [sp, #68]	; 0x44
static void MX_FSMC_Init(void) {
	FSMC_NORSRAM_TimingTypeDef Timing;

	/** Perform the NOR1 memory initialization sequence
	 */
	hnor1.Instance = FSMC_NORSRAM_DEVICE;
 8002f88:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002f8c:	6003      	str	r3, [r0, #0]
	hnor1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002f8e:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8002f92:	6043      	str	r3, [r0, #4]
	/* hnor1.Init */
	hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
	hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
 8002f94:	2302      	movs	r3, #2
 8002f96:	60c3      	str	r3, [r0, #12]
	hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
 8002f98:	2308      	movs	r3, #8
 8002f9a:	6103      	str	r3, [r0, #16]
	hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
	hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
	hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
	hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
	/* Timing */
	Timing.AddressSetupTime = 15;
 8002f9c:	230f      	movs	r3, #15
	Timing.AddressHoldTime = 15;
	Timing.DataSetupTime = 255;
 8002f9e:	22ff      	movs	r2, #255	; 0xff
	hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
	hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
	hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
	hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
	/* Timing */
	Timing.AddressSetupTime = 15;
 8002fa0:	930b      	str	r3, [sp, #44]	; 0x2c
	Timing.AddressHoldTime = 15;
 8002fa2:	930c      	str	r3, [sp, #48]	; 0x30
	Timing.DataSetupTime = 255;
	Timing.BusTurnAroundDuration = 15;
 8002fa4:	930e      	str	r3, [sp, #56]	; 0x38
	Timing.CLKDivision = 16;
 8002fa6:	2310      	movs	r3, #16
	/* hnor1.Init */
	hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
	hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
	hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
	hnor1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_8;
	hnor1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_ENABLE;
 8002fa8:	f44f 7880 	mov.w	r8, #256	; 0x100
	hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
	hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
	/* Timing */
	Timing.AddressSetupTime = 15;
	Timing.AddressHoldTime = 15;
	Timing.DataSetupTime = 255;
 8002fac:	920d      	str	r2, [sp, #52]	; 0x34
	Timing.BusTurnAroundDuration = 15;
	Timing.CLKDivision = 16;
 8002fae:	930f      	str	r3, [sp, #60]	; 0x3c
	Timing.DataLatency = 17;
	Timing.AccessMode = FSMC_ACCESS_MODE_A;
	/* ExtTiming */

	if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK) {
 8002fb0:	462a      	mov	r2, r5
	Timing.AddressSetupTime = 15;
	Timing.AddressHoldTime = 15;
	Timing.DataSetupTime = 255;
	Timing.BusTurnAroundDuration = 15;
	Timing.CLKDivision = 16;
	Timing.DataLatency = 17;
 8002fb2:	2311      	movs	r3, #17
	Timing.AccessMode = FSMC_ACCESS_MODE_A;
	/* ExtTiming */

	if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK) {
 8002fb4:	4621      	mov	r1, r4
	/** Perform the NOR1 memory initialization sequence
	 */
	hnor1.Instance = FSMC_NORSRAM_DEVICE;
	hnor1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
	/* hnor1.Init */
	hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8002fb6:	6085      	str	r5, [r0, #8]
	hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
	hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
	hnor1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_8;
 8002fb8:	6145      	str	r5, [r0, #20]
	hnor1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_ENABLE;
 8002fba:	f8c0 8018 	str.w	r8, [r0, #24]
	hnor1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002fbe:	61c5      	str	r5, [r0, #28]
	hnor1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002fc0:	6205      	str	r5, [r0, #32]
	hnor1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002fc2:	6245      	str	r5, [r0, #36]	; 0x24
	hnor1.Init.WriteOperation = FSMC_WRITE_OPERATION_DISABLE;
 8002fc4:	6285      	str	r5, [r0, #40]	; 0x28
	hnor1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8002fc6:	62c5      	str	r5, [r0, #44]	; 0x2c
	hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8002fc8:	6305      	str	r5, [r0, #48]	; 0x30
	hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002fca:	6345      	str	r5, [r0, #52]	; 0x34
	hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8002fcc:	6385      	str	r5, [r0, #56]	; 0x38
	hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8002fce:	6445      	str	r5, [r0, #68]	; 0x44
	Timing.AddressSetupTime = 15;
	Timing.AddressHoldTime = 15;
	Timing.DataSetupTime = 255;
	Timing.BusTurnAroundDuration = 15;
	Timing.CLKDivision = 16;
	Timing.DataLatency = 17;
 8002fd0:	9310      	str	r3, [sp, #64]	; 0x40
	Timing.AccessMode = FSMC_ACCESS_MODE_A;
	/* ExtTiming */

	if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK) {
 8002fd2:	f7fd fc57 	bl	8000884 <HAL_NOR_Init>
 8002fd6:	b100      	cbz	r0, 8002fda <main+0x216>
 8002fd8:	e7fe      	b.n	8002fd8 <main+0x214>
}

/* SDIO init function */
static void MX_SDIO_SD_Init(void) {

	hsd.Instance = SDIO;
 8002fda:	4b33      	ldr	r3, [pc, #204]	; (80030a8 <main+0x2e4>)
}

/* UART4 init function */
static void MX_UART4_Init(void) {

	huart4.Instance = UART4;
 8002fdc:	4d33      	ldr	r5, [pc, #204]	; (80030ac <main+0x2e8>)
}

/* SDIO init function */
static void MX_SDIO_SD_Init(void) {

	hsd.Instance = SDIO;
 8002fde:	4a34      	ldr	r2, [pc, #208]	; (80030b0 <main+0x2ec>)
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002fe0:	6058      	str	r0, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002fe2:	6098      	str	r0, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002fe4:	60d8      	str	r0, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002fe6:	6118      	str	r0, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002fe8:	6158      	str	r0, [r3, #20]
	hsd.Init.ClockDiv = 0;
 8002fea:	6198      	str	r0, [r3, #24]
}

/* SDIO init function */
static void MX_SDIO_SD_Init(void) {

	hsd.Instance = SDIO;
 8002fec:	601a      	str	r2, [r3, #0]

/* UART4 init function */
static void MX_UART4_Init(void) {

	huart4.Instance = UART4;
	huart4.Init.BaudRate = 9600;
 8002fee:	4b31      	ldr	r3, [pc, #196]	; (80030b4 <main+0x2f0>)
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002ff0:	60a8      	str	r0, [r5, #8]

/* UART4 init function */
static void MX_UART4_Init(void) {

	huart4.Instance = UART4;
	huart4.Init.BaudRate = 9600;
 8002ff2:	f44f 5a16 	mov.w	sl, #9600	; 0x2580
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
	huart4.Init.StopBits = UART_STOPBITS_1;
 8002ff6:	60e8      	str	r0, [r5, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8002ff8:	6128      	str	r0, [r5, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8002ffa:	f04f 090c 	mov.w	r9, #12
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ffe:	61a8      	str	r0, [r5, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003000:	61e8      	str	r0, [r5, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8003002:	4628      	mov	r0, r5

/* UART4 init function */
static void MX_UART4_Init(void) {

	huart4.Instance = UART4;
	huart4.Init.BaudRate = 9600;
 8003004:	e885 0408 	stmia.w	r5, {r3, sl}
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
	huart4.Init.StopBits = UART_STOPBITS_1;
	huart4.Init.Parity = UART_PARITY_NONE;
	huart4.Init.Mode = UART_MODE_TX_RX;
 8003008:	f8c5 9014 	str.w	r9, [r5, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 800300c:	f7fe feee 	bl	8001dec <HAL_UART_Init>
 8003010:	b100      	cbz	r0, 8003014 <main+0x250>
 8003012:	e7fe      	b.n	8003012 <main+0x24e>
}

/* USART1 init function */
static void MX_USART1_UART_Init(void) {

	huart1.Instance = USART1;
 8003014:	4e28      	ldr	r6, [pc, #160]	; (80030b8 <main+0x2f4>)
 8003016:	4a29      	ldr	r2, [pc, #164]	; (80030bc <main+0x2f8>)
	huart1.Init.BaudRate = 9600;
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003018:	60b0      	str	r0, [r6, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800301a:	60f0      	str	r0, [r6, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800301c:	6130      	str	r0, [r6, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800301e:	61b0      	str	r0, [r6, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003020:	61f0      	str	r0, [r6, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8003022:	4630      	mov	r0, r6

/* USART1 init function */
static void MX_USART1_UART_Init(void) {

	huart1.Instance = USART1;
	huart1.Init.BaudRate = 9600;
 8003024:	e886 0404 	stmia.w	r6, {r2, sl}
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
	huart1.Init.StopBits = UART_STOPBITS_1;
	huart1.Init.Parity = UART_PARITY_NONE;
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003028:	f8c6 9014 	str.w	r9, [r6, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800302c:	f7fe fede 	bl	8001dec <HAL_UART_Init>
 8003030:	b100      	cbz	r0, 8003034 <main+0x270>
 8003032:	e7fe      	b.n	8003032 <main+0x26e>
}

/* USART3 init function */
static void MX_USART3_UART_Init(void) {

	huart3.Instance = USART3;
 8003034:	f8df b090 	ldr.w	fp, [pc, #144]	; 80030c8 <main+0x304>
	huart3.Init.BaudRate = 115200;
 8003038:	4a21      	ldr	r2, [pc, #132]	; (80030c0 <main+0x2fc>)
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800303a:	f8cb 0008 	str.w	r0, [fp, #8]

/* USART3 init function */
static void MX_USART3_UART_Init(void) {

	huart3.Instance = USART3;
	huart3.Init.BaudRate = 115200;
 800303e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
	huart3.Init.StopBits = UART_STOPBITS_1;
 8003042:	f8cb 000c 	str.w	r0, [fp, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8003046:	f8cb 0010 	str.w	r0, [fp, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800304a:	f8cb 0018 	str.w	r0, [fp, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800304e:	f8cb 001c 	str.w	r0, [fp, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8003052:	4658      	mov	r0, fp
	huart3.Instance = USART3;
	huart3.Init.BaudRate = 115200;
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
	huart3.Init.StopBits = UART_STOPBITS_1;
	huart3.Init.Parity = UART_PARITY_NONE;
	huart3.Init.Mode = UART_MODE_TX_RX;
 8003054:	f8cb 9014 	str.w	r9, [fp, #20]

/* USART3 init function */
static void MX_USART3_UART_Init(void) {

	huart3.Instance = USART3;
	huart3.Init.BaudRate = 115200;
 8003058:	e88b 000c 	stmia.w	fp, {r2, r3}
	huart3.Init.StopBits = UART_STOPBITS_1;
	huart3.Init.Parity = UART_PARITY_NONE;
	huart3.Init.Mode = UART_MODE_TX_RX;
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 800305c:	f7fe fec6 	bl	8001dec <HAL_UART_Init>
 8003060:	4681      	mov	r9, r0
 8003062:	b100      	cbz	r0, 8003066 <main+0x2a2>
 8003064:	e7fe      	b.n	8003064 <main+0x2a0>
	MX_FSMC_Init();
	MX_SDIO_SD_Init();
	MX_UART4_Init();
	MX_USART1_UART_Init();
	MX_USART3_UART_Init();
	MX_FATFS_Init();
 8003066:	f7ff fd61 	bl	8002b2c <MX_FATFS_Init>
static void MX_TIM4_Init(void) {

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim4.Instance = TIM4;
 800306a:	f8df a060 	ldr.w	sl, [pc, #96]	; 80030cc <main+0x308>
 800306e:	4915      	ldr	r1, [pc, #84]	; (80030c4 <main+0x300>)
	htim4.Init.Prescaler = 256;
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = 26250;
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003070:	f8ca 9010 	str.w	r9, [sl, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim4.Instance = TIM4;
	htim4.Init.Prescaler = 256;
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003074:	e88a 0302 	stmia.w	sl, {r1, r8, r9}
	htim4.Init.Period = 26250;
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8003078:	4650      	mov	r0, sl
	TIM_MasterConfigTypeDef sMasterConfig;

	htim4.Instance = TIM4;
	htim4.Init.Prescaler = 256;
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = 26250;
 800307a:	f246 618a 	movw	r1, #26250	; 0x668a
 800307e:	f8ca 100c 	str.w	r1, [sl, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8003082:	f7fe fd49 	bl	8001b18 <HAL_TIM_Base_Init>
 8003086:	b318      	cbz	r0, 80030d0 <main+0x30c>
 8003088:	e7fe      	b.n	8003088 <main+0x2c4>
 800308a:	bf00      	nop
 800308c:	40023800 	.word	0x40023800
 8003090:	40020000 	.word	0x40020000
 8003094:	40020400 	.word	0x40020400
 8003098:	40020c00 	.word	0x40020c00
 800309c:	40020800 	.word	0x40020800
 80030a0:	10210000 	.word	0x10210000
 80030a4:	200007d4 	.word	0x200007d4
 80030a8:	20000820 	.word	0x20000820
 80030ac:	200008a4 	.word	0x200008a4
 80030b0:	40012c00 	.word	0x40012c00
 80030b4:	40004c00 	.word	0x40004c00
 80030b8:	20000794 	.word	0x20000794
 80030bc:	40011000 	.word	0x40011000
 80030c0:	40004800 	.word	0x40004800
 80030c4:	40000800 	.word	0x40000800
 80030c8:	20000594 	.word	0x20000594
 80030cc:	200004f8 	.word	0x200004f8
		_Error_Handler(__FILE__, __LINE__);
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 80030d4:	4621      	mov	r1, r4
 80030d6:	4650      	mov	r0, sl
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
		_Error_Handler(__FILE__, __LINE__);
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030d8:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 80030da:	f7fe fb57 	bl	800178c <HAL_TIM_ConfigClockSource>
 80030de:	b100      	cbz	r0, 80030e2 <main+0x31e>
 80030e0:	e7fe      	b.n	80030e0 <main+0x31c>
		_Error_Handler(__FILE__, __LINE__);
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80030e2:	f10d 0924 	add.w	r9, sp, #36	; 0x24
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
		_Error_Handler(__FILE__, __LINE__);
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030e6:	9009      	str	r0, [sp, #36]	; 0x24
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030e8:	900a      	str	r0, [sp, #40]	; 0x28
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80030ea:	4649      	mov	r1, r9
 80030ec:	4650      	mov	r0, sl
 80030ee:	f7fe fd2d 	bl	8001b4c <HAL_TIMEx_MasterConfigSynchronization>
 80030f2:	b100      	cbz	r0, 80030f6 <main+0x332>
 80030f4:	e7fe      	b.n	80030f4 <main+0x330>
	MX_TIM4_Init();

	/* USER CODE BEGIN 2 */

	// Enable interrupt for CTS from STM3
	HAL_TIM_Base_Start_IT(&htim4);
 80030f6:	4650      	mov	r0, sl
 80030f8:	f7fe fb3d 	bl	8001776 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM4_IRQn, 2, 2);
 80030fc:	2202      	movs	r2, #2
 80030fe:	4611      	mov	r1, r2
 8003100:	201e      	movs	r0, #30
 8003102:	f7fd f8bf 	bl	8000284 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003106:	201e      	movs	r0, #30
 8003108:	f7fd f8f0 	bl	80002ec <HAL_NVIC_EnableIRQ>

	// Initi Uart reciver
	HAL_UART_Receive_DMA(&huart1, DMA_RX_UART1_BUFFER, UART_BUFFER);
 800310c:	4642      	mov	r2, r8
 800310e:	4940      	ldr	r1, [pc, #256]	; (8003210 <main+0x44c>)
 8003110:	4630      	mov	r0, r6
 8003112:	f7fe fed3 	bl	8001ebc <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart3, DMA_RX_UART3_BUFFER, UART_BUFFER);
 8003116:	4642      	mov	r2, r8
 8003118:	493e      	ldr	r1, [pc, #248]	; (8003214 <main+0x450>)
 800311a:	4658      	mov	r0, fp
 800311c:	f7fe fece 	bl	8001ebc <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart4, DMA_RX_UART4_BUFFER, UART_BUFFER);
 8003120:	4642      	mov	r2, r8
 8003122:	493d      	ldr	r1, [pc, #244]	; (8003218 <main+0x454>)
 8003124:	4628      	mov	r0, r5
 8003126:	f7fe fec9 	bl	8001ebc <HAL_UART_Receive_DMA>

	if (DWT_Delay_Init()) {
 800312a:	f7ff fcdf 	bl	8002aec <DWT_Delay_Init>
 800312e:	4605      	mov	r5, r0
 8003130:	b100      	cbz	r0, 8003134 <main+0x370>
 8003132:	e7fe      	b.n	8003132 <main+0x36e>
		Error_Handler(); /* Call Error Handler */
	}

	HAL_GPIO_TogglePin(GPIOA, COM_GPS_REST_Pin);
 8003134:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003138:	4838      	ldr	r0, [pc, #224]	; (800321c <main+0x458>)
	while (1) {
		HAL_Delay(10);
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (UART1_FULL == 1) { //Com GPS
 800313a:	4e39      	ldr	r6, [pc, #228]	; (8003220 <main+0x45c>)

	if (DWT_Delay_Init()) {
		Error_Handler(); /* Call Error Handler */
	}

	HAL_GPIO_TogglePin(GPIOA, COM_GPS_REST_Pin);
 800313c:	f7fd fb90 	bl	8000860 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GPIOA, STM3_RTS_Pin, GPIO_PIN_SET);
 8003140:	463a      	mov	r2, r7
 8003142:	2108      	movs	r1, #8
 8003144:	4835      	ldr	r0, [pc, #212]	; (800321c <main+0x458>)
 8003146:	f7fd fb87 	bl	8000858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_RESET);
 800314a:	462a      	mov	r2, r5
 800314c:	4641      	mov	r1, r8
 800314e:	4835      	ldr	r0, [pc, #212]	; (8003224 <main+0x460>)
 8003150:	f7fd fb82 	bl	8000858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
 8003154:	462a      	mov	r2, r5
 8003156:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800315a:	4832      	ldr	r0, [pc, #200]	; (8003224 <main+0x460>)
 800315c:	f7fd fb7c 	bl	8000858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, STM3_RESET_Pin, GPIO_PIN_SET);
 8003160:	463a      	mov	r2, r7
 8003162:	2104      	movs	r1, #4
 8003164:	482d      	ldr	r0, [pc, #180]	; (800321c <main+0x458>)
 8003166:	f7fd fb77 	bl	8000858 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(GPIOA, STM3_RESET_Pin);
 800316a:	2104      	movs	r1, #4
 800316c:	482b      	ldr	r0, [pc, #172]	; (800321c <main+0x458>)
 800316e:	f7fd fb77 	bl	8000860 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8003172:	2064      	movs	r0, #100	; 0x64
 8003174:	f7fd f864 	bl	8000240 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOA, STM3_RESET_Pin);
 8003178:	2104      	movs	r1, #4
 800317a:	4828      	ldr	r0, [pc, #160]	; (800321c <main+0x458>)
 800317c:	f7fd fb70 	bl	8000860 <HAL_GPIO_TogglePin>
 8003180:	4637      	mov	r7, r6
	//uint8_t setup_msg[10] = {0xAA, 0x0E, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x09, 0x18, 0x00};
	uint8_t msg_send[PAYLOAD_LENGTH];
	uint8_t time[TIME_LENGTH];

	while (1) {
		HAL_Delay(10);
 8003182:	200a      	movs	r0, #10
 8003184:	f7fd f85c 	bl	8000240 <HAL_Delay>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (UART1_FULL == 1) { //Com GPS
 8003188:	7833      	ldrb	r3, [r6, #0]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d122      	bne.n	80031d4 <main+0x410>
			//HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
			//HAL_UART_Transmit_DMA(&huart3, &time, TIME_LENGTH);
			//HAL_UART_Transmit_DMA(&huart3, DMA_RX_UART1_BUFFER, PAYLOAD_LENGTH);

			// Parses the received message from commercial GPS
			uint8_t *coordinates = parse_nmea(DMA_RX_UART1_BUFFER);
 800318e:	4820      	ldr	r0, [pc, #128]	; (8003210 <main+0x44c>)
 8003190:	f7ff fda0 	bl	8002cd4 <parse_nmea>

			//HAL_UART_Transmit_DMA(&huart3, coordinates, PAYLOAD_LENGTH+6);

			// Check for a new valid coordinate message
			if (coordinates[PAYLOAD_LENGTH - 1] != '\0') {
 8003194:	7d03      	ldrb	r3, [r0, #20]
			//HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
			//HAL_UART_Transmit_DMA(&huart3, &time, TIME_LENGTH);
			//HAL_UART_Transmit_DMA(&huart3, DMA_RX_UART1_BUFFER, PAYLOAD_LENGTH);

			// Parses the received message from commercial GPS
			uint8_t *coordinates = parse_nmea(DMA_RX_UART1_BUFFER);
 8003196:	4605      	mov	r5, r0

			//HAL_UART_Transmit_DMA(&huart3, coordinates, PAYLOAD_LENGTH+6);

			// Check for a new valid coordinate message
			if (coordinates[PAYLOAD_LENGTH - 1] != '\0') {
 8003198:	b95b      	cbnz	r3, 80031b2 <main+0x3ee>
					time [i] = coordinates[21+i];
				}
			}

			// Updates the message to be send to STM3
			send_to_stm3(msg_send, PAYLOAD_LENGTH);
 800319a:	2115      	movs	r1, #21
 800319c:	4620      	mov	r0, r4
 800319e:	f7ff fdef 	bl	8002d80 <send_to_stm3>
			memset(&coordinates[0], '\0', PAYLOAD_LENGTH);
 80031a2:	2215      	movs	r2, #21
 80031a4:	2100      	movs	r1, #0
 80031a6:	4628      	mov	r0, r5
 80031a8:	f000 fb5e 	bl	8003868 <memset>
			UART1_FULL = 0;
 80031ac:	2300      	movs	r3, #0
 80031ae:	703b      	strb	r3, [r7, #0]
 80031b0:	e010      	b.n	80031d4 <main+0x410>
 80031b2:	2300      	movs	r3, #0
			//HAL_UART_Transmit_DMA(&huart3, coordinates, PAYLOAD_LENGTH+6);

			// Check for a new valid coordinate message
			if (coordinates[PAYLOAD_LENGTH - 1] != '\0') {
				for (int i = 0; i < PAYLOAD_LENGTH; i++) {
					msg_send[i] = coordinates[i];
 80031b4:	5cea      	ldrb	r2, [r5, r3]
 80031b6:	54e2      	strb	r2, [r4, r3]

			//HAL_UART_Transmit_DMA(&huart3, coordinates, PAYLOAD_LENGTH+6);

			// Check for a new valid coordinate message
			if (coordinates[PAYLOAD_LENGTH - 1] != '\0') {
				for (int i = 0; i < PAYLOAD_LENGTH; i++) {
 80031b8:	3301      	adds	r3, #1
 80031ba:	2b15      	cmp	r3, #21
 80031bc:	d1fa      	bne.n	80031b4 <main+0x3f0>
 80031be:	f105 0214 	add.w	r2, r5, #20
 80031c2:	2300      	movs	r3, #0
					msg_send[i] = coordinates[i];
				}
				for (int i = 0; i < TIME_LENGTH; i++){
					time [i] = coordinates[21+i];
 80031c4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80031c8:	f809 1003 	strb.w	r1, [r9, r3]
			// Check for a new valid coordinate message
			if (coordinates[PAYLOAD_LENGTH - 1] != '\0') {
				for (int i = 0; i < PAYLOAD_LENGTH; i++) {
					msg_send[i] = coordinates[i];
				}
				for (int i = 0; i < TIME_LENGTH; i++){
 80031cc:	3301      	adds	r3, #1
 80031ce:	2b06      	cmp	r3, #6
 80031d0:	d1f8      	bne.n	80031c4 <main+0x400>
 80031d2:	e7e2      	b.n	800319a <main+0x3d6>
			// Updates the message to be send to STM3
			send_to_stm3(msg_send, PAYLOAD_LENGTH);
			memset(&coordinates[0], '\0', PAYLOAD_LENGTH);
			UART1_FULL = 0;
		}
		if (UART3_FULL == 1) { //FPGA
 80031d4:	4b14      	ldr	r3, [pc, #80]	; (8003228 <main+0x464>)
			UART4_FULL = 0;
		}


		// Set pin low for request to send to STM3
		HAL_GPIO_WritePin(GPIOA, STM3_RTS_Pin, GPIO_PIN_RESET);
 80031d6:	4811      	ldr	r0, [pc, #68]	; (800321c <main+0x458>)
			// Updates the message to be send to STM3
			send_to_stm3(msg_send, PAYLOAD_LENGTH);
			memset(&coordinates[0], '\0', PAYLOAD_LENGTH);
			UART1_FULL = 0;
		}
		if (UART3_FULL == 1) { //FPGA
 80031d8:	781a      	ldrb	r2, [r3, #0]
 80031da:	2a01      	cmp	r2, #1
			//HAL_UART_Transmit(&huart3,DMA_RX_UART3_BUFFER , UART_BUFFER,5);
			//HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
			UART3_FULL = 0;
 80031dc:	bf04      	itt	eq
 80031de:	2200      	moveq	r2, #0
 80031e0:	701a      	strbeq	r2, [r3, #0]
		}
		if (UART4_FULL == 1) {		  //STM3
 80031e2:	4b12      	ldr	r3, [pc, #72]	; (800322c <main+0x468>)
 80031e4:	781a      	ldrb	r2, [r3, #0]
 80031e6:	2a01      	cmp	r2, #1
			//HAL_UART_Transmit(&huart3,DMA_RX_UART4_BUFFER , UART_BUFFER,5);
			//HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
			UART4_FULL = 0;
 80031e8:	bf04      	itt	eq
 80031ea:	2200      	moveq	r2, #0
 80031ec:	701a      	strbeq	r2, [r3, #0]
		}


		// Set pin low for request to send to STM3
		HAL_GPIO_WritePin(GPIOA, STM3_RTS_Pin, GPIO_PIN_RESET);
 80031ee:	2108      	movs	r1, #8
 80031f0:	2200      	movs	r2, #0
 80031f2:	f7fd fb31 	bl	8000858 <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
 80031f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031fa:	480a      	ldr	r0, [pc, #40]	; (8003224 <main+0x460>)
 80031fc:	f7fd fb30 	bl	8000860 <HAL_GPIO_TogglePin>

		// send coordinates message to VHF transmitter
		send_to_VHF(msg_send, PAYLOAD_LENGTH);
 8003200:	4620      	mov	r0, r4
 8003202:	2115      	movs	r1, #21
 8003204:	f7ff fd2c 	bl	8002c60 <send_to_VHF>
		time_log(&time);
 8003208:	4648      	mov	r0, r9
 800320a:	f7ff fd07 	bl	8002c1c <time_log>


	}
 800320e:	e7b8      	b.n	8003182 <main+0x3be>
 8003210:	20000298 	.word	0x20000298
 8003214:	200005d4 	.word	0x200005d4
 8003218:	20000398 	.word	0x20000398
 800321c:	40020000 	.word	0x40020000
 8003220:	20000050 	.word	0x20000050
 8003224:	40020400 	.word	0x40020400
 8003228:	2000006c 	.word	0x2000006c
 800322c:	20000051 	.word	0x20000051

08003230 <_Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void _Error_Handler(char * file, int line) {
 8003230:	e7fe      	b.n	8003230 <_Error_Handler>

08003232 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003232:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003234:	2003      	movs	r0, #3
 8003236:	f7fd f813 	bl	8000260 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800323a:	2200      	movs	r2, #0
 800323c:	4611      	mov	r1, r2
 800323e:	f06f 000b 	mvn.w	r0, #11
 8003242:	f7fd f81f 	bl	8000284 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003246:	2200      	movs	r2, #0
 8003248:	4611      	mov	r1, r2
 800324a:	f06f 000a 	mvn.w	r0, #10
 800324e:	f7fd f819 	bl	8000284 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003252:	2200      	movs	r2, #0
 8003254:	4611      	mov	r1, r2
 8003256:	f06f 0009 	mvn.w	r0, #9
 800325a:	f7fd f813 	bl	8000284 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800325e:	2200      	movs	r2, #0
 8003260:	4611      	mov	r1, r2
 8003262:	f06f 0004 	mvn.w	r0, #4
 8003266:	f7fd f80d 	bl	8000284 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800326a:	2200      	movs	r2, #0
 800326c:	4611      	mov	r1, r2
 800326e:	f06f 0003 	mvn.w	r0, #3
 8003272:	f7fd f807 	bl	8000284 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003276:	2200      	movs	r2, #0
 8003278:	4611      	mov	r1, r2
 800327a:	f06f 0001 	mvn.w	r0, #1
 800327e:	f7fd f801 	bl	8000284 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003282:	2200      	movs	r2, #0
 8003284:	4611      	mov	r1, r2
 8003286:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800328a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800328e:	f7fc bff9 	b.w	8000284 <HAL_NVIC_SetPriority>
	...

08003294 <HAL_SD_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003294:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hsd->Instance==SDIO)
 8003296:	6802      	ldr	r2, [r0, #0]
 8003298:	4b15      	ldr	r3, [pc, #84]	; (80032f0 <HAL_SD_MspInit+0x5c>)
 800329a:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800329c:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hsd->Instance==SDIO)
 800329e:	d125      	bne.n	80032ec <HAL_SD_MspInit+0x58>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80032a0:	2400      	movs	r4, #0
 80032a2:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80032a6:	9400      	str	r4, [sp, #0]
 80032a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032aa:	4812      	ldr	r0, [pc, #72]	; (80032f4 <HAL_SD_MspInit+0x60>)
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80032ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032b0:	645a      	str	r2, [r3, #68]	; 0x44
 80032b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b4:	9403      	str	r4, [sp, #12]
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80032b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	9b00      	ldr	r3, [sp, #0]
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032be:	2702      	movs	r7, #2
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 80032c0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c4:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80032c6:	250c      	movs	r5, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032c8:	a901      	add	r1, sp, #4
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 80032ca:	9301      	str	r3, [sp, #4]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032cc:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ce:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80032d0:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032d2:	f7fd f9db 	bl	800068c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80032d6:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032d8:	eb0d 0103 	add.w	r1, sp, r3
 80032dc:	4806      	ldr	r0, [pc, #24]	; (80032f8 <HAL_SD_MspInit+0x64>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80032de:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e0:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e2:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032e4:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80032e6:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032e8:	f7fd f9d0 	bl	800068c <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80032ec:	b007      	add	sp, #28
 80032ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032f0:	40012c00 	.word	0x40012c00
 80032f4:	40020800 	.word	0x40020800
 80032f8:	40020c00 	.word	0x40020c00

080032fc <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032fc:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM4)
 80032fe:	4b0d      	ldr	r3, [pc, #52]	; (8003334 <HAL_TIM_Base_MspInit+0x38>)
 8003300:	6802      	ldr	r2, [r0, #0]
 8003302:	429a      	cmp	r2, r3
 8003304:	d113      	bne.n	800332e <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003306:	2200      	movs	r2, #0
 8003308:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800330c:	9201      	str	r2, [sp, #4]
 800330e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003310:	f041 0104 	orr.w	r1, r1, #4
 8003314:	6419      	str	r1, [r3, #64]	; 0x40
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	f003 0304 	and.w	r3, r3, #4
 800331c:	9301      	str	r3, [sp, #4]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800331e:	201e      	movs	r0, #30
 8003320:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003322:	9b01      	ldr	r3, [sp, #4]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003324:	f7fc ffae 	bl	8000284 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003328:	201e      	movs	r0, #30
 800332a:	f7fc ffdf 	bl	80002ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800332e:	b003      	add	sp, #12
 8003330:	f85d fb04 	ldr.w	pc, [sp], #4
 8003334:	40000800 	.word	0x40000800

08003338 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003338:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 800333a:	6803      	ldr	r3, [r0, #0]
 800333c:	4a7d      	ldr	r2, [pc, #500]	; (8003534 <HAL_UART_MspInit+0x1fc>)
 800333e:	4293      	cmp	r3, r2
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003340:	b088      	sub	sp, #32
 8003342:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 8003344:	d158      	bne.n	80033f8 <HAL_UART_MspInit+0xc0>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003346:	2600      	movs	r6, #0
 8003348:	4b7b      	ldr	r3, [pc, #492]	; (8003538 <HAL_UART_MspInit+0x200>)
 800334a:	9600      	str	r6, [sp, #0]
 800334c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = STM3_UART_TX_Pin|STM3_UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800334e:	487b      	ldr	r0, [pc, #492]	; (800353c <HAL_UART_MspInit+0x204>)

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8003350:	4c7b      	ldr	r4, [pc, #492]	; (8003540 <HAL_UART_MspInit+0x208>)
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003352:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003356:	641a      	str	r2, [r3, #64]	; 0x40
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	9b00      	ldr	r3, [sp, #0]
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = STM3_UART_TX_Pin|STM3_UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003362:	2202      	movs	r2, #2
  
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = STM3_UART_TX_Pin|STM3_UART_RX_Pin;
 8003364:	2303      	movs	r3, #3
 8003366:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003368:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800336a:	9306      	str	r3, [sp, #24]
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = STM3_UART_TX_Pin|STM3_UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800336c:	2201      	movs	r2, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800336e:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003370:	a903      	add	r1, sp, #12
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = STM3_UART_TX_Pin|STM3_UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003372:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003374:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003376:	f7fd f989 	bl	800068c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 800337a:	4a72      	ldr	r2, [pc, #456]	; (8003544 <HAL_UART_MspInit+0x20c>)
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800337c:	60a6      	str	r6, [r4, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 800337e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003382:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800338a:	6123      	str	r3, [r4, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800338c:	4620      	mov	r0, r4
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800338e:	f44f 7380 	mov.w	r3, #256	; 0x100
    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003392:	60e6      	str	r6, [r4, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003394:	6166      	str	r6, [r4, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003396:	61a6      	str	r6, [r4, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8003398:	61e3      	str	r3, [r4, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800339a:	6226      	str	r6, [r4, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800339c:	6266      	str	r6, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800339e:	f7fc ffef 	bl	8000380 <HAL_DMA_Init>
 80033a2:	b118      	cbz	r0, 80033ac <HAL_UART_MspInit+0x74>
    {
      _Error_Handler(__FILE__, __LINE__);
 80033a4:	21f8      	movs	r1, #248	; 0xf8
 80033a6:	4868      	ldr	r0, [pc, #416]	; (8003548 <HAL_UART_MspInit+0x210>)
 80033a8:	f7ff ff42 	bl	8003230 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80033ac:	636c      	str	r4, [r5, #52]	; 0x34

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033ae:	4b67      	ldr	r3, [pc, #412]	; (800354c <HAL_UART_MspInit+0x214>)
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80033b0:	63a5      	str	r5, [r4, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 80033b2:	4c67      	ldr	r4, [pc, #412]	; (8003550 <HAL_UART_MspInit+0x218>)
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033b4:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 80033b8:	f04f 0e40 	mov.w	lr, #64	; 0x40
 80033bc:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033c0:	f44f 6280 	mov.w	r2, #1024	; 0x400

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033c4:	2300      	movs	r3, #0
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80033c6:	4620      	mov	r0, r4

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033c8:	60e3      	str	r3, [r4, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033ca:	6122      	str	r2, [r4, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033cc:	6163      	str	r3, [r4, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033ce:	61a3      	str	r3, [r4, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80033d0:	61e3      	str	r3, [r4, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80033d2:	6223      	str	r3, [r4, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033d4:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80033d6:	f7fc ffd3 	bl	8000380 <HAL_DMA_Init>
 80033da:	b120      	cbz	r0, 80033e6 <HAL_UART_MspInit+0xae>
    {
      _Error_Handler(__FILE__, __LINE__);
 80033dc:	f44f 7185 	mov.w	r1, #266	; 0x10a
 80033e0:	4859      	ldr	r0, [pc, #356]	; (8003548 <HAL_UART_MspInit+0x210>)
 80033e2:	f7ff ff25 	bl	8003230 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80033e6:	2200      	movs	r2, #0
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80033e8:	632c      	str	r4, [r5, #48]	; 0x30

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80033ea:	2034      	movs	r0, #52	; 0x34
 80033ec:	4611      	mov	r1, r2
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80033ee:	63a5      	str	r5, [r4, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80033f0:	f7fc ff48 	bl	8000284 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80033f4:	2034      	movs	r0, #52	; 0x34
 80033f6:	e099      	b.n	800352c <HAL_UART_MspInit+0x1f4>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 80033f8:	4a56      	ldr	r2, [pc, #344]	; (8003554 <HAL_UART_MspInit+0x21c>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d138      	bne.n	8003470 <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033fe:	2600      	movs	r6, #0
 8003400:	4b4d      	ldr	r3, [pc, #308]	; (8003538 <HAL_UART_MspInit+0x200>)
 8003402:	9601      	str	r6, [sp, #4]
 8003404:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = COM_PS_TX_Pin|COM_GPS_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003406:	484d      	ldr	r0, [pc, #308]	; (800353c <HAL_UART_MspInit+0x204>)

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003408:	4c53      	ldr	r4, [pc, #332]	; (8003558 <HAL_UART_MspInit+0x220>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800340a:	f042 0210 	orr.w	r2, r2, #16
 800340e:	645a      	str	r2, [r3, #68]	; 0x44
 8003410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003412:	f003 0310 	and.w	r3, r3, #16
 8003416:	9301      	str	r3, [sp, #4]
 8003418:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = COM_PS_TX_Pin|COM_GPS_RX_Pin;
 800341a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800341e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003420:	2302      	movs	r3, #2
 8003422:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003424:	2301      	movs	r3, #1
 8003426:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003428:	2303      	movs	r3, #3
 800342a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800342c:	a903      	add	r1, sp, #12
    */
    GPIO_InitStruct.Pin = COM_PS_TX_Pin|COM_GPS_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800342e:	2307      	movs	r3, #7
 8003430:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003432:	f7fd f92b 	bl	800068c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003436:	4a49      	ldr	r2, [pc, #292]	; (800355c <HAL_UART_MspInit+0x224>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003438:	60a6      	str	r6, [r4, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800343a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800343e:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003442:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003446:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003448:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800344a:	f44f 7380 	mov.w	r3, #256	; 0x100
    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800344e:	60e6      	str	r6, [r4, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003450:	6166      	str	r6, [r4, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003452:	61a6      	str	r6, [r4, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003454:	61e3      	str	r3, [r4, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003456:	6226      	str	r6, [r4, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003458:	6266      	str	r6, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800345a:	f7fc ff91 	bl	8000380 <HAL_DMA_Init>
 800345e:	b120      	cbz	r0, 800346a <HAL_UART_MspInit+0x132>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003460:	f240 1137 	movw	r1, #311	; 0x137
 8003464:	4838      	ldr	r0, [pc, #224]	; (8003548 <HAL_UART_MspInit+0x210>)
 8003466:	f7ff fee3 	bl	8003230 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800346a:	636c      	str	r4, [r5, #52]	; 0x34
 800346c:	63a5      	str	r5, [r4, #56]	; 0x38
 800346e:	e05f      	b.n	8003530 <HAL_UART_MspInit+0x1f8>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8003470:	4a3b      	ldr	r2, [pc, #236]	; (8003560 <HAL_UART_MspInit+0x228>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d15c      	bne.n	8003530 <HAL_UART_MspInit+0x1f8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003476:	2600      	movs	r6, #0
 8003478:	4b2f      	ldr	r3, [pc, #188]	; (8003538 <HAL_UART_MspInit+0x200>)
 800347a:	9602      	str	r6, [sp, #8]
 800347c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = FPGA_TX_Pin|FPGA_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800347e:	4839      	ldr	r0, [pc, #228]	; (8003564 <HAL_UART_MspInit+0x22c>)

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003480:	4c39      	ldr	r4, [pc, #228]	; (8003568 <HAL_UART_MspInit+0x230>)
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003482:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003486:	641a      	str	r2, [r3, #64]	; 0x40
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800348e:	9302      	str	r3, [sp, #8]
 8003490:	9b02      	ldr	r3, [sp, #8]
  
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = FPGA_TX_Pin|FPGA_RX_Pin;
 8003492:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003496:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003498:	2302      	movs	r3, #2
 800349a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800349c:	2301      	movs	r3, #1
 800349e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034a0:	2303      	movs	r3, #3
 80034a2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034a4:	a903      	add	r1, sp, #12
    */
    GPIO_InitStruct.Pin = FPGA_TX_Pin|FPGA_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80034a6:	2307      	movs	r3, #7
 80034a8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034aa:	f7fd f8ef 	bl	800068c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80034ae:	4b2f      	ldr	r3, [pc, #188]	; (800356c <HAL_UART_MspInit+0x234>)
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034b0:	60a6      	str	r6, [r4, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80034b2:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 80034b6:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80034ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034be:	6123      	str	r3, [r4, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80034c0:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80034c2:	f44f 7380 	mov.w	r3, #256	; 0x100
    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034c6:	60e6      	str	r6, [r4, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034c8:	6166      	str	r6, [r4, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034ca:	61a6      	str	r6, [r4, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80034cc:	61e3      	str	r3, [r4, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80034ce:	6226      	str	r6, [r4, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034d0:	6266      	str	r6, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80034d2:	f7fc ff55 	bl	8000380 <HAL_DMA_Init>
 80034d6:	b120      	cbz	r0, 80034e2 <HAL_UART_MspInit+0x1aa>
    {
      _Error_Handler(__FILE__, __LINE__);
 80034d8:	f240 1161 	movw	r1, #353	; 0x161
 80034dc:	481a      	ldr	r0, [pc, #104]	; (8003548 <HAL_UART_MspInit+0x210>)
 80034de:	f7ff fea7 	bl	8003230 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80034e2:	636c      	str	r4, [r5, #52]	; 0x34

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034e4:	4b22      	ldr	r3, [pc, #136]	; (8003570 <HAL_UART_MspInit+0x238>)
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80034e6:	63a5      	str	r5, [r4, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80034e8:	4c22      	ldr	r4, [pc, #136]	; (8003574 <HAL_UART_MspInit+0x23c>)
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034ea:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 80034ee:	f04f 0e40 	mov.w	lr, #64	; 0x40
 80034f2:	e884 4048 	stmia.w	r4, {r3, r6, lr}
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034f6:	f44f 6280 	mov.w	r2, #1024	; 0x400

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034fa:	2300      	movs	r3, #0
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80034fc:	4620      	mov	r0, r4

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034fe:	60e3      	str	r3, [r4, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003500:	6122      	str	r2, [r4, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003502:	6163      	str	r3, [r4, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003504:	61a3      	str	r3, [r4, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003506:	61e3      	str	r3, [r4, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003508:	6223      	str	r3, [r4, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800350a:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800350c:	f7fc ff38 	bl	8000380 <HAL_DMA_Init>
 8003510:	b120      	cbz	r0, 800351c <HAL_UART_MspInit+0x1e4>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003512:	f240 1173 	movw	r1, #371	; 0x173
 8003516:	480c      	ldr	r0, [pc, #48]	; (8003548 <HAL_UART_MspInit+0x210>)
 8003518:	f7ff fe8a 	bl	8003230 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800351c:	2200      	movs	r2, #0
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800351e:	632c      	str	r4, [r5, #48]	; 0x30

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003520:	2027      	movs	r0, #39	; 0x27
 8003522:	4611      	mov	r1, r2
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003524:	63a5      	str	r5, [r4, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003526:	f7fc fead 	bl	8000284 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800352a:	2027      	movs	r0, #39	; 0x27
 800352c:	f7fc fede 	bl	80002ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003530:	b008      	add	sp, #32
 8003532:	bd70      	pop	{r4, r5, r6, pc}
 8003534:	40004c00 	.word	0x40004c00
 8003538:	40023800 	.word	0x40023800
 800353c:	40020000 	.word	0x40020000
 8003540:	20000498 	.word	0x20000498
 8003544:	40026040 	.word	0x40026040
 8003548:	080038ac 	.word	0x080038ac
 800354c:	40026070 	.word	0x40026070
 8003550:	20000920 	.word	0x20000920
 8003554:	40011000 	.word	0x40011000
 8003558:	20000734 	.word	0x20000734
 800355c:	40026440 	.word	0x40026440
 8003560:	40004800 	.word	0x40004800
 8003564:	40020400 	.word	0x40020400
 8003568:	20000534 	.word	0x20000534
 800356c:	40026028 	.word	0x40026028
 8003570:	40026058 	.word	0x40026058
 8003574:	200006d4 	.word	0x200006d4

08003578 <HAL_NOR_MspInit>:
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}

void HAL_NOR_MspInit(NOR_HandleTypeDef* hnor){
 8003578:	b5f0      	push	{r4, r5, r6, r7, lr}
static void HAL_FSMC_MspInit(void){
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FSMC_Initialized) {
 800357a:	4b1b      	ldr	r3, [pc, #108]	; (80035e8 <HAL_NOR_MspInit+0x70>)
 800357c:	681c      	ldr	r4, [r3, #0]
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}

void HAL_NOR_MspInit(NOR_HandleTypeDef* hnor){
 800357e:	b087      	sub	sp, #28
static void HAL_FSMC_MspInit(void){
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  if (FSMC_Initialized) {
 8003580:	2c00      	cmp	r4, #0
 8003582:	d12f      	bne.n	80035e4 <HAL_NOR_MspInit+0x6c>
    return;
  }
  FSMC_Initialized = 1;
 8003584:	2201      	movs	r2, #1
 8003586:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003588:	4b18      	ldr	r3, [pc, #96]	; (80035ec <HAL_NOR_MspInit+0x74>)
 800358a:	9400      	str	r4, [sp, #0]
 800358c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800358e:	4818      	ldr	r0, [pc, #96]	; (80035f0 <HAL_NOR_MspInit+0x78>)
  if (FSMC_Initialized) {
    return;
  }
  FSMC_Initialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003590:	f042 0201 	orr.w	r2, r2, #1
 8003594:	639a      	str	r2, [r3, #56]	; 0x38
 8003596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003598:	9403      	str	r4, [sp, #12]
  if (FSMC_Initialized) {
    return;
  }
  FSMC_Initialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	9300      	str	r3, [sp, #0]
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035a0:	2702      	movs	r7, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035a2:	2603      	movs	r6, #3
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80035a4:	250c      	movs	r5, #12
  if (FSMC_Initialized) {
    return;
  }
  FSMC_Initialized = 1;
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80035a6:	9b00      	ldr	r3, [sp, #0]
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035a8:	9702      	str	r7, [sp, #8]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80035aa:	f44f 63f0 	mov.w	r3, #1920	; 0x780
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035ae:	a901      	add	r1, sp, #4
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80035b0:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035b2:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80035b4:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035b6:	f7fd f869 	bl	800068c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 80035ba:	f24c 03bb 	movw	r3, #49339	; 0xc0bb
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035be:	a901      	add	r1, sp, #4
 80035c0:	480c      	ldr	r0, [pc, #48]	; (80035f4 <HAL_NOR_MspInit+0x7c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 80035c2:	9301      	str	r3, [sp, #4]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c4:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c6:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035c8:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80035ca:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035cc:	f7fd f85e 	bl	800068c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80035d0:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035d2:	a901      	add	r1, sp, #4
 80035d4:	4808      	ldr	r0, [pc, #32]	; (80035f8 <HAL_NOR_MspInit+0x80>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80035d6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035d8:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035da:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035dc:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80035de:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035e0:	f7fd f854 	bl	800068c <HAL_GPIO_Init>
  /* USER CODE END NOR_MspInit 0 */
  HAL_FSMC_MspInit();
  /* USER CODE BEGIN NOR_MspInit 1 */

  /* USER CODE END NOR_MspInit 1 */
}
 80035e4:	b007      	add	sp, #28
 80035e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035e8:	20000088 	.word	0x20000088
 80035ec:	40023800 	.word	0x40023800
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40020c00 	.word	0x40020c00
 80035f8:	40020400 	.word	0x40020400

080035fc <NMI_Handler>:
 80035fc:	4770      	bx	lr

080035fe <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 80035fe:	e7fe      	b.n	80035fe <HardFault_Handler>

08003600 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8003600:	e7fe      	b.n	8003600 <MemManage_Handler>

08003602 <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8003602:	e7fe      	b.n	8003602 <BusFault_Handler>

08003604 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8003604:	e7fe      	b.n	8003604 <UsageFault_Handler>

08003606 <SVC_Handler>:
 8003606:	4770      	bx	lr

08003608 <DebugMon_Handler>:
 8003608:	4770      	bx	lr

0800360a <PendSV_Handler>:
}

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 800360a:	4770      	bx	lr

0800360c <SysTick_Handler>:
}

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 800360c:	b508      	push	{r3, lr}
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 800360e:	f7fc fe09 	bl	8000224 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8003612:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void SysTick_Handler(void) {
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
	HAL_SYSTICK_IRQHandler();
 8003616:	f7fc be98 	b.w	800034a <HAL_SYSTICK_IRQHandler>
	...

0800361c <EXTI3_IRQHandler>:
//	for(int i = 0; i < 1000000; i++){
//		HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
//	}


	if (nu == 1){
 800361c:	4b08      	ldr	r3, [pc, #32]	; (8003640 <EXTI3_IRQHandler+0x24>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	2a01      	cmp	r2, #1
 * @brief This function handles EXTI line3 interrupt.
 */



void EXTI3_IRQHandler(void) {
 8003622:	b510      	push	{r4, lr}
 8003624:	461c      	mov	r4, r3
//	for(int i = 0; i < 1000000; i++){
//		HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
//	}


	if (nu == 1){
 8003626:	d104      	bne.n	8003632 <EXTI3_IRQHandler+0x16>
		HAL_UART_Transmit_DMA(&huart4,DMA_TX_UART4_BUFFER, 26);
 8003628:	221a      	movs	r2, #26
 800362a:	4906      	ldr	r1, [pc, #24]	; (8003644 <EXTI3_IRQHandler+0x28>)
 800362c:	4806      	ldr	r0, [pc, #24]	; (8003648 <EXTI3_IRQHandler+0x2c>)
 800362e:	f7fe fc0b 	bl	8001e48 <HAL_UART_Transmit_DMA>
	}
	/* USER CODE END EXTI3_IRQn 0 */
	nu = 1;
 8003632:	2301      	movs	r3, #1
 8003634:	6023      	str	r3, [r4, #0]
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003636:	2008      	movs	r0, #8
	/* USER CODE BEGIN EXTI3_IRQn 1 */

	/* USER CODE END EXTI3_IRQn 1 */
}
 8003638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (nu == 1){
		HAL_UART_Transmit_DMA(&huart4,DMA_TX_UART4_BUFFER, 26);
	}
	/* USER CODE END EXTI3_IRQn 0 */
	nu = 1;
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800363c:	f7fd b916 	b.w	800086c <HAL_GPIO_EXTI_IRQHandler>
 8003640:	20000980 	.word	0x20000980
 8003644:	20000001 	.word	0x20000001
 8003648:	200008a4 	.word	0x200008a4

0800364c <DMA1_Stream1_IRQHandler>:
 */
void DMA1_Stream1_IRQHandler(void) {
	/* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

	/* USER CODE END DMA1_Stream1_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800364c:	4801      	ldr	r0, [pc, #4]	; (8003654 <DMA1_Stream1_IRQHandler+0x8>)
 800364e:	f7fc bf5f 	b.w	8000510 <HAL_DMA_IRQHandler>
 8003652:	bf00      	nop
 8003654:	20000534 	.word	0x20000534

08003658 <DMA1_Stream2_IRQHandler>:
 */
void DMA1_Stream2_IRQHandler(void) {
	/* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

	/* USER CODE END DMA1_Stream2_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003658:	4801      	ldr	r0, [pc, #4]	; (8003660 <DMA1_Stream2_IRQHandler+0x8>)
 800365a:	f7fc bf59 	b.w	8000510 <HAL_DMA_IRQHandler>
 800365e:	bf00      	nop
 8003660:	20000498 	.word	0x20000498

08003664 <DMA1_Stream3_IRQHandler>:
 */
void DMA1_Stream3_IRQHandler(void) {
	/* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

	/* USER CODE END DMA1_Stream3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003664:	4801      	ldr	r0, [pc, #4]	; (800366c <DMA1_Stream3_IRQHandler+0x8>)
 8003666:	f7fc bf53 	b.w	8000510 <HAL_DMA_IRQHandler>
 800366a:	bf00      	nop
 800366c:	200006d4 	.word	0x200006d4

08003670 <DMA1_Stream4_IRQHandler>:
 */
void DMA1_Stream4_IRQHandler(void) {
	/* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

	/* USER CODE END DMA1_Stream4_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8003670:	4801      	ldr	r0, [pc, #4]	; (8003678 <DMA1_Stream4_IRQHandler+0x8>)
 8003672:	f7fc bf4d 	b.w	8000510 <HAL_DMA_IRQHandler>
 8003676:	bf00      	nop
 8003678:	20000920 	.word	0x20000920

0800367c <TIM4_IRQHandler>:
}

/**
 * @brief This function handles TIM4 global interrupt.
 */
void TIM4_IRQHandler(void) {
 800367c:	b508      	push	{r3, lr}
	/* USER CODE BEGIN TIM4_IRQn 0 */
	int CTS = HAL_GPIO_ReadPin(GPIOC, STM3_CTS_Pin);
 800367e:	2108      	movs	r1, #8
 8003680:	4809      	ldr	r0, [pc, #36]	; (80036a8 <TIM4_IRQHandler+0x2c>)
 8003682:	f7fd f8e3 	bl	800084c <HAL_GPIO_ReadPin>
	if (CTS == 1) {
 8003686:	2801      	cmp	r0, #1
/**
 * @brief This function handles TIM4 global interrupt.
 */
void TIM4_IRQHandler(void) {
	/* USER CODE BEGIN TIM4_IRQn 0 */
	int CTS = HAL_GPIO_ReadPin(GPIOC, STM3_CTS_Pin);
 8003688:	4602      	mov	r2, r0
	if (CTS == 1) {
 800368a:	d108      	bne.n	800369e <TIM4_IRQHandler+0x22>
		HAL_GPIO_WritePin(GPIOA, STM3_RTS_Pin, GPIO_PIN_SET);
 800368c:	2108      	movs	r1, #8
 800368e:	4807      	ldr	r0, [pc, #28]	; (80036ac <TIM4_IRQHandler+0x30>)
 8003690:	f7fd f8e2 	bl	8000858 <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
 8003694:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003698:	4805      	ldr	r0, [pc, #20]	; (80036b0 <TIM4_IRQHandler+0x34>)
 800369a:	f7fd f8e1 	bl	8000860 <HAL_GPIO_TogglePin>
	}
	/* USER CODE END TIM4_IRQn 0 */
	HAL_TIM_IRQHandler(&htim4);
 800369e:	4805      	ldr	r0, [pc, #20]	; (80036b4 <TIM4_IRQHandler+0x38>)
	/* USER CODE BEGIN TIM4_IRQn 1 */

	/* USER CODE END TIM4_IRQn 1 */
}
 80036a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (CTS == 1) {
		HAL_GPIO_WritePin(GPIOA, STM3_RTS_Pin, GPIO_PIN_SET);
		HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	}
	/* USER CODE END TIM4_IRQn 0 */
	HAL_TIM_IRQHandler(&htim4);
 80036a4:	f7fe b931 	b.w	800190a <HAL_TIM_IRQHandler>
 80036a8:	40020800 	.word	0x40020800
 80036ac:	40020000 	.word	0x40020000
 80036b0:	40020400 	.word	0x40020400
 80036b4:	200004f8 	.word	0x200004f8

080036b8 <USART3_IRQHandler>:
 */
void USART3_IRQHandler(void) {
	/* USER CODE BEGIN USART3_IRQn 0 */

	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huart3);
 80036b8:	4801      	ldr	r0, [pc, #4]	; (80036c0 <USART3_IRQHandler+0x8>)
 80036ba:	f7fe bce9 	b.w	8002090 <HAL_UART_IRQHandler>
 80036be:	bf00      	nop
 80036c0:	20000594 	.word	0x20000594

080036c4 <UART4_IRQHandler>:
 */
void UART4_IRQHandler(void) {
	/* USER CODE BEGIN UART4_IRQn 0 */

	/* USER CODE END UART4_IRQn 0 */
	HAL_UART_IRQHandler(&huart4);
 80036c4:	4801      	ldr	r0, [pc, #4]	; (80036cc <UART4_IRQHandler+0x8>)
 80036c6:	f7fe bce3 	b.w	8002090 <HAL_UART_IRQHandler>
 80036ca:	bf00      	nop
 80036cc:	200008a4 	.word	0x200008a4

080036d0 <DMA2_Stream2_IRQHandler>:
 */
void DMA2_Stream2_IRQHandler(void) {
	/* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

	/* USER CODE END DMA2_Stream2_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80036d0:	4801      	ldr	r0, [pc, #4]	; (80036d8 <DMA2_Stream2_IRQHandler+0x8>)
 80036d2:	f7fc bf1d 	b.w	8000510 <HAL_DMA_IRQHandler>
 80036d6:	bf00      	nop
 80036d8:	20000734 	.word	0x20000734

080036dc <HAL_UART_TxCpltCallback>:
}

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {

	if (huart == &huart1) {
 80036dc:	4b0f      	ldr	r3, [pc, #60]	; (800371c <HAL_UART_TxCpltCallback+0x40>)
 80036de:	4298      	cmp	r0, r3

	/* USER CODE END DMA2_Stream2_IRQn 1 */
}

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80036e0:	b510      	push	{r4, lr}
 80036e2:	4604      	mov	r4, r0

	if (huart == &huart1) {
 80036e4:	d107      	bne.n	80036f6 <HAL_UART_TxCpltCallback+0x1a>
		//HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
		HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
 80036e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036ea:	480d      	ldr	r0, [pc, #52]	; (8003720 <HAL_UART_TxCpltCallback+0x44>)
 80036ec:	f7fd f8b8 	bl	8000860 <HAL_GPIO_TogglePin>
		UART1_DONE = 1;
 80036f0:	4b0c      	ldr	r3, [pc, #48]	; (8003724 <HAL_UART_TxCpltCallback+0x48>)
 80036f2:	2201      	movs	r2, #1
 80036f4:	701a      	strb	r2, [r3, #0]
	}
	if (huart == &huart3) {
 80036f6:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <HAL_UART_TxCpltCallback+0x4c>)
 80036f8:	429c      	cmp	r4, r3
		UART3_DONE = 1;
 80036fa:	bf02      	ittt	eq
 80036fc:	4b0b      	ldreq	r3, [pc, #44]	; (800372c <HAL_UART_TxCpltCallback+0x50>)
 80036fe:	2201      	moveq	r2, #1
 8003700:	701a      	strbeq	r2, [r3, #0]
		//HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	}
	// When message have been sent to STM3 RTS is pulled high
	if (huart == &huart4) {
 8003702:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <HAL_UART_TxCpltCallback+0x54>)
 8003704:	429c      	cmp	r4, r3
 8003706:	d108      	bne.n	800371a <HAL_UART_TxCpltCallback+0x3e>
		UART4_DONE = 1;
 8003708:	4b0a      	ldr	r3, [pc, #40]	; (8003734 <HAL_UART_TxCpltCallback+0x58>)
		HAL_GPIO_WritePin(GPIOA, STM3_RTS_Pin, GPIO_PIN_SET);
 800370a:	480b      	ldr	r0, [pc, #44]	; (8003738 <HAL_UART_TxCpltCallback+0x5c>)
		UART3_DONE = 1;
		//HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	}
	// When message have been sent to STM3 RTS is pulled high
	if (huart == &huart4) {
		UART4_DONE = 1;
 800370c:	2201      	movs	r2, #1
 800370e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, STM3_RTS_Pin, GPIO_PIN_SET);
 8003710:	2108      	movs	r1, #8
	}
}
 8003712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		//HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	}
	// When message have been sent to STM3 RTS is pulled high
	if (huart == &huart4) {
		UART4_DONE = 1;
		HAL_GPIO_WritePin(GPIOA, STM3_RTS_Pin, GPIO_PIN_SET);
 8003716:	f7fd b89f 	b.w	8000858 <HAL_GPIO_WritePin>
 800371a:	bd10      	pop	{r4, pc}
 800371c:	20000794 	.word	0x20000794
 8003720:	40020400 	.word	0x40020400
 8003724:	2000001c 	.word	0x2000001c
 8003728:	20000594 	.word	0x20000594
 800372c:	2000001d 	.word	0x2000001d
 8003730:	200008a4 	.word	0x200008a4
 8003734:	2000001b 	.word	0x2000001b
 8003738:	40020000 	.word	0x40020000

0800373c <HAL_UART_RxCpltCallback>:
	}
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	if (huart == &huart1) {
 800373c:	4b09      	ldr	r3, [pc, #36]	; (8003764 <HAL_UART_RxCpltCallback+0x28>)
 800373e:	4298      	cmp	r0, r3
		UART1_FULL = 1;
 8003740:	bf02      	ittt	eq
 8003742:	4b09      	ldreq	r3, [pc, #36]	; (8003768 <HAL_UART_RxCpltCallback+0x2c>)
 8003744:	2201      	moveq	r2, #1
 8003746:	701a      	strbeq	r2, [r3, #0]
		//HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	}
	if (huart == &huart3) {
 8003748:	4b08      	ldr	r3, [pc, #32]	; (800376c <HAL_UART_RxCpltCallback+0x30>)
 800374a:	4298      	cmp	r0, r3
		UART3_FULL = 1;
 800374c:	bf02      	ittt	eq
 800374e:	4b08      	ldreq	r3, [pc, #32]	; (8003770 <HAL_UART_RxCpltCallback+0x34>)
 8003750:	2201      	moveq	r2, #1
 8003752:	701a      	strbeq	r2, [r3, #0]
		//HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
	}
	if (huart == &huart4) {
 8003754:	4b07      	ldr	r3, [pc, #28]	; (8003774 <HAL_UART_RxCpltCallback+0x38>)
 8003756:	4298      	cmp	r0, r3
		UART4_FULL = 1;
 8003758:	bf02      	ittt	eq
 800375a:	4b07      	ldreq	r3, [pc, #28]	; (8003778 <HAL_UART_RxCpltCallback+0x3c>)
 800375c:	2201      	moveq	r2, #1
 800375e:	701a      	strbeq	r2, [r3, #0]
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	20000794 	.word	0x20000794
 8003768:	20000050 	.word	0x20000050
 800376c:	20000594 	.word	0x20000594
 8003770:	2000006c 	.word	0x2000006c
 8003774:	200008a4 	.word	0x200008a4
 8003778:	20000051 	.word	0x20000051

0800377c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800377c:	490f      	ldr	r1, [pc, #60]	; (80037bc <SystemInit+0x40>)
 800377e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003782:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800378a:	4b0d      	ldr	r3, [pc, #52]	; (80037c0 <SystemInit+0x44>)
 800378c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800378e:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003790:	f042 0201 	orr.w	r2, r2, #1
 8003794:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003796:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800379e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80037a2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80037a4:	4a07      	ldr	r2, [pc, #28]	; (80037c4 <SystemInit+0x48>)
 80037a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037ae:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80037b0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80037b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80037b6:	608b      	str	r3, [r1, #8]
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	e000ed00 	.word	0xe000ed00
 80037c0:	40023800 	.word	0x40023800
 80037c4:	24003010 	.word	0x24003010

080037c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80037c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003800 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80037cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80037ce:	e003      	b.n	80037d8 <LoopCopyDataInit>

080037d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80037d0:	4b0c      	ldr	r3, [pc, #48]	; (8003804 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80037d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80037d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80037d6:	3104      	adds	r1, #4

080037d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80037d8:	480b      	ldr	r0, [pc, #44]	; (8003808 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80037da:	4b0c      	ldr	r3, [pc, #48]	; (800380c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80037dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80037de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80037e0:	d3f6      	bcc.n	80037d0 <CopyDataInit>
  ldr  r2, =_sbss
 80037e2:	4a0b      	ldr	r2, [pc, #44]	; (8003810 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80037e4:	e002      	b.n	80037ec <LoopFillZerobss>

080037e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80037e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80037e8:	f842 3b04 	str.w	r3, [r2], #4

080037ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80037ec:	4b09      	ldr	r3, [pc, #36]	; (8003814 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80037ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80037f0:	d3f9      	bcc.n	80037e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80037f2:	f7ff ffc3 	bl	800377c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037f6:	f000 f811 	bl	800381c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037fa:	f7ff fae3 	bl	8002dc4 <main>
  bx  lr    
 80037fe:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003800:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8003804:	080038e8 	.word	0x080038e8
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003808:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800380c:	20000024 	.word	0x20000024
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8003810:	20000024 	.word	0x20000024
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003814:	20000984 	.word	0x20000984

08003818 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003818:	e7fe      	b.n	8003818 <ADC_IRQHandler>
	...

0800381c <__libc_init_array>:
 800381c:	b570      	push	{r4, r5, r6, lr}
 800381e:	4b0e      	ldr	r3, [pc, #56]	; (8003858 <__libc_init_array+0x3c>)
 8003820:	4c0e      	ldr	r4, [pc, #56]	; (800385c <__libc_init_array+0x40>)
 8003822:	1ae4      	subs	r4, r4, r3
 8003824:	10a4      	asrs	r4, r4, #2
 8003826:	2500      	movs	r5, #0
 8003828:	461e      	mov	r6, r3
 800382a:	42a5      	cmp	r5, r4
 800382c:	d004      	beq.n	8003838 <__libc_init_array+0x1c>
 800382e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003832:	4798      	blx	r3
 8003834:	3501      	adds	r5, #1
 8003836:	e7f8      	b.n	800382a <__libc_init_array+0xe>
 8003838:	f000 f81e 	bl	8003878 <_init>
 800383c:	4c08      	ldr	r4, [pc, #32]	; (8003860 <__libc_init_array+0x44>)
 800383e:	4b09      	ldr	r3, [pc, #36]	; (8003864 <__libc_init_array+0x48>)
 8003840:	1ae4      	subs	r4, r4, r3
 8003842:	10a4      	asrs	r4, r4, #2
 8003844:	2500      	movs	r5, #0
 8003846:	461e      	mov	r6, r3
 8003848:	42a5      	cmp	r5, r4
 800384a:	d004      	beq.n	8003856 <__libc_init_array+0x3a>
 800384c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003850:	4798      	blx	r3
 8003852:	3501      	adds	r5, #1
 8003854:	e7f8      	b.n	8003848 <__libc_init_array+0x2c>
 8003856:	bd70      	pop	{r4, r5, r6, pc}
 8003858:	080038e0 	.word	0x080038e0
 800385c:	080038e0 	.word	0x080038e0
 8003860:	080038e4 	.word	0x080038e4
 8003864:	080038e0 	.word	0x080038e0

08003868 <memset>:
 8003868:	4402      	add	r2, r0
 800386a:	4603      	mov	r3, r0
 800386c:	4293      	cmp	r3, r2
 800386e:	d002      	beq.n	8003876 <memset+0xe>
 8003870:	f803 1b01 	strb.w	r1, [r3], #1
 8003874:	e7fa      	b.n	800386c <memset+0x4>
 8003876:	4770      	bx	lr

08003878 <_init>:
 8003878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387a:	bf00      	nop
 800387c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800387e:	bc08      	pop	{r3}
 8003880:	469e      	mov	lr, r3
 8003882:	4770      	bx	lr

08003884 <_fini>:
 8003884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003886:	bf00      	nop
 8003888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800388a:	bc08      	pop	{r3}
 800388c:	469e      	mov	lr, r3
 800388e:	4770      	bx	lr
