// Seed: 3904550802
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2,
    output uwire id_3,
    output tri1 id_4
);
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output supply0 id_2,
    input wand id_3,
    input wire id_4,
    input wand id_5,
    output logic id_6,
    output supply0 id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_7
  );
  assign id_9 = id_1;
  always @(posedge -1) begin : LABEL_0
    id_6 <= -1;
  end
endmodule
