{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v",
      "3": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v",
      "4": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v"
  },
  "hierTree": [
      {
          "file": "4",
          "internalSignals": [
              {
                  "name": "k0",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k0b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k10",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k10b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k11",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k11b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k6",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k6b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k7",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k7b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k8",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k8b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k9",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k9b",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s10",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s11",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s3",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s4",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s5",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s6",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s7",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s8",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s9",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 17,
          "moduleInsts": [
              {
                   "file": "4",
                   "instName": "a0",
                   "line": 34,
                   "module":  "expand_key_type_D_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a1",
                   "line": 35,
                   "module":  "expand_key_type_B_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a10",
                   "line": 44,
                   "module":  "expand_key_type_B_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a11",
                   "line": 45,
                   "module":  "expand_key_type_A_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a2",
                   "line": 36,
                   "module":  "expand_key_type_A_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a3",
                   "line": 37,
                   "module":  "expand_key_type_C_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a4",
                   "line": 38,
                   "module":  "expand_key_type_B_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a5",
                   "line": 39,
                   "module":  "expand_key_type_A_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a6",
                   "line": 40,
                   "module":  "expand_key_type_C_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a7",
                   "line": 41,
                   "module":  "expand_key_type_B_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a8",
                   "line": 42,
                   "module":  "expand_key_type_A_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "a9",
                   "line": 43,
                   "module":  "expand_key_type_C_192",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r1",
                   "line": 48,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r10",
                   "line": 57,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r11",
                   "line": 58,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r2",
                   "line": 49,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r3",
                   "line": 50,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r4",
                   "line": 51,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r5",
                   "line": 52,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r6",
                   "line": 53,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r7",
                   "line": 54,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r8",
                   "line": 55,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "r9",
                   "line": 56,
                   "module":  "one_round",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "rf",
                   "line": 61,
                   "module":  "final_round",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "state",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "key",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "aes_192"
      }
  ],
  "modules": {
      "S": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 59,
          "module": "S",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "S4": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 32,
          "module": "S4",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "S_0",
                   "line": 38,
                   "module":  "S",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "S_1",
                   "line": 39,
                   "module":  "S",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "S_2",
                   "line": 40,
                   "module":  "S",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "S_3",
                   "line": 41,
                   "module":  "S",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "T": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 45,
          "module": "T",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "s0",
                   "line": 51,
                   "module":  "S",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "s4",
                   "line": 54,
                   "module":  "xS",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "expand_key_type_A_192": {
          "file": "4",
          "internalSignals": [
              {
                  "name": "k0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k0a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k0b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k6a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 65,
          "module": "expand_key_type_A_192",
          "moduleInsts": [
              {
                   "file": "4",
                   "instName": "S4_0",
                   "line": 87,
                   "module":  "S4",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rcon",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out_1",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out_2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "expand_key_type_B_192": {
          "file": "4",
          "internalSignals": [
              {
                  "name": "k0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k0a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 102,
          "module": "expand_key_type_B_192",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out_1",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out_2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "expand_key_type_C_192": {
          "file": "4",
          "internalSignals": [
              {
                  "name": "k0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k0a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k0b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k6a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 128,
          "module": "expand_key_type_C_192",
          "moduleInsts": [
              {
                   "file": "4",
                   "instName": "S4_0",
                   "line": 150,
                   "module":  "S4",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rcon",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out_1",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out_2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "expand_key_type_D_192": {
          "file": "4",
          "internalSignals": [
              {
                  "name": "k0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k0a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k0b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k4b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k5b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k6a",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "v1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 163,
          "module": "expand_key_type_D_192",
          "moduleInsts": [
              {
                   "file": "4",
                   "instName": "S4_0",
                   "line": 183,
                   "module":  "S4",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rcon",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out_1",
                  "range": {
                      "lsb": 0,
                      "msb": 191
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out_2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "final_round": {
          "file": "3",
          "internalSignals": [
              {
                  "name": "k0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p00",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p01",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p02",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p03",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p10",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p11",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p12",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p13",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p20",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p21",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p22",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p23",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p30",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p31",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p32",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p33",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "z0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "z1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "z2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "z3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 50,
          "module": "final_round",
          "moduleInsts": [
              {
                   "file": "3",
                   "instName": "S4_1",
                   "line": 68,
                   "module":  "S4",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "S4_2",
                   "line": 69,
                   "module":  "S4",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "S4_3",
                   "line": 70,
                   "module":  "S4",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "S4_4",
                   "line": 71,
                   "module":  "S4",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "state_in",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "key_in",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "state_out",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "one_round": {
          "file": "3",
          "internalSignals": [
              {
                  "name": "k0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "k3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p00",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p01",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p02",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p03",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p10",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p11",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p12",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p13",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p20",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p21",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p22",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p23",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p30",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p31",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p32",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "p33",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "s3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "z0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "z1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "z2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "z3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 18,
          "module": "one_round",
          "moduleInsts": [
              {
                   "file": "3",
                   "instName": "t0",
                   "line": 35,
                   "module":  "table_lookup",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "t1",
                   "line": 36,
                   "module":  "table_lookup",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "t2",
                   "line": 37,
                   "module":  "table_lookup",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "t3",
                   "line": 38,
                   "module":  "table_lookup",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "state_in",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "key",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "state_out",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "table_lookup": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "b0",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "b1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "b2",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "b3",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 17,
          "module": "table_lookup",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "t0",
                   "line": 25,
                   "module":  "T",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "t1",
                   "line": 26,
                   "module":  "T",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "t2",
                   "line": 27,
                   "module":  "T",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "t3",
                   "line": 28,
                   "module":  "T",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "state",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "p0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "p1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "p2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "p3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "xS": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 326,
          "module": "xS",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
