{
  "module_name": "fore200e.h",
  "hash_id": "efef49791170286b2ff23ae8e9c362eee07fdb5a03da4b0be9388eca31a9ec80",
  "original_prompt": "Ingested from linux-6.6.14/drivers/atm/fore200e.h",
  "human_readable_source": " \n#ifndef _FORE200E_H\n#define _FORE200E_H\n\n#ifdef __KERNEL__\n\n \n\n#define SMALL_BUFFER_SIZE    384      \n#define LARGE_BUFFER_SIZE    4032     \n\n\n#define RBD_BLK_SIZE\t     32       \n\n\n#define MAX_PDU_SIZE\t     65535    \n\n\n#define BUFFER_S1_SIZE       SMALL_BUFFER_SIZE     \n#define BUFFER_L1_SIZE       LARGE_BUFFER_SIZE     \n\n#define BUFFER_S2_SIZE       SMALL_BUFFER_SIZE     \n#define BUFFER_L2_SIZE       LARGE_BUFFER_SIZE     \n\n#define BUFFER_S1_NBR        (RBD_BLK_SIZE * 6)\n#define BUFFER_L1_NBR        (RBD_BLK_SIZE * 4)\n\n#define BUFFER_S2_NBR        (RBD_BLK_SIZE * 6)\n#define BUFFER_L2_NBR        (RBD_BLK_SIZE * 4)\n\n\n#define QUEUE_SIZE_CMD       16\t      \n#define QUEUE_SIZE_RX\t     64\t      \n#define QUEUE_SIZE_TX\t     256      \n#define QUEUE_SIZE_BS        32\t      \n\n#define FORE200E_VPI_BITS     0\n#define FORE200E_VCI_BITS    10\n#define NBR_CONNECT          (1 << (FORE200E_VPI_BITS + FORE200E_VCI_BITS))  \n\n\n#define TSD_FIXED            2\n#define TSD_EXTENSION        0\n#define TSD_NBR              (TSD_FIXED + TSD_EXTENSION)\n\n\n \n\n#define RSD_REQUIRED  (((MAX_PDU_SIZE - SMALL_BUFFER_SIZE + LARGE_BUFFER_SIZE) / LARGE_BUFFER_SIZE) + 1)\n\n#define RSD_FIXED     3\n\n \n\n#define RSD_EXTENSION  ((RSD_REQUIRED - RSD_FIXED) + 1)\n#define RSD_NBR         (RSD_FIXED + RSD_EXTENSION)\n\n\n#define FORE200E_DEV(d)          ((struct fore200e*)((d)->dev_data))\n#define FORE200E_VCC(d)          ((struct fore200e_vcc*)((d)->dev_data))\n\n \n\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n#define BITFIELD2(b1, b2)                    b1; b2;\n#define BITFIELD3(b1, b2, b3)                b1; b2; b3;\n#define BITFIELD4(b1, b2, b3, b4)            b1; b2; b3; b4;\n#define BITFIELD5(b1, b2, b3, b4, b5)        b1; b2; b3; b4; b5;\n#define BITFIELD6(b1, b2, b3, b4, b5, b6)    b1; b2; b3; b4; b5; b6;\n#elif defined(__BIG_ENDIAN_BITFIELD)\n#define BITFIELD2(b1, b2)                                    b2; b1;\n#define BITFIELD3(b1, b2, b3)                            b3; b2; b1;\n#define BITFIELD4(b1, b2, b3, b4)                    b4; b3; b2; b1;\n#define BITFIELD5(b1, b2, b3, b4, b5)            b5; b4; b3; b2; b1;\n#define BITFIELD6(b1, b2, b3, b4, b5, b6)    b6; b5; b4; b3; b2; b1;\n#else\n#error unknown bitfield endianess\n#endif\n\n \n \n\ntypedef struct atm_header {\n    BITFIELD5( \n        u32 clp :  1,     \n        u32 plt :  3,     \n        u32 vci : 16,     \n        u32 vpi :  8,     \n        u32 gfc :  4      \n   )\n} atm_header_t;\n\n\n \n\ntypedef enum fore200e_aal {\n    FORE200E_AAL0  = 0,\n    FORE200E_AAL34 = 4,\n    FORE200E_AAL5  = 5,\n} fore200e_aal_t;\n\n\n \n\ntypedef struct tpd_spec {\n    BITFIELD4(\n        u32               length : 16,     \n        u32               nseg   :  8,     \n        enum fore200e_aal aal    :  4,     \n        u32               intr   :  4      \n    )\n} tpd_spec_t;\n\n\n \n\ntypedef struct tpd_rate\n{\n    BITFIELD2( \n        u32 idle_cells : 16,     \n        u32 data_cells : 16      \n    )\n} tpd_rate_t;\n\n\n \n\ntypedef struct tsd {\n    u32 buffer;     \n    u32 length;     \n} tsd_t;\n\n\n \n\ntypedef struct tpd {\n    struct atm_header atm_header;         \n    struct tpd_spec   spec;               \n    struct tpd_rate   rate;               \n    u32               pad;                \n    struct tsd        tsd[ TSD_NBR ];     \n} tpd_t;\n\n\n \n\ntypedef struct rsd {\n    u32 handle;     \n    u32 length;     \n} rsd_t;\n\n\n \n\ntypedef struct rpd {\n    struct atm_header atm_header;         \n    u32               nseg;               \n    struct rsd        rsd[ RSD_NBR ];     \n} rpd_t;\n\n\n \n\ntypedef enum buffer_scheme {\n    BUFFER_SCHEME_ONE,\n    BUFFER_SCHEME_TWO,\n    BUFFER_SCHEME_NBR     \n} buffer_scheme_t;\n\n\n \n\ntypedef enum buffer_magn {\n    BUFFER_MAGN_SMALL,\n    BUFFER_MAGN_LARGE,\n    BUFFER_MAGN_NBR     \n} buffer_magn_t;\n\n\n \n\ntypedef struct rbd {\n    u32 handle;           \n    u32 buffer_haddr;     \n} rbd_t;\n\n\n \n\ntypedef struct rbd_block {\n    struct rbd rbd[ RBD_BLK_SIZE ];     \n} rbd_block_t;\n\n\n \n\ntypedef struct tpd_haddr {\n    BITFIELD3( \n        u32 size  :  4,     \n        u32 pad   :  1,     \n        u32 haddr : 27      \n    )\n} tpd_haddr_t;\n\n#define TPD_HADDR_SHIFT 5   \n\n \n\ntypedef struct cp_txq_entry {\n    struct tpd_haddr tpd_haddr;        \n    u32              status_haddr;     \n} cp_txq_entry_t;\n\n\n \n\ntypedef struct cp_rxq_entry {\n    u32 rpd_haddr;        \n    u32 status_haddr;     \n} cp_rxq_entry_t;\n\n\n \n\ntypedef struct cp_bsq_entry {\n    u32 rbd_block_haddr;     \n    u32 status_haddr;        \n} cp_bsq_entry_t;\n\n\n \n\ntypedef volatile enum status {\n    STATUS_PENDING  = (1<<0),     \n    STATUS_COMPLETE = (1<<1),     \n    STATUS_FREE     = (1<<2),     \n    STATUS_ERROR    = (1<<3)      \n} status_t;\n\n\n \n\ntypedef enum opcode {\n    OPCODE_INITIALIZE = 1,           \n    OPCODE_ACTIVATE_VCIN,            \n    OPCODE_ACTIVATE_VCOUT,           \n    OPCODE_DEACTIVATE_VCIN,          \n    OPCODE_DEACTIVATE_VCOUT,         \n    OPCODE_GET_STATS,                \n    OPCODE_SET_OC3,                  \n    OPCODE_GET_OC3,                  \n    OPCODE_RESET_STATS,              \n    OPCODE_GET_PROM,                 \n    OPCODE_SET_VPI_BITS,             \n    OPCODE_REQUEST_INTR = (1<<7)     \n} opcode_t;\n\n\n \n\ntypedef struct vpvc {\n    BITFIELD3(\n        u32 vci : 16,     \n        u32 vpi :  8,     \n        u32 pad :  8      \n    )\n} vpvc_t;\n\n\n \n\ntypedef struct activate_opcode {\n    BITFIELD4( \n        enum opcode        opcode : 8,     \n        enum fore200e_aal  aal    : 8,     \n        enum buffer_scheme scheme : 8,     \n        u32  pad                  : 8      \n   )\n} activate_opcode_t;\n\n\n \n\ntypedef struct activate_block {\n    struct activate_opcode  opcode;     \n    struct vpvc             vpvc;       \n    u32                     mtu;        \n\n} activate_block_t;\n\n\n \n\ntypedef struct deactivate_opcode {\n    BITFIELD2(\n        enum opcode opcode :  8,     \n        u32         pad    : 24      \n    )\n} deactivate_opcode_t;\n\n\n \n\ntypedef struct deactivate_block {\n    struct deactivate_opcode opcode;     \n    struct vpvc              vpvc;       \n} deactivate_block_t;\n\n\n \n\ntypedef struct oc3_regs {\n    u32 reg[ 128 ];     \n} oc3_regs_t;\n\n\n \n\ntypedef struct oc3_opcode {\n    BITFIELD4(\n        enum opcode opcode : 8,     \n\tu32         reg    : 8,     \n\tu32         value  : 8,     \n\tu32         mask   : 8      \n    )\n} oc3_opcode_t;\n\n\n \n\ntypedef struct oc3_block {\n    struct oc3_opcode opcode;         \n    u32               regs_haddr;     \n} oc3_block_t;\n\n\n \n\ntypedef struct stats_phy {\n    __be32 crc_header_errors;     \n    __be32 framing_errors;        \n    __be32 pad[ 2 ];              \n} stats_phy_t;\n\n\n \n\ntypedef struct stats_oc3 {\n    __be32 section_bip8_errors;     \n    __be32 path_bip8_errors;        \n    __be32 line_bip24_errors;       \n    __be32 line_febe_errors;        \n    __be32 path_febe_errors;        \n    __be32 corr_hcs_errors;         \n    __be32 ucorr_hcs_errors;        \n    __be32 pad[ 1 ];                \n} stats_oc3_t;\n\n\n \n\ntypedef struct stats_atm {\n    __be32\tcells_transmitted;     \n    __be32\tcells_received;        \n    __be32\tvpi_bad_range;         \n    __be32\tvpi_no_conn;           \n    __be32\tvci_bad_range;         \n    __be32\tvci_no_conn;           \n    __be32\tpad[ 2 ];              \n} stats_atm_t;\n\n \n\ntypedef struct stats_aal0 {\n    __be32\tcells_transmitted;     \n    __be32\tcells_received;        \n    __be32\tcells_dropped;         \n    __be32\tpad[ 1 ];              \n} stats_aal0_t;\n\n\n \n\ntypedef struct stats_aal34 {\n    __be32\tcells_transmitted;          \n    __be32\tcells_received;             \n    __be32\tcells_crc_errors;           \n    __be32\tcells_protocol_errors;      \n    __be32\tcells_dropped;              \n    __be32\tcspdus_transmitted;         \n    __be32\tcspdus_received;            \n    __be32\tcspdus_protocol_errors;     \n    __be32\tcspdus_dropped;             \n    __be32\tpad[ 3 ];                   \n} stats_aal34_t;\n\n\n \n\ntypedef struct stats_aal5 {\n    __be32\tcells_transmitted;          \n    __be32\tcells_received;\t\t    \n    __be32\tcells_dropped;\t\t    \n    __be32\tcongestion_experienced;     \n    __be32\tcspdus_transmitted;         \n    __be32\tcspdus_received;            \n    __be32\tcspdus_crc_errors;          \n    __be32\tcspdus_protocol_errors;     \n    __be32\tcspdus_dropped;             \n    __be32\tpad[ 3 ];                   \n} stats_aal5_t;\n\n\n \n\ntypedef struct stats_aux {\n    __be32\tsmall_b1_failed;      \n    __be32\tlarge_b1_failed;      \n    __be32\tsmall_b2_failed;      \n    __be32\tlarge_b2_failed;      \n    __be32\trpd_alloc_failed;     \n    __be32\treceive_carrier;      \n    __be32\tpad[ 2 ];             \n} stats_aux_t;\n\n\n \n\ntypedef struct stats {\n    struct stats_phy   phy;       \n    struct stats_oc3   oc3;       \n    struct stats_atm   atm;       \n    struct stats_aal0  aal0;      \n    struct stats_aal34 aal34;     \n    struct stats_aal5  aal5;      \n    struct stats_aux   aux;       \n} stats_t;\n\n\n \n\ntypedef struct stats_opcode {\n    BITFIELD2(\n        enum opcode opcode :  8,     \n        u32         pad    : 24      \n    )\n} stats_opcode_t;\n\n\n \n\ntypedef struct stats_block {\n    struct stats_opcode opcode;          \n    u32                 stats_haddr;     \n} stats_block_t;\n\n\n \n\ntypedef struct prom_data {\n    u32 hw_revision;       \n    u32 serial_number;     \n    u8  mac_addr[ 8 ];     \n} prom_data_t;\n\n\n \n\ntypedef struct prom_opcode {\n    BITFIELD2(\n        enum opcode opcode :  8,     \n        u32         pad    : 24      \n    )\n} prom_opcode_t;\n\n\n \n\ntypedef struct prom_block {\n    struct prom_opcode opcode;         \n    u32                prom_haddr;     \n} prom_block_t;\n\n\n \n\ntypedef union cmd {\n    enum   opcode           opcode;            \n    struct activate_block   activate_block;    \n    struct deactivate_block deactivate_block;  \n    struct stats_block      stats_block;       \n    struct prom_block       prom_block;        \n    struct oc3_block        oc3_block;         \n    u32                     pad[ 4 ];          \n} cmd_t;\n\n\n \n\ntypedef struct cp_cmdq_entry {\n    union cmd cmd;              \n    u32       status_haddr;     \n    u32       pad[ 3 ];         \n} cp_cmdq_entry_t;\n\n\n \n\ntypedef struct host_txq_entry {\n    struct cp_txq_entry __iomem *cp_entry;     \n    enum   status*          status;       \n    struct tpd*             tpd;          \n    u32                     tpd_dma;      \n    struct sk_buff*         skb;          \n    void*                   data;         \n    unsigned long           incarn;       \n    struct fore200e_vc_map* vc_map;\n\n} host_txq_entry_t;\n\n\n \n\ntypedef struct host_rxq_entry {\n    struct cp_rxq_entry __iomem *cp_entry;     \n    enum   status*       status;       \n    struct rpd*          rpd;          \n    u32                  rpd_dma;      \n} host_rxq_entry_t;\n\n\n \n\ntypedef struct host_bsq_entry {\n    struct cp_bsq_entry __iomem *cp_entry;          \n    enum   status*       status;            \n    struct rbd_block*    rbd_block;         \n    u32                  rbd_block_dma;     \n} host_bsq_entry_t;\n\n\n \n\ntypedef struct host_cmdq_entry {\n    struct cp_cmdq_entry __iomem *cp_entry;     \n    enum status *status;\t        \n} host_cmdq_entry_t;\n\n\n \n\ntypedef struct chunk {\n    void* alloc_addr;     \n    void* align_addr;     \n    dma_addr_t dma_addr;  \n    int   direction;      \n    u32   alloc_size;     \n    u32   align_size;     \n} chunk_t;\n\n#define dma_size align_size              \n\n\n \n\ntypedef struct buffer {\n    struct buffer*       next;         \n    enum   buffer_scheme scheme;       \n    enum   buffer_magn   magn;         \n    struct chunk         data;         \n#ifdef FORE200E_BSQ_DEBUG\n    unsigned long        index;        \n    int                  supplied;     \n#endif\n} buffer_t;\n\n\n#if (BITS_PER_LONG == 32)\n#define FORE200E_BUF2HDL(buffer)    ((u32)(buffer))\n#define FORE200E_HDL2BUF(handle)    ((struct buffer*)(handle))\n#else    \n#define FORE200E_BUF2HDL(buffer)    ((u32)((u64)(buffer)))\n#define FORE200E_HDL2BUF(handle)    ((struct buffer*)(((u64)(handle)) | PAGE_OFFSET))\n#endif\n\n\n \n\ntypedef struct host_cmdq {\n    struct host_cmdq_entry host_entry[ QUEUE_SIZE_CMD ];     \n    int                    head;                             \n    struct chunk           status;                           \n} host_cmdq_t;\n\n\n \n\ntypedef struct host_txq {\n    struct host_txq_entry host_entry[ QUEUE_SIZE_TX ];     \n    int                   head;                            \n    int                   tail;                            \n    struct chunk          tpd;                             \n    struct chunk          status;                          \n    int                   txing;                           \n} host_txq_t;\n\n\n \n\ntypedef struct host_rxq {\n    struct host_rxq_entry  host_entry[ QUEUE_SIZE_RX ];     \n    int                    head;                            \n    struct chunk           rpd;                             \n    struct chunk           status;                          \n} host_rxq_t;\n\n\n \n\ntypedef struct host_bsq {\n    struct host_bsq_entry host_entry[ QUEUE_SIZE_BS ];     \n    int                   head;                            \n    struct chunk          rbd_block;                       \n    struct chunk          status;                          \n    struct buffer*        buffer;                          \n    struct buffer*        freebuf;                         \n    volatile int          freebuf_count;                   \n} host_bsq_t;\n\n\n \n\ntypedef struct fw_header {\n    __le32 magic;            \n    __le32 version;          \n    __le32 load_offset;      \n    __le32 start_offset;     \n} fw_header_t;\n\n#define FW_HEADER_MAGIC  0x65726f66     \n\n\n \n\ntypedef struct bs_spec {\n    u32\tqueue_length;       \n    u32\tbuffer_size;\t    \n    u32\tpool_size;\t    \n    u32\tsupply_blksize;     \n} bs_spec_t;\n\n\n \n\ntypedef struct init_block {\n    enum opcode  opcode;                \n    enum status\t status;\t        \n    u32          receive_threshold;     \n    u32          num_connect;           \n    u32          cmd_queue_len;         \n    u32          tx_queue_len;          \n    u32          rx_queue_len;          \n    u32          rsd_extension;         \n    u32          tsd_extension;         \n    u32          conless_vpvc;          \n    u32          pad[ 2 ];              \n    struct bs_spec bs_spec[ BUFFER_SCHEME_NBR ][ BUFFER_MAGN_NBR ];       \n} init_block_t;\n\n\ntypedef enum media_type {\n    MEDIA_TYPE_CAT5_UTP  = 0x06,     \n    MEDIA_TYPE_MM_OC3_ST = 0x16,     \n    MEDIA_TYPE_MM_OC3_SC = 0x26,     \n    MEDIA_TYPE_SM_OC3_ST = 0x36,     \n    MEDIA_TYPE_SM_OC3_SC = 0x46      \n} media_type_t;\n\n#define FORE200E_MEDIA_INDEX(media_type)   ((media_type)>>4)\n\n\n \n\ntypedef struct cp_queues {\n    u32\t              cp_cmdq;          \n    u32\t              cp_txq;           \n    u32\t              cp_rxq;           \n    u32               cp_bsq[ BUFFER_SCHEME_NBR ][ BUFFER_MAGN_NBR ];         \n    u32\t              imask;              \n    u32\t              istat;              \n    u32\t              heap_base;          \n    u32\t              heap_size;          \n    u32\t              hlogger;            \n    u32               heartbeat;          \n    u32\t              fw_release;         \n    u32\t              mon960_release;     \n    u32\t              tq_plen;            \n     \n    struct init_block init;               \n    enum   media_type media_type;         \n    u32               oc3_revision;       \n} cp_queues_t;\n\n\n \n\ntypedef enum boot_status {\n    BSTAT_COLD_START    = (u32) 0xc01dc01d,     \n    BSTAT_SELFTEST_OK   = (u32) 0x02201958,     \n    BSTAT_SELFTEST_FAIL = (u32) 0xadbadbad,     \n    BSTAT_CP_RUNNING    = (u32) 0xce11feed,     \n    BSTAT_MON_TOO_BIG   = (u32) 0x10aded00      \n} boot_status_t;\n\n\n \n\ntypedef struct soft_uart {\n    u32 send;     \n    u32 recv;     \n} soft_uart_t;\n\n#define FORE200E_CP_MONITOR_UART_FREE     0x00000000\n#define FORE200E_CP_MONITOR_UART_AVAIL    0x01000000\n\n\n \n\ntypedef struct cp_monitor {\n    struct soft_uart    soft_uart;       \n    enum boot_status\tbstat;           \n    u32\t\t\tapp_base;        \n    u32\t\t\tmon_version;     \n} cp_monitor_t;\n\n\n \n\ntypedef enum fore200e_state {\n    FORE200E_STATE_BLANK,          \n    FORE200E_STATE_REGISTER,       \n    FORE200E_STATE_CONFIGURE,      \n    FORE200E_STATE_MAP,            \n    FORE200E_STATE_RESET,          \n    FORE200E_STATE_START_FW,       \n    FORE200E_STATE_INITIALIZE,     \n    FORE200E_STATE_INIT_CMDQ,      \n    FORE200E_STATE_INIT_TXQ,       \n    FORE200E_STATE_INIT_RXQ,       \n    FORE200E_STATE_INIT_BSQ,       \n    FORE200E_STATE_ALLOC_BUF,      \n    FORE200E_STATE_IRQ,            \n    FORE200E_STATE_COMPLETE        \n} fore200e_state;\n\n\n \n\ntypedef struct fore200e_pca_regs {\n    volatile u32 __iomem * hcr;     \n    volatile u32 __iomem * imr;     \n    volatile u32 __iomem * psr;     \n} fore200e_pca_regs_t;\n\n\n \n\ntypedef struct fore200e_sba_regs {\n    u32 __iomem *hcr;     \n    u32 __iomem *bsr;     \n    u32 __iomem *isr;     \n} fore200e_sba_regs_t;\n\n\n \n\ntypedef union fore200e_regs {\n    struct fore200e_pca_regs pca;     \n    struct fore200e_sba_regs sba;     \n} fore200e_regs;\n\n\nstruct fore200e;\n\n \n\ntypedef struct fore200e_bus {\n    char*                model_name;           \n    char*                proc_name;            \n    int                  descr_alignment;      \n    int                  buffer_alignment;     \n    int                  status_alignment;     \n    u32                  (*read)(volatile u32 __iomem *);\n    void                 (*write)(u32, volatile u32 __iomem *);\n    int                  (*configure)(struct fore200e*); \n    int                  (*map)(struct fore200e*); \n    void                 (*reset)(struct fore200e*);\n    int                  (*prom_read)(struct fore200e*, struct prom_data*);\n    void                 (*unmap)(struct fore200e*);\n    void                 (*irq_enable)(struct fore200e*);\n    int                  (*irq_check)(struct fore200e*);\n    void                 (*irq_ack)(struct fore200e*);\n    int                  (*proc_read)(struct fore200e*, char*);\n} fore200e_bus_t;\n\n \n\ntypedef struct fore200e_vc_map {\n    struct atm_vcc* vcc;        \n    unsigned long   incarn;     \n} fore200e_vc_map_t;\n\n#define FORE200E_VC_MAP(fore200e, vpi, vci)  \\\n        (& (fore200e)->vc_map[ ((vpi) << FORE200E_VCI_BITS) | (vci) ])\n\n\n \n\ntypedef struct fore200e {\n    struct       list_head     entry;                   \n    const struct fore200e_bus* bus;                     \n    union        fore200e_regs regs;                    \n    struct       atm_dev*      atm_dev;                 \n\n    enum fore200e_state        state;                   \n\n    char                       name[16];                \n    struct device\t       *dev;\n    int                        irq;                     \n    unsigned long              phys_base;               \n    void __iomem *             virt_base;               \n    \n    unsigned char              esi[ ESI_LEN ];          \n\n    struct cp_monitor __iomem *         cp_monitor;     \n    struct cp_queues __iomem *          cp_queues;               \n    struct host_cmdq           host_cmdq;               \n    struct host_txq            host_txq;                \n    struct host_rxq            host_rxq;                \n                                                        \n    struct host_bsq            host_bsq[ BUFFER_SCHEME_NBR ][ BUFFER_MAGN_NBR ];       \n\n    u32                        available_cell_rate;     \n\n    int                        loop_mode;               \n\n    struct stats*              stats;                   \n    \n    struct mutex               rate_mtx;                \n    spinlock_t                 q_lock;                  \n#ifdef FORE200E_USE_TASKLET\n    struct tasklet_struct      tx_tasklet;              \n    struct tasklet_struct      rx_tasklet;              \n#endif\n    unsigned long              tx_sat;                  \n\n    unsigned long              incarn_count;\n    struct fore200e_vc_map     vc_map[ NBR_CONNECT ];   \n} fore200e_t;\n\n\n \n\ntypedef struct fore200e_vcc {\n    enum buffer_scheme     scheme;              \n    struct tpd_rate        rate;                \n    int                    rx_min_pdu;          \n    int                    rx_max_pdu;          \n    int                    tx_min_pdu;          \n    int                    tx_max_pdu;          \n    unsigned long          tx_pdu;              \n    unsigned long          rx_pdu;              \n} fore200e_vcc_t;\n\n\n\n \n\n#define FORE200E_CP_MONITOR_OFFSET\t0x00000400     \n#define FORE200E_CP_QUEUES_OFFSET\t0x00004d40     \n\n\n \n\n#define PCA200E_IOSPACE_LENGTH\t        0x00200000\n\n#define PCA200E_HCR_OFFSET\t\t0x00100000     \n#define PCA200E_IMR_OFFSET\t\t0x00100004     \n#define PCA200E_PSR_OFFSET\t\t0x00100008     \n\n\n \n\n#define PCA200E_HCR_RESET     (1<<0)     \n#define PCA200E_HCR_HOLD_LOCK (1<<1)     \n#define PCA200E_HCR_I960FAIL  (1<<2)     \n#define PCA200E_HCR_INTRB     (1<<2)     \n#define PCA200E_HCR_HOLD_ACK  (1<<3)     \n#define PCA200E_HCR_INTRA     (1<<3)     \n#define PCA200E_HCR_OUTFULL   (1<<4)     \n#define PCA200E_HCR_CLRINTR   (1<<4)     \n#define PCA200E_HCR_ESPHOLD   (1<<5)     \n#define PCA200E_HCR_INFULL    (1<<6)     \n#define PCA200E_HCR_TESTMODE  (1<<7)     \n\n\n \n\n#define PCA200E_PCI_LATENCY      0x40     \n#define PCA200E_PCI_MASTER_CTRL  0x41     \n#define PCA200E_PCI_THRESHOLD    0x42     \n\n \n\n#define PCA200E_CTRL_DIS_CACHE_RD      (1<<0)     \n#define PCA200E_CTRL_DIS_WRT_INVAL     (1<<1)     \n#define PCA200E_CTRL_2_CACHE_WRT_INVAL (1<<2)     \n#define PCA200E_CTRL_IGN_LAT_TIMER     (1<<3)     \n#define PCA200E_CTRL_ENA_CONT_REQ_MODE (1<<4)     \n#define PCA200E_CTRL_LARGE_PCI_BURSTS  (1<<5)     \n#define PCA200E_CTRL_CONVERT_ENDIAN    (1<<6)     \n\n\n\n#define SBA200E_PROM_NAME  \"FORE,sba-200e\"     \n\n\n \n\n#define SBA200E_HCR_LENGTH        4\n#define SBA200E_BSR_LENGTH        4\n#define SBA200E_ISR_LENGTH        4\n#define SBA200E_RAM_LENGTH  0x40000\n\n\n \n\n#define SBA200E_BSR_BURST4   0x04\n#define SBA200E_BSR_BURST8   0x08\n#define SBA200E_BSR_BURST16  0x10\n\n\n \n\n#define SBA200E_HCR_RESET        (1<<0)     \n#define SBA200E_HCR_HOLD_LOCK    (1<<1)     \n#define SBA200E_HCR_I960FAIL     (1<<2)     \n#define SBA200E_HCR_I960SETINTR  (1<<2)     \n#define SBA200E_HCR_OUTFULL      (1<<3)     \n#define SBA200E_HCR_INTR_CLR     (1<<3)     \n#define SBA200E_HCR_INTR_ENA     (1<<4)     \n#define SBA200E_HCR_ESPHOLD      (1<<5)     \n#define SBA200E_HCR_INFULL       (1<<6)     \n#define SBA200E_HCR_TESTMODE     (1<<7)     \n#define SBA200E_HCR_INTR_REQ     (1<<8)     \n\n#define SBA200E_HCR_STICKY       (SBA200E_HCR_RESET | SBA200E_HCR_HOLD_LOCK | SBA200E_HCR_INTR_ENA)\n\n\n#endif  \n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}