INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_projects/uart_module/uart_module.sim/sim_1/synth/func/xsim/simu_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'baud_generate'
INFO: [VRFC 10-3107] analyzing entity 'uart_receiver'
INFO: [VRFC 10-3107] analyzing entity 'uart_reg1'
INFO: [VRFC 10-3107] analyzing entity 'uart_trans'
INFO: [VRFC 10-3107] analyzing entity 'uart_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_projects/uart_module/uart_module.srcs/sim_1/new/simüsem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simu'
