[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC7K70T-1FBG484C production of XILINX from the text:DS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 1© 2011–2021 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Kintex, Artix, Zynq, Spartan, ISE, Vivado and other designated brands  included herein are trademarks of Xilinx in the \nUnited States and other countries. All other tradema rks are the property of their respective owners.Introduction\nKintex®-7 FPGAs are available in -3, -2, -1, -1L, and -2L \nspeed grades, with -3 having the highest performance. The \n-2L devices are screened for lower maximum static power and can operate at lower core  voltages for lower dynamic \npower than the -2 devices. The -2L industrial (I) temperature \ndevices operate only at V\nCCINT = 0.95V. The -2L extended (E) \ntemperature devices can operate at either VCCINT =0 . 9 V  o r  \n1.0V. The -2LE devices when operated at VCCINT =1 . 0 V ,  a n d  \nthe -2LI devices when operated at VCCINT = 0.95V, have the \nsame speed specifications as the -2 speed grade, except \nwhere noted. When the -2LE devices are operated at V\nCCINT = 0.9V, the speed specifications, static power, and \ndynamic power are reduced.  The -1L military (M) \ntemperature devices have the same speed specifications as the -1 military temperature devices and are screened for \nlower maximum static power.\nKintex-7 FPGA DC and AC characteristics are specified in \ncommercial, extended, industrial, expanded (-1Q), and military (-1M) temperature ranges. Except for the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed \ngrade military temperature devi ce are the same as for a -1 \nspeed grade commercial temperature device). However, only selected speed grades and/or devices are available in each temperature range. For ex ample, -1M is only available \nin the defense-grade Kintex-7 Q family, and -1Q is only \navailable in XA Kintex-7 FPGAs.\nAll supply voltage and junction temperature specifications \nare representative of worst-ca se conditions. The parameters \nincluded are common to popular designs and typical applications.\nAvailable device and package combinations can be found in :\n•7 Series FPGAs Overview  (DS180 )\n•Defense-Grade 7 Series FPGAs Overview  (DS185 )\n•XA Kintex-7 FPGA Data Sheet: Overview  (DS175 )\nThis Kintex-7 FPGA data sheet , part of an overall set of \ndocumentation on the 7 series FPGAs, is available on the Xilinx website at www.xilinx.com/documentation\n.\nDC CharacteristicsKintex‐7 FPGAs Data Sheet:\nDC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 Product Specification\nTable  1: Absolute Maximum Ratings(1)\nSymbol Description Min Max Units\nFPGA Logic\nVCCINT Internal supply voltage –0.5 1.1 V\nVCCAUXAuxiliary supply voltage –0.5 2.0 V\nVCCBRAMSupply voltage for the block RAM memories –0.5 1.1 V\nVCCOOutput drivers supply volt age for HR I/O banks –0.5 3.6 V\nOutput drivers supply voltage for HP I/O banks –0.5 2.0 V\nVCCAUX_IO Auxiliary supply voltage –0.5 2.06 V\nVREFInput reference voltage –0.5 2.0 V\nVIN(2)(3)(4)I/O input voltage fo r HR I/O banks –0.40 VCCO+0 . 5 5 V\nI/O input voltage for HP I/O banks –0.55 VCCO+0 . 5 5 V\nI/O input voltage (when VCCO=3 . 3 V )  f o r  VREF and differential I/O standards except \nTMDS_33(5)–0.40 2.625 V\nVCCBATTKey memory battery backup supply –0.5 2.0 V\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 2GTX Transceiver\nVMGTAVCC Analog supply voltage for the GTX transmitter and receiver circuits –0.5 1.1 V\nVMGTAVTT Analog supply voltage for the GTX transmitter and receiver termination circuits –0.5 1.32 V\nVMGTVCCAUX Auxiliary analog Quad PLL (QPLL) voltage supply for the GTX transceivers –0.5 1.935 V\nVMGTREFCLK GTX transceiver reference clock absolute input voltage –0.5 1.32 V\nVMGTAVTTRCALAnalog supply voltage for the resistor calibration circuit of the GTX transceiver \ncolumn–0.5 1.32 V\nVIN Receiver (RXP/RXN) and Transmitter (TXP/ TXN) absolute input voltage –0.5 1.26 V\nIDCIN-FLOAT DC input current for receiver input pins DC coupled RX termination = floating – 14 mA\nIDCIN-MGTAVTT DC input current for receiver input pins DC coupled RX termination = VMGTAVTT – 12 mA\nIDCIN-GND DC input current for receiver input pins DC coupled RX termination = GND – 6.5 mA\nIDCOUT-FLOAT DC output current for transmitter pins DC coupled RX termination = floating – 14 mA\nIDCOUT-MGTAVTT DC output current for transmitter pi ns DC coupled RX termination = VMGTAVTT– 12 mA\nXADC\nVCCADCXADC supply relative to GNDADC –0.5 2.0 V\nVREFPXADC reference input rela tive to GNDADC –0.5 2.0 V\nTemperature\nTSTGStorage temperature (ambient) –65 150 °C\nTSOLMaximum soldering temperature for Pb/Sn component bodies (6) –+ 2 2 0 ° C\nMaximum soldering temperature for Pb-free component bodies (6) –+ 2 6 0 ° C\nTjMaximum junction temperature(6) –+ 1 2 5 ° C\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs \nonly, and functional operation of the device at these or any ot her conditions beyond those listed under Operating Conditions is  not implied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\n2. The lower absolute voltage specification always applies.3. For I/O operation, refer to the 7 Series FPGAs SelectIO Resources User Guide  (UG471\n).\n4. The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4  and Table 5 .\n5. See Table 10  for TMDS_33 specifications.\n6. For soldering guidelines and thermal considerations, see the 7 Series FPGA Packaging and Pinout Specification  (UG475 ).\nTable  2: Recommended Operating Conditions(1)(2)\nSymbol Description Min Typ Max Units\nFPGA Logic\nVCCINT(3)For -3, -2, -2LE (1.0V), -1, -1M, -1LM, -1Q devices: internal suppl y voltage 0.97 1.00 1.03 V\nFor -2LE (0.9V) devices: internal supply voltage 0.87 0.90 0.93 V\nFor -2LI (0.95V) devices: inter nal supply voltage 0.93 0.95 0.97 V\nVCCBRAM(3)For -3, -2, -2LE (1.0V), -1, -1M, -1LM, -1Q de vices: block RAM supply  voltage 0.97 1.00 1.03 V\nFor -2LE (0.9V) devices: block RAM supply voltage 0.87 0.90 1.03 V\nFor -2LI (0.95V) devices: block RAM supply voltage 0.93 0.95 0.97 V\nVCCAUX Auxiliary supply voltage 1.71 1.80 1.89 V\nVCCO(4)(5)Supply voltage for HR I/O banks 1.14 – 3.465 V\nSupply voltage for HP I/O banks 1.14 – 1.89 VTable  1: Absolute Maximum Ratings(1) (Cont’d)\nSymbol Description Min Max Units\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 3VCCAUX_IO(6)Auxiliary supply voltage when set to 1.8V 1.71 1.80 1.89 V\nAuxiliary supply voltage when set to 2.0V 1.94 2.00 2.06 V\nVIN(7)I/O input voltage –0.20 – VCCO+0 . 2 V\nI/O input voltage (when VCCO= 3.3V) for VREF and differential I/O standards \nexcept TMDS_33(8)–0.20 – 2.625 V\nIIN(9) Maximum current through any pin in a powered or unpowered bank when \nforward biasing the clamp diode.––1 0 m A\nVCCBATT(10)Battery voltage 1.0 – 1.89 V\nGTX Transceiver\nVMGTAVCC(11)Analog supply voltage for the GTX transceiver QPLL frequency range \n\uf0a310.3125 GHz(12)(13) 0.97 1.0 1.08 V\nAnalog supply voltage for the GTX transceiver QPLL frequency range \n> 10.3125 GHz1.02 1.05 1.08 V\nVMGTAVTT(11) Analog supply voltage for the GTX transmitter and receiver termination \ncircuits1.17 1.2 1.23 V\nVMGTVCCAUX(11)Auxiliary analog QPLL voltage supply for the transceivers 1.75 1.80 1.85 V\nVMGTAVTTRCAL(11)Analog supply voltage for the resistor calibration circuit of the GTX \ntransceiver column1.17 1.2 1.23 V\nXADC\nVCCADC XADC supply relative to GNDADC 1.71 1.80 1.89 V\nVREFP Externally supplied reference voltage 1.20 1.25 1.30 V\nTemperature\nTjJunction temperature operating ran ge for commercial (C) temperature \ndevices0–8 5 ° C\nJunction temperature operating range for extended (E) temperature devices 0 – 100 °C\nJunction temperature operating range for industrial (I) temperature devices –40 – 100 °C\nJunction temperature operating range for military (M) temperature devices –55 – 125 °C\nJunction temperature operating range for expanded (Q) temperature devices –40 – 125 °C\nNotes: \n1. All voltages are relative to ground.\n2. For the design of the power distribution system, consult the 7 Series FPGAs PCB Design and Pin Planning Guide  (UG483 ).\n3. VCCINT  and VCCBRAM should be connected to the same supply.\n4. Configuration data is retained even if VCCO drops to 0V.\n5. Includes VCCO of 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HR I/O only), and 3.3V (HR I/O only) at ±5%.\n6. For more informatio n, refer to the VCCAUX_IO  section of 7 Series FPGAs SelectIO Resources User Guide  (UG471 ).\n7. The lower absolute voltage specification always applies.\n8. See Table 10  for TMDS_33 specifications.\n9. A total of 200 mA per bank should not be exceeded.\n10. VCCBATT  is required only when using bitstream encryp tion. If battery is not used, connect VCCBATT  to either ground or VCCAUX .\n11. Each voltage listed requires the filter circuit described in the 7 Series FPGAs GTX/GTH Transceivers User Guide  (UG476 ).\n12. For data rates \uf0a310.3125 Gb/s, VMGTAVCC  should be 1.0V ±3% for lower power consumption.\n13. For lower power consumption, VMGTAVCC  should be 1.0V ±3% over the entire CPLL frequency range.Table  2: Recommended Operating Conditions(1)(2) (Cont’d)\nSymbol Description Min Typ Max Units\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 4 Table  3: DC Characteristics Over Re commended Operating Conditions\nSymbol Description Min Typ(1)Max Units\nVDRINT Data retention VCCINT  voltage (below which configuration data might be lost) 0.75 – – V\nVDRI Data retention VCCAUX  voltage (below which configur ation data might be lost) 1.5 – – V\nIREF VREF leakage current per pin – – 15 µA\nIL Input or output leakage current per pin (sample-tested) – – 15 µA\nCIN(2) Die input capacitance at the pad – – 8 pF\nIRPUPad pull-up (when selected) @ VIN=0 V ,  VCCO=3 . 3 V 9 0 – 3 3 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=2 . 5 V 6 8 – 2 5 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 8 V 3 4 – 2 2 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 5 V 2 3 – 1 5 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 2 V 1 2 – 1 2 0 µ A\nIRPDPad pull-down (when selected) @ VIN=3 . 3 V 6 8 – 3 3 0 µ A\nPad pull-down (when selected) @ VIN=1 . 8 V 4 5 – 1 8 0 µ A\nICCADC Analog supply current, analog circ uits in powered up state – – 25 mA\nIBATT(3) Battery supply current – – 150 nA\nRIN_TERM(4)Thevenin equivalent resistance of programmable input termination to VCCO/2 \n(UNTUNED_SPLIT_40)28 40 55 \uf057\nThevenin equivalent resistance of programmable input termination to VCCO/2 \n(UNTUNED_SPLIT_50)35 50 65 \uf057\nThevenin equivalent resistance of programmable input termination to VCCO/2 \n(UNTUNED_SPLIT_60)44 60 83 \uf057\nn Temperature diode ideality factor – 1.010 – –\nr Temperature diode series resistance – 2 – \uf057\nNotes: \n1. Typical values are specified at nominal voltage, 25°C.\n2. This measurement represents the die capacitance at the pad, not including the package.\n3. Maximum value specified for worst case process at 25°C.\n4. Termination resistance to a VCCO/2 level.\nTable  4: VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HR I/O Banks(1)(2)\nAC Voltage Overshoot % of UI at –55°C to 125° C AC Voltage Undershoot % of UI at –55°C to 125°C\nVCCO+ 0.55 100–0.40 100\n–0.45 61.7\n–0.50 25.8\n–0.55 11.0\nVCCO+ 0.60 46.6 –0.60 4.77\nVCCO+ 0.65 21.2 –0.65 2.10\nVCCO+ 0.70 9.75 –0.70 0.94\nVCCO+ 0.75 4.55 –0.75 0.43\nVCCO+ 0.80 2.15 –0.80 0.20\nVCCO+ 0.85 1.02 –0.85 0.09\nVCCO+ 0.90 0.49 –0.90 0.04\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 5VCCO+ 0.95 0.24 –0.95 0.02\nNotes: \n1. A total of 200 mA per bank should not be exceeded.\n2. The peak voltage of the overshoot or undershoot, and the duration above VCCO+ 0.20V or below GND – 0.20V, must not exceed the values \nin this table.\nTable  5: VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks(1)(2)\nAC Voltage Overshoot % of UI at –55°C to 125° C AC Voltage Undershoot % of UI at –55°C to 125°C\nVCCO+ 0.55 100 –0.55 100\nVCCO+ 0.60 50.0(3)–0.60 50.0(3)\nVCCO+ 0.65 50.0(3) –0.65 50.0(3)\nVCCO+ 0.70 47.0 –0.70 50.0(3)\nVCCO+ 0.75 21.2 –0.75 50.0(3)\nVCCO+ 0.80 9.71 –0.80 50.0(3)\nVCCO+ 0.85 4.51 –0.85 28.4\nVCCO+ 0.90 2.12 –0.90 12.7\nVCCO+ 0.95 1.01 –0.95 5.79\nNotes: \n1. A total of 200 mA per bank should not be exceeded.\n2. The peak voltage of the overshoot or undershoot, and the duration above VCCO+ 0.20V or below GND – 0.20V, must not exceed the values \nin this table.\n3. For UI lasting less than 20 µs.\nTable  6: Typical Quiescent Supply Current\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LM -1M -1Q -2LI -2LE\nICCINTQ Quiescent VCCINT  \nsupply currentXC7K70T 241 241 241 N/A N/A N/A N/A 187 mA\nXC7K160T 474 474 474 N/A N/A N/A 271 368 mA\nXC7K325T 810 810 810 N/A N/A N/A 463 629 mA\nXC7K355T 993 993 993 N/A N/A N/A 568 771 mAXC7K410T 1080 1080 1080 N/A N/A N/A 618 838 mA\nXC7K420T 1313 1313 1313 N/A N/A N/A 751 1019 mA\nXC7K480T 1313 1313 1313 N/A N/A N/A 751 1019 mAXA7K160T N/A N/A N/A N/A N/A 474 N/A N/A mA\nXQ7K325T N/A 810 810 810 810 N/A 463 629 mA\nXQ7K410T N/A 1080 1080 N/A 1080 N/A 618 838 mATable  4: VIN Maximum Allowed AC Voltage Overshoot and Undershoot for HR I/O Banks(1)(2) (Cont’d)\nAC Voltage Overshoot % of UI at –55°C to 125° C AC Voltage Undershoot % of UI at –55°C to 125°C\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 6ICCOQ Quiescent VCCO \nsupply currentXC7K70T 1 1 1 N/A N/A N/A N/A 1 mA\nXC7K160T 1 1 1 N/A N/A N/A 1 1 mA\nXC7K325T 1 1 1 N/A N/A N/A 1 1 mAXC7K355T 1 1 1 N/A N/A N/A 1 1 mAXC7K410T 1 1 1 N/A N/A N/A 1 1 mA\nXC7K420T 1 1 1 N/A N/A N/A 1 1 mA\nXC7K480T 1 1 1 N/A N/A N/A 1 1 mAXA7K160T N/A N/A N/A N/A N/A 1 N/A N/A mA\nXQ7K325T N/A 1 1 1 1 N/A 1 1 mA\nXQ7K410T N/A 1 1 N/A 1 N/A 1 1 mA\nI\nCCAUXQ Quiescent VCCAUX  \nsupply currentXC7K70T 21 21 21 N/A N/A N/A N/A 21 mA\nXC7K160T 40 40 40 N/A N/A N/A 36 40 mA\nXC7K325T 68 68 68 N/A N/A N/A 61 68 mAXC7K355T 75 75 75 N/A N/A N/A 67 75 mA\nXC7K410T 85 85 85 N/A N/A N/A 76 85 mA\nXC7K420T 99 99 99 N/A N/A N/A 89 99 mAXC7K480T 99 99 99 N/A N/A N/A 89 99 mA\nXA7K160T N/A N/A N/A N/A N/A 40 N/A N/A mA\nXQ7K325T N/A 68 68 68 68 N/A 68 68 mAXQ7K410T N/A 85 85 N/A 85 N/A 85 85 mA\nI\nCCAUX_IOQ Quiescent VCCAUX_IO  \nsupply currentXC7K70T N/A N/A N/A N/A N/A N/A N/A N/A mA\nXC7K160T 2 2 2 N/A N/A N/A 1 2 mAXC7K325T 2 2 2 N/A N/A N/A 1 2 mA\nXC7K355T N/A N/A N/A N/A N/A N/A N/A N/A mA\nXC7K410T 2 2 2 N/A N/A N/A 1 2 mAXC7K420T N/A N/A N/A N/A N/A N/A N/A N/A mA\nXC7K480T N/A N/A N/A N/A N/A N/A N/A N/A mA\nXA7K160T N/A N/A N/A N/A N/A 2 N/A N/A mAXQ7K325T N/A 2 2 2 2 N/A 2 2 mA\nXQ7K410T N/A 2 2 N/A 2 N/A 2 2 mATable  6: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LM -1M -1Q -2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 7Power‐On/Off Power Supply Sequencing\nThe recommended power-on sequence is VCCINT , VCCBRAM , VCCAUX , VCCAUX_IO , and VCCO to achieve minimum current draw \nand ensure that the I/Os are 3-stated at power-on. The recommended power-off se quence is the reverse of the power-on \nsequence. If VCCINT  and VCCBRAM  have the same recommended voltage levels th en both can be powere d by the same supply \nand ramped simultaneously. If VCCAUX , VCCAUX_IO , and VCCO have the same recommended voltage levels then they can be \npowered by the same supply and ramped simultaneously.\nFor VCCO voltages of 3.3V in HR I/O banks and configuration bank 0:\n• The voltage difference between VCCO and VCCAUX  must not exceed 2.625V for longer than TVCCO2VCCAUX  for each \npower-on/off cycle to maintain device reliability levels.\n•T h e  TVCCO2VCCAUX  time can be allocated in any percentage  between the power-on  and power-off ramps.\nThe recommended power-on sequence  to achieve minimum current draw for the GTX transceivers is VCCINT , VMGTAVCC , \nVMGTAVTT  OR VMGTAVCC , VCCINT , VMGTAVTT . There is no recommended sequencing for VMGTVCCAUX . Both VMGTAVCC  and VCCINT  \ncan be ramped simultaneously. The recomme nded power-off sequence is the reverse of the power-on sequence to achieve \nminimum current draw.\nIf these recommended sequences are not met, current drawn from VMGTAVTT  can be higher than spec ifications during power-\nup and power-down.\n•W h e n  VMGTAVTT  is powered before VMGTAVCC  and VMGTAVTT –VMGTAVCC >1 5 0  m V  a n d  VMGTAVCC <0 . 7 V ,  t h e  VMGTAVTT  \ncurrent draw can increase by 460 mA per transceiver during VMGTAVCC  ramp up. The duration of the current draw can be \nup to 0.3 x TMGTAVCC  (ramp time from GND to 90% of VMGTAVCC ). The reverse is true for power-down.\n•W h e n  VMGTAVTT  is powered before VCCINT  and VMGTAVTT –VCCINT > 150 mV and VCCINT <0 . 7 V ,  t h e  VMGTAVTT  current \ndraw can increase by 50 mA per transceiver during VCCINT  ramp up. The duration of th e current draw can be up to \n0.3 x TVCCINT  (ramp time from GND to 90% of VCCINT ). The reverse is true for power-down.\nThere is no recommended sequence for supplies not shown.Table 7  shows the minimum current, in addition to I\nCCQ, that are required by Kintex-7 devices for proper power-on and \nconfiguration. If the current minimums shown in Table 6  and Table 7  are met, the device powers on after all five supplies \nhave passed through their power-on re set threshold voltages. The FPGA must not be configured until after VCCINT  is applied.ICCBRAMQ Quiescent VCCBRAM  \nsupply currentXC7K70T 6 6 6 N/A N/A N/A N/A 6 mA\nXC7K160T 14 14 14 N/A N/A N/A 8 14 mA\nXC7K325T 19 19 19 N/A N/A N/A 10 19 mAXC7K355T 31 31 31 N/A N/A N/A 17 31 mAXC7K410T 34 34 34 N/A N/A N/A 19 34 mA\nXC7K420T 41 41 41 N/A N/A N/A 23 41 mA\nXC7K480T 41 41 41 N/A N/A N/A 23 41 mAXA7K160T N/A N/A N/A N/A N/A 14 N/A N/A mA\nXQ7K325T N/A 19 19 19 19 N/A 19 19 mA\nXQ7K410T N/A 34 34 N/A 34 N/A 34 34 mA\nNotes: \n1. Typical values are specified at nominal voltage, 85°C junction temperatures (Tj) with single-ended SelectIO resources.\n2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins  are 3-state and \nfloating.\n3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at www.xilinx.com/power ) to estimate static power consumption for \nconditions other than those specified.Table  6: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1LM -1M -1Q -2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 8Once initialized and configured, use the Xilinx Power Estimator (XPE) spreadsheet tool (download at www.xilinx.com/power ) \nto estimate current drain on these supplies.\nDC Input and Output Levels\nValues for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over the recommended \noperating conditions at the VOL and VOH test points. Only selected standards are te sted. These are chosen to ensure that all \nstandards meet their specifications. The sele cted standards are tested at a minimum VCCO with the respective VOL and VOH \nvoltage levels shown. Other standards are sample tested.Table  7: Power-On Current for Kintex-7 Devices\nDevice ICCINTMIN ICCAUXMIN ICCOMIN ICCAUX_IOMIN ICCBRAMMIN Units\nXC7K70T ICCINTQ + 450 ICCAUXQ +4 0 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +4 0 m A\nXC7K160T ICCINTQ + 550 ICCAUXQ +5 0 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +4 0 m A\nXC7K325T ICCINTQ + 600 ICCAUXQ +8 0 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +4 0 m A\nXC7K355T ICCINTQ + 1450 ICCAUXQ +1 0 9 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +8 1 m A\nXC7K410T ICCINTQ + 1500 ICCAUXQ +1 2 5 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +9 0 m A\nXC7K420T ICCINTQ + 2200 ICCAUXQ +1 8 0 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +1 0 8 m A\nXC7K480T ICCINTQ + 2200 ICCAUXQ +1 8 0 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +1 0 8 m A\nXA7K160T ICCINTQ + 550 ICCAUXQ +5 0 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +4 0 m A\nXQ7K325T ICCINTQ + 600 ICCAUXQ +8 0 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +4 0 m A\nXQ7K410T ICCINTQ + 1500 ICCAUXQ +1 2 5 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ +9 0 m A\nTable  8: Power Supply Ramp Time\nSymbol Description Conditions Min Max Units\nTVCCINT Ramp time from GND to 90% of VCCINT 0.2 50 ms\nTVCCO Ramp time from GND to 90% of VCCO 0.2 50 ms\nTVCCAUX Ramp time from GND to 90% of VCCAUX 0.2 50 ms\nTVCCAUX_IO Ramp time from GND to 90% of VCCAUX_IO 0.2 50 ms\nTVCCBRAM Ramp time from GND to 90% of VCCBRAM 0.2 50 ms\nTVCCO2VCCAUX Allowed time per power cycle for VCCO – VCCAUX  \uf03e\uf0202.625V TJ = 125°C(1) –3 0 0\nms TJ = 100°C(1) –5 0 0\nTJ = 85°C(1) –8 0 0\nTMGTAVCC Ramp time from GND to 90% of VMGTAVCC 0.2 50 ms\nTMGTAVTT Ramp time from GND to 90% of VMGTAVTT 0.2 50 ms\nTMGTVCCAUX Ramp time from GND to 90% of VMGTVCCAUX 0.2 50 ms\nNotes: \n1. Based on 240,000 power cycles with nominal VCCO of 3.3V or 36,500 power cycles with a worst case VCCO of 3.465V.\nTable  9: SelectIO DC Input and Output Levels(1)(2)\nI/O StandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nHSTL_I –0.300 VREF– 0.100 VREF+0 . 1 0 0 VCCO+ 0.300 0.400 VCCO–0 . 4 0 0 8 – 8\nHSTL_I_12 –0.300 VREF– 0.080 VREF+0 . 0 8 0 VCCO+ 0.300 25% VCCO 75% VCCO 6.3 –6.3\nHSTL_I_18 –0.300 VREF– 0.100 VREF+0 . 1 0 0 VCCO+ 0.300 0.400 VCCO–0 . 4 0 0 8 – 8\nHSTL_II –0.300 VREF– 0.100 VREF+0 . 1 0 0 VCCO+ 0.300 0.400 VCCO– 0.400 16 –16\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 9HSTL_II_18 –0.300 VREF– 0.100 VREF+0 . 1 0 0 VCCO+ 0.300 0.400 VCCO– 0.400 16 –16\nHSUL_12 –0.300 VREF– 0.130 VREF+0 . 1 3 0 VCCO+ 0.300 20% VCCO 80% VCCO 0.1 –0.1\nLVCMOS12 –0.300 35% VCCO 65% VCCO VCCO+ 0.300 0.400 VCCO–0 . 4 0 0 Note 3 Note 3\nLVCMOS15, \nLVDCI_15–0.300 35% VCCO 65% VCCO VCCO+ 0.300 25% VCCO 75% VCCO Note 4 Note 4\nLVCMOS18, \nLVDCI_18–0.300 35% VCCO 65% VCCO VCCO+ 0.300 0.450 VCCO–0 . 4 5 0 Note 5 Note 5\nLVCMOS25 –0.300 0.700 1.700 VCCO+ 0.300 0.400 VCCO–0 . 4 0 0 Note 6 Note 6\nLVCMOS33 –0.300 0.800 2.000 3.450 0.400 VCCO–0 . 4 0 0 Note 6 Note 6\nLVTTL –0.300 0.800 2.000 3.450 0.400 2.400 Note 7 Note 7\nMOBILE_DDR –0.300 20% VCCO 80% VCCO VCCO+ 0.300 10% VCCO 90% VCCO 0.1 –0.1\nPCI33_3 –0.400 30% VCCO 50% VCCO VCCO+ 0.500 10% VCCO 90% VCCO 1.5 –0.5\nSSTL12 –0.300 VREF– 0.100 VREF+0 . 1 0 0 VCCO+ 0.300 VCCO/ 2–0 . 1 5 0 VCCO/2 + 0.150 14.25 –14.25\nSSTL135 –0.300 VREF– 0.090 VREF+0 . 0 9 0 VCCO+ 0.300 VCCO/ 2–0 . 1 5 0 VCCO/2 + 0.150 13.0 –13.0\nSSTL135_R –0.300 VREF– 0.090 VREF+0 . 0 9 0 VCCO+ 0.300 VCCO/ 2–0 . 1 5 0 VCCO/2 + 0.150 8.9 –8.9\nSSTL15 –0.300 VREF– 0.100 VREF+0 . 1 0 0 VCCO+ 0.300 VCCO/ 2–0 . 1 7 5 VCCO/2 + 0.175 13.0 –13.0\nSSTL15_R –0.300 VREF– 0.100 VREF+0 . 1 0 0 VCCO+ 0.300 VCCO/ 2–0 . 1 7 5 VCCO/2 + 0.175 8.9 –8.9\nSSTL18_I –0.300 VREF– 0.125 VREF+0 . 1 2 5 VCCO+ 0.300 VCCO/ 2–0 . 4 7 0 VCCO/2 + 0.470 8 –8\nSSTL18_II –0.300 VREF– 0.125 VREF+0 . 1 2 5 VCCO+ 0.300 VCCO/ 2–0 . 6 0 0 VCCO/2 + 0.600 13.4 –13.4\nNotes: \n1. Tested according to relevant specifications.\n2. 3.3V and 2.5V standards are only supported in HR I/O banks.3. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks and 4, 8, or 12 mA in HR I/O banks.\n4. Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, or 16 mA in HR I/O banks.\n5. Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, 16, or 24 mA in HR I/O banks.6. Supported drive strengths of 4, 8, 12, or 16 mA\n7. Supported drive strengths of 4, 8, 12, 16, or 24 mA\n8. For detailed interface specific DC voltage levels, see the 7 Series FPGAs SelectIO Resources User Guide  (UG471\n).Table  9: SelectIO DC Input and Output Levels(1)(2) (Cont’d)\nI/O StandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 10Table  10: Differential SelectIO DC Input and Output Levels\nI/O StandardVICM(1)VID(2)VOCM(3)VOD(4)\nV, Min V, Typ V, Max V, Min V, Typ V, Max V, Min V, Typ V, Max V, Min V, Typ V, Max\nBLVDS_25 0.300 1.200 1.425 0.100 – – – 1.250 – Note 5\nMINI_LVDS_25 0.300 1.200 VCCAUX 0.200 0.400 0.600 1.000 1.20 0 1.400 0.300 0.450 0.600\nPPDS_25 0.200 0.900 VCCAUX 0.100 0.250 0.400 0.500 0.95 0 1.400 0.100 0.250 0.400\nRSDS_25 0.300 0.900 1.500 0.100 0.350 0. 600 1.000 1.200 1.400 0.100 0.350 0.600\nTMDS_33 2.700 2.965 3.230 0.150 0.675 1.200 VCCO–0.405 VCCO–0.300 VCCO–0.190 0.400 0.600 0.800\nNotes: \n1. VICM is the input common mode voltage.\n2. VID is the input differential voltage (Q – Q ).\n3. VOCM is the output common mode voltage.\n4. VOD is the output differential voltage (Q – Q ).\n5. VOD for BLVDS will vary significantly depending on topology and loading.\n6. LVDS_25 is specified in Table 12 .\n7. LVDS is specified in Table 13 .\nTable  11: Complementary Differential SelectIO DC Input and Output Levels\nI/O StandardVICM(1)VID(2)VOL(3)VOH(4)IOL IOH\nV, Min V, Typ V, Max V, Min V, Max V, Max V, Min mA, Max mA, Min\nDIFF_HSTL_I 0.300 0. 750 1.125 0.100 – 0.400 VCCO–0.400 8.00 –8.00\nDIFF_HSTL_I_18 0.300 0. 900 1.425 0.100 – 0.400 VCCO–0.400 8.00 –8.00\nDIFF_HSTL_II 0.300 0. 750 1.125 0.100 – 0.400 VCCO–0.400 16.00 –16.00\nDIFF_HSTL_II_18 0.300 0 .900 1.425 0.100 – 0.400 VCCO–0.400 16.00 –16.00\nDIFF_HSUL_12 0.300 0.600 0.850 0.100 – 20% VCCO 80% VCCO 0.100 –0.100\nDIFF_MOBILE_DDR 0.300 0.900 1.425 0.100 – 10% VCCO 90% VCCO 0.100 –0.100\nDIFF_SSTL12 0.300 0.600 0.850 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 14.25 –14.25\nDIFF_SSTL135 0.300 0 .675 1.000 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 13.0 –13.0\nDIFF_SSTL135_R 0.300 0 .675 1.000 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 8.9 –8.9\nDIFF_SSTL15 0.300 0.750 1.125 0.100 – (VCCO/2) – 0.175 (VCCO/2) + 0.175 13.0 –13.0\nDIFF_SSTL15_R 0.300 0.750 1.125 0.100 – (VCCO/2) – 0.175 (VCCO/2) + 0.175 8.9 –8.9\nDIFF_SSTL18_I 0.300 0.900 1.425 0.100 – (VCCO/2) – 0.470 (VCCO/2) + 0.470 8.00 –8.00\nDIFF_SSTL18_II 0.300 0 .900 1.425 0.100 – (VCCO/2) – 0.600 (VCCO/2) + 0.600 13.4 –13.4\nNotes: \n1. VICM is the input common mode voltage.\n2. VID is the input differential voltage (Q – Q ).\n3. VOL is the single-ended low-output voltage.\n4. VOH is the single-ended high-output voltage.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 11LVDS DC Specifications (LVDS_25)\nThe LVDS_25 standard is availabl e in the HR I/O banks. See the 7 Series FPGAs SelectIO Resources User Guide  (UG471 ) for \nmore information.\nLVDS DC Specifications (LVDS)\nThe LVDS standard is available in the HP I/O banks. See the 7 Series FPGAs SelectIO Resources User Guide  (UG471 ) for more \ninformation.Table  12: LVDS_25 DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 2.375 2.500 2.625 V\nVOH Output High Voltage for Q and Q RT = 100\uf057 across Q and Q  signals – – 1.675 V\nVOL Output Low Voltage for Q and Q RT = 100\uf057 across Q and Q  signals 0.700 – – V\nVODIFFDifferential Output Voltage:\n(Q – Q ), Q = High \n(Q–Q ) ,  Q =H i g hRT = 100\uf057 across Q and Q  signals 247 350 600 mV\nVOCM Output Common-Mode Voltage RT = 100\uf057 across Q and Q  signals 1.000 1.250 1.425 V\nVIDIFFDifferential Input Voltage:\n(Q – Q ), Q = High\n(Q–Q ) ,  Q =H i g h100 350 600 mV\nVICM Input Common-Mode Voltage 0.300 1.200 1.500 V\nNotes: \n1. Differential inputs for LVDS_25 can be placed in banks with VCCO levels that are different from the required level for outputs. Refer to the \n7 Series FPGAs SelectIO Resources User Guide  (UG471 ) for more information.\nTable  13: LVDS DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 1.710 1.800 1.890 V\nVOH Output High Voltage for Q and Q RT = 100\uf057 across Q and Q  signals – – 1.675 V\nVOL Output Low Voltage for Q and Q RT = 100\uf057 across Q and Q  signals 0.825 – – V\nVODIFFDifferential Output Voltage:\n(Q – Q ), Q = High\n(Q–Q ) ,  Q =H i g hRT = 100\uf057 across Q and Q  signals 247 350 600 mV\nVOCM Output Common-Mode Voltage RT = 100\uf057 across Q and Q  signals 1.000 1.250 1.425 V\nVIDIFFDifferential Input Voltage:\n(Q – Q ), Q = High\n(Q–Q ) ,  Q =H i g hCommon-mode input voltage = 1.25V 100 350 600 mV\nVICM Input Common-Mode Voltage Differential input voltage = ±350 mV 0.300 1.200 1.425 V\nNotes: \n1. Differential inputs for LVDS can be placed in banks with VCCO levels that are different from the required level for outputs. Refer to the 7S e r i e s  \nFPGAs SelectIO Resources User Guide  (UG471 ) for more information.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 12AC Switching Characteristics\nAll values represented in this data sheet are based on the speed specifications in the Vi vado® Design Suite 2015.4 and \nISE® software 14.7 as outlined in Table 14 .\nSwitching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or \nProduction. Each designatio n is defined as follows:\nAdvance Product SpecificationThese specifications are based on simulations only and are typi cally available soon after device design specifications are \nfrozen. Although speed grades with this designation are considered relatively stab le and conservative, some under-reporting \nmight still occur.\nPreliminary Produc t Specification\nThese specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with \nthis designation are intended to give a be tter indication of the expected performanc e of production silicon. The probability \nof under-reporting delays is greatly reduced as compared to Advance data.\nProduct SpecificationThese specifications are released once enough production silicon of a particular device family member has been \ncharacterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subs equent changes. Typi cally, the slowest \nspeed grades transition to production before faster speed grades.\nTesting of AC Switching Characteristics\nInternal timing parameters are derived from measuring inte rnal test patterns. All AC switching characteristics are \nrepresentative of worst-case supply volt age and junction temperature conditions.\nFor more specific, more precise, and worst-case guaranteed data , use the values reported by th e static timing analyzer and \nback-annotate to the simulation net list. Unless ot herwise noted, values apply to all Kintex-7 FPGAs.Table  14: Kintex-7 FPGA Speed Specification Version By Device\nVersion In: Typical VCCINT\nDevice\nISE 14.7Vivado \n2019.1.1(Table 2 )\n1.10 1.12 1.0V XC7K70T(1), XC7K160T(1), XC7K325T, XC7K355T, XC7K410T, XC7K420T, \nXC7K480T\nN/A 1.12 0.95V XC7K160T(1), XC7K325T, XC7K355T, XC7K 410T, XC7K420T, XC7K480T\n1.09 1.09 0.9V XC7K70T, XC7K160T, XC7K325 T, XC7K355T, XC7K410T, XC7K420T, XC7K480T\nN/A 1.02 1.0V XA7K160T\n1.05 1.09 1.0V XQ7K325T, XQ7K410T\n1.05 1.07 0.9V XQ7K325T, XQ7K410T\nNotes: \n1. GTX data rates greater than 6.6 Gb/s in the FBG484 package in the -3 and -2 speed grades require Vivado Design Suite 2017.1 or  later.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 13Speed Grade Designations\nSince individual family members are prod uced at different times, the migration from one category to another depends \ncompletely on the status of the fabrication process for each device. Table 15  correlates the current st atus of each Kintex-7 \ndevice on a per speed grade basis.\nProduction Silicon and Software Status\nIn some cases, a particular family memb er (and speed grade) is released to production before a speed specification is \nreleased with the correct label (Advance, Preliminary, Producti on). Any labeling discrepancies are corrected in subsequent \nspeed specification releases.\nTable 16  lists the production released Kintex-7 device, speed  grade, and the minimum corresponding supported speed \nspecification version and software revision s. The software and speed specifications listed are the minimum releases required \nfor production. All subsequent releases of software and speed specifications are valid.Table  15: Kintex-7 Device Speed Grade Designations\nDeviceSpeed Grade Designations\nAdvance Preliminary Production\nXC7K70T -3, -2, -2LE(1.0V), -1, and -2LE (0.9V)\nXC7K160T -3, -2, -2LE(1.0V), -2LI (0.95V), -1, and -2LE (0.9V)\nXC7K325T -3, -2, -2LE(1.0V), -2LI (0.95V), -1, and -2LE (0.9V)XC7K355T -3, -2, -2LE(1.0V), -2LI (0.95V), -1, and -2LE (0.9V)\nXC7K410T -3, -2, -2LE(1.0V), -2LI (0.95V), -1, and -2LE (0.9V)\nXC7K420T -3, -2, -2LE(1.0V), -2LI (0.95V), -1, and -2LE (0.9V)XC7K480T -3, -2, -2LE(1.0V), -2LI (0.95V), -1, and -2LE (0.9V)\nXA7K160T -1Q\nXQ7K325T -2I, -2LE(1.0V), -1I, -2LE(0 .9V), -2LI (0.95V), -1LM, and -1M\nXQ7K410T -2I, -2LE(1.0V), -1I, -2LE (0.9V), -2LI (0.95V), and -1M\nTable  16: Kintex-7 Device Production Software and Speed Specification Release\nDeviceSpeed Grade Designations\n1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M -1LM -1Q -2LI -2LE\nXC7K70T Vivado tools 2012.4 v1.08 \nor ISE tools 14.2 v1.06N/A N/A N/A N/A Vivado tools 2012.4 v1.07 \nor ISE tools 14.3 v1.06\nXC7K160T Vivado tools 2012.4 v1.08 \nor ISE tools 14.2 v1.06N/A N/A N/A Vivado tools 2014.4 \nv1.12Vivado tools 2012.4 v1.07 \nor ISE tools 14.3 v1.06\nXC7K325T Vivado tools 2012.4 v1.08 \nor ISE tools 14.2 v1.06N/A N/A N/A Vivado tools 2014.4 \nv1.12Vivado tools 2012.4 v1.07 \nor ISE tools 14.3 v1.06\nXC7K355T Vivado tools 2012.4 v1.08 \nor ISE tools 14.2 v1.06N/A N/A N/A Vivado tools 2014.4 \nv1.12Vivado tools 2012.4 v1.07 \nor ISE tools 14.3 v1.06\nXC7K410T Vivado tools 2012.4 v1.08 \nor ISE tools 14.2 v1.06N/A N/A N/A Vivado tools 2014.4 \nv1.12Vivado tools 2012.4 v1.07 \nor ISE tools 14.3 v1.06\nXC7K420T Vivado tools 2012.4 v1.08 \nor ISE tools 14.2 v1.06N/A N/A N/A Vivado tools 2014.4 \nv1.12Vivado tools 2012.4 v1.07 \nor ISE tools 14.3 v1.06\nXC7K480T Vivado tools 2012.4 v1.08 \nor ISE tools 14.2 v1.06N/A N/A N/A Vivado tools 2014.4 \nv1.12Vivado tools 2012.4 v1.07 \nor ISE tools 14.3 v1.06\nXA7K160T N/A N/A N/A N/ A N/A Vivado tools \n2019.1.1 v1.02N/A N/A\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 14Selecting the Correct Speed Grade and Voltage in the Vivado Tools\nIt is important to select the correct devi ce speed grade and voltage in the Vivado to ols for the device that you are selecting.\nTo select the 1.0V speed specifications in the Vivado tools, select the Kintex-7 , Defense Grade Kintex-7Q , or XA Kintex-7  \nsub-family, and then select the part name that is the devi ce name followed by the pack age name followed by the speed \ngrade. For example, select the xc7k325tffg900-3  part name for the XC7K325T device in the FFG900 package and -3 (1.0V) \nspeed grade or select the xc7k325tffg900-2L  part name for the XC7K325T device in  the FFG900 package and -2LE (1.0V) \nspeed grade.\nTo select the -2LI (0.95V) speed specifications in the Vivado tools, select the Kintex-7  sub-family and then select the part \nname that is the device name followed by an i followed by the package name follow ed by the speed grade. For example, \nselect the xc7k325tiffg900-2L  part name for the XC7K325T device in the FF G900 package and -2LI (0.95V) speed grade. The \n-2LI (0.95V) speed specifications are not supported in the ISE tools.\nTo select the -2LE (0.9V) speed specificat ions in the Vivado tools, select the Kintex-7 Low Voltage  or Defense Grade \nKintex-7Q Low Voltage  sub-family, and then select the part name  that is the device name followed by an l followed by the \npackage name followed by the speed  grade. For example, select the xc7k325tlffg900-2L  part name for the XC7K325T \ndevice in the FFG900 package and -2LE (0.9V) speed grade.\nA similar part naming co nvention applies to the speed specifications selection in the ISE tools for supported devices. See \nTable 16  for the subset of 7 series FP GAs supported in the ISE tools.\nPerformance Characteristics\nThis section provides the performance characteristics of some common function s and designs implemented in Kintex-7 \ndevices. The numbers reported here are wors t-case values; they have al l been fully characterized. These values are subject to \nthe same guidelines as the AC Switching Characteristics, page 12 . In each table, the I/O bank type is either High Performance \n(HP) or High Range (HR).XQ7K325T N/A Vivado tools 2013.1 v1.04 \nor ISE tools 14.5 v1.04Vivado tools \n2015.4 v1.09N/A Vivado tools 2015.4 \nv1.07Vivado tools 2013.1 v1.04 \nor ISE tools 14.5 v1.04\nXQ7K410T N/A Vivado tools 2013.1 v1.04 \nor ISE tools 14.5 v1.04N/A N/A Vivado tools 2015.4 \nv1.07Vivado tools 2013.1 v1.04 \nor ISE tools 14.5 v1.04\nTable  17: Networking Applications Interface Performances\nDescriptionI/O \nBank \nTypeSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1/-1M/-1LM/-1Q -2LI -2LE\nSDR LVDS transmitter (using OSERDES; \nDATA_WIDTH = 4 to 8)HR 710 710 625 710 625 Mb/s\nHP 710 710 625 710 625 Mb/s\nDDR LVDS transmitter (using OSERDES; \nDATA_WIDTH = 4 to 14)HR 1250 1250 950 1250 950 Mb/s\nHP 1600 1400 1250 1400 1250 Mb/s\nSDR LVDS receiver (SFI-4.1)(1)HR 710 710 625 710 625 Mb/s\nHP 710 710 625 710 625 Mb/s\nDDR LVDS receiver (SPI-4.2)(1)HR 1250 1250 950 1250 950 Mb/s\nHP 1600 1400 1250 1400 1250 Mb/s\nNotes: \n1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms domina te \ndeterministic performance.Table  16: Kintex-7 Device Production Software and Speed Specification Release (Cont’d)\nDeviceSpeed Grade Designations\n1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M -1LM -1Q -2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 15Table 18  and Table 19  provide the maximum data rates for applicable me mory standards using the Kintex-7 FPGAs memory \nPHY. The final performance of the memory interface is determ ined through a complete design implemented in the Vivado \nor ISE Design Suite, following guidelines in the Zynq-7000 SoC and 7 Series Devices Memory Interface Solutions User Guide  \n(UG586 ), electrical analysis, and ch aracterization of the system.\nTable  18: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface \nGenerator (FF and RF Packages)(1)(2)\nMemory \nStandardI/O Bank \nTypeVCCAUX_IOSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\n4:1 Memory Controllers\nDDR3HP 2.0V 1866(3)1866(3)1600 1066 1600 1333 Mb/s\nHP 1.8V 1600 1333 1066 800 1333 1066 Mb/s\nHR N/A 1066 1066 800 800 1066 800 Mb/s\nDDR3LHP 2.0V 1600 1600 1333 1066 1600 1066 Mb/s\nHP 1.8V 1333 1066 800 800 1066 800 Mb/s\nHR N/A 800 800 667 N/A 800 667 Mb/s\nDDR2HP 2.0V 800 800 800 667 800 800 Mb/s\nHP 1.8V 800 800 800 667 800 800 Mb/s\nHR N/A 800 800 800 533 800 800 Mb/s\nRLDRAM IIIHP 2.0V 800 667 667 550 667 533 MHz\nHP 1.8V 550 500 450 400 500 450 MHz\nHR N/A N/A\n2:1 Memory Controllers\nDDR3HP 2.0V 1066 1066 800 667 1066 800 Mb/s\nHP 1.8V 1066 1066 800 667 1066 800 Mb/s\nHR N/A 1066 1066 800 667 1066 800 Mb/s\nDDR3LHP 2.0V 1066 1066 800 667 1066 800 Mb/s\nHP 1.8V 1066 1066 800 667 1066 800 Mb/s\nHR N/A 800 800 667 N/A 800 667 Mb/s\nDDR2HP 2.0V\n800 800 800667\n800 800 Mb/s HP 1.8V 667\nHR N/A 533\nQDR II+(4)HP 2.0V\n550 500 450 300 500 450 MHz\nHP 1.8V\nHR N/A 500 450 400 300 450 400 MHz\nRLDRAM IIHP 2.0V\n533 500 450 400 500 450 MHz HP 1.8V\nHR N/A\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 16LPDDR2HP 2.0V 667 667 667 533 667 667 Mb/s\nHP 1.8V 667 667 667 533 667 667 Mb/s\nHR N/A 667 667 667 533 667 667 Mb/s\nNotes: \n1. VREF tracking is required. For more information, see the Zynq-7000 SoC and 7 Series Devices Memory Interface Solutions User Guide  \n(UG586 ).\n2. When using the internal VREF, the maximum data rate is 800 Mb/s (400 MHz).\n3. For designs using 1866 Mb/s components, contact Xilinx Technical Support .\n4. The maximum QDRII+ performance specifications are for burst-l ength 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementa tions \nare limited to 333 MHz for all speed grades and I/O bank types.\nTable  19: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface \nGenerator (FB Packages)(1)(2)\nMemory \nStandardI/O Bank \nTypeVCCAUX_IO(3)Speed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\n4:1 Memory Controllers\nDDR3HP N/A 1333 1066 800 800 1066 800 Mb/s\nHR N/A 1066 800 800 800 800 800 Mb/s\nDDR3LHP N/A 1066 800 667 667 800 667 Mb/s\nHR N/A 800 800 667 N/A 800 667 Mb/s\nDDR2HP N/A 800 800 800 667 800 800 Mb/s\nHR N/A 800 667 667 533 667 667 Mb/s\nRLDRAM IIIHP N/A 550 500 450 350 500 450 MHz\nHR N/A N/A\n2:1 Memory Controllers\nDDR3HP N/A 1066 1066 800 667 1066 800 Mb/s\nHR N/A 1066 800 800 667 800 800 Mb/s\nDDR3LHP N/A 1066 800 667 667 800 667 Mb/s\nHR N/A 800 800 667 N/A 800 667 Mb/s\nDDR2HP N/A 800 800 800 667 800 800 Mb/s\nHR N/A 800 667 667 533 667 667 Mb/s\nQDR II+(4)HP N/A 550 500 450 300 500 450 MHz\nHR N/A 450 400 350 300 400 350 MHz\nRLDRAM IIHP N/A\n533 500 450 400 500 450 MHz\nHR N/ATable  18: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface \nGenerator (FF and RF Packages)(1)(2) (Cont’d)\nMemory \nStandardI/O Bank \nTypeVCCAUX_IOSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 17LPDDR2HP N/A 667 667 667 400 667 667 Mb/s\nHR N/A 667 667 533 400 667 533 Mb/s\nNotes: \n1. VREF tracking is required. For more information, see the Zynq-7000 SoC and 7 Series Devices Memory Interface Solutions User Guide  \n(UG586 ).\n2. When using the internal VREF, the maximum data rate is 800 Mb/s (400 MHz).\n3. FB packages do not have separate VCCAUX_IO  supply pins to adjust the pre-driver voltage of the HP I/O banks.\n4. The maximum QDRII+ performance specifications are for burst-l ength 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementa tions \nare limited to 333 MHz for all speed grades and I/O bank types.Table  19: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface \nGenerator (FB Packages)(1)(2) (Cont’d)\nMemory \nStandardI/O Bank \nTypeVCCAUX_IO(3)Speed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 18IOB Pad Input/Output/3 ‐State\nTable 20  (high-range IOB (HR)) and Table 21  (high-performance IOB (HP)) summarizes the values of standard-specific data \ninput delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.\n•TIOPI is described as the delay from IOB pad through the inpu t buffer to the I-pin of an IOB pad. The delay varies \ndepending on the capability of the SelectIO input buffer.\n•TIOOP is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies \ndepending on the capability of the SelectIO output buffer. \n•TIOTP is described as the delay from the T pin to the IOB pad through the output buffer of an  IOB pad, when 3-state is \ndisabled. The delay varies depending on the SelectIO capability  of the output buffer. In HP I/O banks, the internal DCI \ntermination turn-on time is always faster than TIOTP when the DCITERMDISABLE pin is  used. In HR I/O banks, the \nIN_TERM termination turn-on time  is always faster than TIOTP when the INTERMDISABLE pin is used.\nTable  20: IOB High Range (HR) Sw itching Characteristics\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nLVTTL_S4 1.31 1.42 1.64 1.64 1.42 1.51 3.77 3.90 4.00 4.00 3.90 4.13 3.52 3.67 3.86 3.86 3.67 3.85 ns\nLVTTL_S8 1.31 1.42 1.64 1.64 1.42 1.51 3.50 3.64 3.73 3.73 3.64 3.86 3.26 3.40 3.60 3.60 3.40 3.58 nsLVTTL_S12 1.31 1.42 1.64 1.64 1.42 1.51 3.49 3.62 3.72 3.72 3.62 3.84 3.24 3.39 3.58 3.58 3.39 3.56 ns\nLVTTL_S16 1.31 1.42 1.64 1.64 1.42 1.51 3.03 3.17 3.26 3.26 3.17 3.39 2.79 2.93 3.13 3.13 2.93 3.11 ns\nLVTTL_S24 1.31 1.42 1.64 1.64 1.42 1.51 3.25 3.39 3.48 3.48 3.39 3.61 3.01 3.15 3.35 3.35 3.15 3.33 nsLVTTL_F4 1.31 1.42 1.64 1.64 1.42 1.51 3.22 3.36 3.45 3.45 3.36 3.58 2.98 3.12 3.32 3.32 3.12 3.30 ns\nLVTTL_F8 1.31 1.42 1.64 1.64 1.42 1.51 2.71 2.84 2.93 2.93 2.84 3.06 2.46 2.61 2.80 2.80 2.61 2.78 ns\nLVTTL_F12 1.31 1.42 1.64 1.64 1.42 1.51 2.69 2.82 2.92 2.92 2.82 3.05 2.44 2.59 2.79 2.79 2.59 2.77 nsLVTTL_F16 1.31 1.42 1.64 1.64 1.42 1.51 2.57 2.85 3.15 3.15 2.85 2.88 2.33 2.61 3.02 3.02 2.61 2.60 ns\nLVTTL_F24 1.31 1.42 1.64 1.64 1.42 1.51 2.41 2.64 2.89 3.04 2.64 2.94 2.16 2.41 2.76 2.91 2.41 2.66 ns\nLVDS_25 0.64 0.68 0.80 0.87 0.68 0.83 1.36 1.47 1.55 1.55 1.47 1.58 1.11 1.24 1.41 1.41 1.24 1.30 ns\nMINI_LVDS_25 0.68 0.70 0.79 0.87 0.70 0.83 1.36 1.47 1.55 1.55 1.47 1.59 1.11 1.24 1.41 1.41 1.24 1.31 ns\nBLVDS_25 0.65 0.69 0.80 0.85 0.69 0.83 1.83 2.02 2.20 2.57 2.02 2.16 1.59 1.79 2.07 2.44 1.79 1.88 nsRSDS_25 \n(point to point)0.63 0.68 0.79 0.87 0.68 0.83 1.36 1.48 1.55 1.55 1.48 1.59 1.11 1.24 1.41 1.41 1.24 1.31\nns\nPPDS_25 0.65 0.69 0.80 0.87 0.69 0.83 1.36 1.49 1.58 1.58 1.49 1.59 1.11 1.25 1.45 1.45 1.25 1.31 ns\nTMDS_33 0.72 0.76 0.86 0.90 0.76 0.83 1.43 1.54 1.60 1.60 1.54 1.70 1.18 1.31 1.47 1.47 1.31 1.42 ns\nPCI33_3 1.28 1.41 1.65 1.65 1.41 1.50 2.71 3.08 3.52 3.52 3.08 3.42 2.46 2.84 3.39 3.39 2.84 3.14 nsHSUL_12_S 0.63 0.64 0.71 0.85 0.64 0.79 1.77 1.90 2.00 2.00 1.90 2.13 1.52 1.67 1.86 1.86 1.67 1.85 ns\nHSUL_12_F 0.63 0.64 0.71 0.85 0.64 0.79 1.26 1.40 1.50 1.50 1.40 1.61 1.01 1.16 1.37 1.37 1.16 1.33 ns\nDIFF_HSUL_\n12_S0.58 0.61 0.70 0.84 0.61 0.81 1.55 1.68 1.78 1.78 1.68 1.92 1.30 1.45 1.65 1.65 1.45 1.64\nns\nDIFF_HSUL_\n12_F0.58 0.61 0.70 0.84 0.61 0.81 1.16 1.28 1.35 1.35 1.28 1.50 0.92 1.04 1.21 1.21 1.04 1.22 ns\nMOBILE_DDR_S 0.64 0.66 0.74 0.74 0.6 6 0.89 2.58 2.91 3.31 3.31 2.91 1.9 5 2.33 2.68 3.17 3.17 2.68 1.67 ns\nMOBILE_DDR_F 0.64 0.66 0.74 0.74 0.6 6 0.89 1.91 2.13 2.36 2.36 2.13 1.6 9 1.66 1.89 2.23 2.23 1.89 1.41 ns\nDIFF_MOBILE_\nDDR_S0.63 0.66 0.75 0.75 0.66 0.79 2.51 2.84 3.24 3.24 2.84 1.95 2.26 2.61 3.10 3.10 2.61 1.67 ns\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 19DIFF_MOBILE_\nDDR_F0.63 0.66 0.75 0.75 0.66 0.79 1.89 2.11 2.34 2.34 2.11 1.72 1.64 1.88 2.21 2.21 1.88 1.44 ns\nHSTL_I_S 0.61 0.64 0.73 0.84 0.64 0.79 1.55 1.69 1.80 1.80 1.69 1.91 1.30 1.46 1.67 1.67 1.46 1.63 ns\nHSTL_II_S 0.61 0.64 0.73 0.84 0.64 0.78 1.21 1.34 1.43 1.61 1.34 1.70 0.96 1.11 1.30 1.47 1.11 1.42 ns\nHSTL_I_18_S 0.64 0.67 0.76 0.85 0.67 0.79 1.28 1.39 1.45 1.45 1.39 1.58 1.04 1.16 1.31 1.32 1.16 1.30 ns\nHSTL_II_18_S 0.64 0.67 0.76 0.85 0.67 0.79 1.18 1.31 1.40 1.57 1.31 1.69 0.93 1.08 1.27 1.44 1.08 1.41 nsDIFF_HSTL_I_S 0.63 0.67 0.77 0.84 0.67 0.78 1.42 1.54 1.61 1.78 1.54 1.84 1.17 1.31 1.48 1.65 1.31 1.56 ns\nDIFF_HSTL_II_S 0.63 0.67 0.77 0.84 0.67 0.79 1.15 1.24 1.27 1.61 1.24 1.78 0.91 1.01 1.14 1.47 1.01 1.50 ns\nDIFF_HSTL_I_\n18_S0.65 0.69 0.78 0.84 0.69 0.79 1.27 1.38 1.43 1.45 1.38 1.67 1.03 1.14 1.30 1.32 1.14 1.39\nns\nDIFF_HSTL_II_\n18_S0.65 0.69 0.78 0.85 0.69 0.81 1.14 1.23 1.26 1.57 1.23 1.72 0.90 1.00 1.13 1.44 1.00 1.44 ns\nHSTL_I_F 0.61 0.64 0.73 0.84 0.64 0.79 1.10 1.19 1.23 1.31 1.19 1.41 0.85 0.96 1.10 1.18 0.96 1.13 ns\nHSTL_II_F 0.61 0.64 0.73 0.84 0.64 0.78 1.05 1.18 1.28 1.31 1.18 1.42 0.80 0.95 1.15 1.18 0.95 1.14 ns\nHSTL_I_18_F 0.64 0.67 0.76 0.85 0.67 0.79 1.05 1.18 1.28 1.36 1.18 1.44 0.80 0.95 1.15 1.22 0.95 1.16 ns\nHSTL_II_18_F 0.64 0.67 0.76 0.85 0.67 0.79 1.03 1.14 1.23 1.32 1.14 1.42 0.78 0.90 1.10 1.19 0.90 1.14 nsDIFF_HSTL_I_F 0.63 0.67 0.77 0.84 0.67 0.78 1.09 1.18 1.22 1.31 1.18 1.48 0.84 0.95 1.09 1.18 0.95 1.20 ns\nDIFF_HSTL_II_F 0.63 0.67 0.77 0.84 0.67 0.79 1.02 1.11 1.14 1.31 1.11 1.48 0.77 0.88 1.01 1.18 0.88 1.20 ns\nDIFF_HSTL_I_\n18_F0.65 0.69 0.78 0.84 0.69 0.79 1.08 1.17 1.21 1.36 1.17 1.48 0.83 0.94 1.07 1.22 0.94 1.20\nns\nDIFF_HSTL_II_\n18_F0.65 0.69 0.78 0.85 0.69 0.81 1.01 1.10 1.13 1.32 1.10 1.48 0.76 0.87 1.00 1.19 0.87 1.20 ns\nLVCMOS33_S4 1.31 1.40 1.60 1.60 1.40 1.54 3.77 3.90 4.00 4.00 3.90 4.13 3.52 3.67 3.86 3.86 3.67 3.85 ns\nLVCMOS33_S8 1.31 1.40 1.60 1.60 1.40 1.54 3.49 3.62 3.72 3.72 3.62 3.84 3.24 3.39 3.58 3.58 3.39 3.56 ns\nLVCMOS33_S12 1.31 1.40 1.60 1.60 1.40 1.54 3.05 3.18 3.28 3.28 3.18 3.41 2.80 2.95 3.15 3.15 2.95 3.13 ns\nLVCMOS33_S16 1.31 1.40 1.60 1.60 1.40 1.54 3.06 3.43 3.88 3.88 3.43 3.72 2.81 3.20 3.75 3.75 3.20 3.44 ns\nLVCMOS33_F4 1.31 1.40 1.60 1.60 1.40 1.54 3.22 3.36 3.45 3.45 3.36 3.58 2.98 3.12 3.32 3.32 3.12 3.30 ns\nLVCMOS33_F8 1.31 1.40 1.60 1.60 1.40 1.54 2.71 2.84 2.93 2.93 2.84 3.06 2.46 2.61 2.80 2.80 2.61 2.78 nsLVCMOS33_F12 1.31 1.40 1.60 1.60 1.40 1.54 2.57 2.85 3.15 3.15 2.85 2.88 2.33 2.61 3.02 3.02 2.61 2.60 ns\nLVCMOS33_F16 1.31 1.40 1.60 1.60 1.40 1.54 2.44 2.69 2.96 2.96 2.69 2.88 2.19 2.45 2.82 2.82 2.45 2.60 ns\nLVCMOS25_S4 1.08 1.16 1.32 1.35 1.16 1.36 3.08 3.22 3.31 3.31 3.22 3.44 2.84 2.98 3.18 3.18 2.98 3.16 nsLVCMOS25_S8 1.08 1.16 1.32 1.35 1.16 1.36 2.85 2.98 3.07 3.08 2.98 3.20 2.60 2.75 2.94 2.94 2.75 2.92 ns\nLVCMOS25_S12 1.08 1.16 1.32 1.35 1.16 1.36 2.44 2.57 2.67 2.67 2.57 2.80 2.19 2.34 2.54 2.54 2.34 2.52 ns\nLVCMOS25_S16 1.08 1.16 1.32 1.35 1.16 1.36 2.79 2.92 3.01 3.01 2.92 3.14 2.54 2.68 2.88 2.88 2.68 2.86 nsLVCMOS25_F4 1.08 1.16 1.32 1.35 1.16 1.36 2.71 2.84 2.93 2.93 2.84 3.06 2.46 2.61 2.80 2.80 2.61 2.78 ns\nLVCMOS25_F8 1.08 1.16 1.32 1.35 1.16 1.36 2.14 2.28 2.37 2.37 2.28 2.50 1.90 2.04 2.24 2.24 2.04 2.22 ns\nLVCMOS25_F12 1.08 1.16 1.32 1.35 1.16 1.36 2.15 2.29 2.52 2.52 2.29 2.48 1.91 2.05 2.38 2.38 2.05 2.20 nsLVCMOS25_F16 1.08 1.16 1.32 1.35 1.16 1.36 1.92 2.17 2.45 2.45 2.17 2.33 1.67 1.94 2.32 2.32 1.94 2.05 ns\nLVCMOS18_S4 0.64 0.66 0.74 0.95 0.66 0.87 1.55 1.68 1.78 1.78 1.68 1.91 1.30 1.45 1.65 1.65 1.45 1.63 ns\nLVCMOS18_S8 0.64 0.66 0.74 0.95 0.66 0.87 2.14 2.28 2.37 2.37 2.28 2.50 1.90 2.04 2.24 2.24 2.04 2.22 nsTable  20: IOB High Range (HR) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 20LVCMOS18_S12 0.64 0.66 0.74 0.95 0.66 0.87 2.14 2.28 2.37 2.37 2.28 2.50 1.90 2.04 2.24 2.24 2.04 2.22 ns\nLVCMOS18_S16 0.64 0.66 0.74 0.95 0.66 0.87 1.49 1.62 1.72 1.72 1.62 1.84 1.24 1.39 1.58 1.58 1.39 1.56 ns\nLVCMOS18_S24 0.64 0.66 0.74 0.95 0.66 0.87 1.74 1.92 2.08 2.22 1.92 1.92 1.50 1.69 1.95 2.08 1.69 1.64 ns\nLVCMOS18_F4 0.64 0.66 0.74 0.95 0.66 0.87 1.38 1.51 1.61 1.64 1.51 1.77 1.13 1.28 1.47 1.50 1.28 1.49 nsLVCMOS18_F8 0.64 0.66 0.74 0.95 0.66 0.87 1.64 1.78 1.87 1.87 1.78 2.00 1.40 1.54 1.74 1.74 1.54 1.72 ns\nLVCMOS18_F12 0.64 0.66 0.74 0.95 0.66 0.87 1.64 1.78 1.87 1.87 1.78 2.00 1.40 1.54 1.74 1.74 1.54 1.72 ns\nLVCMOS18_F16 0.64 0.66 0.74 0.95 0.66 0.87 1.52 1.68 1.81 1.81 1.68 1.72 1.28 1.45 1.68 1.68 1.45 1.44 nsLVCMOS18_F24 0.64 0.66 0.74 0.95 0.66 0.87 1.34 1.46 1.55 2.09 1.46 1.66 1.09 1.23 1.42 1.96 1.23 1.38 ns\nLVCMOS15_S4 0.66 0.69 0.81 0.93 0.69 0.90 1.86 2.00 2.09 2.09 2.00 2.22 1.62 1.76 1.96 1.96 1.76 1.94 ns\nLVCMOS15_S8 0.66 0.69 0.81 0.93 0.69 0.90 2.05 2.18 2.28 2.28 2.18 2.41 1.80 1.95 2.14 2.15 1.95 2.13 nsLVCMOS15_S12 0.66 0.69 0.81 0.93 0.69 0.90 1.83 2.03 2.23 2.23 2.03 1.91 1.59 1.80 2.10 2.10 1.80 1.63 ns\nLVCMOS15_S16 0.66 0.69 0.81 0.93 0.69 0.90 1.76 1.95 2.13 2.13 1.95 1.91 1.52 1.72 1.99 1.99 1.72 1.63 ns\nLVCMOS15_F4 0.66 0.69 0.81 0.93 0.69 0.90 1.63 1.76 1.86 1.86 1.76 1.98 1.38 1.53 1.72 1.72 1.53 1.70 nsLVCMOS15_F8 0.66 0.69 0.81 0.93 0.69 0.90 1.79 1.99 2.18 2.18 1.99 1.92 1.55 1.76 2.05 2.05 1.76 1.64 ns\nLVCMOS15_F12 0.66 0.69 0.81 0.93 0.69 0.90 1.40 1.54 1.65 1.65 1.54 1.67 1.15 1.31 1.52 1.52 1.31 1.39 ns\nLVCMOS15_F16 0.66 0.69 0.81 0.93 0.69 0.90 1.37 1.51 1.61 1.89 1.51 1.66 1.13 1.27 1.48 1.75 1.27 1.38 nsLVCMOS12_S4 0.88 0.91 1.00 1.17 0.91 1.01 2.53 2.67 2.76 2.76 2.67 2.89 2.29 2.43 2.63 2.63 2.43 2.61 ns\nLVCMOS12_S8 0.88 0.91 1.00 1.17 0.91 1.01 2.05 2.18 2.28 2.28 2.18 2.41 1.80 1.95 2.14 2.15 1.95 2.13 ns\nLVCMOS12_S12 0.88 0.91 1.00 1.17 0.91 1.01 1.75 1.89 1.98 1.98 1.89 2.11 1.51 1.65 1.85 1.85 1.65 1.83 nsLVCMOS12_F4 0.88 0.91 1.00 1.17 0.91 1.01 1.94 2.07 2.17 2.17 2.07 2.30 1.69 1.84 2.04 2.04 1.84 2.02 ns\nLVCMOS12_F8 0.88 0.91 1.00 1.17 0.91 1.01 1.50 1.64 1.73 1.73 1.64 1.86 1.26 1.40 1.60 1.60 1.40 1.58 ns\nLVCMOS12_F12 0.88 0.91 1.00 1.17 0.91 1.01 1.54 1.71 1.87 1.87 1.71 1.69 1.29 1.48 1.74 1.74 1.48 1.41 ns\nSSTL135_S 0.61 0.64 0.73 0.85 0.64 0.79 1.27 1.40 1.50 1.53 1.40 1.64 1.02 1.17 1.36 1.40 1.17 1.36 ns\nSSTL15_S 0.61 0.64 0.73 0.73 0.64 0.73 1.24 1.37 1.47 1.53 1.37 1.59 0.99 1.14 1.33 1.40 1.14 1.31 nsSSTL18_I_S 0.64 0.67 0.76 0.84 0.67 0.79 1.59 1.74 1.85 1.85 1.74 1.95 1.34 1.50 1.72 1.72 1.50 1.67 ns\nSSTL18_II_S 0.64 0.67 0.76 0.85 0.67 0.78 1.27 1.40 1.50 1.50 1.40 1.63 1.02 1.17 1.36 1.36 1.17 1.35 ns\nDIFF_SSTL135_\nS0.59 0.61 0.73 0.85 0.61 0.79 1.27 1.40 1.50 1.53 1.40 1.64 1.02 1.17 1.36 1.40 1.17 1.36\nns\nDIFF_SSTL15_S 0.63 0.67 0.77 0.85 0.67 0.79 1.24 1.37 1.47 1.53 1.37 1.59 0.99 1.14 1.33 1.40 1.14 1.31 ns\nDIFF_SSTL18_\nI_S0.65 0.69 0.78 0.85 0.69 0.79 1.50 1.63 1.72 1.82 1.63 1.95 1.26 1.40 1.59 1.69 1.40 1.67 ns\nDIFF_SSTL18_\nII_S0.65 0.69 0.78 0.85 0.69 0.79 1.13 1.22 1.25 1.50 1.22 1.66 0.88 0.99 1.12 1.36 0.99 1.38 nsTable  20: IOB High Range (HR) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 21SSTL135_F 0.61 0.64 0.73 0.85 0.64 0.79 1.04 1.17 1.26 1.31 1.17 1.42 0.79 0.93 1.13 1.18 0.93 1.14 ns\nSSTL15_F 0.61 0.64 0.73 0.73 0.64 0.73 1.04 1.17 1.26 1.26 1.17 1.39 0.79 0.93 1.13 1.13 0.93 1.11 ns\nSSTL18_I_F 0.64 0.67 0.76 0.84 0.67 0.79 1.12 1.22 1.26 1.34 1.22 1.44 0.88 0.99 1.13 1.21 0.99 1.16 ns\nSSTL18_II_F 0.64 0.67 0.76 0.85 0.67 0.78 1.05 1.18 1.28 1.32 1.18 1.42 0.80 0.95 1.15 1.19 0.95 1.14 nsDIFF_SSTL135_\nF0.59 0.61 0.73 0.85 0.61 0.79 1.04 1.17 1.26 1.31 1.17 1.42 0.79 0.93 1.13 1.18 0.93 1.14ns\nDIFF_SSTL15_F 0.63 0.67 0.77 0.85 0.67 0.79 1.04 1.17 1.26 1.26 1.17 1.39 0.79 0.93 1.13 1.13 0.93 1.11 ns\nDIFF_SSTL18_I_\nF0.65 0.69 0.78 0.85 0.69 0.79 1.10 1.19 1.23 1.34 1.19 1.52 0.85 0.96 1.10 1.21 0.96 1.24ns\nDIFF_SSTL18_II\n_F0.65 0.69 0.78 0.85 0.69 0.79 1.02 1.10 1.14 1.32 1.10 1.50 0.77 0.87 1.00 1.19 0.87 1.22nsTable  20: IOB High Range (HR) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 22Table  21: IOB High Performance (HP) Switching Characteristics\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nLVDS 0.75 0.79 0.92 0.96 0.79 0.89 1.05 1.17 1.24 1.26 1.17 1.43 0.88 1.01 1.08 1.10 1.01 1.32 ns\nHSUL_12_S 0.69 0.72 0.82 0.98 0.72 0.95 1.65 1.84 2.05 2.05 1.84 1.80 1.48 1.68 1.89 1.89 1.68 1.70 ns\nHSUL_12_F 0.69 0.72 0.82 0.98 0.72 0.95 1.39 1.54 1.68 1.68 1.54 1.49 1.22 1.38 1.52 1.52 1.38 1.39 nsDIFF_HSUL_12_\nS0.69 0.72 0.82 0.98 0.72 0.92 1.65 1.84 2.05 2.05 1.84 1.47 1.48 1.68 1.89 1.89 1.68 1.37 ns\nDIFF_HSUL_12_F 0.69 0.72 0.82 0.98 0.72 0.92 1.39 1.54 1.68 1.68 1.54 1.35 1.22 1.38 1.52 1.52 1.38 1.24 ns\nDIFF_HSUL_12_\nDCI_S0.69 0.72 0.82 0.82 0.72 0.92 1.78 1.91 2.05 2.05 1.91 1.46 1.61 1.76 1.89 1.89 1.76 1.35 ns\nDIFF_HSUL_12_\nDCI_F0.69 0.72 0.82 0.82 0.72 0.92 1.56 1.67 1.76 1.76 1.67 1.35 1.39 1.51 1.60 1.60 1.51 1.24 ns\nHSTL_I_S 0.68 0.72 0.82 0.90 0.72 0.84 1.15 1.28 1.38 1.38 1.28 1.46 0.98 1.12 1.22 1.22 1.12 1.35 ns\nHSTL_II_S 0.68 0.72 0.82 0.90 0.72 0.84 1.05 1.17 1.26 1.27 1.17 1.44 0.88 1.01 1.10 1.11 1.01 1.34 nsHSTL_I_18_S 0.70 0.72 0.82 0.95 0.72 0.86 1.12 1.24 1.34 1.34 1.24 1.41 0.95 1.08 1.18 1.18 1.08 1.31 ns\nHSTL_II_18_S 0.70 0.72 0.82 0.90 0.72 0.86 1.06 1.18 1.26 1.27 1.18 1.44 0.89 1.02 1.10 1.11 1.02 1.34 ns\nHSTL_I_12_S 0.68 0.72 0.82 0.96 0.72 0.94 1.14 1.27 1.37 1.37 1.27 1.43 0.97 1.11 1.21 1.21 1.11 1.32 nsHSTL_I_DCI_S 0.68 0.72 0.82 0.90 0.72 0.78 1.11 1.23 1.33 1.33 1.23 1.36 0.94 1.07 1.17 1.17 1.07 1.26 ns\nHSTL_II_DCI_S 0.68 0.72 0.82 0.85 0.72 0.78 1.05 1.17 1.26 1.26 1.17 1.33 0.88 1.01 1.10 1.10 1.01 1.23 ns\nHSTL_II_T_DCI_\nS0.70 0.72 0.82 0.82 0.72 0.76 1.15 1.28 1.38 1.38 1.28 1.40 0.98 1.12 1.22 1.22 1.12 1.29 ns\nHSTL_I_DCI_18_\nS0.70 0.72 0.82 0.90 0.72 0.76 1.11 1.23 1.33 1.33 1.23 1.36 0.94 1.07 1.17 1.17 1.07 1.26 ns\nHSTL_II_DCI_18_\nS0.70 0.72 0.82 0.82 0.72 0.76 1.05 1.16 1.24 1.24 1.16 1.32 0.88 1.00 1.08 1.08 1.00 1.21 ns\nHSTL_II \n_T_DCI_18_S0.70 0.72 0.82 0.84 0.72 0.76 1.11 1.23 1.33 1.34 1.23 1.36 0.94 1.07 1.17 1.18 1.07 1.26 ns\nDIFF_HSTL_I_S 0.75 0.79 0.92 1.02 0.79 0.89 1.15 1.28 1.38 1.38 1.28 1.47 0.98 1.12 1.22 1.22 1.12 1.37 ns\nDIFF_HSTL_II_S 0.75 0.79 0.92 1.02 0.79 0.89 1.05 1.17 1.26 1.32 1.17 1.47 0.88 1.01 1.10 1.16 1.01 1.37 ns\nDIFF_HSTL_I_\nDCI_S0.75 0.79 0.92 0.92 0.79 0.76 1.15 1.28 1.38 1.38 1.28 1.47 0.98 1.12 1.22 1.22 1.12 1.37 ns\nDIFF_HSTL_II_\nDCI_S0.75 0.79 0.92 0.92 0.79 0.76 1.05 1.17 1.26 1.26 1.17 1.40 0.88 1.01 1.10 1.10 1.01 1.29 ns\nDIFF_HSTL_I_\n18_S0.75 0.79 0.92 0.98 0.79 0.89 1.12 1.24 1.34 1.34 1.24 1.46 0.95 1.08 1.18 1.18 1.08 1.35 ns\nDIFF_HSTL_II_\n18_S0.75 0.79 0.92 0.99 0.79 0.89 1.06 1.18 1.26 1.32 1.18 1.47 0.89 1.02 1.10 1.16 1.02 1.37 ns\nDIFF_HSTL_I_\nDCI_18_S0.75 0.79 0.92 0.92 0.79 0.75 1.11 1.23 1.33 1.33 1.23 1.46 0.94 1.07 1.17 1.17 1.07 1.35 ns\nDIFF_HSTL_II_\nDCI_18_S0.75 0.79 0.92 0.93 0.79 0.75 1.05 1.16 1.24 1.26 1.16 1.41 0.88 1.00 1.08 1.10 1.00 1.31 ns\nDIFF_HSTL_II \n_T_DCI_18_S0.75 0.79 0.92 0.92 0.79 0.76 1.11 1.23 1.33 1.33 1.23 1.46 0.94 1.07 1.17 1.17 1.07 1.35 ns\nHSTL_I_F 0.68 0.72 0.82 0.90 0.72 0.84 1.02 1.14 1.22 1.22 1.14 1.26 0.85 0.98 1.06 1.06 0.98 1.15 ns\nHSTL_II_F 0.68 0.72 0.82 0.90 0.72 0.84 0.97 1.08 1.15 1.15 1.08 1.29 0.80 0.92 0.99 0.99 0.92 1.18 ns\nHSTL_I_18_F 0.70 0.72 0.82 0.95 0.72 0.86 1.04 1.16 1.24 1.24 1.16 1.32 0.87 1.00 1.08 1.08 1.00 1.21 ns\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 23HSTL_II_18_F 0.70 0.72 0.82 0.90 0.72 0.86 0.98 1.09 1.16 1.20 1.09 1.35 0.81 0.94 1.00 1.03 0.94 1.24 ns\nHSTL_I_12_F 0.68 0.72 0.82 0.96 0.72 0.94 1.02 1.13 1.21 1.21 1.13 1.26 0.85 0.97 1.05 1.05 0.97 1.15 ns\nHSTL_I_DCI_F 0.68 0.72 0.82 0.90 0.72 0.78 1.04 1.16 1.24 1.24 1.16 1.30 0.87 1.00 1.08 1.08 1.00 1.20 ns\nHSTL_II_DCI_F 0.68 0.72 0.82 0.85 0.72 0.78 0.97 1.08 1.15 1.15 1.08 1.22 0.80 0.92 0.99 0.99 0.92 1.12 nsHSTL_II_T_DCI_F 0.70 0.72 0.82 0.82 0.72 0.76 1.02 1.14 1.22 1.22 1.14 1.26 0.85 0.98 1.06 1.06 0.98 1.15 ns\nHSTL_I_DCI_\n18_F0.70 0.72 0.82 0.90 0.72 0.76 1.04 1.16 1.24 1.24 1.16 1.30 0.87 1.00 1.08 1.08 1.00 1.20 ns\nHSTL_II_DCI_\n18_F0.70 0.72 0.82 0.82 0.72 0.76 0.98 1.09 1.16 1.16 1.09 1.27 0.81 0.93 1.00 1.00 0.93 1.17 ns\nHSTL_II \n_T_DCI_18_F0.70 0.72 0.82 0.84 0.72 0.76 1.04 1.16 1.24 1.24 1.16 1.30 0.87 1.00 1.08 1.08 1.00 1.20 ns\nDIFF_HSTL_I_F 0.75 0.79 0.92 1.02 0.79 0.89 1.02 1.14 1.22 1.22 1.14 1.35 0.85 0.98 1.06 1.06 0.98 1.24 ns\nDIFF_HSTL_II_F 0.75 0.79 0.92 1.02 0.79 0.89 0.97 1.08 1.15 1.20 1.08 1.35 0.80 0.92 0.99 1.03 0.92 1.24 nsDIFF_HSTL_I_\nDCI_F0.75 0.79 0.92 0.92 0.79 0.76 1.02 1.14 1.22 1.22 1.14 1.35 0.85 0.98 1.06 1.06 0.98 1.24 ns\nDIFF_HSTL_II_\nDCI_F0.75 0.79 0.92 0.92 0.79 0.76 0.97 1.08 1.15 1.15 1.08 1.30 0.80 0.92 0.99 0.99 0.92 1.20 ns\nDIFF_HSTL_I_\n18_F0.75 0.79 0.92 0.98 0.79 0.89 1.04 1.16 1.24 1.24 1.16 1.38 0.87 1.00 1.08 1.08 1.00 1.28 ns\nDIFF_HSTL_II_\n18_F0.75 0.79 0.92 0.99 0.79 0.89 0.98 1.09 1.16 1.24 1.09 1.40 0.81 0.94 1.00 1.08 0.94 1.29 ns\nDIFF_HSTL_I_\nDCI_18_F0.75 0.79 0.92 0.92 0.79 0.75 1.04 1.16 1.24 1.24 1.16 1.38 0.87 1.00 1.08 1.08 1.00 1.28 ns\nDIFF_HSTL_II_\nDCI_18_F0.75 0.79 0.92 0.93 0.79 0.75 0.98 1.09 1.16 1.18 1.09 1.33 0.81 0.93 1.00 1.02 0.93 1.23 ns\nDIFF_HSTL_II \n_T_DCI_18_F0.75 0.79 0.92 0.92 0.79 0.76 1.04 1.16 1.24 1.24 1.16 1.38 0.87 1.00 1.08 1.08 1.00 1.28 ns\nLVCMOS18_S2 0.47 0.50 0.60 0.90 0.50 0.87 3.95 4.28 4.85 4.85 4.28 3.40 3.78 4.13 4.69 4.69 4.13 3.29 ns\nLVCMOS18_S4 0.47 0.50 0.60 0.90 0.50 0.87 2.67 2.98 3.43 3.43 2.98 2.69 2.50 2.82 3.27 3.27 2.82 2.59 nsLVCMOS18_S6 0.47 0.50 0.60 0.90 0.50 0.87 2.14 2.38 2.72 2.72 2.38 2.18 1.97 2.22 2.56 2.56 2.22 2.07 ns\nLVCMOS18_S8 0.47 0.50 0.60 0.90 0.50 0.87 1.98 2.21 2.52 2.52 2.21 2.02 1.81 2.05 2.36 2.36 2.05 1.92 ns\nLVCMOS18_S12 0.47 0.50 0.60 0.90 0.50 0.87 1.70 1.91 2.17 2.17 1.91 1.85 1.53 1.75 2.01 2.01 1.75 1.74 nsLVCMOS18_S16 0.47 0.50 0.60 0.90 0.50 0.87 1.57 1.75 1.97 1.97 1.75 1.76 1.40 1.59 1.81 1.81 1.59 1.65 ns\nLVCMOS18_F2 0.47 0.50 0.60 0.90 0.50 0.87 3.50 3.87 4.48 4.48 3.87 2.85 3.33 3.71 4.32 4.32 3.71 2.74 ns\nLVCMOS18_F4 0.47 0.50 0.60 0.90 0.50 0.87 2.23 2.50 2.87 2.87 2.50 2.26 2.06 2.34 2.71 2.71 2.34 2.15 nsLVCMOS18_F6 0.47 0.50 0.60 0.90 0.50 0.87 1.80 2.00 2.26 2.26 2.00 1.52 1.63 1.84 2.09 2.09 1.84 1.42 ns\nLVCMOS18_F8 0.47 0.50 0.60 0.90 0.50 0.87 1.46 1.72 2.04 2.04 1.72 1.51 1.29 1.56 1.88 1.88 1.56 1.40 ns\nLVCMOS18_F12 0.47 0.50 0.60 0.90 0.50 0.87 1.26 1.40 1.53 1.53 1.40 1.46 1.09 1.24 1.37 1.37 1.24 1.35 nsLVCMOS18_F16 0.47 0.50 0.60 0.90 0.50 0.87 1.19 1.33 1.44 1.66 1.33 1.46 1.02 1.17 1.28 1.50 1.17 1.35 ns\nLVCMOS15_S2 0.59 0.62 0.73 0.88 0.62 0.86 3.55 3.89 4.45 4.45 3.89 3.11 3.38 3.73 4.29 4.29 3.73 3.01 ns\nLVCMOS15_S4 0.59 0.62 0.73 0.88 0.62 0.86 2.45 2.70 3.06 3.06 2.70 2.46 2.28 2.54 2.90 2.90 2.54 2.35 nsLVCMOS15_S6 0.59 0.62 0.73 0.88 0.62 0.86 2.24 2.51 2.88 2.88 2.51 2.33 2.07 2.35 2.72 2.72 2.35 2.23 nsTable  21: IOB High Performance (HP) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 24LVCMOS15_S8 0.59 0.62 0.73 0.88 0.62 0.86 1.91 2.16 2.49 2.49 2.16 2.05 1.74 2.00 2.32 2.32 2.00 1.95 ns\nLVCMOS15_S12 0.59 0.62 0.73 0.88 0.62 0.86 1.77 1.98 2.23 2.23 1.98 1.97 1.60 1.82 2.07 2.07 1.82 1.87 ns\nLVCMOS15_S16 0.59 0.62 0.73 0.88 0.62 0.86 1.62 1.81 2.02 2.02 1.81 1.85 1.45 1.65 1.86 1.86 1.65 1.74 ns\nLVCMOS15_F2 0.59 0.62 0.73 0.88 0.62 0.86 3.38 3.69 4.18 4.18 3.69 2.74 3.21 3.53 4.02 4.02 3.53 2.64 nsLVCMOS15_F4 0.59 0.62 0.73 0.88 0.62 0.86 2.04 2.21 2.44 2.44 2.21 1.72 1.87 2.06 2.27 2.27 2.06 1.62 ns\nLVCMOS15_F6 0.59 0.62 0.73 0.88 0.62 0.86 1.47 1.74 2.09 2.09 1.74 1.49 1.30 1.58 1.93 1.93 1.58 1.39 ns\nLVCMOS15_F8 0.59 0.62 0.73 0.88 0.62 0.86 1.31 1.46 1.61 1.61 1.46 1.47 1.14 1.30 1.45 1.45 1.30 1.37 nsLVCMOS15_F12 0.59 0.62 0.73 0.88 0.62 0.86 1.21 1.34 1.45 1.45 1.34 1.44 1.04 1.18 1.29 1.29 1.18 1.34 ns\nLVCMOS15_F16 0.59 0.62 0.73 0.88 0.62 0.86 1.18 1.31 1.41 1.68 1.31 1.41 1.01 1.15 1.25 1.52 1.15 1.31 ns\nLVCMOS12_S2 0.64 0.67 0.78 1.04 0.67 0.95 3.38 3.80 4.48 4.48 3.80 3.27 3.21 3.64 4.31 4.31 3.64 3.17 nsLVCMOS12_S4 0.64 0.67 0.78 1.04 0.67 0.95 2.62 2.94 3.43 3.43 2.94 2.76 2.45 2.78 3.27 3.27 2.78 2.65 ns\nLVCMOS12_S6 0.64 0.67 0.78 1.04 0.67 0.95 2.05 2.33 2.72 2.72 2.33 2.24 1.88 2.17 2.56 2.56 2.17 2.14 ns\nLVCMOS12_S8 0.64 0.67 0.78 1.04 0.67 0.95 1.94 2.18 2.51 2.51 2.18 2.16 1.77 2.02 2.34 2.34 2.02 2.06 nsLVCMOS12_F2 0.64 0.67 0.78 1.04 0.67 0.95 2.84 3.15 3.62 3.62 3.15 2.47 2.67 2.99 3.46 3.46 2.99 2.37 ns\nLVCMOS12_F4 0.64 0.67 0.78 1.04 0.67 0.95 1.97 2.18 2.44 2.44 2.18 1.69 1.80 2.02 2.28 2.28 2.02 1.59 ns\nLVCMOS12_F6 0.64 0.67 0.78 1.04 0.67 0.95 1.33 1.51 1.70 1.70 1.51 1.43 1.16 1.35 1.54 1.54 1.35 1.32 nsLVCMOS12_F8 0.64 0.67 0.78 1.04 0.67 0.95 1.27 1.42 1.55 1.55 1.42 1.41 1.10 1.26 1.39 1.39 1.26 1.31 ns\nLVDCI_18 0.47 0.50 0.60 0.87 0.50 0.86 1.99 2.15 2.35 2.35 2.15 2.44 1.82 1.99 2.19 2.19 1.99 2.34 ns\nLVDCI_15 0.59 0.62 0.73 0.92 0.62 0.87 1.98 2.23 2.58 2.58 2.23 2.40 1.81 2.07 2.41 2.41 2.07 2.29 nsLVDCI_DV2_18 0.47 0.50 0.60 0.88 0.50 0.87 1.99 2.15 2.34 2.34 2.15 1.86 1.82 1.99 2.18 2.18 1.99 1.76 ns\nLVDCI_DV2_15 0.59 0.62 0.73 0.88 0.62 0.87 1.98 2.23 2.58 2.58 2.23 1.83 1.81 2.07 2.41 2.41 2.07 1.73 ns\nHSLVDCI_18 0.68 0.72 0.82 0.90 0.72 0.86 1.99 2.15 2.35 2.35 2.15 2.43 1.82 1.99 2.19 2.19 1.99 2.32 ns\nHSLVDCI_15 0.68 0.72 0.82 0.93 0.72 0.84 1.98 2.23 2.58 2.58 2.23 2.27 1.81 2.07 2.41 2.41 2.07 2.17 ns\nSSTL18_I_S 0.68 0.72 0.82 0.95 0.72 0.86 1.02 1.15 1.24 1.24 1.15 1.41 0.85 0.99 1.08 1.08 0.99 1.31 nsSSTL18_II_S 0.68 0.72 0.82 1.01 0.72 0.87 1.17 1.29 1.37 1.38 1.29 1.55 1.00 1.13 1.21 1.22 1.13 1.45 ns\nSSTL18_I_DCI_S 0.68 0.72 0.82 0.87 0.72 0.76 0.92 1.06 1.17 1.18 1.06 1.32 0.75 0.90 1.01 1.02 0.90 1.21 ns\nSSTL18_II_DCI_S 0.68 0.72 0.82 0.82 0.72 0.78 0.88 0.98 1.08 1.12 0.98 1.26 0.71 0.83 0.92 0.96 0.83 1.15 nsSSTL18_II_T_\nDCI_S0.68 0.72 0.82 0.98 0.72 0.78 0.92 1.06 1.17 1.18 1.06 1.32 0.75 0.90 1.01 1.02 0.90 1.21 ns\nSSTL15_S 0.68 0.72 0.82 0.82 0.72 0.81 0.94 1.06 1.15 1.16 1.06 1.32 0.77 0.91 0.99 1.00 0.91 1.21 ns\nSSTL15_DCI_S 0.68 0.72 0.82 0.90 0.72 0.78 0.94 1.06 1.15 1.16 1.06 1.30 0.77 0.90 0.99 1.00 0.90 1.20 ns\nSSTL15_T_DCI_S 0.68 0.72 0.82 0.87 0.72 0.80 0.94 1.06 1.15 1.15 1.06 1.30 0.77 0.90 0.99 0.99 0.90 1.20 nsSSTL135_S 0.69 0.72 0.82 0.93 0.72 0.89 0.97 1.10 1.19 1.20 1.10 1.35 0.80 0.94 1.03 1.03 0.94 1.24 ns\nSSTL135_DCI_S 0.69 0.72 0.82 0.85 0.72 0.84 0.97 1.09 1.19 1.20 1.09 1.33 0.80 0.93 1.03 1.03 0.93 1.23 ns\nSSTL135_T_\nDCI_S0.69 0.72 0.82 0.93 0.72 0.84 0.97 1.09 1.19 1.20 1.09 1.33 0.80 0.93 1.03 1.03 0.93 1.23 ns\nSSTL12_S 0.69 0.72 0.82 1.02 0.72 0.95 0.96 1.09 1.18 1.18 1.09 1.33 0.79 0.93 1.02 1.02 0.93 1.23 ns\nSSTL12_DCI_S 0.69 0.72 0.82 0.90 0.72 0.91 1.03 1.17 1.27 1.27 1.17 1.33 0.86 1.01 1.11 1.11 1.01 1.23 nsTable  21: IOB High Performance (HP) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 25SSTL12_T_DCI_S 0.69 0.72 0.82 0.88 0.72 0.91 1.03 1.17 1.27 1.27 1.17 1.33 0.86 1.01 1.11 1.11 1.01 1.23 ns\nDIFF_SSTL18_\nI_S0.75 0.79 0.92 0.99 0.79 0.89 1.02 1.15 1.24 1.29 1.15 1.43 0.85 0.99 1.08 1.13 0.99 1.32 ns\nDIFF_SSTL18_\nII_S0.75 0.79 0.92 0.93 0.79 0.89 1.17 1.29 1.37 1.40 1.29 1.55 1.00 1.13 1.21 1.24 1.13 1.45 ns\nDIFF_SSTL18_\nI_DCI_S0.75 0.79 0.92 0.92 0.79 0.76 0.92 1.06 1.17 1.24 1.06 1.40 0.75 0.90 1.01 1.08 0.90 1.29 ns\nDIFF_SSTL18_\nII_DCI_S0.75 0.79 0.92 0.96 0.79 0.75 0.88 0.98 1.08 1.18 0.98 1.33 0.71 0.83 0.92 1.02 0.83 1.23 ns\nDIFF_SSTL18_\nII_T_DCI_S0.75 0.79 0.92 0.92 0.79 0.76 0.92 1.06 1.17 1.24 1.06 1.40 0.75 0.90 1.01 1.08 0.90 1.29 ns\nDIFF_SSTL15_S 0.68 0.72 0.82 0.99 0.72 0.89 0.94 1.06 1.15 1.16 1.06 1.32 0.77 0.91 0.99 1.00 0.91 1.21 ns\nDIFF_SSTL15_\nDCI_S0.68 0.72 0.82 0.96 0.72 0.75 0.94 1.06 1.15 1.16 1.06 1.30 0.77 0.90 0.99 1.00 0.90 1.20 ns\nDIFF_SSTL15_T_\nDCI_S0.68 0.72 0.82 0.88 0.72 0.76 0.94 1.06 1.15 1.23 1.06 1.38 0.77 0.90 0.99 1.07 0.90 1.28 ns\nDIFF_SSTL135_S 0.69 0.72 0.82 1.09 0.72 0.91 0.97 1.10 1.19 1.20 1.10 1.35 0.80 0.94 1.03 1.03 0.94 1.24 ns\nDIFF_SSTL135_D\nCI_S0.69 0.72 0.82 0.90 0.72 0.76 0.97 1.09 1.19 1.20 1.09 1.33 0.80 0.93 1.03 1.03 0.93 1.23 ns\nDIFF_SSTL135_\nT_DCI_S0.69 0.72 0.82 0.84 0.72 0.76 0.97 1.09 1.19 1.27 1.09 1.43 0.80 0.93 1.03 1.11 0.93 1.32 ns\nDIFF_SSTL12_S 0.69 0.72 0.82 0.96 0.72 0.91 0.96 1.09 1.18 1.18 1.09 1.33 0.79 0.93 1.02 1.02 0.93 1.23 ns\nDIFF_SSTL12_\nDCI_S0.69 0.72 0.82 0.87 0.72 0.78 1.03 1.17 1.27 1.27 1.17 1.33 0.86 1.01 1.11 1.11 1.01 1.23 ns\nDIFF_SSTL12_\nT_DCI_S0.69 0.72 0.82 0.96 0.72 0.80 1.03 1.17 1.27 1.27 1.17 1.41 0.86 1.01 1.11 1.11 1.01 1.31 ns\nSSTL18_I_F 0.68 0.72 0.82 0.95 0.72 0.86 0.94 1.06 1.15 1.15 1.06 1.32 0.77 0.91 0.99 0.99 0.91 1.21 ns\nSSTL18_II_F 0.68 0.72 0.82 1.01 0.72 0.87 0.97 1.09 1.16 1.21 1.09 1.36 0.80 0.93 1.00 1.05 0.93 1.26 ns\nSSTL18_I_DCI_F 0.68 0.72 0.82 0.87 0.72 0.76 0.89 1.02 1.10 1.15 1.02 1.30 0.72 0.86 0.94 0.99 0.86 1.20 ns\nSSTL18_II_DCI_F 0.68 0.72 0.82 0.82 0.72 0.78 0.89 1.02 1.10 1.10 1.02 1.24 0.72 0.86 0.94 0.94 0.86 1.14 ns\nSSTL18_II_T_\nDCI_F0.68 0.72 0.82 0.98 0.72 0.78 0.89 1.02 1.10 1.15 1.02 1.27 0.72 0.86 0.94 0.99 0.86 1.17 ns\nSSTL15_F 0.68 0.72 0.82 0.82 0.72 0.81 0.89 1.01 1.09 1.09 1.01 1.24 0.72 0.85 0.93 0.93 0.85 1.14 ns\nSSTL15_DCI_F 0.68 0.72 0.82 0.90 0.72 0.78 0.89 1.01 1.09 1.12 1.01 1.27 0.72 0.85 0.93 0.96 0.85 1.17 ns\nSSTL15_T_DCI_F 0.68 0.72 0.82 0.87 0.72 0.80 0.89 1.01 1.09 1.12 1.01 1.27 0.72 0.85 0.93 0.96 0.85 1.17 ns\nSSTL135_F 0.69 0.72 0.82 0.93 0.72 0.89 0.88 1.00 1.08 1.12 1.00 1.27 0.71 0.85 0.92 0.96 0.85 1.17 nsSSTL135_DCI_F 0.69 0.72 0.82 0.85 0.72 0.84 0.89 1.00 1.08 1.12 1.00 1.27 0.72 0.85 0.92 0.96 0.85 1.17 ns\nSSTL135_T_\nDCI_F0.69 0.72 0.82 0.93 0.72 0.84 0.89 1.00 1.08 1.12 1.00 1.27 0.72 0.85 0.92 0.96 0.85 1.17 ns\nSSTL12_F 0.69 0.72 0.82 1.02 0.72 0.95 0.88 1.00 1.08 1.12 1.00 1.26 0.71 0.84 0.92 0.96 0.84 1.15 ns\nSSTL12_DCI_F 0.69 0.72 0.82 0.90 0.72 0.91 0.91 1.03 1.11 1.11 1.03 1.24 0.74 0.88 0.95 0.95 0.88 1.14 nsSSTL12_T_DCI_F 0.69 0.72 0.82 0.88 0.72 0.91 0.91 1.03 1.11 1.12 1.03 1.26 0.74 0.88 0.95 0.96 0.88 1.15 nsTable  21: IOB High Performance (HP) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 26Table 22  specifies the values of TIOTPHZ  and TIOIBUFDISABLE . TIOTPHZ  is described as the delay from the T pin to the IOB pad \nthrough the output buffer of an IOB pad, when 3- state is enabled (i.e., a high impedance state). TIOIBUFDISABLE is described as \nthe IOB delay from IBUFDISABLE to O output. In HP I/O banks, th e internal DCI termination turn-off time is always faster than \nTIOTPHZ  when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN_TERM termination turn-off time is always \nfaster than TIOTPHZ  when the INTERMDISABLE pin is used.DIFF_SSTL18_\nI_F0.75 0.79 0.92 0.99 0.79 0.89 0.94 1.06 1.15 1.23 1.06 1.38 0.77 0.91 0.99 1.07 0.91 1.28 ns\nDIFF_SSTL18_\nII_F0.75 0.79 0.92 0.93 0.79 0.89 0.97 1.09 1.16 1.24 1.09 1.40 0.80 0.93 1.00 1.08 0.93 1.29 ns\nDIFF_SSTL18_I_\nDCI_F0.75 0.79 0.92 0.92 0.79 0.76 0.89 1.02 1.10 1.23 1.02 1.36 0.72 0.86 0.94 1.07 0.86 1.26 ns\nDIFF_SSTL18_II_\nDCI_F0.75 0.79 0.92 0.96 0.79 0.75 0.89 1.02 1.10 1.16 1.02 1.32 0.72 0.86 0.94 1.00 0.86 1.21 ns\nDIFF_SSTL18_II_\nT_DCI_F0.75 0.79 0.92 0.92 0.79 0.76 0.89 1.02 1.10 1.24 1.02 1.38 0.72 0.86 0.94 1.08 0.86 1.28 ns\nDIFF_SSTL15_F 0.68 0.72 0.82 0.99 0.72 0.89 0.89 1.01 1.09 1.09 1.01 1.24 0.72 0.85 0.93 0.93 0.85 1.14 ns\nDIFF_SSTL15_D\nCI_F0.68 0.72 0.82 0.96 0.72 0.75 0.89 1.01 1.09 1.12 1.01 1.27 0.72 0.85 0.93 0.96 0.85 1.17 ns\nDIFF_SSTL15_T_\nDCI_F0.68 0.72 0.82 0.88 0.72 0.76 0.89 1.01 1.09 1.20 1.01 1.35 0.72 0.85 0.93 1.03 0.85 1.24 ns\nDIFF_SSTL135_F 0.69 0.72 0.82 1.09 0.72 0.91 0.88 1.00 1.08 1.12 1.00 1.27 0.71 0.85 0.92 0.96 0.85 1.17 ns\nDIFF_SSTL135_\nDCI_F0.69 0.72 0.82 0.90 0.72 0.76 0.89 1.00 1.08 1.12 1.00 1.27 0.72 0.85 0.92 0.96 0.85 1.17 ns\nDIFF_SSTL135_\nT_DCI_F0.69 0.72 0.82 0.84 0.72 0.76 0.89 1.00 1.08 1.20 1.00 1.35 0.72 0.85 0.92 1.03 0.85 1.24 ns\nDIFF_SSTL12_F 0.69 0.72 0.82 0.96 0.72 0.91 0.88 1.00 1.08 1.12 1.00 1.26 0.71 0.84 0.92 0.96 0.84 1.15 ns\nDIFF_SSTL12_\nDCI_F0.69 0.72 0.82 0.87 0.72 0.78 0.91 1.03 1.11 1.11 1.03 1.24 0.74 0.88 0.95 0.95 0.88 1.14 ns\nDIFF_SSTL12_T_\nDCI_F0.69 0.72 0.82 0.96 0.72 0.80 0.91 1.03 1.11 1.18 1.03 1.33 0.74 0.88 0.95 1.02 0.88 1.23 ns\nTable  22: IOB 3-state Output Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nTIOTPHZ T input to pad high-impedance 0.76 0.86 0.99 0.99 0.86 0.62 ns\nTIOIBUFDISABLE_HR IBUF turn-on time from IBUFDISABLE to \nO output for HR I/O banks1.72 1.89 2.14 2.14 1.89 2.17 ns\nTIOIBUFDISABLE_HP IBUF turn-on time from IBUFDISABLE to \nO output for HP I/O banks1.31 1.46 1.76 1.76 1.46 1.86 nsTable  21: IOB High Performance (HP) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n1.0V 0.95V 0.9V 1.0V 0.95V 0.9V 1.0V 0.95V 0.9V\n-3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE -3-2/\n-2LE-1-1M/\n-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 27I/O Standard Adjustment Measurement Methodology\nInput Delay Measurements\nTable 23  shows the test setup parameters used for measuring input delay.\nTable  23: Input Delay Measurement Methodology\nDescription I/O Standard Attribute VL(1)(2)VH(1)(2)VMEAS\n(1)(4)(6)VREF\n(1)(3)(5)\nLVCMOS, 1.2V LVCMOS12 0.1 1.1 0.6 –\nLVCMOS, 1.5V LVCMOS15 0.1 1.4 0.75 –\nLVCMOS, 1.8V LVCMOS18 0.1 1.7 0.9 –\nLVCMOS, 2.5V LVCMOS25 0.1 2.4 1.25 –LVCMOS, 3.3V LVCMOS33 0.1 3.2 1.65 –\nLVTTL, 3.3V LVTTL 0.1 3.2 1.65 –\nMOBILE_DDR, 1.8V MOBILE_DDR 0.1 1.7 0.9 –PCI33, 3.3V PCI33_3 0.1 3.2 1.65 –\nHSTL (High-Speed Transceiver Logic), Class I, 1.2V HSTL_I_12 V\nREF–0 . 5 VREF+0 . 5 VREF 0.60\nHSTL, Class I & II, 1.5V HSTL_I, HSTL_II VREF–0 . 6 5 VREF+0 . 6 5 VREF 0.75\nHSTL, Class I & II, 1.8V HSTL_I_18, HSTL_II_18 VREF–0 . 8 VREF+0 . 8 VREF 0.90\nHSUL (High-Speed Unterminated Logic), 1.2V HSUL_12 VREF–0 . 5 VREF+0 . 5 VREF 0.60\nSSTL (Stub Terminated Transceiver Logic), 1.2V SSTL12 VREF–0 . 5 VREF+0 . 5 VREF 0.60\nSSTL, 1.35V SSTL135, SSTL135_R VREF– 0.575 VREF+ 0.575 VREF 0.675\nSSTL, 1.5V SSTL15, SSTL15_R VREF–0 . 6 5 VREF+0 . 6 5 VREF 0.75\nSSTL, Class I & II, 1.8V SSTL18_I, SSTL18_II VREF–0 . 8 VREF+0 . 8 VREF 0.90\nDIFF_MOBILE_DDR, 1.8V DIFF_MO BILE_DDR 0.9 – 0.125 0.9 + 0.125 0(6)–\nDIFF_HSTL, Class I, 1.2V DI FF_HSTL_I_12 0.6 – 0.125 0.6 + 0.125 0(6)–\nDIFF_HSTL, Class I & II,1.5V DIFF_HSTL_I, \nDIFF_HSTL_II0.75 – 0.125 0.75 + 0.125 0(6)–\nDIFF_HSTL, Class I & II, 1.8V DIFF_HSTL_I_18, \nDIFF_HSTL_II_180.9 – 0.125 0.9 + 0.125 0(6)–\nDIFF_HSUL, 1.2V DIFF_HSUL _12 0.6 – 0.125 0.6 + 0.125 0(6)–\nDIFF_SSTL, 1.2V DIFF_SST L12 0.6 – 0.125 0.6 + 0.125 0(6)–\nDIFF_SSTL135/DIF F_SSTL135_R, 1.35V DIFF_SSTL135, \nDIFF_SSTL135_R0.675 – 0.125 0.675 + 0.125 0(6)–\nDIFF_SSTL15/DIFF _SSTL15_R, 1.5V DIFF_SSTL15, \nDIFF_SSTL15_R0.75 – 0.125 0.75 + 0.125 0(6)–\nDIFF_SSTL18_I/DI FF_SSTL18_II, 1.8V DIFF_SSTL18_I, \nDIFF_SSTL18_II0.9 – 0.125 0.9 + 0.125 0(6)–\nLVDS (Low-Voltage Differential Si gnaling), 1.8V LVDS 0. 9 – 0.125 0.9 + 0.125 0(6)–\nLVDS_25, 2.5V LVDS_2 5 1.2 – 0.125 1.2 + 0.125 0(6)–\nBLVDS_25, 2.5V BLVDS_25 1.25 – 0.125 1.25 + 0.125 0(6)–\nMINI_LVDS_25, 2.5V MINI_LVDS _25 1.25 – 0.125 1.25 + 0.125 0(6)–\nPPDS_25 PPDS_25 1.25 – 0.125 1.25 + 0.125 0(6)–\nRSDS_25 RSDS_25 1.25 – 0.125 1.25 + 0.125 0(6)–\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 28Output Delay Measurements\nOutput delays are measured with short output traces. Standard  termination was used for all testing. The propagation delay \nof the trace is characterized separately and subtracted from the final measurement,  and is therefore not included in the \ngeneralized test setups shown in Figure 1  and Figure 2 .\nParameters VREF, RREF, CREF, and VMEAS  fully describe the test conditions for each I/O standard. The most accurate prediction \nof propagation delay in any given application can be obtained through IBIS simulation, using this method:\n1. Simulate the output driver of choice into the generalized test setup using values from Table 24 .\n2. Record the time to VMEAS .\n3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance \nvalue to represent the load.\n4. Record the time to VMEAS .TMDS_33 TMDS_33 3 – 0.125 3 + 0.125 0(6)–\nNotes: \n1. The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input del ay \nmeasurement methodology parameters for HSLVDCI are the same as fo r HSTL_II standards of the same voltage. Parameters for all ot her \nDCI standards are the same for the corresponding non-DCI standards.\n2. Input waveform switches between VLand VH.\n3. Measurements are made at typical, minimum, and maximum VREF values. Reported delays reflect worst case of these measurements. VREF \nvalues listed are typical.\n4. Input voltage level from which measurement starts.5. This is an input voltage reference that bears no relation to the V\nREF / VMEAS  parameters found in IBIS models and/or noted in Figure 1 .\n6. The value given is the differential input voltage.\nX-Ref Target - Figure 1\nFigure 1: Single-Ended Test Setup\nX-Ref Target - Figure 2\nFigure 2: Differential Test SetupTable  23: Input Delay Measurement Methodology (Cont’d)\nDescription I/O Standard Attribute VL(1)(2)VH(1)(2)VMEAS\n(1)(4)(6)VREF\n(1)(3)(5)\nVREF\nRREF\nVMEAS\n(Voltage Level When T aking \nDelay Measurement)\nCREF \n(Probe Capacitance)FPGA O utput\nDS182_04_0 81114\nRREF VMEAS+\n–CREFFPGA O utput\nDS182_05_0 80814\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 295. Compare the results of step 2  and step 4 . The increase or decrease in delay yiel ds the actual propagation delay of the \nPCB trace.\nTable  24: Output Delay Measurement Methodology\nDescription I/O Standard AttributeRREF \n(\uf057)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nLVCMOS, 1.2V LVCMOS12 1M 0 0.6 0\nLVCMOS/LVDCI/HSLVDCI, 1.5V LVCMOS 15, LVDCI_15, HSLVDCI_15 1M 0 0.75 0\nLVCMOS/LVDCI/HSLVDCI, 1.8V LVCMOS 18, LVDCI_15, HSLVDCI_18 1M 0 0.9 0\nLVCMOS, 2.5V LVCMOS25 1M 0 1.25 0\nLVCMOS, 3.3V LVCMOS33 1M 0 1.65 0\nLVTTL, 3.3V LVTTL 1M 0 1.65 0PCI33, 3.3V PCI33_3 25 10 1.65 0\nHSTL (High-Speed Transceiver Logic), Class I, 1.2V HSTL_I_12 50 0 V\nREF 0.6\nHSTL, Class I, 1.5V HSTL_I 50 0 VREF 0.75\nHSTL, Class II, 1.5V HSTL_II 25 0 VREF 0.75\nHSTL, Class I, 1.8V HSTL_I_18 50 0 VREF 0.9\nHSTL, Class II, 1.8V HSTL_II_18 25 0 VREF 0.9\nHSUL (High-Speed Unterminated Logic), 1.2V HSUL_12 50 0 VREF 0.6\nSSTL12, 1.2V SSTL12 50 0 VREF 0.6\nSSTL135/SSTL135_R, 1.35V SSTL135, SSTL135_R 50 0 VREF 0.675\nSSTL15/SSTL15_R, 1.5V SSTL15, SSTL15_R 50 0 VREF 0.75\nSSTL (Stub Series Terminated Logic), \nClass I & Class II, 1.8VSSTL18_I, SSTL18_II 50 0 VREF 0.9\nDIFF_MOBILE_DDR, 1.8V DIFF_MOBILE_DDR 50 0 VREF 0.9\nDIFF_HSTL, Class I, 1.2V DIFF_HSTL_I_12 50 0 VREF 0.6\nDIFF_HSTL, Class I & II, 1.5V DIFF_HSTL_I, DIFF_HSTL_II 50 0 VREF 0.75\nDIFF_HSTL, Class I & II, 1.8V DIFF _HSTL_I_18, DIFF_HSTL_II_18 50 0 VREF 0.9\nDIFF_HSUL_12, 1.2V DIFF_HSUL_12 50 0 VREF 0.6\nDIFF_SSTL12, 1.2V DIFF_SSTL12 50 0 VREF 0.6\nDIFF_SSTL135/DIFF_SST L135_R, 1.35V DIFF_SSTL135, DIFF_SSTL135_R 50 0 VREF 0.675\nDIFF_SSTL15/DIFF_ SSTL15_R, 1.5V DIFF_SSTL1 5, DIFF_SSTL15_R 50 0 VREF 0.75\nDIFF_SSTL18, Class I & II, 1.8V DI FF_SSTL18_I, DIFF_SSTL18_II 50 0 VREF 0.9\nLVDS (Low-Voltage Differenti al Signaling), 1.8V LVDS 100 0 0(2) 0\nLVDS, 2.5V LVDS_25 100 0 0(2)0\nBLVDS (Bus LVDS), 2.5V BLVDS_25 100 0 0(2) 0\nMini LVDS, 2.5V MINI_LVDS_25 100 0 0(2) 0\nPPDS_25 PPDS_25 100 0 0(2)0\nRSDS_25 RSDS_25 100 0 0(2) 0\nTMDS_33 TMDS_33 50 0 0(2) 3.3\nNotes: \n1. CREF is the capacitance of the probe, nominally 0 pF.\n2. The value given is the differential output voltage.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 30Input/Output Logic Switching Characteristics\n Table  25: ILOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSetup/Hold\nTICE1CK /\nTICKCE1CE1 pin Setup/Hold with respect to CLK0.42/0.00 0.48/0.00 0. 67/0.00 0.67/0.00 0.48/0.00 0.56/–0.16 ns\nT\nISRCK /TICKSR SR pin Setup/Hold with respect to \nCLK0.53/0.01 0.61/0.01 0. 99/0.01 0.99/0.01 0.61/0.01 0.88/–0.30 ns\nTIDOCKE2 /\nTIOCKDE2D pin Setup/Hold with respect to CLK without Delay (HP I/O banks only)0.01/0.27 0.01/0.29 0. 01/0.34 0.01/0.34 0.01/0.29 0.01/0.41 ns\nT\nIDOCKDE2 /\nTIOCKDDE2DDLY pin Setup/Hold with respect to CLK (using IDELAY) (HP I/O banks \nonly)0.01/0.27 0.02/0.29 0. 02/0.34 0.02/0.34 0.02/0.29 0.01/0.41 ns\nT\nIDOCKE3 /\nTIOCKDE3D pin Setup/Hold with respect to CLK without Delay (HR I/O banks only)0.01/0.27 0.01/0.29 0. 01/0.34 0.01/0.34 0.01/0.29 0.01/0.41 ns\nT\nIDOCKDE3 /\nTIOCKDDE3DDLY pin Setup/Hold with respect to CLK (using IDELAY) (HR I/O banks \nonly)0.01/0.27 0.02/0.29 0. 02/0.34 0.02/0.34 0.02/0.29 0.01/0.41 ns\nCombinatorial\nT\nIDIE2 D pin to O pin propagation delay, no \nDelay (HP I/O banks only)0.09 0.10 0.12 0.12 0.10 0.14 ns\nTIDIDE2 DDLY pin to O pin propagation delay \n(using IDELAY) (HP I/O banks only)0.10 0.11 0.13 0.13 0.11 0.15 ns\nTIDIE3 D pin to O pin propagation delay, no \nDelay (HR I/O banks only)0.09 0.10 0.12 0.12 0.10 0.14 ns\nTIDIDE3 DDLY pin to O pin propagation delay \n(using IDELAY) (HR I/O banks only)0.10 0.11 0.13 0.13 0.11 0.15 ns\nSequential Delays\nTIDLOE2 D pin to Q1 pin using flip-flop as a \nlatch without Delay (HP I/O banks \nonly)0.36 0.39 0.45 0.45 0.39 0.54 ns\nTIDLODE2 DDLY pin to Q1 pin using flip-flop as a \nlatch (using IDELAY) (HP I/O banks \nonly)0.36 0.39 0.45 0.45 0.39 0.55 ns\nTIDLOE3 D pin to Q1 pin using flip-flop as a latch \nwithout Delay (HR I/O banks only)0.36 0.39 0.45 0.45 0.39 0.54 ns\nTIDLODE3 DDLY pin to Q1 pin using flip-flop as a \nlatch (using IDELAY) (HR I/O banks \nonly)0.36 0.39 0.45 0.45 0.39 0.55 ns\nTICKQ CLK to Q outputs 0.47 0.50 0.58 0.58 0.50 0.71 ns\nTRQ_ILOGICE2 SR pin to OQ/TQ out (HP I/O banks \nonly)0.84 0.94 1.16 1.16 0.94 1.32 ns\nTGSRQ_ILOGICE2 Global Set/Reset to Q outputs \n(HP I/O banks only)7.60 7.60 10.51 10.51 7.60 11.39 ns\nTRQ_ILOGICE3 SR pin to OQ/TQ out \n(HR I/O banks only)0.84 0.94 1.16 1.16 0.94 1.32 ns\nTGSRQ_ILOGICE3 Global Set/Reset to Q outputs \n(HR I/O banks only)7.60 7.60 10.51 10.51 7.60 11.39 ns\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 31Set/Reset\nTRPW_ILOGICE2 Minimum Pulse Width, SR inputs (HP \nI/O banks only)0.54 0.63 0.63 0.63 0.63 0.68 ns, \nMin\nTRPW_ILOGICE3 Minimum Pulse Width, SR inputs (HR \nI/O banks only)0.54 0.63 0.63 0.63 0.63 0.68 ns, \nMin\nTable  26: OLOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSetup/Hold\nTODCK /TOCKD D1/D2 pins Setup/Hold with \nrespect to CLK0.45/–0.13 0.50/–0.13 0 .58/–0.13 0.58/–0.13 0. 50/–0.13 0.79/–0.18 ns\nTOOCECK /\nTOCKOCEOCE pin Setup/Hold with respect to CLK0.28/0.03 0.29/0.03 0.45/0.03 0.45/0.03 0.29/0. 03 0.35/–0.10 ns\nT\nOSRCK /TOCKSR SR pin Setup/Hold with respect \nto CLK0.32/0.18 0.38/0.18 0.70/0.18 0.70/0.18 0.38/0. 18 0.62/–0.04 ns\nTOTCK /TOCKT T1/T2 pins Setup/Hold with \nrespect to CLK 0.49/–0.16 0.56/–0.16 0 .68/–0.16 0.68/–0.13 0. 56/–0.16 0.67/–0.18 ns\nTOTCECK /\nTOCKTCETCE pin Setup/Hold with \nrespect to CLK 0.28/0.01 0.30/0.01 0.45/0.01 0.45/0.06 0.30/0. 01 0.31/–0.10 ns\nCombinatorial\nTODQ D1 to OQ out or T1 to TQ out 0.73 0.81 0.97 0.97 0.81 1.18 ns\nSequential Delays\nTOCKQ CLK to OQ/TQ out 0.41 0.43 0.49 0.49 0.43 0.63 ns\nTRQ_OLOGICE2 SR pin to OQ/TQ out (HP I/O \nbanks only)0.63 0.70 0.83 0.83 0.70 1.12 ns\nTGSRQ_OLOGICE2 Global Set/Reset to Q outputs \n(HP I/O banks only)7.60 7.60 10.51 10.51 7.60 11.39 ns\nTRQ_OLOGICE3 SR pin to OQ/TQ out (HR I/O \nbanks only)0.63 0.70 0.83 0.83 0.70 1.12 ns\nTGSRQ_OLOGICE3 Global Set/Reset to Q outputs \n(HR I/O banks only)7.60 7.60 10.51 10.51 7.60 11.39 ns\nSet/Reset\nTRPW_OLOGICE2 Minimum Pulse Width, SR \ninputs (HP I/O banks only)0.54 0.54 0.63 0.63 0.54 0.68 ns, \nMin\nTRPW_OLOGICE3 Minimum Pulse Width, SR \ninputs (HR I/O banks only)0.54 0.54 0.63 0.63 0.54 0.68 ns, \nMinTable  25: ILOGIC Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 32Input Serializer/Deserializer Switching Characteristics\n Table  27: ISERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSetup/Hold for Control Lines\nTISCCK_BITSLIP /\nTISCKC_BITSLIPBITSLIP pin Setup/Hold with respect to CLKDIV0.01/0.12 0.02/0.13 0.02/0.15 0 .02/0.15 0.02/0.13 0.02/0.21 ns\nT\nISCCK_CE /\nTISCKC_CE(2)CE pin Setup/Hold with respect \nto CLK (for CE1)0.39/–0.02 0.44/–0.02 0.63/–0.02 0. 63/–0.02 0.44/–0.02 0.51/–0.22 ns\nTISCCK_CE2 / \nTISCKC_CE2(2)CE pin Setup/Hold with respect \nto CLKDIV (for CE2)–0.12/0.29 –0.12/0.31 –0.12/0.35 –0. 12/0.35 –0.12/0.31 –0.17/0.40 ns\nSetup/Hold for Data Lines\nTISDCK_D /\nTISCKD_DD pin Setup/Hold with respect to CLK –0.02/0.11 –0.02/0.12 –0.02/0.15 –0. 02/0.15 –0.02/0.12 –0.04/0.19 ns\nT\nISDCK_DDLY /\nTISCKD_DDLYDDLY pin Setup/Hold with respect to CLK (using IDELAY)\n(1)–0.02/0.11 –0.02/0.12 –0.02/0.15 –0. 02/0.15 –0.02/0.12 –0.03/0.19 ns\nTISDCK_D_DDR /\nTISCKD_D_DDRD pin Setup/Hold with respect to CLK at DDR mode–0.02/0.11 –0.02/0.12 –0.02/0.15 –0. 02/0.15 –0.02/0.12 –0.04/0.19 ns\nT\nISDCK_DDLY_DDR / \nTISCKD_DDLY_DDRDDLY pin Setup/Hold with \nrespect to CLK at DDR mode \n(using IDELAY)(1)0.11/0.11 0.12/0.12 0.15/0.15 0 .15/0.15 0.12/0.12 0.19/0.19 ns\nSequential Delays\nTISCKO_Q CLKDIV to out at Q pin 0.46 0.47 0.58 0.58 0.47 0.67 ns\nPropagation Delays\nTISDO_DO D input to DO output pin 0.09 0.10 0.12 0.12 0.10 0.14 ns\nNotes: \n1. Recorded at 0 tap value.\n2. TISCCK_CE2  and TISCKC_CE2  are reported as TISCCK_CE /TISCKC_CE  in the timing report.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 33Output Serializer/Deserializer Switching Characteristics\nTable  28: OSERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSetup/Hold \nTOSDCK_D /\nTOSCKD_DD input Setup/Hold with respect to CLKDIV0.37/0.02 0.40/0.02 0.55/0.02 0.55/0.02 0.40/0.02 0.44/–0.24 ns\nT\nOSDCK_T /\nTOSCKD_T(1)T input Setup/Hold with respect \nto CLK0.49/–0.15 0.56/–0. 15 0.68/–0.15 0.68/ –0.15 0.56/–0.15 0.67/–0.25 ns\nTOSDCK_T2 /\nTOSCKD_T2(1)T input Setup/Hold with respect \nto CLKDIV0.27/–0.15 0.30/–0. 15 0.34/–0.15 0.34/ –0.15 0.30/–0.15 0.46/–0.25 ns\nTOSCCK_OCE /\nTOSCKC_OCEOCE input Setup/Hold with respect to CLK0.28/0.03 0.29/0.03 0.45/0.03 0.45/0.03 0.29/0.03 0.35/–0.15 ns\nT\nOSCCK_S SR (Reset) input Setup with \nrespect to CLKDIV0.41 0.46 0.75 0. 75 0.46 0.70 ns\nTOSCCK_TCE /\nTOSCKC_TCETCE input Setup/Hold with respect to CLK0.28/0.01 0.30/0.01 0.45/0.01 0.45/0.01 0.30/0.01 0.31/–0.15 ns\nSequential Delays\nT\nOSCKO_OQ Clock to out from CLK to OQ 0.35 0.37 0.42 0.42 0.37 0.54 ns\nTOSCKO_TQ Clock to out from CLK to TQ 0.41 0.43 0.49 0.49 0.43 0.63 ns\nCombinatorial\nTOSDO_TTQ T input to TQ Out 0.73 0.81 0.97 0.97 0.81 1.18 ns\nNotes: \n1. TOSDCK_T2  and TOSCKD_T2  are reported as TOSDCK_T /TOSCKD_T  in the timing report.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 34Input/Output Delay Switching Characteristics\nTable  29: Input/Output Delay Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nIDELAYCTRL\nTDLYCCO_RDY Reset to Ready for IDELAYCTRL 3.22 3.22 3.22 3.22 3.22 3.22 µs\nFIDELAYCTRL_REF Attribute \nREFCLK frequency = 200.00(1)200.00 200.00 200.00 200.00 200.00 200.00 MHz\nAttribute \nREFCLK frequency = 300.00(1)300.00 300.00 N/A N/A 300.00 N/A MHz\nAttribute \nREFCLK frequency = 400.00(1)400.00 400.00 N/A N/A 400.00 N/A MHz\nIDELAYCTRL_REF\n_PRECISIONREFCLK precision ±10 ±10 ±10 ±10 ±10 ±10 MHz\nTIDELAYCTRL_RPW Minimum Reset pulse width 52.00 52.00 52.00 52.00 52.00 52.00 ns\nIDELAY/ODELAY\nTIDELAYRESOLUTION IDELAY/ODELAY chain delay \nresolution1 / ( 3 2x2xFREF)µ s\nTIDELAYPAT_JIT  and \nTODELAYPAT_JITPattern dependent period jitter in \ndelay chain for clock pattern.(2)000000 p s\nper tap\nPattern dependent period jitter in \ndelay chain for random data pattern \n(PRBS 23)(3)±5 ±5 ±5 ±5 ±5 ±5 ps\nper tap\nPattern dependent period jitter in \ndelay chain for random data pattern \n(PRBS 23)(4)±9 ±9 ±9 ±9 ±9 ±9 ps\nper tap\nTIDELAY_CLK_MAX /\nTODELAY_CLK_MAXMaximum frequency of CLK input to IDELAY/ODELAY800.00 800.00 710.00 710.00 800.00 710.00 MHz\nT\nIDCCK_CE /\nTIDCKC_CECE pin Setup/Hold with respect to C \nfor IDELAY0.11/0.10 0.14/0.12 0.18/0.14 0.18/0.14 0.14/0.12 0.14/0.16 ns\nTODCCK_CE /\nTODCKC_CECE pin Setup/Hold with respect to C \nfor ODELAY0.14/0.03 0.16/0.04 0.19/0.05 0.19/0.05 0.16/0.04 0.28/0.06 ns\nTIDCCK_INC /\nTIDCKC_INCINC pin Setup/Hold with respect to C for IDELAY0.10/0.14 0.12/0.16 0.14/0.20 0.14/0.20 0.12/0.16 0.10/0.23 ns\nT\nODCCK_INC /\nTODCKC_INCINC pin Setup/Hold with respect to C for ODELAY0.10/0.07 0.12/0.08 0.13/0.09 0.13/0.09 0.12/0.08 0.19/0.16 ns\nT\nIDCCK_RST /\nTIDCKC_RSTRST pin Setup/Hold with respect to C for IDELAY0.13/0.08 0.14/0.10 0.16/0.12 0.16/0.12 0.14/0.10 0.22/0.19 ns\nT\nODCCK_RST /\nTODCKC_RSTRST pin Setup/Hold with respect to C for ODELAY0.16/0.04 0.19/0.06 0.24/0.08 0.24/0.08 0.19/0.06 0.32/0.11 ns\nT\nIDDO_IDATAIN Propagation delay through IDELAY Note 5 Note 5 Note 5 Note 5 Note 5 Note 5 ps\nTODDO_ODATAIN Propagation delay through \nODELAYNote 5 Note 5 Note 5 Note 5 Note 5 Note 5 ps\nNotes: \n1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps, and at 400 MHz = 39 ps.\n2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.\n3. When HIGH_PERFORMANCE mode is set to TRUE.\n4. When HIGH_PERFORMANCE mode is set to FALSE.\n5. Delay depends on IDELAY/ODELAY tap setting. See the timing report for actual values.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 35Table  30: IO_FIFO Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nIO_FIFO Clock to Out Delays\nTOFFCKO_DO RDCLK to Q outputs 0.51 0.56 0.63 0.63 0.56 0.81 ns\nTCKO_FLAGS Clock to IO_FIFO Flags 0. 59 0.62 0.81 0.81 0.62 0.77 ns\nSetup/HoldT\nCCK_D /\nTCKC_DD inputs to WRCLK 0.43/–0.01 0.47/–0.01 0. 53/–0.01 0.53/0.09 0.47/ –0.01 0.76/–0.05 ns\nTIFFCCK_WREN  /\nTIFFCKC_WRENWREN to WRCLK 0.39/–0.01 0.43/–0.01 0.50/ –0.01 0.50/–0.01 0.43/–0.01 0.70/–0.05 ns\nTOFFCCK_RDEN /\nTOFFCKC_RDENRDEN to RDCLK 0.49/0.01 0.53/0.02 0.61/ 0.02 0.61/0.02 0.53/0.02 0.79/–0.02 ns\nMinimum Pulse Width\nTPWH_IO_FIFO RESET, RDCLK, WRCLK 0.81 0.92 1.08 1.08 0.92 1.29 ns\nTPWL_IO_FIFO RESET, RDCLK, WRCLK 0.81 0.92 1.08 1.08 0.92 1.29 ns\nMaximum Frequency\nFMAX RDCLK and WRCLK 533.05 470.37 400.00 400.00 470.37 333.33 MHz\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 36CLB Switching Characteristics\nTable  31: CLB Switching Ch aracteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nCombinatorial Delays\nTILO An – Dn LUT address to A 0.05 0.05 0.06 0.06 0.05 0.07 ns, Max\nTILO_2 An – Dn LUT address to AMUX/CMUX 0.15 0.16 0.19 0.19 0.16 0.22 ns, Max\nTILO_3 An – Dn LUT address to BMUX_A 0.24 0.25 0.30 0.30 0.25 0.37 ns, Max\nTITO An – Dn inputs to A – D Q outputs 0.58 0.61 0.74 0.74 0.61 0.91 ns, Max\nTAXA AX inputs to AMUX output 0.38 0.40 0.49 0.49 0.40 0.62 ns, Max\nTAXB AX inputs to BMUX output 0.40 0.42 0.52 0.52 0.42 0.66 ns, Max\nTAXC AX inputs to CMUX output 0.39 0.41 0.50 0.50 0.41 0.62 ns, Max\nTAXD AX inputs to DMUX output 0.43 0.44 0.52 0.52 0.44 0.67 ns, Max\nTBXB BX inputs to BMUX output 0.31 0.33 0.40 0.40 0.33 0.51 ns, Max\nTBXD BX inputs to DMUX output 0.38 0.39 0.47 0.47 0.39 0.62 ns, Max\nTCXC CX inputs to CMUX output 0. 27 0.28 0.34 0.34 0.28 0.43 ns, Max\nTCXD CX inputs to DMUX output 0. 33 0.34 0.41 0.41 0.34 0.54 ns, Max\nTDXD DX inputs to DMUX output 0. 32 0.33 0.40 0.40 0.33 0.52 ns, Max\nSequential Delays\nTCKO Clock to AQ – DQ outputs 0.26 0 .27 0.32 0.32 0.27 0.40 ns, Max\nTSHCKO Clock to AMUX – DMUX outputs 0. 32 0.32 0.39 0.39 0.32 0.46 ns, Max\nSetup and Hold Times of CLB Fl ip-Flops Before/After Clock CLK\nTAS/TAH AN–DN input to CLK on \nA – D flip-flops0.01/0.12 0.02/0.13 0.0 3/0.18 0.03/0.24 0.02/0 .13 0.02/0.18 ns, Min\nTDICK/TCKDI AX–DX input to CLK on \nA – D flip-flops0.04/0.14 0.04/0.14 0.0 5/0.20 0.05/0.26 0.04/0 .14 0.05/0.21 ns, Min\nAX–DX input through MUXs and/or \ncarry logic to CLK on A – D flip-flops0.36/0.10 0.37/0.11 0.4 6/0.16 0.46/0.22 0.37/0 .11 0.56/0.15 ns, Min\nTCECK_CLB /\nTCKCE_CLBCE input to CLK on A – D flip-flops 0.19/0.05 0.20/0 .05 0.25/0.05 0.25/ 0.11 0.20/0.05 0.24/0.04 ns, Min\nTSRCK /TCKSR SR input to CLK on A – D flip-flops 0.30/0.05 0.31/0 .07 0.37/0.09 0.37/ 0.22 0.31/0.07 0.48/0.05 ns, Min\nSet/ResetT\nSRMIN SR input minimum pulse width 0.52 0.78 1.04 1.04 0.78 0.95 ns, Min\nTRQ Delay from SR input to \nAQ – DQ flip-flops0.38 0.38 0.46 0.46 0.38 0.59 ns, Max\nTCEO Delay from CE input to \nAQ – DQ flip-flops0.34 0.35 0.43 0.43 0.35 0.54 ns, Max\nFTOG Toggle frequency (for export control) 1818 1818 1818 1818 1818 1286 MHz\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 37CLB Distributed RAM Switching Characteristics (SLICEM Only)\nCLB Shift Register Switching Characteristics (SLICEM Only)Table  32: CLB Distributed RAM Swit ching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSequential Delays\nTSHCKO Clock to A – B outputs 0.68 0.70 0.85 0.85 0.70 1.08 ns, Max\nTSHCKO_1 Clock to AMUX – BMUX outputs 0.91 0.95 1.15 1.15 0.95 1.44 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTDS_LRAM /\nTDH_LRAMA – D inputs to CLK 0.45/0.23 0.45/0.24 0.54/0.27 0.54/0.28 0.45/0.24 0.69/0.33 ns, Min\nTAS_LRAM /\nTAH_LRAMAddress An inputs to clock 0 .13/0.50 0.14/0.50 0.17 /0.58 0.17/0.61 0.14/0. 50 0.21/0.63 ns, Min\nAddress An inputs through MUXs \nand/or carry logic to clock0.40/0.16 0.42/0.17 0.52 /0.23 0.52/0.29 0.42/0. 17 0.63/0.23 ns, Min\nTWS_LRAM /\nTWH_LRAMWE input to clock 0.29/0.09 0.30/0.09 0.36 /0.09 0.36/0.11 0.30/0. 09 0.46/0.10 ns, Min\nTCECK_LRAM /\nTCKCE_LRAMCE input to CLK 0.29/0.09 0.30/0.09 0.37/0 .09 0.37/0.11 0.30/0.09 0.47/0.10 ns, Min\nClock CLK\nTMPW Minimum pulse width 0.68 0.77 0.91 0.91 0.77 1.11 ns, Min\nTMCP Minimum clock period 1.35 1.54 1.82 1.82 1.54 2.22 ns, Min\nNotes: \n1. TSHCKO  also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.\nTable  33: CLB Shift Register Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSequential Delays\nTREG Clock to A – D outputs 0.96 0.98 1.20 1.20 0.98 1.35 ns, Max\nTREG_MUX Clock to AMUX – DMUX output 1.19 1.23 1.50 1.50 1.23 1.72 ns, Max\nTREG_M31 Clock to DMUX output via M31 \noutput0.89 0.91 1.10 1.10 0.91 1.25 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTWS_SHFREG /\nTWH_SHFREGWE input 0.26/0.09 0.27/0. 09 0.33/0.09 0.33/0.11 0. 27/0.09 0.41/0.10 ns, Min\nTCECK_SHFREG /\nTCKCE_SHFREGCE input to CLK 0.27/0.09 0.28/0.09 0.33/0.09 0. 33/0.11 0.28/0.09 0.42/0.10 ns, Min\nTDS_SHFREG /\nTDH_SHFREGA – D inputs to CLK 0.28/0. 26 0.28/0.26 0.33/0.30 0.33/0.36 0.28/0.26 0.41/0.36 ns, Min\nClock CLK\nTMPW_SHFREG Minimum pulse width 0.55 0.65 0.78 0.78 0.65 0.91 ns, Min\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 38Block RAM and FIFO Switching Characteristics\nTable  34: Block RAM and FIFO Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nBlock RAM and FIFO Clock-to-Out Delays\nTRCKO_DO and \nTRCKO_DO_REG(1)Clock CLK to DOUT output \n(without outpu t register)(2)(3)1.57 1.80 2.08 2.08 1.80 2.44 ns, Max\nClock CLK to DOUT output (with \noutput register)(4)(5)0.54 0.63 0.75 0.75 0.63 0.86 ns, Max\nTRCKO_DO_ECC and\nTRCKO_DO_ECC_REGClock CLK to DOUT output with \nECC (without output register)\n(2)(3)2.35 2.58 3.26 3.26 2.58 4.49 ns, Max\nClock CLK to DOUT output with \nECC (with output register)(4)(5)0.62 0.69 0.80 0.80 0.69 0.94 ns, Max\nTRCKO_DO_CASCOUT  and\nTRCKO_DO_CASCOUT_REGClock CLK to DOUT output with \nCascade (without output \nregister)(2)2.21 2.45 2.80 2.80 2.45 3.19 ns, Max\nClock CLK to DOUT output with \nCascade (with output register)(4)0.98 1.08 1.24 1.24 1.08 1.32 ns, Max\nTRCKO_FLAGS Clock CLK to FIFO flags \noutputs(6)0.65 0.74 0.89 0.89 0.74 0.97 ns, Max\nTRCKO_POINTERS Clock CLK to FIFO pointers \noutputs(7)0.79 0.87 0.98 0.98 0.87 1.10 ns, Max\nTRCKO_PARITY_ECC Clock CLK to ECCPARITY in \nECC encode only mode0.66 0.72 0.80 0.80 0.72 0.93 ns, Max\nTRCKO_SDBIT_ECC  and\nTRCKO_SDBIT_ECC_REGClock CLK to BITERR (without \noutput register)2.17 2.38 3.01 3.01 2.38 4.15 ns, Max\nClock CLK to BITERR (with \noutput register)0.57 0.65 0.76 0.76 0.65 0.89 ns, Max\nTRCKO_RDADDR_ECC and \nTRCKO_RDADDR_ECC_REGClock CLK to RDADDR output with ECC (without output \nregister)0.64 0.74 0.90 0.90 0.74 0.98 ns, Max\nClock CLK to RDADDR output \nwith ECC (with output register)0.71 0.79 0.92 0.92 0.79 1.10 ns, Max\nSetup and Hold Times Before/After Clock CLK\nT\nRCCK_ADDRA /\nTRCKC_ADDRAADDR inputs(8)0.38/\n0.270.42/\n0.280.48/\n0.310.48/\n0.380.42/\n0.280.65/\n0.38ns, Min\nTRDCK_DI_WF_NC /\nTRCKD_DI_WF_NCData input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE \nmode\n(9)0.49/\n0.510.55/\n0.530.63/\n0.570.63/\n0.570.55/\n0.530.78/\n0.64ns, Min\nTRDCK_DI_RF /\nTRCKD_DI_RFData input setup/hold time when \nblock RAM is configured in READ_FIRST mode\n(9)0.17/\n0.250.19/\n0.290.21/\n0.350.21/\n0.350.19/\n0.290.25/\n0.32ns, Min\nTRDCK_DI_ECC /\nTRCKD_DI_ECCDIN inputs with block RAM ECC in standard mode\n(9)0.42/\n0.370.47/\n0.390.53/\n0.430.53/\n0.580.47/\n0.390.66/\n0.46ns, Min\nTRDCK_DI_ECCW /\nTRCKD_DI_ECCWDIN inputs with block RAM ECC encode only\n(9)0.79/\n0.370.87/\n0.390.99/\n0.430.99/\n0.580.87/\n0.391.17/\n0.41ns, Min\nTRDCK_DI_ECC_FIFO /\nTRCKD_DI_ECC_FIFODIN inputs with FIFO ECC in standard mode\n(9)0.89/\n0.470.98/\n0.501.12/\n0.541.12/\n0.690.98/\n0.501.32/\n0.65ns, Min\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 39TRCCK_INJECTBITERR /\nTRCKC_INJECTBITERRInject single/double bit error in ECC mode0.49/\n0.300.55/\n0.310.63/\n0.340.63/\n0.430.55/\n0.310.78/\n0.41ns, Min\nT\nRCCK_EN /TRCKC_EN Block RAM Enable (EN) input 0.30/\n0.170.33/\n0.180.38/\n0.200.38/\n0.320.33/\n0.180.48/\n0.22ns, Min\nTRCCK_REGCE /\nTRCKC_REGCECE input of out put register 0.21/\n0.130.25/\n0.130.31/\n0.140.31/\n0.190.25/\n0.130.34/\n0.16ns, Min\nTRCCK_RSTREG /\nTRCKC_RSTREGSynchronous RSTREG input 0.25/\n0.060.27/\n0.060.29/\n0.060.29/\n0.140.27/\n0.060.35/\n0.06ns, Min\nTRCCK_RSTRAM /\nTRCKC_RSTRAMSynchronous RSTRAM input 0.27/\n0.350.29/\n0.370.31/\n0.390.31/\n0.390.29/\n0.370.34/\n0.40ns, Min\nTRCCK_WEA /\nTRCKC_WEAWrite Enable (WE) input (Block \nRAM only)0.38/\n0.150.41/\n0.160.46/\n0.170.46/\n0.290.41/\n0.160.54/\n0.19ns, Min\nTRCCK_WREN /\nTRCKC_WRENWREN FIFO inputs 0.39/\n0.250.39/\n0.300.40/\n0.370.40/\n0.490.39/\n0.300.65/\n0.37ns, Min\nTRCCK_RDEN /\nTRCKC_RDENRDEN FIFO inputs 0.36/\n0.260.36/\n0.300.37/\n0.370.37/\n0.490.36/\n0.300.60/\n0.38ns, Min\nReset Delays\nTRCO_FLAGS Reset RST to FIFO \nflags/pointers(10)0.76 0.83 0.93 0.93 0.83 1.06 ns, Max\nTRREC_RST /\nTRREM_RSTFIFO reset recovery and removal \ntiming(11)1.59/\n–0.681.76/\n–0.682.01/\n–0.682.01/\n–0.681.76/\n–0.682.07/\n–0.60ns, Max\nMaximum Frequency\nFMAX_BRAM_WF_NC Block RAM \n(Write first and No change \nmodes)\nWhen not in SDP RF mode601.32 543.77 458.09 458.09 543.77 372.44 MHz\nFMAX_BRAM_RF\n_PERFORMANCEBlock RAM \n(Read first, Performance mode)\nWhen in SDP RF mode but no \naddress overlap between port A and port B601.32 543.77 458.09 458.09 543.77 372.44 MHz\nF\nMAX_BRAM_RF_\nDELAYED_WRITEBlock RAM \n(Read first, Delayed_write mode)\nWhen in SDP RF mode and \nthere is possibility of overlap \nbetween port A and port B \naddresses528.26 477.33 400.80 400.80 477.33 317.36 MHz\nFMAX_CAS_WF_NC Block RAM Cascade \n(Write first, No change mode)\nWhen cascade but not in RF \nmode551.27 493.83 408.00 408.00 493.83 322.48 MHz\nFMAX_CAS_RF\n_PERFORMANCEBlock RAM Cascade\n(Read first, Performance mode)\nWhen in cascade with RF mode \nand no possibility of address \noverlap/one port is disabled551.27 493.83 408.00 408.00 493.83 322.48 MHzTable  34: Block RAM and FIFO Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 40FMAX_CAS_RF_\nDELAYED_WRITEWhen in cascade RF mode and \nthere is a possibility of address overlap between port A and port B478.24 427.35 350.88 350.88 427.35 267.38 MHz\nF\nMAX_FIFO FIFO in all modes without ECC 601.32 543.77 458.09 458.09 543.77 372.44 MHz\nFMAX_ECC Block RAM and FIFO in ECC \nconfiguration484.26 430.85 351.12 351.12 430.85 254.13 MHz\nNotes:  \n1. The timing report shows all of these parameters as TRCKO_DO .\n2. TRCKO_DOR includes TRCKO_DOW , TRCKO_DOPR , and TRCKO_DOPW  as well as the B port equivalent timing parameters. \n3. These parameters also apply to synchronous FIFO with DO_REG = 0.4. T\nRCKO_DO  includes TRCKO_DOP as well as the B port equivalent timing parameters.\n5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.\n6. TRCKO_FLAGS  includes the following parameters: TRCKO_AEMPTY , TRCKO_AFULL , TRCKO_EMPTY , TRCKO_FULL , TRCKO_RDERR , TRCKO_WRERR.\n7. TRCKO_POINTERS  includes both TRCKO_RDCOUNT  and TRCKO_WRCOUNT.\n8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted) . Otherwise, block RAM data corruption is possible.\n9. These parameters include both A and B inputs as well as the parity inputs of A and B.10. T\nRCO_FLAGS  includes the following flags: AEMPTY, AFULL, EM PTY, FULL, RDERR, WRER R, RDCOUNT, and WRCOUNT.\n11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock e dges of the \nslowest clock (WRCLK or RDCLK).Table  34: Block RAM and FIFO Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 41DSP48E1 Switching Characteristics\nTable  35: DSP48E1 Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSetup and Hold Times of Data/Control  Pins to the Inpu t Register Clock\nTDSPDCK_A_AREG / \nTDSPCKD_A_AREGA input to A register CLK 0.24/\n0.120.27/\n0.140.31/\n0.160.33/\n0.180.27/\n0.140.38/\n0.12ns\nTDSPDCK_B_BREG /\nTDSPCKD_B_BREGB input to B register CLK 0.28/\n0.130.32/\n0.140.39/\n0.150.41/\n0.180.32/\n0.140.51/\n0.16ns\nTDSPDCK_C_CREG /\nTDSPCKD_C_CREGC input to C register CLK 0.15/\n0.150.17/\n0.170.20/\n0.200.20/\n0.220.17/\n0.170.31/\n0.21ns\nTDSPDCK_D_DREG /\nTDSPCKD_D_DREGD input to D register CLK 0.21/\n0.190.27/\n0.220.35/\n0.260.35/\n0.270.27/\n0.220.46/\n0.20ns\nTDSPDCK_ACIN_AREG /\nTDSPCKD_ACIN_AREGACIN input to A register CLK 0.21/\n0.120.24/\n0.140.27/\n0.160.30/\n0.160.24/\n0.140.31/\n0.12ns\nTDSPDCK_BCIN_BREG /\nTDSPCKD_BCIN_BREGBCIN input to B register CLK 0.22/\n0.130.25/\n0.140.30/\n0.150.32/\n0.150.25/\n0.140.34/\n0.16ns\nSetup and Hold Times of Data Pins to the Pipeline Register Clock\nTDSPDCK_ {A, B}_MREG_MULT / \nTDSPCKD_ {A, B}_MREG_MULT{A, B} input to M register CLK using multiplier2.04/\n–0.012.34/\n–0.012.79/\n–0.012.79/\n–0.012.34/\n–0.013.66/\n–0.06ns\nT\nDSPDCK_ {A, D}_ADREG /\nTDSPCKD_ {A, D}_ADREG{A, D} input to AD register CLK 1.09/\n–0.021.25/\n–0.021.49/\n–0.021.49/\n–0.021.25/\n–0.021.94/\n–0.23ns\nSetup and Hold Times of Data/Control Pins to the Output  Register Clock\nTDSPDCK_{A, B}_PREG_MULT / \nTDSPCKD_{A, B} _PREG_MULT{A, B,} input to P register CLK \nusing multiplier3.41/\n–0.243.90/\n–0.244.64/\n–0.244.64/\n–0.243.90/\n–0.245.89/\n–0.41ns\nTDSPDCK_D_PREG_MULT / \nTDSPCKD_D_PREG_MULTD input to P register CLK using multiplier3.33/\n–0.623.81/\n–0.624.53/\n–0.624.53/\n–0.623.81/\n–0.625.70/\n–1.42ns\nT\nDSPDCK_{A, B} _PREG /\nTDSPCKD_{A, B} _PREGA or B input to P register CLK \nnot using multiplier1.47/\n–0.241.68/\n–0.242.00/\n–0.242.00/\n–0.241.68/\n–0.242.37/\n–0.41ns\nTDSPDCK_C_PREG / \nTDSPCKD_C_PREGC input to P register CLK not using multiplier1.30/\n–0.221.49/\n–0.221.78/\n–0.221.78/\n–0.221.49/\n–0.222.11/\n–0.36ns\nT\nDSPDCK_PCIN_PREG / \nTDSPCKD_PCIN_PREGPCIN input to P register CLK 1.12/\n–0.131.28/\n–0.131.52/\n–0.131.52/\n–0.131.28/\n–0.131.81/\n–0.21ns\nSetup and Hold Times of the CE Pins\nTDSPDCK_{CEA;CEB}_{AREG;BREG} / \nTDSPCKD_{CEA;CEB}_{AREG;BREG}{CEA; CEB} input to {A; B} \nregister CLK0.30/\n0.050.36/\n0.060.44/\n0.090.44/\n0.090.36/\n0.060.55/\n0.09ns\nTDSPDCK_CEC_CREG / \nTDSPCKD_CEC_CREGCEC input to C register CLK 0.24/\n0.080.29/\n0.090.36/\n0.110.36/\n0.110.29/\n0.090.43/\n0.11ns\nTDSPDCK_CED_DREG / \nTDSPCKD_CED_DREGCED input to D register CLK 0.31/\n–0.020.36/\n–0.020.44/\n–0.020.44/\n0.020.36/\n–0.020.58/\n0.12ns\nTDSPDCK_CEM_MREG / \nTDSPCKD_CEM_MREGCEM input to M register CLK 0.26/\n0.150.29/\n0.170.33/\n0.200.33/\n0.200.29/\n0.170.39/\n0.25ns\nTDSPDCK_CEP_PREG / \nTDSPCKD_CEP_PREGCEP input to P register CLK 0.31/\n0.010.36/\n0.010.45/\n0.010.45/\n0.010.36/\n0.010.54/\n0.00ns\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 42Setup and Hold Times of the RST Pins\nTDSPDCK_{RSTA; RSTB}_{AREG; BREG} / \nTDSPCKD_{RSTA; RSTB}_{AREG; BREG}{RSTA, RSTB} input to {A, B} \nregister CLK0.34/\n0.100.39/\n0.110.47/\n0.130.47/\n0.140.39/\n0.110.53/\n0.34ns\nTDSPDCK_RSTC_CREG / \nTDSPCKD_R STC_CREGRSTC input to C register CLK 0.06/\n0.220.07/\n0.240.08/\n0.260.08/\n0.260.07/\n0.240.08/\n0.31ns\nTDSPDCK_RSTD_DREG / \nTDSPCKD_R STD_DREGRSTD input to D register CLK 0.37/\n0.060.42/\n0.060.50/\n0.070.50/\n0.070.42/\n0.060.57/\n0.07ns\nTDSPDCK_RSTM_MREG / \nTDSPCKD_RSTM_MREGRSTM input to M register CLK 0.18/\n0.180.20/\n0.210.23/\n0.240.23/\n0.240.20/\n0.210.24/\n0.29ns\nTDSPDCK_RSTP_PREG / \nTDSPCKD_RSTP_PREGRSTP input to P register CLK 0.24/\n0.010.26/\n0.010.30/\n0.010.30/\n0.110.26/\n0.010.37/\n0.00ns\nCombinatorial Delays from Input Pins to Output Pins\nTDSPDO_A_CARRYOUT_MULT A input to CARRYOUT output \nusing multiplier3.21 3.69 4.39 4.39 3.69 5.60 ns\nTDSPDO_D_P_MULT D input to P output using \nmultiplier3.15 3.61 4.30 4.30 3.61 5.44 ns\nTDSPDO_A_P A input to P output not using \nmultiplier1.30 1.48 1.76 1.76 1.48 2.10 ns\nTDSPDO_C_P C input to P output 1.13 1.30 1.55 1.55 1.30 1.84 ns\nCombinatorial Delays from Input Pins to Cascading Output Pins\nTDSPDO_{A; B}_{ACOUT; BCOUT} {A, B} input to {ACOUT, \nBCOUT} output0.47 0.53 0.63 0.63 0.53 0.75 ns\nTDSPDO_{A, B}_CAR RYCASCOUT_MULT {A, B} input to \nCARRYCASCOUT output using multiplier3.44 3.94 4.69 4.69 3.94 5.96 ns\nT\nDSPDO_D_CARRYCASCOUT_MULT D input to CARRYCASCOUT \noutput using multiplier3.36 3.85 4.58 4.58 3.85 5.77 ns\nTDSPDO_{A, B}_C ARRYCASCOUT {A, B} input to \nCARRYCASCOUT output not \nusing multiplier1.50 1.72 2.04 2.04 1.72 2.44 ns\nTDSPDO_C_CA RRYCASCOUT C input to CARRYCASCOUT \noutput1.34 1.53 1.83 1.83 1.53 2.18 ns\nCombinatorial Delays from Cascading Input Pins to All Output Pins\nTDSPDO_ACIN_P_MULT ACIN input to P output using \nmultiplier3.09 3.55 4.24 4.24 3.55 5.42 ns\nTDSPDO_ACIN_P ACIN input to P output not \nusing multiplier1.16 1.33 1.59 1.59 1.33 2.07 ns\nTDSPDO_ACIN_ACOUT ACIN input to ACOUT output 0 .32 0.37 0.45 0.45 0.37 0.53 ns\nTDSPDO_ACIN_CAR RYCASCOUT_MULT ACIN input to \nCARRYCASCOUT output using multiplier3.30 3.79 4.52 4.52 3.79 5.76 ns\nT\nDSPDO_ACIN_CARRYCASCOUT ACIN input to \nCARRYCASCOUT output not using multiplier1.37 1.57 1.87 1.87 1.57 2.40 ns\nT\nDSPDO_PCIN_P PCIN input to P output 0.94 1.08 1.29 1.29 1.08 1.54 nsTable  35: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 43TDSPDO_PCIN_CARRYCASCOUT PCIN input to \nCARRYCASCOUT output1.15 1.32 1.57 1.57 1.32 1.88 ns\nClock to Outs from Output Re gister Clock to Output Pins\nTDSPCKO_P_PREG CLK PREG to P output 0.33 0.35 0.39 0.39 0.35 0.45 ns\nTDSPCKO_CARRY CASCOUT_PREG CLK PREG to \nCARRYCASCOUT output0.44 0.50 0.59 0.59 0.50 0.71 ns\nClock to Outs from Pipeline Register Clock to Output Pins\nTDSPCKO_P_MREG CLK MREG to P output 1.42 1.64 1.96 1.96 1.64 2.31 ns\nTDSPCKO_CARRY CASCOUT_MREG CLK MREG to \nCARRYCASCOUT output1.63 1.87 2.24 2.24 1.87 2.65 ns\nTDSPCKO_P_ADREG_MULT CLK ADREG to P output using \nmultiplier2.30 2.63 3.13 3.13 2.63 3.90 ns\nTDSPCKO_CARRYCASCOUT_\nADREG_MULTCLK ADREG to \nCARRYCASCOUT output \nusing multiplier2.51 2.87 3.41 3.41 2.87 4.23 ns\nClock to Outs from Input Re gister Clock to Output Pins\nTDSPCKO_P_AREG_MULT CLK AREG to P output using \nmultiplier3.34 3.83 4.55 4.55 3.83 5.80 ns\nTDSPCKO_P_BREG CLK BREG to P output not \nusing multiplier1.39 1.59 1.88 1.88 1.59 2.24 ns\nTDSPCKO_P_CREG CLK CREG to P output not \nusing multiplier1.43 1.64 1.95 1.95 1.64 2.32 ns\nTDSPCKO_P_DREG_MULT CLK DREG to P output using \nmultiplier3.32 3.80 4.51 4.51 3.80 5.74 ns\nClock to Outs from Input Register  Clock to Cascad ing Output Pins\nTDSPCKO_{ACOUT; BCOUT}\n_{AREG; BREG}CLK (ACOUT, BCOUT) to \n{A,B} register output0.55 0.62 0.74 0.74 0.62 0.87 ns\nTDSPCKO_CARRYCASCOUT_\n{AREG, BREG}_MULTCLK (AREG, BREG) to \nCARRYCASCOUT output \nusing multiplier3.55 4.06 4.84 4.84 4.06 6.13 ns\nTDSPCKO_CARRYCASCOUT_ BREG CLK BREG to \nCARRYCASCOUT output not \nusing multiplier1.60 1.82 2.16 2.16 1.82 2.58 ns\nTDSPCKO_CARRYCASCOUT\n_ DREG_MULTCLK DREG to \nCARRYCASCOUT output \nusing multiplier3.52 4.03 4.79 4.79 4.03 6.07 ns\nTDSPCKO_CARRYC ASCOUT_ CREG CLK CREG to \nCARRYCASCOUT output1.64 1.88 2.23 2.23 1.88 2.65 ns\nMaximum Frequency\nFMAX With all registers used 741.84 65 0.20 547.95 547.95 650.20 429.37 MHz\nFMAX_PATDET With pattern detector 627.35 549. 75 463.61 463.61 549.75 365.90 MHz\nFMAX_MULT_NOMREG Two register multiply without \nMREG412.20 360.75 303.77 303.77 360.75 248.32 MHz\nFMAX_MULT_NOMREG_PATDET Two register multiply without \nMREG with pattern detect374.25 327.65 276.01 276.01 327.65 225.73 MHzTable  35: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 44Clock Buffers and NetworksFMAX_PREADD_MULT_NOADREG Without ADREG 468.82 408.66 3 42.70 342.70 408.66 263.44 MHz\nFMAX_PREADD_MULT_\nNOADREG_PATDETWithout ADREG with pattern \ndetect468.82 408.66 342.70 342.70 408.66 263.44 MHz\nFMAX_NOPIPELINEREG Without pipeline registers \n(MREG, ADREG)306.84 267.81 225.02 225.02 267.81 177.15 MHz\nFMAX_NOPIPELINEREG_PATDET Without pipeline registers \n(MREG, ADREG) with pattern \ndetect285.23 249.13 209.38 209.38 249.13 165.32 MHz\nTable  36: Global Clock Switching Charac teristics (Including BUFGCTRL)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nTBCCCK_CE /\nTBCCKC_CE(1)CE pins Setup/Hold 0.12/0 .30 0.14/0.38 0.26/0.38 0.26/0.92 0.14/0.38 0.23/0.40 ns\nTBCCCK_S /\nTBCCKC_S(1)S pins Setup/Hold 0.12/0.3 0 0.14/0.38 0.26/0.38 0.26/0.92 0.14/0.38 0.23/0.40 ns\nTBCCKO_O(2) BUFGCTRL delay from I0/I1 to  O 0.08 0.10 0.12 0.12 0.10 0.10 ns\nMaximum Frequency\nFMAX_BUFG Global clock tree (BUFG) 741.00 710.00 625.00 625.00 710.00 560.00 MHz\nNotes: \n1. TBCCCK_CE  and TBCCKC_CE  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These \nparameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold time s are \noptional; only needing to be satisfied if device operation requires simulation matc hes on a cycle-for-cycle basis when switchin g between \nclocks.\n2. TBGCKO_O  (BUFG delay from I0 to O) values are the same as TBCCKO_O  values.\nTable  37: Input/Output Clock Switching Characteristics (BUFIO)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nTBIOCKO_O Clock to out delay from I to O 1.04 1.14 1.32 1.32 1.14 1.48 ns\nMaximum Frequency\nFMAX_BUFIO I/O clock tree (BUFIO) 800.00 800.00 710.00 710.00 800.00 710.00 MHzTable  35: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 45Table  38: Regional Clock Buffer Swit ching Characteristics (BUFR)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nTBRCKO_OClock to out delay from \nI to O0.60 0.65 0.77 0.77 0.65 1.06 ns\nTBRCKO_O_BYPClock to out delay from I to O with \nDivide Bypass attribute set0.30 0.32 0.38 0.38 0.32 0.57 ns\nTBRDO_O Propagation delay from CLR to O 0.71 0.75 0.96 0.96 0.75 0.93 ns\nMaximum Frequency\nFMAX_BUFR(1)Regional clock tree (BUFR) 600.00 540.00 450.00 450.00 540.00 450.00 MHz\nNotes: \n1. The maximum input frequency to the BUFR and BUFMR is the BUFIO FMAX frequency except for the BUFMR in the -2LE at 0.9V, which has \na maximum input frequency of 667 MHz.\nTable  39: Horizontal Clock Buffer Swit ching Characteristics (BUFH)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nTBHCKO_O BUFH delay from I to O 0.10 0.11 0.13 0.13 0.11 0.12 ns\nTBHCCK_CE /\nTBHCKC_CECE pin Setup and Hold0.20/0.16 0.23/0.20 0 .38/0.21 0.38/0.79 0.23/0.20 0.28/0.09 ns\nMaximum Frequency\nFMAX_BUFH Horizontal clock buffer (BUFH) 741 .00 710.00 625.00 625.00 710.00 560.00 MHz\nTable  40: Duty Cycle Distortion and Clock-Tree Skew\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nTDCD_CLK Global Clock Tree Duty \nCycle Distortion(1)All 0.20 0.20 0.20 0.20 0.20 0.20 0.25 ns\nTCKSKEW Global Clock Tree Skew(2)XC7K70T 0.29 0.40 0.40 N/A N/A N/A 0.47 ns\nXC7K160T 0.42 0.53 0.57 N/A N/A 0.53 0.59 ns\nXC7K325T 0.59 0.74 0.79 N/A N/A 0.74 0.91 ns\nXC7K355T 0.45 0.57 0.59 N/A N/A 0.57 0.69 nsXC7K410T 0.60 0.74 0.79 N/A N/A 0.74 0.91 ns\nXC7K420T 0.60 0.74 0.79 N/A N/A 0.74 0.91 ns\nXC7K480T 0.60 0.74 0.79 N/A N/A 0.74 0.91 nsXA7K160T N/A N/A N/A N/A 0.57 N/A N/A ns\nXQ7K325T N/A 0.74 0.79 0.79 N/A 0.74 0.91 ns\nXQ7K410T N/A 0.74 0.79 0.79 N/A 0.74 0.91 ns\nT\nDCD_BUFIO I/O clock tree duty cycle \ndistortionAll 0.12 0.12 0.12 0.12 0.12 0.12 0.12 ns\nTBUFIOSKEW I/O clock tree skew across \none clock regionAll 0.02 0.02 0.02 0.02 0.02 0.02 0.03 ns\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 46MMCM Switching CharacteristicsTDCD_BUFR Regional clock tree duty \ncycle distortionAll 0.15 0.15 0.15 0.15 0.15 0.15 0.15 ns\nNotes: \n1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS  can be used to \ncalculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.\n2. The TCKSKEW  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree \nskew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer \ntools to evaluate clock skew specific to your application.\nTable  41: MMCM Specification\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nMMCM_FINMAX Maximum Input Clock \nFrequency1066.00 933.00 800.00 800. 00 933.00 800.00 MHz\nMMCM_FINMIN Minimum Input Clock \nFrequency10.00 10.00 10.00 10.00 10.00 10.00 MHz\nMMCM_FINJITTER Maximum Input Clock Period \nJitter< 20% of clock input period or 1 ns Max\nMMCM_FINDUTY Allowable Input Duty Cycle: \n10–49 MHz25.00 25.00 25.00 25.00 25.00 25.00 %\nAllowable Input Duty Cycle: \n50–199 MHz30.00 30.00 30.00 30.00 30.00 30.00 %\nAllowable Input Duty Cycle: \n200–399 MHz35.00 35.00 35.00 35.00 35.00 35.00 %\nAllowable Input Duty Cycle: \n400–499 MHz40.00 40.00 40.00 40.00 40.00 40.00 %\nAllowable Input Duty Cycle: \n>500 MHz45.00 45.00 45.00 45.00 45.00 45.00 %\nMMCM_FMIN_PSCLK Minimum Dynamic Phase Shift \nClock Frequency0.01 0.01 0.01 0.01 0.01 0.01 MHz\nMMCM_FMAX_PSCLK Maximum Dynamic Phase \nShift Clock Frequency550.00 500.00 450.00 450.00 500.00 450.00 MHz\nMMCM_FVCOMIN Minimum MMCM VCO \nFrequency600.00 600.00 600.00 600.00 600.00 600.00 MHz\nMMCM_FVCOMAX Maximum MMCM VCO \nFrequency1600.00 1440.00 1200.00 1200.00 1440.00 1200.00 MHz\nMMCM_FBANDWIDTH Low MMCM Bandwidth at \nTypical(1)1.00 1.00 1.00 1.00 1.00 1.00 MHz\nHigh MMCM Bandwidth at \nTypical(1)4.00 4.00 4.00 4.00 4.00 4.00 MHz\nMMCM_TSTATPHAOFFSET Static Phase Offset of the \nMMCM Outputs(2)0.12 0.12 0.12 0.12 0.12 0.12 ns\nMMCM_TOUTJITTER MMCM Output Jitter Note 3Table  40: Duty Cycle Distortion and Clock-Tree Skew (Cont’d)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 47MMCM_TOUTDUTY MMCM Output Clock Duty \nCycle Precision(4)0.20 0.20 0.20 0.20 0.20 0.25 ns\nMMCM_TLOCKMAX MMCM Maximum Lock Time 100.00 100. 00 100.00 100.00 100.00 100.00 µs\nMMCM_FOUTMAXMMCM Maximum Output \nFrequency1066.00 933.00 800.00 800. 00 933.00 800.00 MHz\nMMCM_FOUTMIN MMCM Minimum Output \nFrequency(5)(6)4.69 4.69 4.69 4.69 4.69 4.69 MHz\nMMCM_TEXTFDVAR External Clock Feedback \nVariation< 20% of clock input period or 1 ns Max\nMMCM_RSTMINPULSE Minimum Reset Pulse Width 5 .00 5.00 5.00 5.00 5.00 5.00 ns\nMMCM_FPFDMAX Maximum Frequency at the \nPhase Frequency Detector550.00 500.00 450.00 450.00 500.00 450.00 MHz\nMMCM_FPFDMIN Minimum Frequency at the \nPhase Frequency Detector10.00 10.00 10.00 10.00 10.00 10.00 MHz\nMMCM_TFBDELAY Maximum Delay in the \nFeedback Path3 ns Max or one CLKIN cycle\nMMCM Switching Characteristics Setup and Hold\nTMMCMDCK_PSEN /\nTMMCMCKD_PSENSetup and Hold of Phase Shift Enable1.04/0.00 1.04/0.00 1.04/0.00 1. 04/0.00 1.04/0.00 1.04/0.00 ns\nT\nMMCMDCK_PSINCDEC /\nTMMCMCKD_PSINCDECSetup and Hold of Phase Shift Increment/Decrement1.04/0.00 1.04/0.00 1.04/0.00 1. 04/0.00 1.04/0.00 1.04/0.00 ns\nT\nMMCMCKO_PSDONE Phase Shift Clock-to-Out of \nPSDONE0.59 0.68 0.81 0.81 0.68 0.78 ns\nDynamic Reconfiguration Port (DRP ) for MMCM Before and After DCLK\nTMMCMDCK_DADDR /\nTMMCMCKD_DADDRDADDR Setup/Hold 1.25/0.15 1.40/0.15 1.63/ 0.15 1.63/0.15 1.40/0.15 1.43/0.00 ns, Min\nTMMCMDCK_DI /\nTMMCMCKD_DIDI Setup/Hold 1.25/0.15 1.40 /0.15 1.63/0.15 1.63/0.15 1 .40/0.15 1.43/0.00 ns, Min\nTMMCMDCK_DEN /\nTMMCMCKD_DENDEN Setup/Hold 1.76/0.00 1.97/0.00 2.29/0. 00 2.29/0.00 1.97/0.00 2.40/0.00 ns, Min\nTMMCMDCK_DWE /\nTMMCMCKD_DWEDWE Setup/Hold 1.25/0.15 1.40/0.15 1.63/0. 15 1.63/0.15 1.40/0.15 1.43/0.00 ns, Min\nTMMCMCKO_DRDY CLK to out of DRDY 0.65 0.72 0.99 0.99 0.72 0.70 ns, Max\nFDCK DCLK frequency 200.00 200.00 200.00 200.00 200.00 100.00 MHz, Max\nNotes: \n1. The MMCM does not filter typical spread-spectrum input clocks bec ause they are usually far below the bandwidth filter frequen cies.\n2. The static offset is measured between any MMCM outputs with identical phase.\n3. Values for this parameter are available in the Clocking Wizard.\nSee www.xilinx.com/products/intellectual-property/clocking_wizard.htm .\n4. Includes global clock buffer.\n5. Calculated as FVCO/128 assuming output duty cycle is 50%.\n6. When CLKOUT4_CASCADE = TRUE, MMCM_FOUTMIN  is 0.036 MHz.Table  41: MMCM Specification (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 48PLL Switching Characteristics\nTable  42: PLL Specification\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nPLL_FINMAX Maximum Input Clock Frequency 1066.00 933.00 800.00 800.00 933.00 800.00 MHz\nPLL_FINMIN Minimum Input Clock Frequency 19.00 19.00 19.00 19.00 19.00 19.00 MHz\nPLL_FINJITTER Maximum Input Clock Period \nJitter< 20% of clock input period or 1 ns Max\nPLL_FINDUTY Allowable Input Duty Cycle: \n19–49 MHz25.00 25.00 25.00 25.00 25.00 25.00 %\nAllowable Input Duty Cycle: \n50–199 MHz30.00 30.00 30.00 30.00 30.00 30.00 %\nAllowable Input Duty Cycle: \n200–399 MHz35.00 35.00 35.00 35.00 35.00 35.00 %\nAllowable Input Duty Cycle: \n400–499 MHz40.00 40.00 40.00 40.00 40.00 40.00 %\nAllowable Input Duty Cycle: \n>500 MHz45.00 45.00 45.00 45.00 45.00 45.00 %\nPLL_FVCOMIN Minimum PLL VCO Frequency 800.00 800.00 800.00 800.00 800.00 800.00 MHz\nPLL_FVCOMAX Maximum PLL VCO Frequency 2133.00 1866. 00 1600.00 1600.00 1866.00 1600.00 MHz\nPLL_FBANDWIDTH Low PLL Bandwidth at Typical(1) 1.00 1.00 1.00 1.00 1.00 1.00 MHz\nHigh PLL Bandwidth at Typical(1) 4.00 4.00 4.00 4.00 4.00 4.00 MHz\nPLL_TSTATPHAOFFSET Static Phase Offset of the PLL \nOutputs(2)0.12 0.12 0.12 0.12 0.12 0.12 ns\nPLL_TOUTJITTER PLL Output Jitter Note 3\nPLL_TOUTDUTY PLL Output Clock Duty Cycle \nPrecision(4)0.20 0.20 0.20 0.20 0.20 0.25 ns\nPLL_TLOCKMAX PLL Maximum Lock Time 100 100 100 100 100 100 µs\nPLL_FOUTMAX PLL Maximum Output Frequency 1066.00 933.00 800.00 800.00 933.00 800.00 MHz\nPLL_FOUTMIN PLL Minimum Output \nFrequency(5)6.25 6.25 6.25 6.25 6.25 6.25 MHz\nPLL_TEXTFDVAR External Clock Feedback \nVariation< 20% of clock input period or 1 ns Max\nPLL_RSTMINPULSE Minimum Reset Pulse Width 5 .00 5.00 5.00 5.00 5.00 5.00 ns\nPLL_FPFDMAX Maximum Frequency at the \nPhase Frequency Detector550.00 500.00 450.00 450.00 500.00 450.00 MHz\nPLL_FPFDMIN Minimum Frequency at the Phase \nFrequency Detector19.00 19.00 19.00 19.00 19.00 19.00 MHz\nPLL_TFBDELAY Maximum Delay in the Feedback \nPath3 ns Max or one CLKIN cycle\nDynamic Reconfiguration Port (DRP ) for PLL Before and After DCLK\nTPLLCCK_DADDR /\nTPLLCKC_DADDRSetup and hold of D address 1.25/0.15 1.40/0.1 5 1.63/0.15 1.63/0.15 1.40/0.15 1.43/0.00 ns, Min\nTPLLCCK_DI /\nTPLLCKC_DISetup and hold of D input 1.25/0.15 1.40/0.15 1 .63/0.15 1.63/0.15 1.40/0.15 1.43/0.00 ns, Min\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 49TPLLCCK_DEN /\nTPLLCKC_DENSetup and hold of D enable 1.76/0.00 1.97/0.00 2 .29/0.00 2.29/0.00 1.97/0.00 2.40/0.00 ns, Min\nTPLLCCK_DWE /\nTPLLCKC_DWESetup and hold of D write enabl e 1.25/0.15 1.40/0.15 1.63/0.15 1.63 /0.15 1.40/0.15 1.43/0.00 ns, Min\nTPLLCKO_DRDY CLK to out of DRDY 0.65 0. 72 0.99 0.99 0.72 0.70 ns, Max\nFDCK DCLK frequency 200.00 200.00 200.00 200.00 200.00 100.00 MHz, Max\nNotes: \n1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequenc ies.\n2. The static offset is measured between any PLL outputs with identical phase.3. Values for this parameter are available in the Clocking Wizard.\nSee www.xilinx.com/products/ intellectual-propert y/clocking_wizard.htm\n.\n4. Includes global clock buffer.\n5. Calculated as FVCO/128 assuming output duty cycle is 50%.Table  42: PLL Specification (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE -1-1M/-1LM/\n-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 50Device Pin ‐to‐Pin Output Parameter Guidelines\nTable  43: Clock-Capable Clock Input to Output De lay Without MMCM/PLL (Near Clock Region)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, without  MMCM/PLL.\nTICKOF Clock-capable clock input and \nOUTFF at pins/banks closest to \nthe BUFGs without  MMCM/PLL \n(near clock region)XC7K70T 4.98 5.49 6.17 N/A N/A N/A 7.04 ns\nXC7K160T 5.23 5.77 6.48 N/A N/A 5.77 7.38 ns\nXC7K325T 5.72 6.31 7.09 N/A N/A 6.31 8.07 ns\nXC7K355T 5.34 5.87 6.57 N/A N/A 5.87 7.51 nsXC7K410T 5.84 6.44 7.22 N/A N/A 6.44 8.21 ns\nXC7K420T 5.50 6.04 6.77 N/A N/A 6.04 7.73 ns\nXC7K480T 5.50 6.04 6.77 N/A N/A 6.04 7.73 nsXA7K160T N/A N/A N/A N/A 6.48 N/A N/A ns\nXQ7K325T N/A 6.31 7.09 7.09 N/A 6.31 8.07 ns\nXQ7K410T N/A 6.44 7.22 7.22 N/A 6.44 8.21 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. Refer to the Die Level Bank Numbering Overview section of the 7 Series FPGA Packaging and Pinout Specification  (UG475 ).\nTable  44: Clock-Capable Clock Input to Output De lay Without MMCM/PLL (Far Clock Region)\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, without  MMCM/PLL.\nTICKOFFAR Clock-capable clock input \nand OUTFF at pins/banks farthest from the BUFGs \nwithout  MMCM/PLL (far \nclock region)XC7K70T 5.29 5.83 6.55 N/A N/A N/A 7.47 ns\nXC7K160T 5.84 6.45 7.24 N/A N/A 6.45 8.24 nsXC7K325T 6.33 6.99 7.84 N/A N/A 6.99 8.92 ns\nXC7K355T 5.95 6.55 7.32 N/A N/A 6.55 8.36 ns\nXC7K410T 6.45 7.12 7.97 N/A N/A 7.12 9.07 nsXC7K420T 6.41 7.06 7.90 N/A N/A 7.06 9.01 ns\nXC7K480T 6.41 7.06 7.90 N/A N/A 7.06 9.01 ns\nXA7K160T N/A N/A N/A N/A 7.24 N/A N/A nsXQ7K325T N/A 6.99 7.84 7.84 N/A 6.99 8.92 ns\nXQ7K410T N/A 7.12 7.97 7.97 N/A 7.12 9.07 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. Refer to the Die Level Bank Numbering Overview section of the 7 Series FPGA Packaging and Pinout Specification  (UG475 ).\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 51Table  45: Clock-Capable Clock Input to Output Delay With MMCM\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, with MMCM.\nTICKOFMMCMCC Clock-capable clock input \nand OUTFF with MMCMXC7K70T 0.95 0.95 0.95 N/A N/A N/A 1.74 ns\nXC7K160T 0.96 0.96 0.96 N/A N/A 0.96 1.78 ns\nXC7K325T 1.00 1.00 1.00 N/A N/A 1.00 1.82 ns\nXC7K355T 1.00 1.00 1.00 N/A N/A 1.00 1.78 nsXC7K410T 1.00 1.00 1.00 N/A N/A 1.00 1.82 ns\nXC7K420T 1.07 1.07 1.07 N/A N/A 1.07 1.82 ns\nXC7K480T 1.07 1.07 1.07 N/A N/A 1.07 1.82 nsXA7K160T N/A N/A N/A N/A 0.96 N/A N/A ns\nXQ7K325T N/A 1.00 1.00 1.00 N/A 1.00 1.82 ns\nXQ7K410T N/A 1.00 1.00 1.00 N/A 1.00 1.82 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. MMCM output jitter is already included in the timing calculation.\nTable  46: Clock-Capable Clock Input to Output Delay With PLL\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, with PLL.\nTICKOFPLLCC Clock-capable clock input \nand OUTFF with PLLXC7K70T 0.84 0.84 0.84 N/A N/A N/A 1.45 ns\nXC7K160T 0.89 0.89 0.89 N/A N/A 0.89 1.54 nsXC7K325T 0.89 0.89 0.89 N/A N/A 0.89 1.54 ns\nXC7K355T 0.89 0.89 0.89 N/A N/A 0.89 1.50 ns\nXC7K410T 0.89 0.89 0.89 N/A N/A 0.89 1.54 nsXC7K420T 0.96 0.96 0.96 N/A N/A 0.96 1.54 ns\nXC7K480T 0.96 0.96 0.96 N/A N/A 0.96 1.54 ns\nXA7K160T N/A N/A N/A N/A 0.89 N/A N/A nsXQ7K325T N/A 0.89 0.89 0.89 N/A 0.89 1.54 ns\nXQ7K410T N/A 0.89 0.89 0.89 N/A 0.89 1.54 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. PLL output jitter is already included in the timing calculation.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 52Device Pin ‐to‐Pin Input Parameter GuidelinesTable  47: Pin-to-Pin, Clock-to-Out using BUFIO\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flop, Fast Slew Rate, with BUFIO.\nTICKOFCS Clock-to-Out of I/O clock for HR I/O banks 4.93 5.52 6.20 6.20 5.52 6.97 ns\nClock-to-Out of I/O cl ock for HP I/O banks 4.85 5.44 6.11 6.11 5.44 6.90 ns\nTable  48: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks\nSymbol Descrip tion DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nInput Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.(1)\nTPSFD /TPHFD Full Delay (Legacy \nDelay or Default Delay)\nGlobal Clock Input and IFF\n(2) without \nMMCM/PLL with \nZHOLD_DELAY on HR I/O BanksXC7K70T 2.83/\n–0.292.95/\n–0.293.15/\n–0.29N/A N/A N/A 4.96/\n–0.33ns\nXC7K160T 3.17/\n–0.353.29/\n–0.353.55/\n–0.35N/A N/A 3.29/\n–0.355.54/\n–0.49ns\nXC7K325T 2.83/\n–0.062.94/\n–0.063.15/\n–0.06N/A N/A 2.94/\n–0.065.18/\n–0.14ns\nXC7K355T 3.26/\n–0.323.41/\n–0.323.67/\n–0.32N/A N/A 3.41/\n–0.325.84/\n–0.49ns\nXC7K410T 3.43/\n–0.343.59/\n–0.343.88/\n–0.34N/A N/A 3.59/\n–0.346.21/\n–0.54ns\nXC7K420T 3.37/\n–0.273.48/\n–0.273.76/\n–0.27N/A N/A 3.48/\n–0.276.00/\n–0.52ns\nXC7K480T 3.37/\n–0.273.48/\n–0.273.76/\n–0.27N/A N/A 3.48/\n–0.276.00/\n–0.52ns\nXA7K160T N/A N/A N/A N/A 3.55/\n–0.35N/A N/A ns\nXQ7K325T N/A 2.94/\n–0.063.15/\n–0.063.15/\n–0.06N/A 2.94/\n–0.065.18/\n–0.14ns\nXQ7K410T N/A 3.59/\n–0.343.88/\n–0.343.88/\n–0.34N/A 3.59/\n–0.346.21/\n–0.54ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest tem perature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input Flip-Flop or Latch.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 53Table  49: Clock-Capable Clock Input Setup and Hold With MMCM\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nInput Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.(1)\nTPSMMCMCC / \nTPHMMCMCCNo Delay clock-capable clock input and \nIFF\n(2) with MMCMXC7K70T 2.39/\n–0.222.65/\n–0.222.94/\n–0.22N/A N/A N/A 2.21/\n–0.44ns\nXC7K160T 2.49/\n–0.202.77/\n–0.203.07/\n–0.20N/A N/A 2.77/\n–0.202.38/\n–0.47ns\nXC7K325T 2.55/\n–0.162.85/\n–0.163.14/\n–0.16N/A N/A 2.85/\n–0.162.60/\n–0.47ns\nXC7K355T 2.43/\n–0.162.73/\n–0.163.00/\n–0.16N/A N/A 2.73/\n–0.162.47/\n–0.43ns\nXC7K410T 2.55/\n–0.162.84/\n–0.163.14/\n–0.16N/A N/A 2.84/\n–0.162.58/\n–0.47ns\nXC7K420T 2.47/\n–0.092.73/\n–0.093.02/\n–0.09N/A N/A 2.73/\n–0.092.40/\n–0.41ns\nXC7K480T 2.47/\n–0.092.73/\n–0.093.02/\n–0.09N/A N/A 2.73/\n–0.092.40/\n–0.41ns\nXA7K160T N/A N/A N/A N/A 3.07/\n–0.20N/A N/A ns\nXQ7K325T N/A 2.85/\n–0.163.14/\n–0.163.14/\n–0.16N/A 2.85/\n–0.162.60/\n–0.47ns\nXQ7K410T N/A 2.84/\n–0.163.14/\n–0.163.14/\n–0.16N/A 2.84/\n–0.162.58/\n–0.47ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest tem perature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input Flip-Flop or Latch \n3. Use IBIS to determine any duty-cycle di stortion incurred using various standards.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 54Table  50: Clock-Capable Clock Input Setup and Hold With PLL\nSymbol Description DeviceSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM -1Q -2LI -2LE\nInput Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard.(1)\nTPSPLLCC / \nTPHPLLCCNo Delay clock-capable clock input and IFF\n(2) \nwith PLLXC7K70T 2.75/\n–0.323.04/\n–0.323.33/\n–0.32N/A N/A N/A 2.42/\n–0.54ns\nXC7K160T 2.85/\n–0.313.16/\n–0.313.46/\n–0.31N/A N/A 3.16/\n–0.312.59/\n–0.56ns\nXC7K325T 2.91/\n–0.273.24/\n–0.273.54/\n–0.27N/A N/A 3.24/\n–0.272.80/\n–0.56ns\nXC7K355T 2.79/\n–0.273.12/\n–0.273.40/\n–0.27N/A N/A 3.12/\n–0.272.67/\n–0.52ns\nXC7K410T 2.91/\n–0.273.24/\n–0.273.53/\n–0.27N/A N/A 3.24/\n–0.272.78/\n–0.56ns\nXC7K420T 2.83/\n–0.203.12/\n–0.203.41/\n–0.20N/A N/A 3.12/\n–0.202.61/\n–0.50 ns\nXC7K480T 2.83/\n–0.203.12/\n–0.203.41/\n–0.20N/A N/A 3.12/\n–0.202.61/\n–0.50 ns\nXA7K160T N/A N/A N/A N/A 3.46/\n–0.31N/A N/A ns\nXQ7K325T N/A 3.24/\n–0.273.54/\n–0.273.54/\n–0.27N/A 3.24/\n–0.272.80/\n–0.56ns\nXQ7K410T N/A 3.24/\n–0.273.53/\n–0.273.53/\n–0.27N/A 3.24/\n–0.272.78/\n–0.56ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input Flip-Flop or Latch \n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.\nTable  51: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nInput Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard.\nTPSCS /TPHCS Setup/Hold of I/O clock for \nHR I/O banks–0.36/1.36 –0.36/1.50 –0 .36/1.70 –0.36/1.70 –0.36/1.50 –0.44/1.87 ns\nSetup/Hold of I/O clock for \nHP I/O banks–0.34/1.39 –0.34/1.53 –0 .34/1.73 –0.34/1.73 –0.34/1.53 –0.44/1.87 ns\nTable  52: Sample Window\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nTSAMP Sampling Error at Receiver Pins(1) 0.51 0.56 0.61 0.61 0.56 0.56 ns\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 55TSAMP_BUFIO Sampling Error at Receiver Pins using \nBUFIO(2)0.30 0.35 0.40 0.40 0.35 0.35 ns\nNotes: \n1. This parameter indicates the total sampling error of the Kintex-7 FPGAs DDR input registers, measured across voltage, tempera ture, and \nprocess. The characteriza tion methodology uses the MMCM to c apture the DDR input regi sters’ edges of operatio n. These measureme nts \ninclude:- CLK0 MMCM jitter - MMCM accuracy (phase offset)- MMCM phase shift resolutionThese measurements do not include package or clock tree skew.\n2. This parameter indicates the total sampling error of the Kintex-7 FPGAs DDR input registers, measured across voltage, tempera ture, and \nprocess. The characterization methodology us es the BUFIO clock network and IDELAY to  capture the DDR input registers’ edges of \noperation. These measurements do not include package or clock tree skew.Table  52: Sample Window (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1 -1M/-1LM/-1Q -2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 56Additional Package Parameter Guidelines\nThe parameters in this section provide the necessary values  for calculating timing budgets for Kintex-7 FPGA clock \ntransmitter and receiver  data-valid windows.\nTable  53: Package Skew\nSymbol Description Devi ce Package Value Units\nTPKGSKEW Package Skew(1) XC7K70T FBG484 108 ps\nFBG676 135 ps\nXC7K160T FBG484 118 ps\nFBG676 136 ps\nFFG676 161 ps\nXC7K325T FBG676 146 ps\nFFG676 154 ps\nFBG900 163 ps\nFFG900 161 ps\nXC7K355T FFG901 149 ps\nXC7K410T FBG676 165 ps\nFFG676 168 ps\nFBG900 151 ps\nFFG900 146 ps\nXC7K420T FFG901 149 ps\nFFG1156 145 ps\nXC7K480T FFG901 149 ps\nFFG1156 145 ps\nXA7K160T FFG676 161 ps\nXQ7K325T RF676 154 ps\nRF900 161 ps\nXQ7K410T RF676 168 ps\nRF900 146 ps\nNotes: \n1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay  from die \npad to ball.\n2. Package delay information is available for these device/package combinations. This information can be used to deskew the pack age.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 57GTX Transceiver Specifications\nGTX Transceiver DC Input and Output Levels\nTable 54  summarizes the DC output specifications of the GTX transceivers in Kint ex-7 FPGAs. Consult the 7 Series FPGAs \nGTX/GTH Transceivers User Guide  (UG476 ) for further details.\n \nNote: In Figure 4 , differential peak-to-peak voltage = single-ended peak-to-peak voltage x 2.Table  54: GTX Transceiver DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nDVPPOUTDifferential peak-t o-peak output \nvoltage(1)Transmitter output swing is set to maximum setting1000 – – mV\nV\nCMOUTDCDC common mode output \nvoltage.Equation based VMGTAVTT –D VPPOUT /4 mV\nROUT Differential output resistance – 100 – \uf057\nTOSKEW Transmitter output pair (TXP and TXN) intra-pair skew – 2 12 ps\nDVPPINDifferential peak-to-peak input \nvoltage (external AC coupled)>10.3125 Gb/s 150 – 1250 mV\n6.6 Gb/s to 10.3125 Gb/s 150 – 1250 mV\uf0a3\uf0206.6 Gb/s 150 – 2000 mV\nV\nIN Single-ended input voltage(2) DC coupled VMGTAVTT = 1.2V –200 – VMGTAVTT mV\nVCMIN Common mode input voltage DC coupled VMGTAVTT = 1.2V – 2/3 VMGTAVTT –m V\nRIN Differential input resistance – 100 – \uf057\nCEXT Recommended external AC coupling capacitor(3) –1 0 0 – n F\nNotes: \n1. The output swing and preemphasis levels are progr ammable using the attributes discussed in the 7 Series FPGAs GTX/GTH Transceivers \nUser Guide  (UG476 ) and can result in values lower than reported in this table.\n2. Voltage measured at the pin referenced to ground.\n3. Other values can be used as appropriate to conform to specific protocols and standards.\nX-Ref Target - Figure 3\nFigure 3: Single-Ended Peak -to-Peak Voltage\nX-Ref Target - Figure 4\nFigure 4: Differential Peak-to-Peak Voltage0 +V P\nN\nDS182_01_071014Single-Ended\nPeak-to-Pe ak \nVoltage\n0 +V \n–V  \n \nP–N\nDS182_02_071014Differenti al\nPeak-to-Pe ak\nVoltage\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 58Table 55  summarizes the DC specifications of the cl ock input of the GTX transceiver. Consult the 7 Series FPGAs GTX/GTH \nTransceivers User Guide  (UG476 ) for further details.\nGTX Transceiver Switching Characteristics\nConsult the 7 Series FPGAs GTX/GTH Transceivers User Guide  (UG476 ) for further information.Table  55: GTX Transceiver Clock DC Input Level Specification\nSymbol DC Parameter Min Typ Max Units\nVIDIFF Differential peak-to-peak input voltage 250 – 2000 mV\nRIN Differential input resistance – 100 – \uf057\nCEXT Required external AC coupling capacitor – 100 – nF\nTable  56: GTX Transceiver Performance\nSymbol DescriptionOutput \nDividerSpeed Grade(1)\nUnits-3 (1.0V)-2 (1.0V)\n-2LE (1.0V)\n-2LI (0.95V)-1 (1.0V)(2)\n-1M (1.0V)(2)\n-1LM (1.0V)(2)\n-1Q (1.0V)(2)-2LE (0.9V)(3)\nPackage Type\nFF FBG484FBG676\nFBG900FF\nRF\nFBG484FBG676\nFBG900FF\nRFFBFF\nRFFB\nFGTXMAX(4) Maximum GTX transceiver \ndata rate12.5(5)10.3125(6) 6.6 10.3125(6) 6.6 8.0 6.6 6.6 6.6 Gb/s\nFGTXMIN(4)Minimum GTX transceiver \ndata rate0.500 0.500 0.500 0.500 0.500 0.500 0.500 0.500 0.500 Gb/s\nFGTXCRANGE CPLL line rate range1 3.2–6.6 Gb/s\n2 1.6–3.3 Gb/s\n40 . 8 – 1 . 6 5 G b / s8 0.5–0.825 Gb/s\n16 N/A Gb/s\nF\nGTXQRANGE1QPLL line rate \nrange 115.93–\n8.05.93–\n8.05.93–\n6.65.93–\n8.05.93–\n6.65.93–\n8.05.93–\n6.65.93–6.6 Gb/s\n2 2.965–4.0 2.965–4.0 2. 965–4.0 2.965–3.3 Gb/s\n4 1.4825–2.0 1.4825–2.0 1.4825–2.0 1.4825–1.65 Gb/s8 0.74125–1.0 0.74125–1.0 0. 74125–1.0 0.74125–0.825 Gb/s\n16 N/A N/A N/A N/A Gb/s\nF\nGTXQRANGE2QPLL line rate \nrange 2(7)19.8–\n12.59.8–\n10.3125N/A 9.8–\n10.3125N/A N/A N/A Gb/s\n2 4.9–6.25 4.9–5.15625 N/A N/A Gb/s\n4 2.45–3.125 2.45–2.578125 N/A N/A Gb/s8 1.225–1.5625 1.225–1.2890625 N/A N/A Gb/s\n160.6125–0.78125 0.6125–\n0.64453125N/A N/A Gb/s\nF\nGCPLLRANGE GTX transceiver CPLL \nfrequency range1.6–3.3 1.6–3.3 1.6–3.3 1.6–3.3 GHz\nFGQPLLRANGE1 GTX transceiver QPLL \nfrequency range 15.93–8.0 5.93–8.0 5.93–8.0 5.93–6.6 GHz\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 59 FGQPLLRANGE2 GTX transceiver QPLL \nfrequency range 29.8–12.5 9.8–10.3125 N/A N/A GHz\nNotes: \n1. Voltages specified for speed grades are VCCINT .\n2. The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s.\n3. The -2LE (0.9V) speed grade requires a 4-byte internal data width for operation above 3.8 Gb/s.\n4. Data rates between 8.0 Gb/s and 9.8 Gb/s are not available.5. For line rates greater than 10.3125 Gb/s, V\nMGTAVCC  is 1.05V nominal (see Table 2 ).\n6. The FBG484 package supports data rates greater than 6.6 Gb/s in  the -2 and -3 speed grades (requires Vivado Design Suite 2017. 1 or \nlater).\n7. For QPLL line rate range 2, the maximum line rate with the divider N set to 66 is 10.3125 Gb/s.\nTable  57: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1/-1M/-1LM/-1Q -2LI -2LE\nFGTXDRPCLK GTXDRPCLK maximum frequency 17 5.01 175.01 156.25 175.01 125.00 MHz\nTable  58: GTX Transceiver Reference Clock Switching Characteristics\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nFGCLK Reference clock frequency range-3 speed grade 60 – 700 MHz\nAll other speed grades 60 – 670 MHz\nTRCLK Reference clock rise time 20% – 80% – 200 – ps\nTFCLK Reference clock fall time 80% – 20% – 200 – ps\nTDCREF Reference clock duty cycle Tr ansceiver PLL only 40 50 60 %\nX-Ref Target - Figure 5\nFigure 5: Reference Clock Timing ParametersTable  56: GTX Transceiver Performance (Cont’d)\nSymbol DescriptionOutput \nDividerSpeed Grade(1)\nUnits-3 (1.0V)-2 (1.0V)\n-2LE (1.0V)\n-2LI (0.95V)-1 (1.0V)(2)\n-1M (1.0V)(2)\n-1LM (1.0V)(2)\n-1Q (1.0V)(2)-2LE (0.9V)(3)\nPackage Type\nFF FBG484FBG676\nFBG900FF\nRF\nFBG484FBG676\nFBG900FF\nRFFBFF\nRFFB\nds182_03_04271280% \n20% \nT FCLK T RCLK \nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 60Table  59: GTX Transceiver PLL /Lock Time Adaptation\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nTLOCK Initial PLL lock – – 1 ms\nTDLOCKClock recovery phase acquisition and \nadaptation time for decision feedback \nequalizer (DFE).After the PLL is locked to the \nreference clock, this is the time it takes to lock the clock data \nrecovery (CDR) to the data \npresent at the input.– 50,000 37 x10\n6 UI\nClock recovery phase acquisition and \nadaptation time for low-power mode \n(LPM) when the DFE is disabled.– 50,000 2.3 x106 UI\nTable  60: GTX Transceiver User Clock Switching Characteristics(1)(2)\nSymbol Description ConditionsSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3(3)-2/-2LE(3)-1/-1M/-1LM/-1Q(4)-2LI -2LE(5)\nFTXOUT TXOUTCLK maximum frequency 412.500 412.500 312.500 412.500 237.500 MHz\nFRXOUT RXOUTCLK maximum frequency 412.500 412.500 312.500 412.500 237.500 MHz\nFTXINTXUSRCLK maximum \nfrequency16-bit data path 412.500 412. 500 312.500 412.500 237.500 MHz\n32-bit data path 390.625 322. 266 250.000 322.266 206.250 MHz\nFRXINRXUSRCLK maximum \nfrequency16-bit data path 412.500 412. 500 312.500 412.500 237.500 MHz\n32-bit data path 390.625 322. 266 250.000 322.266 206.250 MHz\nFTXIN2TXUSRCLK2 maximum \nfrequency16-bit data path 412.500 412. 500 312.500 412.500 237.500 MHz\n32-bit data path 390.625 322. 266 250.000 322.266 206.250 MHz\n64-bit data path 195.313 161. 133 125.000 161.133 103.125 MHz\nFRXIN2RXUSRCLK2 maximum \nfrequency16-bit data path 412.500 412. 500 312.500 412.500 237.500 MHz\n32-bit data path 390.625 322. 266 250.000 322.266 206.250 MHz\n64-bit data path 195.313 161. 133 125.000 161.133 103.125 MHz\nNotes: \n1. Clocking must be implemented as described in the 7 Series FPGAs GTX/GTH Transceivers User Guide  (UG476 ).\n2. These frequencies are not supported for all possible transceiver configurations.3. For speed grades -3, -2, -2LE (1.0V), -2LI (0.95V), a 16-bit data path can only be used for speeds less than 6.6 Gb/s.\n4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s.\n5. For speed grade -2LE (0.9V), a 16-bit data path can only be used for speeds less than 3.8 Gb/s.\nTable  61: GTX Transceiver Transmitter Switching Characteristics\nSymbol Description Cond ition Min Typ Max Units\nFGTXTX Serial data rate range 0.500 – FGTXMAX Gb/s\nTRTX TX Rise time 20%–80% – 40 – ps\nTFTX TX Fall time 80%–20% – 40 – ps\nTLLSKEW TX lane-to-lane skew(1) – – 500 ps\nVTXOOBVDPP Electrical idle amplitude – – 15 mV\nTTXOOBTRANSITION Electrical idle transition time – – 140 ns\nTJ12.5 Total Jitter(2)(4)\n12.5 Gb/s– – 0.28 UI\nDJ12.5 Deterministic Jitter(2)(4)– – 0.17 UI\nTJ11.18 Total Jitter(2)(4)\n11.18 Gb/s– – 0.28 UI\nDJ11.18 Deterministic Jitter(2)(4)– – 0.17 UI\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 61TJ10.3125 Total Jitter(2)(4)\n10.3125 Gb/s– – 0.28 UI\nDJ10.3125 Deterministic Jitter(2)(4) – – 0.17 UI\nTJ9.953 Total Jitter(2)(4)\n9.953 Gb/s– – 0.28 UI\nDJ9.953 Deterministic Jitter(2)(4) – – 0.17 UI\nTJ9.8 Total Jitter(2)(4)\n9.8 Gb/s– – 0.28 UI\nDJ9.8 Deterministic Jitter(2)(4)– – 0.17 UI\nTJ8.0 Total Jitter(2)(4)\n8.0 Gb/s– – 0.30 UI\nDJ8.0 Deterministic Jitter(2)(4)– – 0.15 UI\nTJ6.6_QPLL Total Jitter(2)(4)\n6.6 Gb/s– – 0.28 UI\nDJ6.6_QPLL Deterministic Jitter(2)(4)– – 0.17 UI\nTJ6.6_CPLL Total Jitter(3)(4)\n6.6 Gb/s– – 0.30 UI\nDJ6.6_CPLL Deterministic Jitter(3)(4)– – 0.15 UI\nTJ5.0 Total Jitter(3)(4)\n5.0 Gb/s– – 0.30 UI\nDJ5.0 Deterministic Jitter(3)(4)– – 0.15 UI\nTJ4.25 Total Jitter(3)(4)\n4.25 Gb/s– – 0.30 UI\nDJ4.25 Deterministic Jitter(3)(4)– – 0.15 UI\nTJ3.75 Total Jitter(3)(4)\n3.75 Gb/s– – 0.30 UI\nDJ3.75 Deterministic Jitter(3)(4)– – 0.15 UI\nTJ3.2 Total Jitter(3)(4)\n3.20 Gb/s(5)–– 0 . 2 U I\nDJ3.2 Deterministic Jitter(3)(4)–– 0 . 1 U I\nTJ3.2L Total Jitter(3)(4)\n3.20 Gb/s(6)– – 0.32 UI\nDJ3.2L Deterministic Jitter(3)(4)– – 0.16 UI\nTJ2.5 Total Jitter(3)(4)\n2.5 Gb/s(7)– – 0.20 UI\nDJ2.5 Deterministic Jitter(3)(4)– – 0.08 UI\nTJ1.25 Total Jitter(3)(4)\n1.25 Gb/s(8)– – 0.15 UI\nDJ1.25 Deterministic Jitter(3)(4)– – 0.06 UI\nTJ500 Total Jitter(3)(4)\n500 Mb/s–– 0 . 1 U I\nDJ500 Deterministic Jitter(3)(4)– – 0.03 UI\nNotes: \n1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTX Quad s).\n2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values  are NOT intended for protocol specific compliance determination s.\n3. Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations .\n4. All jitter values are based on a bit-error ratio of 1e-12.\n5. CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.\n6. CPLL frequency at 1.6 GHz and TXOUT_DIV = 1.\n7. CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.8. CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.Table  61: GTX Transceiver Transmitter Switching Characteristics (Cont’d)\nSymbol Description Cond ition Min Typ Max Units\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 62Table  62: GTX Transceiver Receiver Switching Characteristics\nSymbol Description Min Typ Max Units\nFGTXRX Serial data rate 0.500 – FGTXMAX Gb/s\nTRXELECIDLE Time for RXELECIDLE to respond to loss or restoration of data – 10 – ns\nRXOOBVDPP OOB detect threshold peak-to-peak 60 – 150 mV\nRXSSTReceiver spread-spectrum \ntracking(1) Modulated @ 33 KHz–5000 – 0 ppm\nRXRL Run length (CID) – – 512 UI\nRXPPMTOLData/REFCLK PPM offset \ntoleranceBit rates \uf0a36.6 Gb/s –1250 – 1250 ppm\nBit rates \uf03e6.6 Gb/s and \n\uf0a38.0 Gb/s–700 – 700 ppm\nBit rates \uf03e8.0 Gb/s –200 – 200 ppm\nSJ Jitter Tolerance(2)\nJT_SJ12.5 Sinusoidal Jitter (QPLL)(3) 12.5 Gb/s 0.3 – – UI\nJT_SJ11.18 Sinusoidal Jitter (QPLL)(3) 11.18 Gb/s 0.3 – – UI\nJT_SJ10.32 Sinusoidal Jitter (QPLL)(3) 10.32 Gb/s 0.3 – – UI\nJT_SJ9.95 Sinusoidal Jitter (QPLL)(3) 9.95 Gb/s 0.3 – – UI\nJT_SJ9.8 Sinusoidal Jitter (QPLL)(3) 9.8 Gb/s 0.3 – – UI\nJT_SJ8.0 Sinusoidal Jitter (QPLL)(3) 8.0 Gb/s 0.44 – – UI\nJT_SJ6.6_QPLL Sinusoidal Jitter (QPLL)(3) 6.6 Gb/s 0.48 – – UI\nJT_SJ6.6_CPLL Sinusoidal Jitter (CPLL)(3) 6.6 Gb/s 0.44 – – UI\nJT_SJ5.0 Sinusoidal Jitter (CPLL)(3) 5.0 Gb/s 0.44 – – UI\nJT_SJ4.25 Sinusoidal Jitter (CPLL)(3) 4.25 Gb/s 0.44 – – UI\nJT_SJ3.75 Sinusoidal Jitter (CPLL)(3) 3.75 Gb/s 0.44 – – UI\nJT_SJ3.2 Sinusoidal Jitter (CPLL)(3) 3.2 Gb/s(4) 0.45 – – UI\nJT_SJ3.2L Sinusoidal Jitter (CPLL)(3) 3.2 Gb/s(5) 0.45 – – UI\nJT_SJ2.5 Sinusoidal Jitter (CPLL)(3) 2.5 Gb/s(6) 0.5 – – UI\nJT_SJ1.25 Sinusoidal Jitter (CPLL)(3) 1.25 Gb/s(7) 0.5 – – UI\nJT_SJ500 Sinusoidal Jitter (CPLL)(3) 500 Mb/s 0.4 – – UI\nSJ Jitter Tolerance with Stressed Eye(2)\nJT_TJSE3.2Total Jitter with Stressed Eye(8)3.2 Gb/s 0.70 – – UI\nJT_TJSE6.6 6.6 Gb/s 0.70 – – UI\nJT_SJSE3.2 Sinusoidal Jitter with Stressed \nEye(8)3.2 Gb/s 0.1 – – UI\nJT_SJSE6.6 6.6 Gb/s 0.1 – – UI\nNotes: \n1. Using RXOUT_DIV = 1, 2, and 4.\n2. All jitter values are based on a bit error ratio of 1e–12.\n3. The frequency of the injected sinusoidal jitter is 10 MHz.\n4. CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.\n5. CPLL frequency at 1.6 GHz and RXOUT_DIV = 1.6. CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.\n7. CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.\n8. Composite jitter with RX in LPM or DFE mode.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 63GTX Transceiver Protocol Jitter Characteristics\nFor Table 63  through Table 68 , the 7 Series FPGAs GTX/GTH Transceivers User Guide  (UG476 ) contains recommended settings \nfor optimal usage of protocol specific characteristics.\nTable  63: Gigabit Ethernet Protocol Characteristics\nDescription Line Rate  (Mb/s) Min Max Units\nGigabit Ethernet Transmitter Jitter Generation\nTotal transmitter jitter (T_TJ) 1250 – 0.24 UI\nGigabit Ethernet Receiver High Frequency Jitter Tolerance\nTotal receiver jitter tolerance 1250 0.749 – UI\nTable  64: XAUI Protocol Characteristics\nDescription Line Rate (Mb/s) Min Max Units\nXAUI Transmitter Jitter Generation\nTotal transmitter jitter (T_TJ) 3125 – 0.35 UI\nXAUI Receiver High Freq uency Jitter Tolerance\nTotal receiver jitter tolerance 3125 0.65 – UI\nTable  65: PCI Express Protocol Characteristics(1)\nStandard Description Line Rate (Mb/s) Min Max Units\nPCI Express Transmitter Jitter Generation\nPCI Express Gen 1 Total transmitter jitter 2500 – 0.25 UI\nPCI Express Gen 2 Total transmitter jitter 5000 – 0.25 UI\nPCI Express Gen 3Total transmitter ji tter uncorrelated\n8000– 31.25 ps\nDeterministic transmitter jitter uncorrelated – 12 ps\nPCI Express Receiver High Frequency Jitter Tolerance\nPCI Express Gen 1 Total receiver jitter tolerance 2500 0.65 – UI\nPCI Express Gen 2(2)Receiver inherent timing error\n50000.40 – UI\nReceiver inherent deterministic timing error 0.30 – UI\nPCI Express Gen 3Receiver sinusoidal jitter \ntolerance0.03 MHz–1.0 MHz\n80001.00 – UI\n1.0 MHz–10 MHz Note 3 –U I\n10 MHz–100 MHz 0.10 – UI\nNotes: \n1. Tested per card electromechanical (CEM) methodology.\n2. Using common REFCLK.\n3. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 64Table  66: CEI-6G and CEI-11G Protocol Characteristics\nDescription Line Rate (M b/s) Interface Min Max Units\nCEI-6G Transmitter Jitter Generation\nTotal transmitter jitter(1)4976–6375CEI-6G-SR – 0.3 UI\nCEI-6G-LR – 0.3 UI\nCEI-6G Receiver High Fr equency Jitter Tolerance\nTotal receiver jitter tolerance(1)4976–6375CEI-6G-SR 0.6 – UI\nCEI-6G-LR 0.95 – UI\nCEI-11G Transmitter Jitter Generation\nTotal transmitter jitter(2) 9950–11100CEI-11G-SR – 0.3 UI\nCEI-11G-LR/MR – 0.3 UI\nCEI-11G Receiver High Fr equency Jitter Tolerance\nTotal receiver jitter tolerance(2)9950–11100CEI-11G-SR 0.65 – UI\nCEI-11G-MR 0.65 – UICEI-11G-LR 0.825 – UI\nNotes: \n1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.\n2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.\nTable  67: SFP+ Protocol Characteristics\nDescription Line Rate  (Mb/s) Min Max Units\nSFP+ Transmitter Jitter Generation\nTotal transmitter jitter9830.40(1)\n–0 . 2 8 U I9953.00\n10312.50\n10518.75\n11100.00\nSFP+ Receiver Frequency Jitter Tolerance\nTotal receiver jitter tolerance9830.40(1)\n0.7 – UI9953.00\n10312.5010518.75\n11100.00\nNotes: \n1. Line rated used for CPRI over SFP+ applications.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 65Integrated Interface Block for PCI Expr ess Designs Switching Characteristics\nMore information and documentat ion on solutions for PCI Express designs can be found at: \nwww.xilinx.com/products/te chnology/pci-express.htmlTable  68: CPRI Protocol Characteristics\nDescription Line Rate  (Mb/s) Min Max Units\nCPRI Transmitter Jitter Generation\nTotal transmitter jitter614.4 – 0.35 UI\n1228.8 – 0.35 UI\n2457.6 – 0.35 UI\n3072.0 – 0.35 UI4915.2 – 0.3 UI6144.0 – 0.3 UI\n9830.4 – Note 1 UI\nCPRI Receiver Frequency Jitter Tolerance\nTotal receiver jitter tolerance614.4 0.65 – UI\n1228.8 0.65 – UI\n2457.6 0.65 – UI\n3072.0 0.65 – UI4915.2 0.95 – UI\n6144.0 0.95 – UI\n9830.4 Note 1 –U I\nNotes: \n1. Tested per SFP+ specification, see Table 67 .\nTable  69: Maximum Performance for PCI Express Designs(1)\nSymbol DescriptionSpeed Grade\nUnits 1.0V 0.95V 0.9V\n-3 -2/-2LE -1/-1M/-1LM/-1Q -2LI -2LE\nFPIPECLK Pipe clock maximum frequency 250.00 250.00 250.00 250.00 250.00 MHz\nFUSERCLK User clock maximum frequency 500.00(1) 500.00(1) 250.00 500.00(1) 250.00 MHz\nFUSERCLK2 User clock 2 maximum frequency 250.00 250.00 250.00 250.00 250.00 MHz\nFDRPCLK DRP clock maximum frequency 250.00 250.00 250.00 250.00 250.00 MHz\nNotes: \n1. Refer to the 7 Series FPGAs Integrated Block for PCI Express Product Guide  (PG054 ) for specific supported core configurations.\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 66XADC Specifications\nTable  70: XADC Specifications\nParameter Symbol Comments/Conditions Min Typ Max Units\nVCCADC = 1.8V ± 5%, VREFP = 1.25V, VREFN = 0V, ADCCLK = 26 MHz, Tj= –40°C to 100°C, Typical values at Tj=+40°C\nADC Accuracy(1)\nResolution 12 – – Bits\nIntegral Nonlinearity(2)INL – – ±3 LSBs\nDifferential Nonlinearity DNL No missing codes, guaranteed monotonic – – ±1 LSBs\nOffset Error Offset calibration enabled – – ±6 LSBs\nGain Error Gain calibration disabled – – ±0.5 %Offset Matching Offset calibration enabled – – 4 LSBs\nGain Matching Gain calibration disabled – – 0.3 %\nSample Rate –– 1 M S / s\nSignal to Noise Ratio\n(2)SNR FSAMPLE = 500KS/s, FIN= 20KHz 60 – – dB\nRMS Code Noise External 1.25V reference – – 2 LSBs\nOn-chip reference – 3 – LSBs\nTotal Harmonic Distortion(2)THD FSAMPLE = 500KS/s, FIN= 20KHz – 70 – dB\nADC Accuracy at Extended Temperatures\nResolution Tj= –55°C to 125°C 10 – – Bits\nIntegral Nonlinearity(2) INL Tj= –55°C to 125°C – – ±1 LSB\n(at 10 bits)Differential Nonlinearity DNL No mi ssing codes, guaranteed monotonic, \nTj= –55°C to 125°C––± 1\nAnalog Inputs(3)\nADC Input Ranges Unipolar operation 0 – 1 V\nBipolar operation –0.5 – +0.5 V\nUnipolar common mode range (FS input) 0 – +0.5 VBipolar common mode range (FS input) +0.5 – +0.6 V\nMaximum External Channel Input Ranges Adjacent channels set within these ranges \nshould not corrupt measurements on adjacent channels–0.1 – V\nCCADC V\nAuxiliary Channel Full \nResolution BandwidthFRBW 250 – – KHz\nOn-Chip Sensors\nTemperature Sensor Error Tj= –40°C to 100°C – – ±4 °C\nTj= –55°C to +125°C – – ±6 °C\nTj= –40°C to +125°C °C\nSupply Sensor Error Measurement range of VCCAUX 1.8V ±5% \nTj= –40°C to +100°C––± 1 %\nMeasurement range of VCCAUX 1.8V ±5%\nTj= –55°C to +125°C––± 2 %\nConversion Rate(4)\nConversion Time - Continuous tCONV Number of ADCCLK cycles 26 – 32 Cycles\nConversion Time - Event tCONV Number of CLK cycles – – 21 Cycles\nDRP Clock Frequency DCLK DRP clock frequency 8 – 250 MHz\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 67Configuration Switching CharacteristicsADC Clock Frequency ADCCLK Derived from DCLK 1 – 26 MHz\nDCLK Duty Cycle 40 – 60 %\nXADC Reference(5)\nExternal Reference VREFP Externally supplied reference voltage 1.20 1.25 1.30 V\nOn-Chip Reference Ground VREFP  pin to AGND,\nTj= –40°C to 100°C1.2375 1.25 1.2625 V\nNotes: \n1. Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when  this feature \nis enabled.\n2. Only specified for bitstream option XADCEnhancedLinearity = ON.\n3. For a detailed description, see the ADC chapter in the 7 Series FPGAs and Zynq-7000 SoC XADC D ual 12-Bit 1 MSPS Analog-to-Digital \nConverter User Guide  (UG480 ).\n4. For a detailed description, see the Timing chapter in the 7 Series FPGAs and Zynq-7000 SoC XADC Dual  12-Bit 1 MSPS Analog-to-Digital \nConverter User Guide  (UG480 ).\n5. Any variation in the reference voltage from the nominal VREFP  = 1.25V and VREFN  = 0V will result in a deviation from the ideal transfer \nfunction. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for  external \nratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.\nTable  71: Configuration Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE-1/-1M/\n-1LM/-1Q-2LI -2LE\nPower-up Timing Characteristics\nTPL(1) Program latency 5 5 5 5 5 ms, Max\nTPOR(1)Power-on reset (50 ms ramp rate time) 10/50 10/50 10/50 10/50 10/50 ms, Min/Max\nPower-on reset (1 ms ramp rate time) 10/35 10/35 10/35 10/35 10/35 ms, Min/Max\nTPROGRAM Program pulse width 250 250 250 250 250 ns, Min\nCCLK Output (Master Mode)\nTICCK Master CCLK output delay 150 150 150 150 150 ns, Min\nTMCCKL Master CCLK clock Low time duty cycle 40/60 40/60 40/60 40/60 40/60 %, Min/Max\nTMCCKH Master CCLK clock High time duty cycl e 40/60 40/60 40/60 40/ 60 40/60 %, Min/Max\nFMCCK Master CCLK frequency 100.00 100. 00 100.00 100.00 70.00 MHz, Max\nMaster CCLK frequency for AES encrypted \nx1650.00 50.00 50.00 50.00 35.00 MHz, Max\nFMCCK_START Master CCLK frequency at start of \nconfiguration3.00 3.00 3.00 3.00 3.00 MHz, Typ\nFMCCKTOL Frequency tolerance, master mode with \nrespect to nominal CCLK±50 ±50 ±50 ±50 ±50 %, Max\nCCLK Input (Slave Modes)\nTSCCKL Slave CCLK clock minimum Low time 2.50 2.50 2.50 2.50 2.50 ns, Min\nTSCCKH Slave CCLK clock minimum High time 2.50 2.50 2.50 2.50 2.50 ns, Min\nFSCCK Slave CCLK frequency 100.00 100.00 100.00 100.00 70.00 MHz, Max\nEMCCLK Input (Master Mode)\nTEMCCKL External master CCLK Low time 2.50 2.50 2.50 2.50 2.50 ns, MinTable  70: XADC Specifications (Cont’d)\nParameter Symbol Comments/Conditions Min Typ Max Units\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 68TEMCCKH External master CCLK High time 2.50 2.50 2.50 2.50 2.50 ns, Min\nFEMCCK External master CCLK frequency 100. 00 100.00 100.00 100.00 70.00 MHz, Max\nInternal Configuration Access Port\nFICAPCK Internal configuration access port (IC APE2) 100.00 100.00 100.00 100.00 70.00 MHz, Max\nMaster/Slave Serial Mode  Programming Switching\nTDCCK /\nTCCKDDIN Setup/Hold 4.00/0.00 4 .00/0.00 4.00/0.00 4.00/ 0.00 5.00/0.00 ns, Min\nTCCO DOUT clock to out 8.00 8 .00 8.00 8.00 9.00 ns, Max\nSelectMAP Mode Programming Switching\nTSMDCCK /\nTSMCCKDD[31:00] Setup/Hold 4.00/0.00 4.00/0.00 4.00/0.00 4.00/0.00 4.50/0.00 ns, Min\nTSMCSCCK /\nTSMCCKCSCSI_B Setup/Hold 4.00/0.0 0 4.00/0.00 4.00/0.00 4.00/ 0.00 5.00/0.00 ns, Min\nTSMWCCK /\nTSMCCKWRDWR_B Setup/Hold 10.00/0.00 10.00/0.00 10.00/0.00 10.00/0.00 12.00/0.00 ns, Min\nTSMCKCSO CSO_B clock to out (330 \uf057 pull-up resistor \nrequired)7.00 7.00 7.00 7.00 8.00 ns, Max\nTSMCO D[31:00] clock to out in readback 8.00 8.00 8.00 8.00 10.00 ns, Max\nFRBCCK Readback frequency 100.00 100.00 100.00 100.00 70.00 MHz, Max\nBoundary-Scan Port Ti ming Specifications\nTTAPTCK /\nTTCKTAPTMS and TDI Setup/Hold 3.00/2.00 3.00/2. 00 3.00/2.00 3.00/2.00 3.00/2.00 ns, Min\nTTCKTDO TCK falling edge to TDO output 7.00 7.00 7.00 7.00 8.50 ns, Max\nFTCK TCK frequency 66.00 66.00 66.00 66.00 50.00 MHz, Max\nBPI Flash Master Mode Programming Switching\nTBPICCO(2)A[28:00], RS[1:0], FC S_B, FOE_B, FWE_B, \nADV_B clock to out8.50 8.50 8.50 8.50 10.00 ns, Max\nTBPIDCC /\nTBPICCDD[15:00] Setup/Hold 4.00/0.00 4.00/0.00 4.00/0.00 4.00/0.00 4.50/0.00 ns, Min\nSPI Flash Master Mode Programming Switching\nTSPIDCC /\nTSPICCDD[03:00] Setup/Hold 3.00/0.00 3.00/0.00 3.00/0.00 3.00/0.00 3.00/0.00 ns, Min\nTSPICCM MOSI clock to out 8.00 8 .00 8.00 8.00 9.00 ns, Max\nTSPICCFC FCS_B clock to out 8.00 8 .00 8.00 8.00 9.00 ns, Max\nSTARTUPE2 Ports\nTUSRCCLKO STARTUPE2 USRCCLKO input to CCLK \noutput0.50/6.00 0.50/6.70 0. 50/7.50 0.50/6.70 0.50/7.50 ns, Min/Max\nFCFGMCLK STARTUPE2 CFGMCLK output frequency 6 5.00 65.00 65.00 65.00 65.00 MHz, Typ\nFCFGMCLKTOL STARTUPE2 CFGMCLK output frequency \ntolerance±50 ±50 ±50 ±50 ±50 %, MaxTable  71: Configuration Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE-1/-1M/\n-1LM/-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 69eFUSE Programming Conditions\nTable 72  lists the programming conditions specifically for eFUSE. For more information, see the 7 Series FPGA Configuration \nUser Guide  (UG470 ).\nRevision History\nThe following table shows the revi sion history for this document:Device DNA Access Port\nFDNACK DNA access port (DNA_PORT) 100.00 100.00 100.00 100.00 70.00 MHz, Max\nNotes: \n1. To support longer delays in configuration, use the design solutions described in the 7 Series FPGA Configuration User Guide  (UG470 ).\n2. Only during configuration, the last edge is determi ned by a weak pull-up/pull-down resistor in the I/O.\nTable  72: eFUSE Programming Conditions(1)\nSymbol Description Min Typ Max Units\nIFS VCCAUX  supply current – – 115 mA\ntj Temperature range 15 – 125 °C\nNotes: \n1. The FPGA must not be configured during eFUSE programming.\nDate Version Description\n03/01/2011 1.0 Initial Xilinx release.\n04/01/2011 1.1 Added the XC7K355T, XC7K420T, and XC7K480T devices throughout data sheet. Added the \nextended temperature range discussion to page 1 . Updated VCCAUX_IO  in Table 2 . Edits to clarify \nPower-On/Off Power Supply Sequencing  power sequencing discussion. Added ICCAUX_IO  and ICCBRAM  \nto Table 6  and Table 7 . Updated MMCM_FINDUTY  and added FINJITTER , TOUTJITTER , TEXTFDVAR , and \nNote 3  to Table 41 . Removed the SBG324 package from Table 53 . Updated the Notice of Disclaimer .\n10/04/2011 1.2 Replaced -1L with -2L thr oughout this data sheet. Updated Min/Ma x values and removed Note 5 from \nTable 2 . Clarified Power-On/Off Power Supply Sequencing  power sequencing discussion including \nadding TVCCO2VCCAUX  to Table 8 . Updated VICM in Table 12  and Table 13 . Added Note 1 to table 12. \nUpdated Table 72  including adding Note 1 . Added Absolute Maximum Rating s for GTX Transceivers . \nRevised the reference clock maximum frequency (FGCLK ) in Table 58 . Added Table 60 . Added LVTTL \nand removed SSTL135_II and SSTL 15_II specifications from Table 20 . Removed HSTL_III from \nTable 21 . Removed the I/O Standard Adjustment Measurement Methodology  section. Use IBIS for \nmore accurate information and measurements. Updated TIDELAYPAT_JIT  in Table 29 . Added TAS/TAH to \nTable 31 . Added TRDCK_DI_WF_NC /TRCKD_DI_WF_NC  and TRDCK_DI_RF /TRCKD_DI_RF  to Table 34 . \nCompletely updated Table 71 . Updated the AC Switching Characteristics  in Table 20 , Table 21 , \nTable 22 , Table 25 , Table 26 , Table 27 , Table 29  through Table 41 , Table 43  though Table 40 , and Table \n67.\n11/03/2011 1.3 Revised the VOCM specification in Table 12 . Updated the AC Switching Characteristics  based upon the \nISE 13.3 v1.02 speed specificat ion throughout document including Table 20  and Table 21 . Added \nMMCM_TFBDELAY  while adding MMCM_ to the symbol names of a few specifications in Table 41  and \nPLL to the symbol names in Table 42 . In Table 43  through Table 50 , updated the pin-to-pin descriptions \nwith the SSTL15 standard. Updated units in Table 52 .Table  71: Configuration Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits1.0V 0.95V 0.9V\n-3 -2/-2LE-1/-1M/\n-1LM/-1Q-2LI -2LE\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 7002/13/2012 1.4 Updated summary description on page 1 . In Table 2 , revised VCCO for the 3.3V HR I/O banks and \nupdated Tj. Added typical values to Table 3 . Updated the notes in Table 6 . Added MGTAVCC, \nMGTAVTT, and MGTVCCAUX power supply ramp times to Table 8 . Rearranged Table 9 , added \nMobile_DDR, HSTL_I_18, HS TL_II_18, HSUL_12, SSTL135_R , SSTL15_R, and SSTL12 and \nremoved DIFF_SSTL135, DIFF_ SSTL18_I, DIFF_SSTL18_II, DIFF _HSTL_I, and DIFF_HSTL_II. \nAdded Table 10  and Table 11 . Revised the specifications in Table 12  and Table 13 . Updated the \neFUSE Programming Conditions  section and removed the endurance table. Added the IO_FIFO \nSwitching Characteristics  table. Revised ICCADC  and updated Note 1  in Table 70 . Revised DDR LVDS \ntransmitter data width in Table 17 . Updated the AC Switching Characteristics  based upon the ISE 13.4 \nv1.03 speed specification throughout document. Removed notes from Table 31  as they are no longer \napplicable. Updated specifications in Table 71 . Updated Note 1  in Table 40 .\nIn the GTX Transceiver DC Input and Output Levels  section: Revised VIN, and added IDCIN and IDCOUT \nto Table 54 . Added Note 7  to Table 56 . In Table 58 , revised FGCLK , removed TPHASE , and added \nTDLOCK . Revised specifications and added Note 2  to Table 60 . Added Table 61  and Table 62  along with \nGTX Transceiver Protocol Jitter Characteristics  in Table 63  through Table 68 .\n05/23/2012 1.5 Reorganized entire data sheet including adding Table 47  and Table 51 .\nUpdated TSOL in Table 1 . Updated IBATT and added RIN_TERM  to Table 3 . Added values to Table 6  and \nTable 7 . Updated Power-On/Off Power Supply Sequencing, page 7  with regards to GTX transceivers.\nUpdated many parameters in Table 9  including SSTL135 and SSTL135_R. Removed VOX column and \nadded DIFF_HSUL_12 to Table 11 . Updated VOL in Table 12 . Updated Table 17  and removed notes 2 \nand 3. Updated Table 18 .\nUpdated the AC Switching Characteristics  based upon the ISE 14.1 v1.04 fo r the -3, -2, -2L (1.0V), -1, \nand -2L (0.9V) speed specificat ions throughout the document.\nIn Table 34 , updated Reset Delays  section including Note 10  and Note 11 . Added data for TLOCK  and \nTDLOCK  in Table 58 . Updated many of the XADC specifications in Table 70  and added Note 2 . Updated \nand moved Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK  section from \nTable 71  to Table 41  and Table 42 .\n07/25/2012 1.6 Updated the descriptions, changed VIN and Note 2  and added Note 4  in Table 1 . In Table 2 , changed \ndescriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added \nNote 12 . Updated parameters in Table 3 . Added Table 4  and Table 5 .\nChanged the typical values for many of the devices in Table 7 . Updated LVCMOS12 and the SSTLs in \nTable 9 . Updated many of the specifications in Table 10  and Table 11 .\nUpdated speed specification to v1 .06 (-3, -2, -2L(1.0V), -1) and v1 .05 (-2L(0.9V)) with appropriate \nchanges to Table 15  and Table 16  including production release of the XC7K325T and the XC7K410T \nin the -2, -2L(1.0V), and -1 speed designations.\nAdded notes and specifications to Table 18  and Table 19 .\nUpdated the IOB Pad Input/Output/3-State  discussion and changed Table 22  by adding \nTIOIBUFDISABLE .\nRemoved many of the combinatorial delay specifications and TCINCK /TCKCIN  from Table 31 .\nRearranged Table 54  including moving some parameters to Table 1 . Added Table 59 . Updated \nTable 60 . In Table 62 , updated SJ Jitter Tolerance with Stressed Eye section, page 62  and Note 8 . \nAdded Note 1 , Note 2 , and Note 2  to Table 65 . Added Note 1  and Note 2  to Table 66 , and line rate \nranges. Updated Table 67  including adding Note 1 . Updated Table 68  including adding Note 1 .\nIn Table 70  updated Note 1  and added Note 4. In Table 71 , updated TPOR and FEMCCK .\n09/04/2012 1.7 Updated Table 15  and Table 16  for production release of the XC7K 160T in the -2, -2L(1.0V), and -1 \nspeed designations.\n09/26/2012 1.8 In Table 2 , revised VCCINT  and VCCBRAM  and added Note 3 . Updated Table 15  and Table 16  for \nproduction release of the XC7K480T in the -2, -2L(1.0V), and -1 speed designations and the \nXC7K325T and XC7K410T in the -3 speed designation.\n10/10/2012 1.9 Updated the ICCINTMIN  value for the XC7K355T in Table 7 . Updated Table 15  and Table 16  for \nproduction release of the XC7K420T in the -2, -2L(1.0V), and -1 speed designations.\n10/25/2012 2.0 Updated the AC Switching Characteristics  based upon ISE 14.3 v1.07 for the -3, -2, -2L (1.0V), -1 \nspeed specifications, and ISE 14. 3 v1.06 for the -2L (0.9V) spee d specifications throughout the \ndocument.\nUpdated Table 15  and Table 16  for production release of the XC7K 355T in the -2, -2L(1.0V), and -1 \nspeed designations. Also updated Table 15  and Table 16  for production release of the XC7K325T and \nXC7K410T in the -2L (0.9V).\nAdded values for Table 17  -2L (0.9V). Added package skew values to Table 53 . In Table 56 , increased \n-1 speed grade (FF package) FGTXMAX value from 6.6 Gb/s to 8.0 Gb/s.Date Version Description\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 7110/31/2012 2.1 Updated Table 15  and Table 16  for production release of the XC7K 70T in the -2, -2L(1.0V), and -1 \nspeed designations.\n11/26/2012 2.2 Updated Table 15  and Table 16  for production release of -3 speed designation for XC7K70T, \nXC7K160T, XC7K355T, XC7K420T, and  XC7K480T. Removed Note 4 from Table 70 .\n12/05/2012 2.3 Updated Table 15  and Table 16  for production release of the -2L (0.9V) speed designation for \nXC7K160T, XC7K420T, and XC7K480T. Updated Note 1  in Table 53 .\n12/12/2012 2.4 Updated Table 15  and Table 16  for production release of the -2L (0.9V) speed designation for \nXC7K70T and XC7K355T. Added Internal Configuration Access Port  section to Table 71 .\n10/04/2013 2.5 In Table 1 , revised VIN (I/O input voltage) to match values in Table 4  and Table 5 , and combined Note 4  \nwith old Note 5 and then added new Note 5 . Also in Table 1 , updated IDCIN and IDCOUT  sections. \nRevised VIN description and added Note 3  and Note 8  in Table 2 . Updated first 3 rows in Table 4  and \nTable 5 . Replaced XPower with Xilinx Power Estimator (XPE) in sentence before Table 7 . Updated VIL \nminimum for PCI33_3 in Table 9 . Added Note 1  to Table 12 . Added Note 1  to Table 13 . Added Vivado \nDesign Suite to AC Switching Characteristics . Updated titles of Table 18  and Table 19 , and removed \nthe following note: RLDRAM III (BL = 4, BL = 8) and LPDDR2 specifications have not been validated \nwith memory IP . Updated TIOOP and TIOTP values in Table 20 . Replaced “TRACE report” with “timing \nreport” in notes for Table 28 , Table 29 , Table 30 , Table 32 , and Table 34 . Removed this note: A Zero “0” \nHold Time listing indicates no hold time or a negative hold time  from Table 32 , Table 33 , and Table 48 . \nUpdated Note 1  in Table 38 . Updated Table 60  to more accurately show transceiver user clocks for \nsupported line rates. Updated Note 8  and description of FGTXRX  in Table 62 . Updated Note 2 , Note 3 , \nand Note 4  in Table 70 . Added TUSRCCLKO to Table 71 .\n11/27/2013 2.6 Added Kintex-7Q defense-grade devices th roughout. Added -1M speed grade throughout. Added \nreference to 7 Series FPGAs Overview  and Defense-Grade 7 Series FPGAs Overview  in Introduction . \nIn Table 2 , added junction temperature operating range for military (M) devices. In Table 3 , removed \ncommercial (C), industrial  (I), and extended (E) from descriptions of RIN_TERM . Updated temperature \nranges in Table 4  and Table 5 . Removed Note 1 and Note 2 from Table 7 . Added TJ = 125°C to \nConditions column for TVCCO2VCCAUX  in Table 8 . Added Table 14 . Updated description of \nMMCM_FPFDMAX in Table 41 . Updated description of PLL_FPFDMAX in Table 42 . Added RF package \ntype to Table 56 . Added FDNACK to Table 71 .\n02/07/2014 2.7 Updated the AC Switching Characteristics  based upon ISE 14.7 and Vivado 2013.4. Updated Note 5  \nand added Note 6  to Table 2 . Added Note 2  to Table 4 . Added Note 2  and updated Note 3  in Table 5 . \nAdded HSUL_12_F, DIFF_HSUL_12_F, MOBILE_DDR_ S, MOBILE_DDR_F, DI FF_MOBILE_DDR_S, \nand DIFF_MOBILE_DDR_F standards to and updated values in Table 20 . Added HSUL_12_F, \nDIFF_HSUL_12_F, DIFF_HSUL_12_DCI_S, and DI FF_HSUL_12_DCI_F stan dards to and updated \nvalues in Table 21 . In Table 35 , corrected FMAX_CAS_RF_DELAYED_WRITE from 478.27 to 478.24 MHz to \nmatch software behavior. Remo ved introductory paragraph of Device Pin-to-Pin Output Parameter \nGuidelines  and Device Pin-to-Pin Input Parameter Guidelines . Updated display format of “ADC \nAccuracy at Extended Temperatures” section in Table 70 .\n03/04/2014 2.8 Updated Note 2  in Table 4  and Note 2  in Table 5 . For XQ7K325T and XQ7K410T in Table 15 , changed \n-2 and -1 speed grades to -2I and -1I, respec tively, and moved all XQ 7K325T speed grades from \nPreliminary to Production. In Table 16 , added production software for XQ7K325T -2/2L, -1, -1M, and \n(0.9V) -2L speed grades. Removed “and FB” from title of Table 19 . Removed notes from Table 20  and \nTable 21 . Added Note 1  to Table 69 .\n06/20/2014 2.9 In Table 4  and Table 5 , updated Note 2  per the customer notice XCN14014 : 7 Series FPGA and \nZynq-7000 AP SoC I/O Undershoot Voltage Data Sheet Update . In Table 15 , moved all XQ7K410T \nspeed grades from Preliminary to Production. In Table 16 , added production software for XQ7K410T \n-2/-2L, -1, -1M, and (0.9V) -2L speed grades and removed Note 2. Added Note 3  to Table 18 . In \nTable 29 , added attribute REFCLK frequency of 400 MHz to FIDELAYCTRL_REF  and average tap delay \nat 400 MHz to Note 1 . In Table 69 , updated Note 1  to Gen 2 and added reference to 7 Series FPGAs \nIntegrated Block for PCI Express Product Guide  (PG054 ). In Table 71 , replaced USRCCLK Output with \nSTARTUPE2 Ports and added FCFGMCLK and FCFGMCLKTOL .\n09/08/2014 2.10 Updated Note 3  in Table 6 . In Power-On/Off Power Supply Sequencing , added sentence about there \nbeing no recommended sequence for supplies not shown. Added I/O Standard Adjustment \nMeasurement Methodology . In Table 43 , updated description of TICKOF  and added Note 2 . In Table 44 , \nupdated description of TICKOFFAR  and added Note 2 . In Table 54 , moved DVPPOUT  value of 1000 mV \nfrom Max to Min column, updated VIN DC parameter description, and added Note 2 . Added “peak-to-\npeak” to labels in Figure 3  and Figure 4 .Date Version Description\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 72Notice of Disclaimer\nThe information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are ma de available “AS IS” and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF\nMERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICUL AR PURPOSE; and (2) Xilinx sh all not be liable (whether in\ncontract or tort, including negligence, or und er any other theory of liability) for any loss or damage of any kind or nature re lated to, arising\nunder, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special,  incidental, or10/06/2014 2.11 Added -2LI (0.95V) speed grade throughout. Re moved 3.3V as a descriptor of HR I/O banks and 1.8V \nas a descriptor of HP I/O banks throughout. Updated Introduction . Added -2LI (0.95V) to description \nof VCCINT  and VCCBRAM  in Table 2 . Added Note 1  and updated Note 2  in Table 16 . Updated Note 3  in \nTable 18 .\n11/19/2014 2.12 Replaced -2L speed grade with - 2LE throughout. Updated descriptions of VCCINT  and VCCBRAM  in\nTable 2 . Updated the AC Switching Characteristics  based upon Vivado 2014.4. In Table 14 , updated \nVivado software version to 1.12 and added a row for VCCINT = 0.95V. In Table 15 , moved -2LI (0.95V)\nspeed grade from Advance to Production. In Table 16 , added Vivado 2014.4 software version to -2LI \n(0.95V) speed grade column and removed notes. Added Selecting the Correct Speed Grade and \nVoltage in the Vivado Tools . Updated speed grade heading row in Table 56 . Added -2LI (0.95V) \nspeed grade to Note 3  in Table 60 . Removed sentence about PCI Express x8 Gen 2 operation from \nNote 1  in Table 69 .\n02/23/2015 2.13 In Table 12 , changed maximum VICM value from 1.425V to 1.500V. Removed minimum sample rate \nspecification from Table 70 .\n09/24/2015 2.14 Updated first two paragraphs in Introduction . Added -1LM speed grade to VCCINT  and VCCBRAM  \ndescriptions in Table 2 . In Table 6 , added -1LM (1.0V) speed grade and assigned quiescent supply \ncurrents to -2LI speed grade Kintex-7Q devices. In Table 16 , changed -2LI speed grade Kintex-7Q \ndevice cells from N/A to blank, added -1LM speed grade, and added Note 1 . Added -1M and -1LM \nspeed grades to Table 17 . Added introductory paragraph before Table 18 . Removed Pb-free G suffix \nfrom Table 18  and Table 19  titles and Note 3 . Updated Note 3  in Table 18 . Added -1LM speed grade in \nTable 18  to Table 52 , Table 57 , Table 60 , Table 69 , and Table 71 . Changed -2LI speed grade Kintex-7Q \ndevice cells from N/A to blank in Table 40 , Table 43  to Table 46 , and Table 48  to Table 50 . Added \nFBV484, FBV676, FFV676, FBV900, FFV900, FFV901, and FFV1156 packages to Table 53 . Added \n-1LM (1.0V) speed grade to Table 56 . Removed note about PCI-SIG 3. 0 certification and compliance \ntest boards from Table 65 .\n11/24/2015 2.15 Updated the AC Switching Characteristics  based upon Vivado 2015.4. In Table 15 , added -2LI (0.95V) \nand -1LM speed grades to Production co lumn for XQ7K325T and XQ7K410T. In Table 16 , removed \ntable note and added Vivado 2015.4 software version to -1LM and -2LI (0.95V) speed grades for XQ7K325T and -2LI (0.95V) speed grade for XQ7K410T. In Table 40 , added T\nCKSKEW  for XQ7K325T \nand XQ7K410T at -2LI (0.95V) sp eed grade. Updated device pin- to-pin output parameter tables \n(Table 43  to Table 46 ) and input parameter tables ( Table 48  to Table 50 ) for XQ7K325T and XQ7K410T \nat -2LI (0.95V) speed grade.\n05/08/2017 2.16 Updated Note 5  in Table 2 . Added Note 1  to Table 14 . Updated VMEAS  for LVCMOS33, LVTTL, and\nPCI33_3 I/O standard attributes in Table 23 . In Table 29 , changed TIDELAYRESOLUTION  units from ps to\nµs. Updated Note 1  in Table 38 . Removed FBV484, FBV676, FFV676 , FBV900, FFV900, FFV901, and \nFFV1156 packages from Table 53  per the customer notice XCN16022 : Cross-ship of Lead-free Bump \nand Substrates in Lead-free (FFG/FBG/SBG) Packages . In Table 56 , improved GTX performance for \nFBG484 package in -2 and -3 speed grades  (requires Vivado tools 2017.1), and added Note 1 , Note 5 , \nand Note 6 .\n08/07/2018 2.16.1 Editorial updates on ly. No technical content updates.\n05/15/2019 2.17 Added expanded temperature range and XA Kintex-7 FPGA Data Sheet: Overview  (DS175) to \nIntroduction . Added -1Q speed grade and XA7K160T throughout. In Table 2 , added -1Q to descriptions \nof VCCINT  and VCCBRAM , and added junction temperature operating range for expanded (Q)\ntemperature devices to Tj. Added XA Kintex-7 to second paragraph in Selecting the Correct Speed \nGrade and Voltage in the Vivado Tools . In Table 40 , updated TDCD_CLK  for -2LI speed grade to 0.20 ns.\n06/28/2019 2.18 Updated Table 14  with Vivado 2019.1.1 speed specification versions. In Table 15 , moved -1Q speed \ngrade for XA7K160T from Advance to Production. In Table 16 , added Vivado 2019.1.1 software version \nto -1Q speed grade column for XA7K160T .\n03/26/2021 2.19 Replaced D with DDLY in description of TISDCK_DDLY_DDR /TISCKD_DDLY_DDR  in Table 27 .Date Version Description\nSend Feedback\nKintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics\nDS182 (v2.19) March 26, 2021 www.xilinx.com\nProduct Specification 73consequential loss or damage (including loss  of data, profits, goodwill, or any type of  loss or damage suffered as a result of any action\nbrought by a third party) even if such damage or loss was reas onably foreseeable or Xilinx had been advised of the possibility of the same.\nXilinx assumes no obligation to correct any errors contained in the Materials or to not ify you of updates to the Materials or t o product\nspecifications. You may not reprod uce, modify, distribute, or publicly display th e Materials without prior written consent. Cer tain products\nare subject to the terms and conditions of Xilinx’s limited warran ty, please refer to Xilinx’s Terms of Sale which can be viewe d at\nwww.xilinx.com/legal.htm#tos ; IP cores may be subject to warranty and support terms contained in a license issued  to you by Xilinx. Xilinx\nproducts are not designed or in tended to be fail-safe or for use in any applic ation requiring fail-safe performance; you assume  sole risk\nand liability for use of Xilinx products in such critical applications, please refer to  Xilinx’s Terms of Sale which can be vie wed at\nwww.xilinx.com/legal.htm#tos .\nAUTOMOTIVE APPLICAT IONS DISCLAIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS\nOR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICL E (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR\nREDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL,\nPRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY\nPURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT\nONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.\nSend Feedback\n'}]
!==============================================================================!
### Component Summary: XC7K70T-1FBG484C

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCINT (Internal Supply Voltage): 0.87V to 1.03V (typical 1.0V)
  - VCCAUX (Auxiliary Supply Voltage): 1.71V to 1.89V
  - VCCO (Output Drivers Supply Voltage): 1.14V to 3.465V (for HR I/O banks)
  
- **Current Ratings:**
  - Quiescent VCCINT Supply Current: 241 mA (typical)
  - Quiescent VCCAUX Supply Current: 21 mA (typical)
  - Quiescent VCCO Supply Current: 1 mA (typical)
  - Quiescent VCCBRAM Supply Current: 6 mA (typical)

- **Power Consumption:**
  - Typical power consumption varies based on configuration and usage, with a quiescent current of 241 mA for VCCINT.

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C
  - Military: -55°C to 125°C

- **Package Type:**
  - FBG484 (484-ball Fine Pitch Ball Grid Array)

- **Special Features or Notes:**
  - Supports various speed grades (-3, -2, -2LE, -1, -1M, -1LM, -1Q, -2LI, -2LE).
  - Integrated GTX transceivers for high-speed data communication.
  - Configurable logic blocks and extensive I/O capabilities.
  - Supports advanced power management features.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

#### Description:
The **XC7K70T-1FBG484C** is a member of the **Kintex-7 FPGA** family from Xilinx. It is a high-performance field-programmable gate array (FPGA) designed for a wide range of applications, including digital signal processing, high-speed data processing, and complex logic implementations. The device features a flexible architecture that allows for extensive customization and optimization for specific tasks.

#### Typical Applications:
- **Data Processing:** Ideal for applications requiring high-speed data handling, such as video processing, telecommunications, and networking.
- **Signal Processing:** Used in systems that require real-time signal processing capabilities, such as radar and sonar systems.
- **Embedded Systems:** Suitable for embedded applications where flexibility and performance are critical, including automotive and industrial control systems.
- **Prototyping and Development:** Commonly used in prototyping environments for developing custom hardware solutions before final production.

This FPGA is particularly well-suited for applications that demand high performance, low power consumption, and the ability to adapt to changing requirements through reconfiguration.