==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7vx690tffg1761-3'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.641 ; gain = 46.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.641 ; gain = 46.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<240, 320, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::PaintMask<4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::Duplicate<240, 320, 4096, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::Duplicate<240, 320, 4096, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::Mat2AXIvideo<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::PaintMask<4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::Duplicate<240, 320, 4096, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:309).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:259).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::PaintMask<4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:473).
INFO: [XFORM 203-603] Inlining function 'hls::fast_pixel_diff<16, 7, 25, ap_uint<8>, int>' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:164).
INFO: [XFORM 203-603] Inlining function 'hls::coreScore<16, 25, int, ap_uint<8> >' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182).
INFO: [XFORM 203-603] Inlining function 'hls::fast_judge<16, 7, ap_uint<8>, int>' into 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::fast_nonmax<3, ap_int<16> >' into 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:299).
INFO: [XFORM 203-603] Inlining function 'hls::FASTX<0, 240, 320>' into 'FAST1_Core' (image_core.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1180).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:422).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:432).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 320, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497).
INFO: [XFORM 203-603] Inlining function 'hls::dilate_kernel::apply<unsigned char, unsigned char, unsigned char, 3, 3>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 240, 320, 3, 3>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182).
INFO: [XFORM 203-603] Inlining function 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 240, 320>' into 'hls::Dilate<0, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 150.684 ; gain = 93.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'hls::numeric_limits<int>::max' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:75) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::min' into 'hls::numeric_limits<int>::min' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:76) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:106->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::max' into 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:123->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::min' into 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:136->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<unsigned char>::min' into 'hls::numeric_limits<unsigned char>::min' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:76) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::assert_cn' into 'hls::Dilate<0, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1249) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<unsigned char>::min' into 'hls::Dilate<0, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:177->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1250) automatically.
WARNING: [SYNCHK 200-23] E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.375 ; gain = 120.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_dst.data_stream.V' (image_core.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mask.data_stream.V' (image_core.cpp:25).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src0.data_stream.V' (image_core.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (image_core.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src.data_stream.V' (image_core.cpp:21).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:469) in function 'hls::PaintMask<4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:243) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502) in function 'hls::Duplicate<240, 320, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in function 'hls::Dilate<0, 0, 240, 320>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Dilate<0, 0, 240, 320>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in function 'hls::Dilate<0, 0, 240, 320>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Dilate<0, 0, 240, 320>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442) in function 'hls::Dilate<0, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::PaintMask<4096, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::PaintMask<4096, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat2AXIvideo<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:248) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:249) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:254) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:264) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:266) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:272) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:55) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:166) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:104) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:108) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:113) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:122) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:135) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:193) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:199) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Duplicate<240, 320, 4096, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Duplicate<240, 320, 4096, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Duplicate<240, 320, 4096, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:454) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:467) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:476) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:485) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.5.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:499) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_height' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:179) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:181) in function 'hls::Dilate<0, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_min8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_max8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:98) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dmask.data_stream.V' (image_core.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_dst.data_stream.V' (image_core.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray.data_stream.V' (image_core.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mask.data_stream.V' (image_core.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src0.data_stream.V' (image_core.cpp:23) .
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:465) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:466) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'm.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:467) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_buf.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:221) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:222) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_val.V.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1500) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1940) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'color.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dmask.data_stream.V' (image_core.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_dst.data_stream.V' (image_core.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray.data_stream.V' (image_core.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.data_stream.V' (image_core.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src0.data_stream.V' (image_core.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:222) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:223) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:396) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:401) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'FAST1_Core', detected/extracted 8 process function(s): 
	 'Block_Mat.exit1217_proc71'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::Duplicate<240, 320, 4096, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'
	 'hls::FAST_t_opr<16, 7, 0, 240, 320>'
	 'hls::Dilate<0, 0, 240, 320>'
	 'hls::PaintMask<4096, 0, 240, 320>'
	 'hls::Mat2AXIvideo<32, 240, 320, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:289:16) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:307:16) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283:31) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:181:5) in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442:57) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463:21) in function 'hls::Dilate<0, 0, 240, 320>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510:24) in function 'hls::Dilate<0, 0, 240, 320>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:48) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:42) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:214)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 232.000 ; gain = 174.531
WARNING: [XFORM 203-631] Renaming function 'hls::min<int>' to 'min<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:242)
WARNING: [XFORM 203-631] Renaming function 'hls::max<int>' to 'max<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:236)
WARNING: [XFORM 203-631] Renaming function 'hls::PaintMask<4096, 0, 240, 320>' to 'PaintMask' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:457:43)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 240, 320, 4096>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::FAST_t_opr<16, 7, 0, 240, 320>' to 'FAST_t_opr' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:35:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<240, 320, 4096, 4096>' to 'Duplicate' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Dilate<0, 0, 240, 320>' to 'Dilate' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit1217_proc71' to 'Block_Mat.exit1217_p' (image_core.cpp:21)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[1].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[2].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[4].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[0].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[5].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[3].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[1].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[2].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[4].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[0].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[5].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[3].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:220).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[1].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:221).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[0].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:221).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[1].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:221).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[0].V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:221).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 349.074 ; gain = 291.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FAST1_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit1217_p' to 'Block_Mat_exit1217_p'.
WARNING: [SYN 201-103] Legalizing function name 'min<int>' to 'min_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'max<int>' to 'max_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit1217_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.925 seconds; current allocated memory: 293.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 293.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 293.653 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 294.042 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 294.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 294.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 294.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 294.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 294.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 294.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 294.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 295.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 295.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 295.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (9.18375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'select' operation ('count_1_i_10_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.585 ns)
	'select' operation ('count_1_i_11_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.585 ns)
	'add' operation ('phitmp7_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:175->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (1.14 ns)
	'select' operation ('count_1_i_12_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.585 ns)
	'select' operation ('count_1_i_13_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.585 ns)
	'add' operation ('phitmp8_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:175->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (1.14 ns)
	'select' operation ('count_1_i_14_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.585 ns)
	'select' operation ('count_1_i_15_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.585 ns)
	'add' operation ('count_6_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:170->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (1.14 ns)
	'icmp' operation ('tmp_63_15_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.865 ns)
	'and' operation ('p_iscorner_0_i_14_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0 ns)
	'or' operation ('tmp19', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0 ns)
	'or' operation ('tmp18', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.464 ns)
	'or' operation ('tmp16', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0 ns)
	'or' operation ('tmp12', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0 ns)
	'or' operation ('iscorner_2_i_16_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:283->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:325->image_core.cpp:35) (0.464 ns)
	blocking operation 0.464 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 297.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 299.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dilate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.994 seconds; current allocated memory: 300.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 301.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PaintMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 301.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 301.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 301.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 302.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST1_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 302.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.448 seconds; current allocated memory: 304.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit1217_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit1217_p'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 305.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 306.348 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 306.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FAST1_Core_mul_mul_8ns_22ns_29_1_1' to 'FAST1_Core_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST1_Core_mac_muladd_8ns_20ns_29ns_29_1_1' to 'FAST1_Core_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST1_Core_mac_muladd_8ns_23ns_29ns_30_1_1' to 'FAST1_Core_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FAST1_Core_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST1_Core_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST1_Core_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 307.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 307.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 307.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 307.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_0_V' to 'FAST_t_opr_k_buf_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_1_V' to 'FAST_t_opr_k_buf_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_2_V' to 'FAST_t_opr_k_buf_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_3_V' to 'FAST_t_opr_k_buf_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_4_V' to 'FAST_t_opr_k_buf_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_5_V' to 'FAST_t_opr_k_buf_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_0_V' to 'FAST_t_opr_core_bkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_1_V' to 'FAST_t_opr_core_blbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST_t_opr'.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 312.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dilate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_3' to 'Dilate_k_buf_0_vamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_4' to 'Dilate_k_buf_0_vancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_5' to 'Dilate_k_buf_0_vaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST1_Core_mux_32_8_1_1' to 'FAST1_Core_mux_32pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FAST1_Core_mux_32pcA': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dilate'.
INFO: [HLS 200-111]  Elapsed time: 2.307 seconds; current allocated memory: 315.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PaintMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PaintMask'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 315.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 316.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST1_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST1_Core/threhold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FAST1_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'threhold' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FAST_t_opr_U0' to 'start_for_FAST_t_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PaintMask_U0' to 'start_for_PaintMasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXItde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_Duplicaudo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST1_Core'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 318.516 MB.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_k_buf_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_core_bkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_rows_V_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_cols_V_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mask_rows_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mask_cols_V_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_rows_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_cols_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threhold_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_rows_V_c34_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_cols_V_c35_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d20000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_1_s_U(fifo_w8_d20000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_2_s_U(fifo_w8_d20000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'gray_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mask_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dmask_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FAST_t_rcU_U(start_for_FAST_t_rcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Dilate_U0_U(start_for_Dilate_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PaintMasc4_U(start_for_PaintMasc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXItde_U(start_for_Mat2AXItde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Duplicaudo_U(start_for_Duplicaudo)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 403.113 ; gain = 345.645
INFO: [SYSC 207-301] Generating SystemC RTL for FAST1_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for FAST1_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for FAST1_Core.
INFO: [HLS 200-112] Total elapsed time: 46.287 seconds; peak allocated memory: 318.516 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.770 ; gain = 45.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.770 ; gain = 45.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<240, 320, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1, 1000, 2050>::init' into 'hls::Mat<1, 1000, 2050>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' (./my_function.h:80).
INFO: [XFORM 203-603] Inlining function 'hls::fast_pixel_diff<16, 7, 25, ap_uint<8>, int>' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:164).
INFO: [XFORM 203-603] Inlining function 'hls::coreScore<16, 25, int, ap_uint<8> >' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182).
INFO: [XFORM 203-603] Inlining function 'hls::fast_judge<16, 7, ap_uint<8>, int>' into 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' (./my_function.h:99).
INFO: [XFORM 203-603] Inlining function 'hls::fast_nonmax<3, ap_int<16> >' into 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' (./my_function.h:117).
INFO: [XFORM 203-603] Inlining function 'hls::FASTX<1000, 0, 240, 320>' into 'FAST2_Core' (image_core.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, int>' into 'hls::Array2Mat<1000, int, 1, 1000, 2050>.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:180).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned short>' into 'hls::Array2Mat<1000, int, 1, 1000, 2050>.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:184).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1, 1000, 2050>::write' into 'hls::Mat<1, 1000, 2050>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1, 1000, 2050>::operator<<' into 'hls::Array2Mat<1000, int, 1, 1000, 2050>.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:186).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1, 1000, 2050>::read' into 'hls::Mat<1, 1000, 2050>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1, 1000, 2050>::operator>>' into 'hls::Mat2AXIvideo<32, 1, 1000, 2050>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned short>.1' into 'hls::AXISetBitFields<32, unsigned short>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned short>' into 'hls::Mat2AXIvideo<32, 1, 1000, 2050>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 145.266 ; gain = 87.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'hls::numeric_limits<int>::max' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:75) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::min' into 'hls::numeric_limits<int>::min' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:76) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./my_function.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:106->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./my_function.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::max' into 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:123->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./my_function.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::min' into 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:136->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./my_function.h:99) automatically.
WARNING: [SYNCHK 200-23] E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 170.457 ; gain = 112.527
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (image_core.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (image_core.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (image_core.cpp:23).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 1, 1000, 2050>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:175) in function 'hls::Array2Mat<1000, int, 1, 1000, 2050>.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (./my_function.h:65) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat2AXIvideo<32, 1, 1000, 2050>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 1, 1000, 2050>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:182) in function 'hls::Array2Mat<1000, int, 1, 1000, 2050>.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Array2Mat<1000, int, 1, 1000, 2050>.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./my_function.h:69) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (./my_function.h:70) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./my_function.h:75) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./my_function.h:85) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./my_function.h:86) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./my_function.h:91) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:55) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:166) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:104) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:108) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:113) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:122) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:135) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:193) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:199) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_min8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_max8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:98) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst.data_stream.V' (image_core.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src.data_stream.V' (image_core.cpp:20) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1940) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.V' (./my_function.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_buf.val.V' (./my_function.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (./my_function.h:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (./my_function.h:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (./my_function.h:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_val.V.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.data_stream.V' (image_core.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src.data_stream.V' (image_core.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (./my_function.h:44) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (./my_function.h:45) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Array2Mat<1000, int, 1, 1000, 2050>.1' into 'hls::Array2Mat<1000, int, 1, 1000, 2050>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:197) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints' should be updated in process function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FAST2_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit8_proc76'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'
	 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>'
	 'hls::Array2Mat<1000, int, 1, 1000, 2050>'
	 'hls::Mat2AXIvideo<32, 1, 1000, 2050>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./my_function.h:99:31) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:181:5) in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:48) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:42) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' (./my_function.h:34)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 221.742 ; gain = 163.813
WARNING: [XFORM 203-631] Renaming function 'hls::min<int>' to 'min<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:242)
WARNING: [XFORM 203-631] Renaming function 'hls::max<int>' to 'max<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:236)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 1, 1000, 2050>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::FAST_t_opr<16, 7, 1000, 0, 240, 320>' to 'FAST_t_opr' (./my_function.h:27:7)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2Mat<1000, int, 1, 1000, 2050>' to 'Array2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:46)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit8_proc76' to 'Block_Mat.exit8_proc' (image_core.cpp:20)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[4].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[5].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[3].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[1].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[0].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[2].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[4].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[5].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[3].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[1].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[0].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[2].V' (./my_function.h:42).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[0].V' (./my_function.h:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[1].V' (./my_function.h:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[0].V' (./my_function.h:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[1].V' (./my_function.h:43).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 313.480 ; gain = 255.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FAST2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit8_proc' to 'Block_Mat_exit8_proc'.
WARNING: [SYN 201-103] Legalizing function name 'min<int>' to 'min_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'max<int>' to 'max_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.53 seconds; current allocated memory: 257.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 257.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 257.457 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 257.846 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 258.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 258.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 258.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 258.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 258.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 258.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 258.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 258.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (9.21775ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'select' operation ('count_1_i_10_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.585 ns)
	'select' operation ('count_1_i_11_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.585 ns)
	'add' operation ('phitmp7_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:175->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (1.14 ns)
	'select' operation ('count_1_i_12_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.585 ns)
	'select' operation ('count_1_i_13_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.585 ns)
	'add' operation ('phitmp8_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:175->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (1.14 ns)
	'select' operation ('count_1_i_14_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.585 ns)
	'select' operation ('count_1_i_15_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.585 ns)
	'add' operation ('phitmp9_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:175->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (1.14 ns)
	'icmp' operation ('tmp_53_16_i_i1', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.865 ns)
	'and' operation ('p_iscorner_0_i_15_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0 ns)
	'or' operation ('tmp14', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0 ns)
	'or' operation ('tmp15', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.464 ns)
	'or' operation ('tmp16', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0 ns)
	'or' operation ('tmp12', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0 ns)
	'or' operation ('iscorner_2_i_16_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./my_function.h:99->./my_function.h:145->image_core.cpp:27) (0.464 ns)
	blocking operation 0.498 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 260.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 262.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 263.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 263.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 264.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 264.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 264.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 265.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit8_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 266.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 267.362 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mul_mul_8ns_22ns_29_1_1' to 'FAST2_Core_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mac_muladd_8ns_20ns_29ns_29_1_1' to 'FAST2_Core_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mac_muladd_8ns_23ns_29ns_30_1_1' to 'FAST2_Core_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 267.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 267.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 268.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 268.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_0_V' to 'FAST_t_opr_k_buf_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_1_V' to 'FAST_t_opr_k_buf_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_2_V' to 'FAST_t_opr_k_buf_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_3_V' to 'FAST_t_opr_k_buf_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_4_V' to 'FAST_t_opr_k_buf_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_5_V' to 'FAST_t_opr_k_buf_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_0_V' to 'FAST_t_opr_core_bkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_1_V' to 'FAST_t_opr_core_blbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST_t_opr'.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 272.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2Mat'.
INFO: [HLS 200-111]  Elapsed time: 2.762 seconds; current allocated memory: 275.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 276.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/threhold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FAST2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'threhold' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_keypoints' to 'FAST2_Core_keypoimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FAST_t_opr_U0' to 'start_for_FAST_t_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST2_Core'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 277.204 MB.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_k_buf_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_core_bkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST2_Core_keypoimb6_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_rows_V_c_U(fifo_w1_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_cols_V_c_U(fifo_w11_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threhold_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c21_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c22_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_1_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_rows_V_c23_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_cols_V_c24_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FAST_t_ncg_U(start_for_FAST_t_ncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoocq_U(start_for_CvtColoocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIpcA_U(start_for_Mat2AXIpcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 357.430 ; gain = 299.500
INFO: [SYSC 207-301] Generating SystemC RTL for FAST2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for FAST2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for FAST2_Core.
INFO: [HLS 200-112] Total elapsed time: 37.126 seconds; peak allocated memory: 277.204 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 103.578 ; gain = 45.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 103.578 ; gain = 45.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<2, 1000, 2>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<2, 1000, 2>::write(hls::Scalar<1, unsigned short>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<240, 320, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::init' into 'hls::Mat<2, 1000, 2>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 1000, unsigned short>::SetValue' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:41).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:58).
INFO: [XFORM 203-603] Inlining function 'hls::fast_pixel_diff<16, 7, 25, ap_uint<8>, int>' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:164).
INFO: [XFORM 203-603] Inlining function 'hls::coreScore<16, 25, int, ap_uint<8> >' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182).
INFO: [XFORM 203-603] Inlining function 'hls::fast_judge<16, 7, ap_uint<8>, int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:77).
INFO: [XFORM 203-603] Inlining function 'hls::fast_nonmax<3, ap_int<16> >' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::FASTX<999, 240, 320, 0>' into 'FAST2_Core' (image_core.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::write' into 'hls::Mat<2, 1000, 2>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::operator<<' into 'hls::Array2D2Mat<2, 1000, unsigned short, 2>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::read' into 'hls::Mat<2, 1000, 2>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::operator>>' into 'hls::Mat2AXIvideo<16, 2, 1000, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>.1' into 'hls::AXISetBitFields<16, unsigned short>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>' into 'hls::Mat2AXIvideo<16, 2, 1000, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 145.594 ; gain = 87.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'hls::numeric_limits<int>::max' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:75) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::min' into 'hls::numeric_limits<int>::min' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:76) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:106->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::max' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:123->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::min' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:136->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
WARNING: [SYNCHK 200-23] E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 169.918 ; gain = 112.039
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (image_core.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (image_core.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (image_core.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (./fast.h:43) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (./fast.h:47) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (./fast.h:48) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (./fast.h:53) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.3' (./fast.h:63) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.3.1' (./fast.h:64) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.4' (./fast.h:69) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:55) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:166) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.7' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:104) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:108) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.9' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:113) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.10' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:122) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.11' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:135) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.12' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:193) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.13' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:199) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_min8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_max8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:98) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst.data_stream.V' (image_core.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src.data_stream.V' (image_core.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.V' (./fast.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_buf.val.V' (./fast.h:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (./fast.h:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (./fast.h:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (./fast.h:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_val.V.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1940) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.data_stream.V' (image_core.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src.data_stream.V' (image_core.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (./fast.h:22) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (./fast.h:23) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints.val' should be updated in process function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FAST2_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit10_proc70'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'
	 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>'
	 'hls::Array2D2Mat<2, 1000, unsigned short, 2>'
	 'hls::Mat2AXIvideo<16, 2, 1000, 2>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fast.h:77:31) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:181:5) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:48) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:42) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:12)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 220.316 ; gain = 162.438
WARNING: [XFORM 203-631] Renaming function 'hls::min<int>' to 'min<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:242)
WARNING: [XFORM 203-631] Renaming function 'hls::max<int>' to 'max<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:236)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<16, 2, 1000, 2>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' to 'FAST_t_opr' (./fast.h:20:25)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<2, 1000, unsigned short, 2>' to 'Array2D2Mat' (./type.h:361:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit10_proc70' to 'Block_Mat.exit10_pro' (image_core.cpp:20)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[0].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[3].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[5].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[4].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[2].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[1].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[0].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[3].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[5].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[4].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[2].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[1].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[1].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[0].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[1].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[0].V' (./fast.h:21).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 313.586 ; gain = 255.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FAST2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit10_pro' to 'Block_Mat_exit10_pro'.
WARNING: [SYN 201-103] Legalizing function name 'min<int>' to 'min_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'max<int>' to 'max_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit10_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.524 seconds; current allocated memory: 257.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 257.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 257.786 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 258.175 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 258.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 258.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 258.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 258.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 258.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 258.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 258.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 258.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (9.18375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'select' operation ('count_1_i_10_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./fast.h:77) (0.585 ns)
	'select' operation ('count_1_i_11_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./fast.h:77) (0.585 ns)
	'add' operation ('phitmp7_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:175->./fast.h:77) (1.14 ns)
	'select' operation ('count_1_i_12_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./fast.h:77) (0.585 ns)
	'select' operation ('count_1_i_13_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./fast.h:77) (0.585 ns)
	'add' operation ('phitmp8_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:175->./fast.h:77) (1.14 ns)
	'select' operation ('count_1_i_14_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./fast.h:77) (0.585 ns)
	'select' operation ('count_1_i_15_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:168->./fast.h:77) (0.585 ns)
	'add' operation ('count_6_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:170->./fast.h:77) (1.14 ns)
	'icmp' operation ('tmp_53_15_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./fast.h:77) (0.865 ns)
	'and' operation ('p_iscorner_0_i_14_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./fast.h:77) (0 ns)
	'or' operation ('tmp19', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./fast.h:77) (0 ns)
	'or' operation ('tmp18', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./fast.h:77) (0.464 ns)
	'or' operation ('tmp16', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./fast.h:77) (0 ns)
	'or' operation ('tmp12', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./fast.h:77) (0 ns)
	'or' operation ('iscorner_2_i_16_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:171->./fast.h:77) (0.464 ns)
	blocking operation 0.464 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 260.954 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 263.348 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 264.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 264.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 264.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 264.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 264.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 265.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit10_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit10_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 266.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 267.794 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mul_mul_8ns_22ns_29_1_1' to 'FAST2_Core_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mac_muladd_8ns_20ns_29ns_29_1_1' to 'FAST2_Core_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mac_muladd_8ns_23ns_29ns_30_1_1' to 'FAST2_Core_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 268.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 268.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 268.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 268.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_0_V' to 'FAST_t_opr_k_buf_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_1_V' to 'FAST_t_opr_k_buf_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_2_V' to 'FAST_t_opr_k_buf_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_3_V' to 'FAST_t_opr_k_buf_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_4_V' to 'FAST_t_opr_k_buf_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_5_V' to 'FAST_t_opr_k_buf_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_0_V' to 'FAST_t_opr_core_bkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_1_V' to 'FAST_t_opr_core_blbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST_t_opr'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 273.193 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 2.596 seconds; current allocated memory: 275.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 276.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/threhold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FAST2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'threhold' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_keypoints_val' to 'FAST2_Core_keypoimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FAST_t_opr_U0' to 'start_for_FAST_t_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST2_Core'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 277.912 MB.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_k_buf_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_core_bkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST2_Core_keypoimb6_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_rows_c_U(fifo_w3_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_cols_c_U(fifo_w11_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threhold_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c24_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_rows_c25_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_cols_c26_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_rows_V_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FAST_t_ncg_U(start_for_FAST_t_ncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoocq_U(start_for_CvtColoocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIpcA_U(start_for_Mat2AXIpcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 357.738 ; gain = 299.859
INFO: [SYSC 207-301] Generating SystemC RTL for FAST2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for FAST2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for FAST2_Core.
INFO: [HLS 200-112] Total elapsed time: 43.935 seconds; peak allocated memory: 277.912 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.863 ; gain = 46.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.863 ; gain = 46.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<2, 1000, 2>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<2, 1000, 2>::write(hls::Scalar<1, unsigned short>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<240, 320, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::init' into 'hls::Mat<2, 1000, 2>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<35, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 1000, unsigned short>::SetValue' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:41).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:58).
INFO: [XFORM 203-603] Inlining function 'hls::fast_pixel_diff<16, 7, 25, ap_uint<8>, int>' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:164).
INFO: [XFORM 203-603] Inlining function 'hls::coreScore<16, 25, int, ap_uint<8> >' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182).
INFO: [XFORM 203-603] Inlining function 'hls::fast_judge<16, 7, ap_uint<8>, int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:77).
INFO: [XFORM 203-603] Inlining function 'hls::fast_nonmax<3, ap_int<16> >' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:93).
INFO: [XFORM 203-603] Inlining function 'hls::FASTX<999, 240, 320, 0>' into 'FAST2_Core' (image_core.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::write' into 'hls::Mat<2, 1000, 2>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::operator<<' into 'hls::Array2D2Mat<2, 1000, unsigned short, 2>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::read' into 'hls::Mat<2, 1000, 2>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2, 1000, 2>::operator>>' into 'hls::Mat2AXIvideo<16, 2, 1000, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>.1' into 'hls::AXISetBitFields<16, unsigned short>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<16, unsigned short>' into 'hls::Mat2AXIvideo<16, 2, 1000, 2>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 145.449 ; gain = 88.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'hls::numeric_limits<int>::max' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:75) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::min' into 'hls::numeric_limits<int>::min' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:76) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:105->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:106->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::max' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:123->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::min' into 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:136->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:182->./fast.h:77) automatically.
WARNING: [SYNCHK 200-23] E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 170.273 ; gain = 113.191
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (image_core.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (image_core.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (image_core.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (./fast.h:43) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (./fast.h:47) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (./fast.h:48) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (./fast.h:53) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.3' (./fast.h:63) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.3.1' (./fast.h:64) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.4' (./fast.h:69) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.5' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:55) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.6' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:166) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.7' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:104) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:108) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.9' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:113) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.10' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:122) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.11' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:135) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.12' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:193) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.13' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:199) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_min8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_max8' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:98) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst.data_stream.V' (image_core.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src.data_stream.V' (image_core.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.V' (./fast.h:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_buf.val.V' (./fast.h:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (./fast.h:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (./fast.h:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (./fast.h:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_val.V.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max4' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1940) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1945) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.data_stream.V' (image_core.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src.data_stream.V' (image_core.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (./fast.h:22) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (./fast.h:23) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints.val' should be updated in process function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FAST2_Core', detected/extracted 6 process function(s): 
	 'Block_Mat.exit10_proc70'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'
	 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>'
	 'hls::Array2D2Mat<2, 1000, unsigned short, 2>'
	 'hls::Mat2AXIvideo<16, 2, 1000, 2>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fast.h:77:31) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_fast.h:181:5) in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:48) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948:42) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' (./fast.h:12)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 218.887 ; gain = 161.805
WARNING: [XFORM 203-631] Renaming function 'hls::min<int>' to 'min<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:242)
WARNING: [XFORM 203-631] Renaming function 'hls::max<int>' to 'max<int>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:236)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<16, 2, 1000, 2>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::FAST_t_opr<16, 7, 999, 240, 320, 0>' to 'FAST_t_opr' (./fast.h:20:25)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<2, 1000, unsigned short, 2>' to 'Array2D2Mat' (./type.h:361:21)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit10_proc70' to 'Block_Mat.exit10_pro' (image_core.cpp:20)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[2].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[3].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[0].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[1].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[4].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[5].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[2].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[3].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[0].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[1].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[4].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[5].V' (./fast.h:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[0].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[1].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[0].V' (./fast.h:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[1].V' (./fast.h:21).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 313.371 ; gain = 256.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FAST2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit10_pro' to 'Block_Mat_exit10_pro'.
WARNING: [SYN 201-103] Legalizing function name 'min<int>' to 'min_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'max<int>' to 'max_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit10_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.809 seconds; current allocated memory: 257.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 257.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 257.755 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 258.144 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 258.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 258.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 258.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 258.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 258.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 258.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 258.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 258.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 260.864 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 263.205 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 263.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 264.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 264.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 264.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 264.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 265.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit10_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit10_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 266.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 267.620 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mac_muladd_8ns_20ns_29ns_29_1_1' to 'FAST2_Core_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mac_muladd_8ns_23ns_29ns_30_1_1' to 'FAST2_Core_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_mul_mul_8ns_22ns_29_1_1' to 'FAST2_Core_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FAST2_Core_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 268.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 268.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 268.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 268.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_0_V' to 'FAST_t_opr_k_buf_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_1_V' to 'FAST_t_opr_k_buf_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_2_V' to 'FAST_t_opr_k_buf_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_3_V' to 'FAST_t_opr_k_buf_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_4_V' to 'FAST_t_opr_k_buf_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_5_V' to 'FAST_t_opr_k_buf_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_0_V' to 'FAST_t_opr_core_bkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_1_V' to 'FAST_t_opr_core_blbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST_t_opr'.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 272.709 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 2.509 seconds; current allocated memory: 275.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 276.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/dst_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FAST2_Core/threhold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FAST2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols' and 'threhold' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'FAST2_Core_keypoints_val' to 'FAST2_Core_keypoimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FAST_t_opr_U0' to 'start_for_FAST_t_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST2_Core'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 277.320 MB.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_k_buf_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_core_bkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST2_Core_keypoimb6_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_rows_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_cols_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_rows_c_U(fifo_w3_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_cols_c_U(fifo_w11_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threhold_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c23_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c24_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gray_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_rows_c25_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints_cols_c26_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_0_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_rows_V_c_U(fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FAST_t_ncg_U(start_for_FAST_t_ncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoocq_U(start_for_CvtColoocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIpcA_U(start_for_Mat2AXIpcA)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 356.766 ; gain = 299.684
INFO: [SYSC 207-301] Generating SystemC RTL for FAST2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for FAST2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for FAST2_Core.
INFO: [HLS 200-112] Total elapsed time: 34.869 seconds; peak allocated memory: 277.320 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
