$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 4 # a_in [3:0] $end
  $var wire 4 $ b_in [3:0] $end
  $var wire 1 % clk $end
  $var wire 1 & scan_en $end
  $var wire 1 ' scan_in $end
  $var wire 1 ( scan_out $end
  $var wire 5 ) x_out [4:0] $end
  $scope module adder $end
   $var wire 4 * a_in [3:0] $end
   $var wire 1 + a_reg[0] $end
   $var wire 1 , a_reg[1] $end
   $var wire 1 - a_reg[2] $end
   $var wire 1 . a_reg[3] $end
   $var wire 4 / b_in [3:0] $end
   $var wire 1 0 b_reg[0] $end
   $var wire 1 1 b_reg[1] $end
   $var wire 1 2 b_reg[2] $end
   $var wire 1 3 b_reg[3] $end
   $var wire 1 4 clk $end
   $var wire 1 5 scan_en $end
   $var wire 1 6 scan_in $end
   $var wire 1 7 scan_out $end
   $var wire 5 8 x_out [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
1%
1&
0'
0(
b00000 )
b0000 *
0+
0,
0-
0.
b0000 /
00
01
02
03
14
15
06
07
b00000 8
#10000
0%
04
#20000
1%
14
#30000
0%
04
#40000
1%
14
#50000
0%
04
#60000
1%
14
#70000
0%
04
#80000
1%
14
#90000
0%
04
#100000
1%
14
#110000
0%
04
#120000
1%
0&
14
05
#130000
0%
04
#140000
1%
1&
14
15
#150000
0%
04
#160000
1%
1'
b00001 )
14
16
b00001 8
#170000
0%
04
#180000
1%
0'
b00010 )
14
06
b00010 8
#190000
0%
04
#200000
1%
b00100 )
14
b00100 8
#210000
0%
04
#220000
1%
b01000 )
14
b01000 8
#230000
0%
04
#240000
1%
1'
b10001 )
14
16
b10001 8
#250000
0%
04
#260000
1%
0'
b00010 )
1+
14
06
b00010 8
#270000
0%
04
#280000
1%
b00100 )
0+
1,
14
b00100 8
#290000
0%
04
#300000
1%
b01000 )
0,
1-
14
b01000 8
#310000
0%
04
#320000
1%
b10000 )
0-
1.
14
b10000 8
#330000
0%
04
#340000
1%
b00000 )
1+
0.
10
14
b00000 8
#350000
0%
04
#360000
1%
0+
1,
00
11
14
#370000
0%
04
#380000
1%
0,
1-
01
12
14
#390000
0%
04
#400000
1%
1(
0-
1.
02
13
14
17
#410000
0%
04
#420000
1%
0&
0(
b10000 )
0.
03
14
05
07
b10000 8
#430000
0%
04
#440000
1%
1&
b00000 )
1+
14
15
b00000 8
#450000
0%
04
#460000
1%
0+
1,
14
#470000
0%
04
#480000
1%
0,
1-
14
#490000
0%
04
#500000
1%
0-
1.
14
#510000
0%
04
#520000
1%
0.
10
14
#530000
0%
04
#540000
1%
00
11
14
#550000
0%
04
#560000
1%
01
12
14
#570000
0%
04
#580000
1%
1(
02
13
14
17
#590000
0%
04
#600000
1%
0(
03
14
07
#610000
0%
04
#620000
1%
14
#630000
0%
04
#640000
1%
14
#650000
0%
04
#660000
1%
14
#670000
0%
04
#680000
#680001
1%
14
#690001
0%
04
#700001
1%
14
#710001
0%
04
#720001
1%
1'
b00001 )
14
16
b00001 8
#730001
0%
04
#740001
1%
b00011 )
14
b00011 8
#750001
0%
04
#760001
1%
b00111 )
14
b00111 8
#770001
0%
04
#780001
1%
b01111 )
14
b01111 8
#790001
0%
04
#800001
1%
b11111 )
14
b11111 8
#810001
0%
04
#820001
1%
0'
b11110 )
1+
14
06
b11110 8
#830001
0%
04
#840001
1%
1'
b11101 )
1,
14
16
b11101 8
#850001
0%
04
#860001
1%
b11011 )
1-
14
b11011 8
#870001
0%
04
#880001
1%
b10111 )
1.
14
b10111 8
#890001
0%
04
#900001
1%
b01111 )
10
14
b01111 8
#910001
0%
04
#920001
1%
b11111 )
0+
11
14
b11111 8
#930001
0%
04
#940001
1%
1+
0,
12
14
#950001
0%
04
#960001
1%
0&
b10100 )
0+
0-
0.
00
01
02
14
05
b10100 8
#970001
0%
04
#980001
1%
1&
b01001 )
1+
14
15
b01001 8
#990001
0%
04
#1000001
1%
b10011 )
0+
1,
14
b10011 8
#1010001
0%
04
#1020001
1%
b00111 )
1+
0,
1-
14
b00111 8
#1030001
0%
04
#1040001
1%
b01111 )
0+
1,
0-
1.
14
b01111 8
#1050001
0%
04
#1060001
1%
b11111 )
0,
1-
0.
10
14
b11111 8
#1070001
0%
04
#1080001
1%
1+
0-
1.
00
11
14
#1090001
0%
04
#1100001
1%
1,
0.
10
01
12
14
#1110001
0%
04
#1120001
1%
1(
1-
00
11
02
13
14
17
#1130001
0%
04
#1140001
1%
0(
1.
01
12
03
14
07
#1150001
0%
04
#1160001
1%
1(
10
02
13
14
17
#1170001
0%
04
#1180001
1%
0(
11
03
14
07
#1190001
0%
04
#1200001
1%
12
14
#1210001
0%
04
#1220001
#1220002
