INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_12_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sahil/Desktop/Maven/Programs/Lab 4/MOD_12/mod_12/mod_12.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
