{"vcs1":{"timestamp_begin":1684309892.073171119, "rt":1.38, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684309893.544011816, "rt":1.62, "ut":0.47, "st":0.17}}
{"link":{"timestamp_begin":1684309895.236760233, "rt":0.49, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684309891.423149146}
{"VCS_COMP_START_TIME": 1684309891.423149146}
{"VCS_COMP_END_TIME": 1684309897.301048466}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330604}}
{"stitch_vcselab": {"peak_mem": 211888}}
