// Seed: 139786956
module module_0 (
    output wire id_0,
    input  wor  id_1,
    input  wor  id_2,
    input  tri0 id_3,
    input  wand id_4,
    output wor  id_5,
    input  tri0 id_6
);
  wire id_8;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    output tri id_6,
    input wor id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    output supply0 id_13,
    input tri0 id_14
);
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_4,
      id_13,
      id_8
  );
  assign modCall_1.id_0 = 0;
  logic id_18 = id_12;
endmodule
