==27547== Cachegrind, a cache and branch-prediction profiler
==27547== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27547== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27547== Command: ./mser .
==27547== 
--27547-- warning: L3 cache found, using its data for the LL simulation.
--27547-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27547-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27547== 
==27547== Process terminating with default action of signal 15 (SIGTERM)
==27547==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27547==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27547== 
==27547== I   refs:      2,256,204,583
==27547== I1  misses:            1,598
==27547== LLi misses:            1,203
==27547== I1  miss rate:          0.00%
==27547== LLi miss rate:          0.00%
==27547== 
==27547== D   refs:        906,180,022  (612,862,894 rd   + 293,317,128 wr)
==27547== D1  misses:        5,036,187  (  3,444,704 rd   +   1,591,483 wr)
==27547== LLd misses:        1,339,070  (    237,564 rd   +   1,101,506 wr)
==27547== D1  miss rate:           0.6% (        0.6%     +         0.5%  )
==27547== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27547== 
==27547== LL refs:           5,037,785  (  3,446,302 rd   +   1,591,483 wr)
==27547== LL misses:         1,340,273  (    238,767 rd   +   1,101,506 wr)
==27547== LL miss rate:            0.0% (        0.0%     +         0.4%  )
