module top
#(parameter param212 = (&(((8'ha9) && (+((8'ha7) ? (8'h9e) : (8'hae)))) >>> {(~((8'ha4) >> (8'h9c)))})))
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h3a4):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire0;
  input wire signed [(4'hc):(1'h0)] wire1;
  input wire signed [(5'h13):(1'h0)] wire2;
  input wire signed [(5'h10):(1'h0)] wire3;
  wire signed [(3'h5):(1'h0)] wire210;
  wire signed [(5'h12):(1'h0)] wire209;
  wire [(3'h7):(1'h0)] wire208;
  wire signed [(4'h8):(1'h0)] wire206;
  wire [(4'hf):(1'h0)] wire109;
  wire [(3'h6):(1'h0)] wire108;
  wire [(3'h6):(1'h0)] wire107;
  wire [(5'h13):(1'h0)] wire106;
  wire signed [(5'h11):(1'h0)] wire105;
  wire signed [(4'ha):(1'h0)] wire104;
  wire signed [(2'h3):(1'h0)] wire103;
  wire signed [(3'h5):(1'h0)] wire102;
  wire [(4'ha):(1'h0)] wire101;
  wire signed [(4'hf):(1'h0)] wire19;
  wire signed [(2'h3):(1'h0)] wire23;
  wire [(5'h13):(1'h0)] wire81;
  reg [(5'h13):(1'h0)] reg211 = (1'h0);
  reg [(3'h5):(1'h0)] reg138 = (1'h0);
  reg [(2'h3):(1'h0)] reg137 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg136 = (1'h0);
  reg [(4'hf):(1'h0)] reg135 = (1'h0);
  reg [(2'h2):(1'h0)] reg134 = (1'h0);
  reg [(3'h5):(1'h0)] reg133 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg132 = (1'h0);
  reg [(4'ha):(1'h0)] reg131 = (1'h0);
  reg [(4'h8):(1'h0)] reg130 = (1'h0);
  reg [(4'hf):(1'h0)] reg129 = (1'h0);
  reg [(5'h12):(1'h0)] reg128 = (1'h0);
  reg [(5'h14):(1'h0)] reg127 = (1'h0);
  reg [(3'h6):(1'h0)] reg126 = (1'h0);
  reg [(3'h4):(1'h0)] reg125 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg124 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg123 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg122 = (1'h0);
  reg [(2'h2):(1'h0)] reg121 = (1'h0);
  reg [(4'ha):(1'h0)] reg120 = (1'h0);
  reg [(5'h15):(1'h0)] reg119 = (1'h0);
  reg [(4'ha):(1'h0)] reg118 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg117 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg116 = (1'h0);
  reg [(3'h6):(1'h0)] reg115 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg114 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg113 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg112 = (1'h0);
  reg [(3'h7):(1'h0)] reg111 = (1'h0);
  reg [(3'h6):(1'h0)] reg110 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg100 = (1'h0);
  reg [(3'h7):(1'h0)] reg99 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg98 = (1'h0);
  reg [(3'h6):(1'h0)] reg97 = (1'h0);
  reg [(5'h13):(1'h0)] reg96 = (1'h0);
  reg [(4'hf):(1'h0)] reg95 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg94 = (1'h0);
  reg [(4'h8):(1'h0)] reg93 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg92 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg91 = (1'h0);
  reg [(4'he):(1'h0)] reg90 = (1'h0);
  reg [(5'h15):(1'h0)] reg89 = (1'h0);
  reg [(4'hd):(1'h0)] reg88 = (1'h0);
  reg [(4'hf):(1'h0)] reg87 = (1'h0);
  reg [(2'h3):(1'h0)] reg86 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg85 = (1'h0);
  reg [(5'h10):(1'h0)] reg84 = (1'h0);
  reg [(5'h13):(1'h0)] reg83 = (1'h0);
  reg [(4'h9):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg20 = (1'h0);
  reg [(2'h2):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg17 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg15 = (1'h0);
  reg [(4'h9):(1'h0)] reg14 = (1'h0);
  reg [(5'h12):(1'h0)] reg13 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg12 = (1'h0);
  reg [(4'ha):(1'h0)] reg11 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg8 = (1'h0);
  reg [(5'h12):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg6 = (1'h0);
  reg [(3'h5):(1'h0)] reg5 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg4 = (1'h0);
  assign y = {wire210,
                 wire209,
                 wire208,
                 wire206,
                 wire109,
                 wire108,
                 wire107,
                 wire106,
                 wire105,
                 wire104,
                 wire103,
                 wire102,
                 wire101,
                 wire19,
                 wire23,
                 wire81,
                 reg211,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg22,
                 reg21,
                 reg20,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= {(|(|((wire3 ? (8'hb6) : wire1) ?
              $unsigned((8'haf)) : (wire1 ? wire1 : wire3))))};
      if ($unsigned(wire0[(3'h7):(1'h1)]))
        begin
          if (((~reg4) ? wire2 : wire3))
            begin
              reg5 <= $signed((+((!{wire3, reg4}) ?
                  (~wire1[(3'h4):(2'h2)]) : (8'hbd))));
              reg6 <= $unsigned((~^(((&(8'ha8)) ^~ (|reg4)) ?
                  (~(wire0 << wire3)) : wire0)));
              reg7 <= $unsigned($unsigned(($signed((reg5 * reg6)) ?
                  wire2[(4'hd):(3'h7)] : $signed(reg5[(1'h1):(1'h1)]))));
              reg8 <= $unsigned((8'had));
              reg9 <= ((reg8[(1'h0):(1'h0)] ?
                  $signed(wire2[(3'h6):(3'h5)]) : ((wire3[(3'h7):(1'h0)] ?
                          $unsigned(wire0) : (wire1 ? reg8 : reg4)) ?
                      wire0 : wire1)) * $unsigned(($signed((8'ha0)) ?
                  (8'hbf) : $unsigned({reg8}))));
            end
          else
            begin
              reg5 <= reg5;
              reg6 <= {(^(^(~(wire3 < wire0)))), $signed((7'h43))};
              reg7 <= reg8;
            end
          reg10 <= reg8;
          reg11 <= $signed(reg6);
          reg12 <= ({wire1, reg5} ? $signed(reg4[(2'h3):(1'h0)]) : reg7);
          reg13 <= reg8;
        end
      else
        begin
          reg5 <= {(^({wire2, wire3[(3'h6):(3'h5)]} >>> $unsigned(reg9))),
              $signed(reg6[(3'h5):(3'h5)])};
        end
      reg14 <= ((+$signed(wire3[(4'he):(3'h6)])) ?
          $unsigned((|(~&(+reg5)))) : reg12[(2'h2):(1'h0)]);
      if (wire1)
        begin
          reg15 <= (reg12 < $signed(reg9[(2'h3):(1'h1)]));
          reg16 <= (wire0 && reg5);
        end
      else
        begin
          reg15 <= $unsigned({((-$unsigned(wire2)) * $unsigned((~wire0)))});
          if (wire3)
            begin
              reg16 <= ((((^((8'hb3) ? wire3 : reg5)) >= (((7'h44) ?
                              reg14 : reg7) ?
                          (+wire2) : reg13[(2'h2):(1'h1)])) ?
                      (!$signed($unsigned(wire3))) : reg8) ?
                  reg14[(3'h5):(1'h1)] : {reg12[(1'h1):(1'h1)],
                      ($unsigned({reg9, reg11}) | $unsigned(reg11))});
            end
          else
            begin
              reg16 <= $signed(reg6);
            end
          reg17 <= (-(({((8'ha3) ? reg7 : reg16), reg5[(1'h1):(1'h0)]} ?
                  reg16 : reg11[(4'h8):(2'h2)]) ?
              $unsigned(reg11) : (((reg15 < (8'hbf)) ?
                  (~wire2) : (reg11 >> reg15)) <= $signed($unsigned((8'haf))))));
          reg18 <= (~^(!($signed((-reg14)) ?
              $signed((reg17 ? (8'hb1) : reg4)) : $signed(wire3))));
        end
    end
  assign wire19 = (^~wire2[(4'h9):(3'h5)]);
  always
    @(posedge clk) begin
      reg20 <= $signed(reg13);
      reg21 <= (&(($unsigned(reg17) + ((|reg12) * $unsigned(reg8))) ?
          (|$unsigned(reg15)) : $signed(wire2)));
      reg22 <= (^~(8'ha1));
    end
  assign wire23 = $signed(($signed(reg14[(3'h4):(1'h0)]) < $signed($unsigned(reg5[(1'h0):(1'h0)]))));
  module24 #() modinst82 (wire81, clk, wire1, reg4, wire0, reg11, wire2);
  always
    @(posedge clk) begin
      reg83 <= $unsigned($signed(($unsigned((~^wire3)) ?
          ((wire1 + reg5) * ((8'ha4) ?
              reg4 : (7'h41))) : $signed($signed(reg8)))));
      if ($signed((~reg11[(2'h3):(1'h0)])))
        begin
          if ($signed((8'hbe)))
            begin
              reg84 <= $unsigned($unsigned((8'ha2)));
            end
          else
            begin
              reg84 <= (((((~^(8'haf)) >= $signed(reg12)) ?
                      wire19[(4'ha):(4'h8)] : wire0) * (+((reg9 == wire0) ?
                      (^wire2) : (reg22 ? reg13 : reg13)))) ?
                  reg18[(1'h0):(1'h0)] : (reg20[(3'h4):(3'h4)] || $unsigned(wire81)));
              reg85 <= $unsigned(wire19[(4'hc):(2'h3)]);
            end
          reg86 <= (reg84[(2'h2):(1'h1)] ^ $signed((-$unsigned((reg85 >= (8'hba))))));
          reg87 <= (8'hac);
          if ((({$unsigned((wire19 + reg11)),
                  (wire2[(4'hc):(4'hc)] < (wire3 + reg22))} ?
              wire1 : (wire1[(1'h1):(1'h1)] || (7'h44))) - reg5))
            begin
              reg88 <= (~$unsigned(reg6[(1'h0):(1'h0)]));
              reg89 <= reg14[(3'h6):(2'h3)];
            end
          else
            begin
              reg88 <= $unsigned((7'h44));
              reg89 <= wire1;
              reg90 <= $signed($signed(reg6[(3'h4):(3'h4)]));
              reg91 <= $unsigned($unsigned({$signed(((8'hb3) * reg83)), reg9}));
              reg92 <= $signed($signed($unsigned(((reg85 <<< (8'haa)) ?
                  (reg6 ? reg20 : reg10) : (reg16 ^ reg6)))));
            end
          reg93 <= (($unsigned((~&(wire23 <<< reg9))) > $signed(($signed((8'hb9)) || reg91))) && $unsigned({$unsigned(reg13)}));
        end
      else
        begin
          reg84 <= reg13;
          if (($signed(reg4[(2'h3):(1'h0)]) ? reg89 : reg86))
            begin
              reg85 <= wire23[(2'h2):(1'h1)];
            end
          else
            begin
              reg85 <= reg15[(3'h7):(3'h6)];
            end
        end
      if ((^(reg16[(3'h5):(3'h5)] ?
          ((&$unsigned(reg90)) ^~ reg86[(2'h2):(1'h1)]) : wire81)))
        begin
          reg94 <= (8'hbc);
        end
      else
        begin
          reg94 <= $unsigned(reg88);
          reg95 <= (($unsigned($signed($unsigned(wire0))) != $unsigned(reg10)) ?
              (|((reg4[(4'hc):(4'hc)] ?
                  {reg10,
                      (8'hba)} : (~&wire23)) == reg15[(2'h3):(1'h0)])) : $unsigned($signed(((-(7'h42)) <= reg15))));
          reg96 <= $unsigned(((8'ha7) ?
              (($signed((8'ha8)) ^ reg92[(5'h13):(4'hc)]) ?
                  (8'hb1) : reg14) : reg16[(4'h9):(4'h9)]));
          if ($signed($unsigned((((reg16 ? wire1 : reg87) ?
                  $unsigned(reg22) : reg6) ?
              ($signed(reg7) <= reg20) : $unsigned((reg96 & reg86))))))
            begin
              reg97 <= $signed(wire23[(1'h0):(1'h0)]);
              reg98 <= ({$signed(reg91[(2'h3):(2'h3)]), reg12} ?
                  (~&(+$unsigned(reg95[(4'hf):(1'h0)]))) : $unsigned({$unsigned(wire1[(2'h2):(2'h2)])}));
            end
          else
            begin
              reg97 <= ((reg89[(5'h14):(1'h0)] ?
                  (reg21 ?
                      ($unsigned(wire2) * reg97[(2'h3):(2'h2)]) : {reg17,
                          $signed(reg96)}) : reg98) + (reg10 | $signed((!$signed(wire81)))));
              reg98 <= reg21;
              reg99 <= (|(+($signed(reg90) - $unsigned({reg94}))));
            end
        end
      reg100 <= (~|reg22[(1'h1):(1'h1)]);
    end
  assign wire101 = reg96;
  assign wire102 = $signed(((^~$signed($unsigned(reg100))) ?
                       (-$signed((~^reg99))) : reg83[(5'h13):(4'ha)]));
  assign wire103 = (!$unsigned((7'h40)));
  assign wire104 = (reg92 ? reg6 : reg20[(2'h2):(2'h2)]);
  assign wire105 = wire102[(2'h3):(1'h0)];
  assign wire106 = wire104;
  assign wire107 = (-wire2);
  assign wire108 = ((&$unsigned(wire105)) ?
                       (reg16 != (8'hbd)) : {(wire105[(1'h0):(1'h0)] <<< (reg22[(4'h8):(4'h8)] ^~ wire81[(4'hb):(2'h3)]))});
  assign wire109 = (((8'h9e) ?
                           $unsigned(((&reg13) ?
                               reg86 : (^reg87))) : $signed(((reg91 * wire23) ?
                               (reg97 ?
                                   reg100 : (8'hb2)) : reg99[(1'h0):(1'h0)]))) ?
                       reg90[(4'he):(4'hd)] : ((({reg21} ?
                                   $signed(reg98) : reg8[(2'h2):(1'h1)]) ?
                               wire106[(4'hb):(3'h7)] : $signed(reg18[(2'h2):(2'h2)])) ?
                           reg12 : $signed((((8'haf) * (8'ha1)) ?
                               reg7[(3'h7):(2'h3)] : wire23[(1'h1):(1'h0)]))));
  always
    @(posedge clk) begin
      reg110 <= $signed((wire108[(1'h0):(1'h0)] * (wire109[(4'ha):(1'h1)] >= ((^~(8'hab)) ?
          ((7'h41) | wire23) : (reg14 ? reg12 : reg90)))));
      reg111 <= (~($unsigned({(reg83 ? wire3 : reg91)}) ?
          (({reg15, reg21} ? (reg10 ^~ (8'ha1)) : {(8'hae)}) * ({reg17} ?
              (reg100 ? reg6 : (7'h43)) : $signed(reg94))) : reg96));
    end
  always
    @(posedge clk) begin
      if ($unsigned($signed((reg91[(2'h3):(2'h3)] ^ reg90))))
        begin
          reg112 <= (reg22[(3'h7):(2'h2)] ?
              (-$signed((wire101 && (!wire108)))) : $unsigned(wire2[(2'h3):(1'h1)]));
          reg113 <= reg88[(2'h2):(1'h1)];
          if ((8'hac))
            begin
              reg114 <= (&reg13);
              reg115 <= $unsigned(wire2[(1'h1):(1'h1)]);
              reg116 <= reg91;
            end
          else
            begin
              reg114 <= ($unsigned($unsigned(((wire23 ?
                      wire2 : reg6) - (!reg17)))) ?
                  reg96 : $signed(wire107[(3'h4):(1'h1)]));
              reg115 <= (((((reg87 ? reg21 : (8'hb1)) && $unsigned(wire103)) ?
                  $unsigned(reg99) : wire104) >= reg5) == ($signed(reg91[(2'h2):(2'h2)]) ?
                  ((reg88[(4'hc):(4'ha)] ?
                      $signed(reg112) : (+(8'ha3))) && $unsigned((reg13 != (8'hae)))) : $signed(({reg94,
                      reg90} && $signed(wire101)))));
              reg116 <= (reg17[(2'h3):(1'h1)] ?
                  $unsigned($unsigned((!reg9))) : wire1);
              reg117 <= reg89[(4'hd):(3'h7)];
              reg118 <= (|(~^(|(8'ha9))));
            end
          reg119 <= reg90;
        end
      else
        begin
          if ((8'ha2))
            begin
              reg112 <= (~^($signed($signed($signed(reg83))) ~^ (+$unsigned((~reg89)))));
              reg113 <= (&wire19);
              reg114 <= (((((reg86 > (8'ha0)) ?
                          (reg100 ? reg8 : wire108) : (~^(8'haf))) ?
                      (reg18[(1'h1):(1'h0)] * ((8'h9e) < reg91)) : reg113[(4'h9):(2'h3)]) && reg91[(2'h3):(2'h3)]) ?
                  (((~|(reg14 ? reg91 : reg13)) ^ {{wire0, reg84}}) ?
                      $unsigned($signed((~|wire81))) : (^~(~^$signed(reg86)))) : $unsigned(($unsigned($unsigned(reg16)) ?
                      (^(~^reg83)) : wire105)));
              reg115 <= reg11[(3'h7):(3'h5)];
              reg116 <= (((|$signed(reg22[(3'h5):(2'h2)])) && $unsigned(reg117)) >= (reg12[(3'h4):(2'h3)] ?
                  ($signed({(8'had),
                      wire104}) < ($signed(reg90) ^ $signed(reg12))) : (|$unsigned(wire109[(4'hd):(4'h8)]))));
            end
          else
            begin
              reg112 <= {($signed($unsigned($unsigned(reg93))) <= (({(8'ha6)} ^ (reg16 != reg92)) == ($signed(reg98) || $unsigned(reg5))))};
            end
          if ((reg17 ?
              (^~$signed(wire104)) : ({$unsigned(reg83[(4'he):(4'hb)]),
                  (~|wire2)} && reg22)))
            begin
              reg117 <= reg110[(3'h5):(2'h3)];
            end
          else
            begin
              reg117 <= {(reg113 ?
                      ((reg9[(2'h3):(1'h0)] ?
                              $signed(reg99) : $unsigned(wire104)) ?
                          $signed($unsigned(wire3)) : reg116) : reg98)};
              reg118 <= wire106[(4'hd):(4'ha)];
              reg119 <= $signed((!((^$unsigned((8'h9f))) == (((8'ha7) ?
                  reg15 : reg17) >> $unsigned(reg96)))));
              reg120 <= wire81[(3'h4):(1'h1)];
            end
        end
      if (reg15[(2'h2):(2'h2)])
        begin
          if (((wire102 < reg100[(3'h7):(2'h2)]) ?
              (+reg114[(5'h10):(3'h5)]) : ($signed($unsigned(reg15[(4'hf):(4'hd)])) & $signed((+(^wire2))))))
            begin
              reg121 <= reg96;
              reg122 <= ((-{$unsigned($signed((8'hac)))}) + reg90);
            end
          else
            begin
              reg121 <= ({reg88[(3'h4):(2'h3)]} ?
                  wire81 : $unsigned($unsigned((|wire3[(4'ha):(4'ha)]))));
            end
          reg123 <= wire2;
          reg124 <= (reg91[(3'h5):(1'h1)] ? reg116 : reg83[(5'h11):(4'hb)]);
          reg125 <= $signed($signed(({$unsigned(reg120), reg84[(4'h8):(1'h1)]} ?
              (~^{wire103, reg100}) : reg6[(1'h0):(1'h0)])));
          reg126 <= reg116;
        end
      else
        begin
          if ((($unsigned(reg118[(4'h9):(1'h1)]) << reg21[(4'ha):(2'h2)]) || reg95))
            begin
              reg121 <= wire107;
              reg122 <= (((reg9[(1'h1):(1'h0)] <= (~^(reg91 < reg21))) ?
                  reg22 : (^~(wire105[(2'h2):(2'h2)] ?
                      (~^reg14) : $unsigned(reg11)))) ~^ ($unsigned($unsigned(wire0)) ?
                  $signed($signed($signed(reg110))) : reg121[(2'h2):(1'h1)]));
              reg123 <= $unsigned((($unsigned($unsigned(reg112)) < reg4[(4'h9):(1'h0)]) ?
                  ($unsigned((~|(8'ha9))) >>> {{reg10,
                          wire81}}) : {$unsigned($signed(reg117))}));
              reg124 <= $unsigned(($unsigned(((-reg99) || wire81)) ?
                  $signed($unsigned({(8'ha3)})) : (^((wire3 || (7'h41)) ?
                      (wire109 ? wire102 : reg10) : (wire108 ?
                          reg85 : reg123)))));
              reg125 <= (reg21 & ((~((~|reg119) ?
                  (~&wire101) : $unsigned(reg112))) ^ $signed($unsigned({(8'ha2),
                  wire102}))));
            end
          else
            begin
              reg121 <= (&$signed($unsigned(reg121)));
              reg122 <= (~((~|$signed((~^reg111))) | reg93[(3'h4):(2'h3)]));
            end
          if (reg126[(2'h2):(1'h0)])
            begin
              reg126 <= ((~&($unsigned($signed(reg112)) >> reg9[(2'h2):(1'h0)])) <= $signed((+(|wire108[(2'h3):(2'h2)]))));
              reg127 <= reg8;
              reg128 <= reg15;
              reg129 <= reg113;
              reg130 <= $signed((|(-{(^reg95), (reg7 ? reg119 : reg121)})));
            end
          else
            begin
              reg126 <= (wire105[(4'h9):(2'h3)] ?
                  {(+(reg99[(2'h3):(2'h3)] >>> (8'hb3))),
                      $unsigned((~|reg127))} : $signed({(wire107[(3'h4):(2'h3)] || $signed(reg9)),
                      ((~|reg13) * reg7[(2'h3):(2'h3)])}));
              reg127 <= reg84[(4'he):(1'h0)];
              reg128 <= reg124[(2'h2):(1'h0)];
            end
          reg131 <= (^~(8'hba));
          reg132 <= {reg119[(3'h5):(2'h2)], reg14[(3'h5):(1'h1)]};
          reg133 <= $unsigned($unsigned((-(reg124[(3'h5):(1'h0)] ?
              reg92[(5'h12):(5'h11)] : reg111))));
        end
      reg134 <= ($signed({{wire109, $signed((8'ha9))},
          reg111}) >> ($signed($signed((&reg87))) ?
          {reg127,
              ((~&wire1) + $signed(reg119))} : $signed((~(reg18 ~^ reg97)))));
      if ($unsigned((8'hb1)))
        begin
          reg135 <= reg99[(3'h7):(1'h1)];
        end
      else
        begin
          reg135 <= reg88;
          reg136 <= (wire106[(4'hc):(1'h1)] ? wire81 : wire0);
          reg137 <= $unsigned((($unsigned((8'hbb)) ?
              $signed(reg99) : (reg93[(2'h3):(1'h1)] ?
                  reg96 : (^reg17))) ~^ $signed(({reg97} ?
              (-reg97) : (|reg87)))));
        end
      reg138 <= wire104[(1'h0):(1'h0)];
    end
  module139 #() modinst207 (wire206, clk, reg117, reg94, reg17, reg7);
  assign wire208 = (($unsigned(($signed(reg116) - (reg89 != reg94))) < $unsigned($unsigned($signed(reg125)))) ^~ ((|((reg131 != reg129) + reg118[(1'h1):(1'h1)])) ^ $signed({$signed(reg110)})));
  assign wire209 = ($signed($signed(wire206)) ?
                       reg117[(2'h2):(1'h1)] : $unsigned((reg135[(2'h3):(1'h1)] << ((~^wire208) ?
                           (reg12 | reg85) : (reg86 && reg9)))));
  assign wire210 = $unsigned(($signed($unsigned(reg119)) != reg11[(1'h1):(1'h0)]));
  always
    @(posedge clk) begin
      reg211 <= reg128;
    end
endmodule

module module139
#(parameter param205 = ((((~(+(8'had))) ^ (^((8'ha3) * (7'h41)))) || (~|(&((8'had) || (8'hb5))))) <= (~&((~{(8'ha9), (8'ha7)}) < (~((8'h9f) ? (8'ha0) : (8'hbf)))))))
(y, clk, wire143, wire142, wire141, wire140);
  output wire [(32'h63):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire143;
  input wire signed [(5'h12):(1'h0)] wire142;
  input wire [(5'h13):(1'h0)] wire141;
  input wire [(5'h12):(1'h0)] wire140;
  wire [(3'h7):(1'h0)] wire159;
  wire [(5'h12):(1'h0)] wire145;
  wire signed [(5'h10):(1'h0)] wire144;
  wire signed [(4'h8):(1'h0)] wire200;
  reg signed [(5'h13):(1'h0)] reg204 = (1'h0);
  reg [(4'hd):(1'h0)] reg203 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg202 = (1'h0);
  assign y = {wire159,
                 wire145,
                 wire144,
                 wire200,
                 reg204,
                 reg203,
                 reg202,
                 (1'h0)};
  assign wire144 = ((~|$signed($signed((wire143 << wire140)))) ?
                       wire142[(4'hf):(2'h2)] : ((~(^wire143)) >>> wire143));
  assign wire145 = $unsigned(($signed($signed(wire143[(3'h6):(2'h2)])) + (^~((wire140 & wire142) ?
                       wire144 : ((7'h42) ~^ wire142)))));
  module146 #() modinst160 (.wire147(wire140), .wire149(wire141), .y(wire159), .clk(clk), .wire150(wire145), .wire151(wire142), .wire148(wire143));
  module161 #() modinst201 (wire200, clk, wire140, wire143, wire141, wire144, wire145);
  always
    @(posedge clk) begin
      reg202 <= wire141;
      reg203 <= ((|wire140[(1'h0):(1'h0)]) ?
          ($unsigned($signed(wire200[(1'h0):(1'h0)])) | (!(~^reg202))) : $signed(wire141));
      reg204 <= wire142;
    end
endmodule

module module24
#(parameter param80 = (^(&({(~(8'hb9))} ? (((8'ha2) ? (8'ha7) : (8'hb6)) ? ((7'h40) ? (8'ha2) : (8'hb7)) : ((8'ha1) ^~ (8'ha8))) : (((8'hba) - (7'h43)) ? (~&(8'ha3)) : ((8'hac) ? (8'hb9) : (8'h9e)))))))
(y, clk, wire25, wire26, wire27, wire28, wire29);
  output wire [(32'ha3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire25;
  input wire [(4'hc):(1'h0)] wire26;
  input wire signed [(5'h12):(1'h0)] wire27;
  input wire signed [(3'h5):(1'h0)] wire28;
  input wire [(3'h4):(1'h0)] wire29;
  wire [(4'hc):(1'h0)] wire30;
  wire [(5'h12):(1'h0)] wire31;
  wire signed [(3'h7):(1'h0)] wire32;
  wire signed [(5'h10):(1'h0)] wire33;
  wire [(4'hf):(1'h0)] wire34;
  wire signed [(5'h11):(1'h0)] wire58;
  wire [(4'hd):(1'h0)] wire60;
  wire [(5'h14):(1'h0)] wire61;
  wire signed [(2'h2):(1'h0)] wire63;
  wire [(4'he):(1'h0)] wire64;
  wire [(4'hf):(1'h0)] wire78;
  reg signed [(4'hd):(1'h0)] reg62 = (1'h0);
  assign y = {wire30,
                 wire31,
                 wire32,
                 wire33,
                 wire34,
                 wire58,
                 wire60,
                 wire61,
                 wire63,
                 wire64,
                 wire78,
                 reg62,
                 (1'h0)};
  assign wire30 = wire29;
  assign wire31 = (^(8'ha1));
  assign wire32 = wire30[(3'h6):(2'h3)];
  assign wire33 = (8'hb6);
  assign wire34 = $unsigned((~^wire25[(4'hc):(3'h7)]));
  module35 #() modinst59 (.wire38(wire26), .wire36(wire34), .clk(clk), .wire37(wire32), .wire39(wire28), .y(wire58));
  assign wire60 = wire30;
  assign wire61 = {(wire25 | $signed(wire34[(4'h8):(3'h7)])), wire30};
  always
    @(posedge clk) begin
      reg62 <= ((~wire32[(3'h4):(2'h2)]) <= {{wire27[(2'h2):(1'h1)]},
          wire58[(4'hd):(3'h7)]});
    end
  assign wire63 = wire61[(3'h6):(2'h3)];
  assign wire64 = $unsigned($signed(wire25[(3'h5):(3'h5)]));
  module65 #() modinst79 (.wire66(reg62), .y(wire78), .wire68(wire64), .wire67(wire61), .clk(clk), .wire69(wire27));
endmodule

module module65
#(parameter param77 = (~^(~|({((8'hb9) ? (8'hbb) : (8'hb2)), ((8'ha9) < (8'h9f))} << (|{(8'haa)})))))
(y, clk, wire69, wire68, wire67, wire66);
  output wire [(32'h61):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire69;
  input wire [(4'hc):(1'h0)] wire68;
  input wire signed [(5'h14):(1'h0)] wire67;
  input wire signed [(4'hd):(1'h0)] wire66;
  wire signed [(3'h4):(1'h0)] wire76;
  wire signed [(5'h11):(1'h0)] wire75;
  wire signed [(3'h7):(1'h0)] wire71;
  wire signed [(5'h12):(1'h0)] wire70;
  reg [(5'h15):(1'h0)] reg74 = (1'h0);
  reg [(4'h8):(1'h0)] reg73 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg72 = (1'h0);
  assign y = {wire76, wire75, wire71, wire70, reg74, reg73, reg72, (1'h0)};
  assign wire70 = (7'h40);
  assign wire71 = wire69;
  always
    @(posedge clk) begin
      reg72 <= wire66[(2'h2):(2'h2)];
      reg73 <= ($unsigned(wire68) ?
          ((&wire67) >> wire67) : ($signed((wire69 ^ $signed(reg72))) ?
              ($unsigned((wire71 << (8'hb2))) ?
                  ((wire66 ? (8'hba) : wire71) ?
                      reg72[(5'h14):(5'h13)] : wire66) : reg72) : {wire69[(2'h3):(2'h2)]}));
      reg74 <= ($signed(($unsigned((wire71 ?
              wire66 : wire68)) - $unsigned({wire66, reg73}))) ?
          (~|($signed($signed(wire66)) ?
              $unsigned($unsigned(wire69)) : (wire68 >>> ((8'ha1) ?
                  wire70 : wire71)))) : (($signed((wire70 != wire71)) ?
              (wire66 + (~^wire68)) : wire68[(1'h0):(1'h0)]) <= wire68[(4'h9):(1'h1)]));
    end
  assign wire75 = (reg72 ?
                      ($unsigned((~^$signed(reg74))) ~^ wire67) : (^~$signed((wire71 || wire67))));
  assign wire76 = wire75[(4'he):(4'h9)];
endmodule

module module35
#(parameter param57 = (~&{{(((8'hb0) + (8'hab)) ? ((8'hab) - (8'hbb)) : ((7'h40) < (8'h9d)))}, (7'h41)}))
(y, clk, wire39, wire38, wire37, wire36);
  output wire [(32'h7c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire39;
  input wire [(2'h3):(1'h0)] wire38;
  input wire signed [(3'h7):(1'h0)] wire37;
  input wire [(4'hc):(1'h0)] wire36;
  wire signed [(4'hb):(1'h0)] wire56;
  wire [(2'h3):(1'h0)] wire46;
  wire signed [(2'h3):(1'h0)] wire45;
  reg [(4'hd):(1'h0)] reg55 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg54 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg53 = (1'h0);
  reg [(4'hf):(1'h0)] reg52 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg51 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg50 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg49 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg48 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg47 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg43 = (1'h0);
  reg [(2'h3):(1'h0)] reg42 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg41 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg40 = (1'h0);
  assign y = {wire56,
                 wire46,
                 wire45,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg40 <= (wire38 ?
          $signed({wire38[(2'h2):(1'h0)]}) : wire37[(2'h3):(1'h0)]);
      reg41 <= wire39;
      reg42 <= wire38;
      reg43 <= (wire39[(3'h4):(1'h1)] | reg40);
      reg44 <= (^~$signed(wire39));
    end
  assign wire45 = (|$signed(reg42[(2'h2):(2'h2)]));
  assign wire46 = (^reg40[(4'h9):(1'h0)]);
  always
    @(posedge clk) begin
      reg47 <= ($signed(reg44[(3'h7):(3'h4)]) & (wire45 << {reg44[(1'h0):(1'h0)]}));
      reg48 <= {wire37[(1'h1):(1'h0)], wire38[(1'h1):(1'h0)]};
    end
  always
    @(posedge clk) begin
      reg49 <= (8'hb2);
      if (wire45)
        begin
          reg50 <= ($signed((+reg40)) >= $signed(wire37[(3'h5):(3'h4)]));
          reg51 <= wire45;
          reg52 <= ($unsigned((7'h43)) ? reg43[(1'h1):(1'h0)] : wire38);
        end
      else
        begin
          reg50 <= ({$unsigned((reg48 ? (wire37 | wire46) : $signed(wire46))),
                  (~(reg41 >= reg47))} ?
              reg41[(3'h4):(3'h4)] : reg49);
        end
      if (wire45)
        begin
          reg53 <= ($unsigned($signed($signed((reg47 ? reg51 : (8'hbd))))) ?
              $unsigned($signed(((^wire36) >>> {wire46}))) : (reg50[(3'h5):(1'h0)] || $signed($signed((8'ha9)))));
          reg54 <= $signed(reg49);
          reg55 <= $signed((8'hbf));
        end
      else
        begin
          reg53 <= $unsigned({reg53[(2'h2):(1'h0)],
              $unsigned(((wire36 ? wire38 : wire46) ^~ (reg43 >> (8'ha5))))});
        end
    end
  assign wire56 = ((7'h41) ?
                      (&reg48) : ($signed(({(8'ha4),
                          reg42} || (reg52 | reg49))) == reg44[(3'h4):(2'h3)]));
endmodule

module module161
#(parameter param199 = ({{(^((8'ha7) ? (8'hbe) : (8'hb9)))}, (!(~|((8'ha4) | (8'ha7))))} ~^ ((~^(((8'hbf) ? (8'hbf) : (8'hae)) ? ((8'ha9) == (8'h9d)) : (&(8'hbc)))) <<< (^~(~|((8'ha3) * (8'hbb)))))))
(y, clk, wire166, wire165, wire164, wire163, wire162);
  output wire [(32'h166):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire166;
  input wire signed [(4'hf):(1'h0)] wire165;
  input wire signed [(4'hb):(1'h0)] wire164;
  input wire [(5'h10):(1'h0)] wire163;
  input wire [(4'ha):(1'h0)] wire162;
  wire [(3'h6):(1'h0)] wire189;
  wire signed [(4'h8):(1'h0)] wire188;
  wire [(5'h14):(1'h0)] wire187;
  wire signed [(5'h15):(1'h0)] wire186;
  wire [(4'he):(1'h0)] wire180;
  wire signed [(3'h4):(1'h0)] wire179;
  wire signed [(4'hd):(1'h0)] wire178;
  wire signed [(3'h6):(1'h0)] wire173;
  wire signed [(4'hb):(1'h0)] wire172;
  wire signed [(3'h5):(1'h0)] wire170;
  wire signed [(4'ha):(1'h0)] wire167;
  reg [(4'hc):(1'h0)] reg198 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg197 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg196 = (1'h0);
  reg [(5'h15):(1'h0)] reg195 = (1'h0);
  reg [(4'h9):(1'h0)] reg194 = (1'h0);
  reg [(3'h7):(1'h0)] reg193 = (1'h0);
  reg [(4'hd):(1'h0)] reg192 = (1'h0);
  reg [(5'h14):(1'h0)] reg191 = (1'h0);
  reg [(2'h3):(1'h0)] reg190 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg185 = (1'h0);
  reg [(4'hb):(1'h0)] reg184 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg183 = (1'h0);
  reg [(5'h11):(1'h0)] reg182 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg181 = (1'h0);
  reg [(4'ha):(1'h0)] reg177 = (1'h0);
  reg [(4'h9):(1'h0)] reg176 = (1'h0);
  reg [(2'h2):(1'h0)] reg175 = (1'h0);
  reg [(4'hf):(1'h0)] reg174 = (1'h0);
  reg [(3'h4):(1'h0)] reg171 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg169 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg168 = (1'h0);
  assign y = {wire189,
                 wire188,
                 wire187,
                 wire186,
                 wire180,
                 wire179,
                 wire178,
                 wire173,
                 wire172,
                 wire170,
                 wire167,
                 reg198,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg171,
                 reg169,
                 reg168,
                 (1'h0)};
  assign wire167 = wire166;
  always
    @(posedge clk) begin
      reg168 <= wire165[(4'h8):(1'h1)];
      reg169 <= wire164[(3'h6):(1'h1)];
    end
  assign wire170 = (({$unsigned($signed(wire167))} || (|$signed((wire167 ?
                       reg169 : (8'ha1))))) > (~&wire164[(3'h7):(2'h3)]));
  always
    @(posedge clk) begin
      reg171 <= wire163;
    end
  assign wire172 = $unsigned((~|(!$signed($signed((8'hb4))))));
  assign wire173 = reg169;
  always
    @(posedge clk) begin
      reg174 <= $signed((((8'ha6) ?
              ($signed(reg171) ?
                  $unsigned(reg171) : $unsigned(wire162)) : $unsigned(reg171[(2'h3):(2'h3)])) ?
          (!(reg171[(2'h2):(1'h1)] ^ $signed(wire172))) : (-(((8'hbe) > wire166) ?
              (~(8'ha4)) : $unsigned(wire167)))));
      reg175 <= reg171;
      reg176 <= $signed(reg171[(3'h4):(1'h1)]);
      reg177 <= ($unsigned((wire167 >>> (~|(reg168 ^~ wire166)))) == (~&$signed(({reg174,
              wire170} ?
          wire167 : (&reg168)))));
    end
  assign wire178 = $signed(wire163);
  assign wire179 = {(+reg171[(2'h3):(1'h1)])};
  assign wire180 = $unsigned(wire164[(2'h2):(2'h2)]);
  always
    @(posedge clk) begin
      reg181 <= (wire178[(2'h2):(1'h1)] ?
          $unsigned($unsigned($signed(wire180[(1'h1):(1'h0)]))) : $signed((($unsigned(reg176) ?
                  $unsigned(reg171) : ((8'ha3) - reg168)) ?
              ((^wire170) || reg175[(2'h2):(1'h0)]) : $signed($signed(reg175)))));
      reg182 <= ($unsigned($signed(((reg181 ~^ (8'hb5)) ^ reg175))) | ((^~wire170) ?
          $signed(reg168[(3'h5):(3'h4)]) : $signed($unsigned((reg168 >= wire173)))));
      reg183 <= ({$unsigned(wire178[(1'h1):(1'h0)]), (7'h43)} < wire163);
      reg184 <= (~|(+(!(wire162 || ((7'h44) ? wire170 : reg182)))));
      reg185 <= (reg168 ?
          (wire180[(3'h4):(3'h4)] > ($unsigned(((8'h9f) ? reg168 : reg168)) ?
              $unsigned({reg183}) : (+$unsigned(reg181)))) : ((~&reg183[(4'h8):(3'h6)]) * (^wire172)));
    end
  assign wire186 = {$signed(reg169), reg177[(3'h5):(2'h3)]};
  assign wire187 = wire173[(1'h1):(1'h1)];
  assign wire188 = wire166[(1'h1):(1'h0)];
  assign wire189 = reg185;
  always
    @(posedge clk) begin
      reg190 <= reg174[(3'h6):(3'h5)];
      if ((+{$signed(reg171[(2'h3):(1'h1)]),
          ((!(wire186 | wire166)) >= {$signed(wire173)})}))
        begin
          reg191 <= {reg185[(1'h1):(1'h1)], wire187};
          reg192 <= (^~{wire189[(3'h5):(1'h0)],
              (-($unsigned(wire189) == (wire189 * wire167)))});
          if (($unsigned(wire166) ?
              $signed(wire189) : ($unsigned((~&reg177[(4'h9):(4'h9)])) ?
                  reg174[(4'he):(3'h6)] : $unsigned(reg182[(4'hd):(4'hb)]))))
            begin
              reg193 <= ({(((|reg175) >>> $signed((8'hbe))) ?
                      (^(^wire164)) : $signed(wire164[(4'ha):(4'h9)])),
                  (wire180[(2'h3):(2'h2)] && wire188)} & (~|$signed(reg184)));
              reg194 <= ($unsigned((({(8'had)} ? {wire163} : reg185) ?
                      (~&reg182) : ($signed(wire162) >>> $signed((8'hb3))))) ?
                  {$unsigned($unsigned((reg190 ?
                          wire179 : wire179)))} : (reg181[(2'h3):(1'h1)] ?
                      (+reg184) : reg177));
            end
          else
            begin
              reg193 <= (^~reg191);
            end
          reg195 <= reg182;
        end
      else
        begin
          if ($unsigned(wire172))
            begin
              reg191 <= (+($signed($unsigned($unsigned(reg185))) ?
                  $unsigned($signed((~^wire162))) : (wire187[(5'h12):(5'h12)] ?
                      (8'h9f) : reg193)));
              reg192 <= $signed((^~reg185[(4'he):(4'hc)]));
            end
          else
            begin
              reg191 <= reg177;
              reg192 <= $unsigned(({(^reg191)} + $unsigned(((reg181 ^ reg193) <= {(8'ha0),
                  reg169}))));
            end
          reg193 <= {$signed(((^reg175) == $unsigned((wire173 ?
                  wire180 : reg185)))),
              $signed(({$signed(wire179), (+reg177)} ?
                  $unsigned((reg176 ? reg177 : reg174)) : ((reg183 & reg175) ?
                      $unsigned(wire164) : reg192)))};
          if ((~&$signed($unsigned(($signed(wire166) ? wire173 : wire167)))))
            begin
              reg194 <= $signed(reg184);
              reg195 <= $signed({$signed($signed((wire178 || wire172))),
                  $unsigned((reg185 && (wire187 ? wire164 : wire167)))});
              reg196 <= (($unsigned((reg183[(2'h2):(1'h1)] >= $signed(wire172))) ?
                  ($signed((reg193 - reg174)) <= $signed((wire173 || (8'h9f)))) : $unsigned($unsigned((~|reg183)))) >= wire167[(4'h9):(3'h6)]);
              reg197 <= (~&$unsigned(wire165[(1'h1):(1'h1)]));
            end
          else
            begin
              reg194 <= {{$signed($unsigned(reg192))}};
            end
        end
      reg198 <= $unsigned({reg174, (~reg182[(1'h1):(1'h0)])});
    end
endmodule

module module146  (y, clk, wire151, wire150, wire149, wire148, wire147);
  output wire [(32'h54):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire151;
  input wire signed [(3'h4):(1'h0)] wire150;
  input wire [(5'h13):(1'h0)] wire149;
  input wire [(3'h7):(1'h0)] wire148;
  input wire signed [(5'h10):(1'h0)] wire147;
  wire signed [(4'h9):(1'h0)] wire158;
  wire [(4'hf):(1'h0)] wire157;
  wire signed [(5'h12):(1'h0)] wire156;
  wire [(3'h4):(1'h0)] wire155;
  wire [(5'h10):(1'h0)] wire154;
  wire [(5'h11):(1'h0)] wire153;
  wire [(3'h4):(1'h0)] wire152;
  assign y = {wire158,
                 wire157,
                 wire156,
                 wire155,
                 wire154,
                 wire153,
                 wire152,
                 (1'h0)};
  assign wire152 = ((($unsigned((wire150 ? wire151 : wire148)) ?
                       $unsigned((wire148 ?
                           wire151 : wire147)) : (8'hbe)) >>> wire151[(3'h5):(2'h2)]) == wire149[(3'h5):(2'h3)]);
  assign wire153 = $signed($unsigned(wire150));
  assign wire154 = (((8'hb6) || ((8'ha2) && wire152)) < $unsigned((~^(~^(wire151 == wire152)))));
  assign wire155 = $unsigned(wire148[(3'h5):(3'h5)]);
  assign wire156 = wire149[(2'h2):(1'h1)];
  assign wire157 = ($unsigned((^$unsigned(((8'ha5) ?
                       wire150 : wire151)))) & {(!wire152[(1'h0):(1'h0)]),
                       (|wire150)});
  assign wire158 = (8'hb4);
endmodule
