VCD = tb_top.vcd
TOP_MODULE = tb_top
SIM_FILE = tb_top
TESTBENCH_SOURCES = tb_top.v
VERILOG_SOURCES = \
	../src/top.v \
	../src/reset_timer.v

include common.mak
