============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 00:00:41 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 1111001110110111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=1,BUS_CTRL_NUM=20,BUS_WIDTH='{32'sb01000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=42) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=42) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=1,BUS_CTRL_NUM=20,BUS_WIDTH='{32'sb01000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=1,BUS_CTRL_NUM=20,BUS_WIDTH='{32'sb01000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=1,BUS_CTRL_NUM=20,BUS_WIDTH='{32'sb01000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=42)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=42)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=1,BUS_CTRL_NUM=20,BUS_WIDTH='{32'sb01000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=1,BUS_CTRL_NUM=20,BUS_WIDTH='{32'sb01000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1634/7 useful/useless nets, 943/2 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-1032 : 1499/2 useful/useless nets, 808/2 useful/useless insts
SYN-1032 : 1479/20 useful/useless nets, 1176/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 186 better
SYN-1014 : Optimize round 2
SYN-1032 : 1361/15 useful/useless nets, 1058/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1665/2 useful/useless nets, 1365/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 121 (3.96), #lev = 5 (1.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 147 (3.85), #lev = 4 (1.99)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 286 instances into 147 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 183 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.368642s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (65.1%)

RUN-1004 : used memory is 143 MB, reserved memory is 110 MB, peak memory is 144 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (103 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 983 instances
RUN-0007 : 412 luts, 392 seqs, 92 mslices, 56 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1294 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 785 nets have 2 pins
RUN-1001 : 378 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     234     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     150     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 981 instances, 412 luts, 392 seqs, 148 slices, 22 macros(148 instances: 92 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 314123
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 981.
PHY-3001 : End clustering;  0.000065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 204411, overlap = 27
PHY-3002 : Step(2): len = 137988, overlap = 27
PHY-3002 : Step(3): len = 94989.9, overlap = 27
PHY-3002 : Step(4): len = 74242.1, overlap = 22.5
PHY-3002 : Step(5): len = 66893.1, overlap = 24.75
PHY-3002 : Step(6): len = 56225.3, overlap = 24.75
PHY-3002 : Step(7): len = 52996.8, overlap = 22.5
PHY-3002 : Step(8): len = 45743.4, overlap = 22.5
PHY-3002 : Step(9): len = 43508.2, overlap = 22.5
PHY-3002 : Step(10): len = 40850.4, overlap = 22.5
PHY-3002 : Step(11): len = 39888.7, overlap = 22.5
PHY-3002 : Step(12): len = 37397, overlap = 22.5
PHY-3002 : Step(13): len = 34019.3, overlap = 22.5
PHY-3002 : Step(14): len = 33562.8, overlap = 25.25
PHY-3002 : Step(15): len = 31638.4, overlap = 25.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.31267e-06
PHY-3002 : Step(16): len = 33731.6, overlap = 25.3125
PHY-3002 : Step(17): len = 33848.6, overlap = 25.375
PHY-3002 : Step(18): len = 33797.4, overlap = 23.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66253e-05
PHY-3002 : Step(19): len = 35613.2, overlap = 20.75
PHY-3002 : Step(20): len = 35756.5, overlap = 20.75
PHY-3002 : Step(21): len = 35371.4, overlap = 20.75
PHY-3002 : Step(22): len = 35155.6, overlap = 20.875
PHY-3002 : Step(23): len = 35171.3, overlap = 20.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.32507e-05
PHY-3002 : Step(24): len = 36211.5, overlap = 20.875
PHY-3002 : Step(25): len = 36433.2, overlap = 20.875
PHY-3002 : Step(26): len = 36489.1, overlap = 20.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.65014e-05
PHY-3002 : Step(27): len = 37061.2, overlap = 20.875
PHY-3002 : Step(28): len = 37162, overlap = 20.875
PHY-3002 : Step(29): len = 37273.6, overlap = 20.75
PHY-3002 : Step(30): len = 37284.1, overlap = 20.6875
PHY-3002 : Step(31): len = 37620.7, overlap = 20.6875
PHY-3002 : Step(32): len = 38701.6, overlap = 14
PHY-3002 : Step(33): len = 38730.1, overlap = 14
PHY-3002 : Step(34): len = 36958.4, overlap = 18.5
PHY-3002 : Step(35): len = 36452.4, overlap = 18.375
PHY-3002 : Step(36): len = 35751.9, overlap = 16
PHY-3002 : Step(37): len = 35688.2, overlap = 16
PHY-3002 : Step(38): len = 35931.6, overlap = 15.8125
PHY-3002 : Step(39): len = 35969.4, overlap = 15.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000133003
PHY-3002 : Step(40): len = 36070, overlap = 15.75
PHY-3002 : Step(41): len = 36078.7, overlap = 15.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000266006
PHY-3002 : Step(42): len = 36159, overlap = 15.75
PHY-3002 : Step(43): len = 36162.7, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016805s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(44): len = 41946.6, overlap = 8.34375
PHY-3002 : Step(45): len = 41824.6, overlap = 8.4375
PHY-3002 : Step(46): len = 39498.9, overlap = 6.65625
PHY-3002 : Step(47): len = 39279.1, overlap = 4.59375
PHY-3002 : Step(48): len = 37029.6, overlap = 5.375
PHY-3002 : Step(49): len = 36731.9, overlap = 11.0625
PHY-3002 : Step(50): len = 35025.6, overlap = 13.0312
PHY-3002 : Step(51): len = 34837.9, overlap = 13
PHY-3002 : Step(52): len = 33958.6, overlap = 12.5312
PHY-3002 : Step(53): len = 33661.9, overlap = 12.2188
PHY-3002 : Step(54): len = 33233.5, overlap = 12.7188
PHY-3002 : Step(55): len = 32893.4, overlap = 13.4062
PHY-3002 : Step(56): len = 32415.3, overlap = 13.9062
PHY-3002 : Step(57): len = 32407.3, overlap = 14.7188
PHY-3002 : Step(58): len = 32386.9, overlap = 19.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000180669
PHY-3002 : Step(59): len = 32545.7, overlap = 12.9688
PHY-3002 : Step(60): len = 32660.7, overlap = 12.9688
PHY-3002 : Step(61): len = 33086.6, overlap = 13.5625
PHY-3002 : Step(62): len = 33070.9, overlap = 13.2188
PHY-3002 : Step(63): len = 32128.7, overlap = 13.4062
PHY-3002 : Step(64): len = 32128.7, overlap = 13.4062
PHY-3002 : Step(65): len = 31982.4, overlap = 12.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000361339
PHY-3002 : Step(66): len = 31897.2, overlap = 13.0625
PHY-3002 : Step(67): len = 32055.2, overlap = 13.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30497e-05
PHY-3002 : Step(68): len = 32780.8, overlap = 39.5
PHY-3002 : Step(69): len = 32780.8, overlap = 39.5
PHY-3002 : Step(70): len = 32403.8, overlap = 36.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60994e-05
PHY-3002 : Step(71): len = 33694.6, overlap = 27.4062
PHY-3002 : Step(72): len = 33972.7, overlap = 26.2812
PHY-3002 : Step(73): len = 34009, overlap = 25.7188
PHY-3002 : Step(74): len = 33637.8, overlap = 26.4375
PHY-3002 : Step(75): len = 33620.9, overlap = 26.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.21988e-05
PHY-3002 : Step(76): len = 33429.5, overlap = 25.6875
PHY-3002 : Step(77): len = 33429.5, overlap = 25.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104398
PHY-3002 : Step(78): len = 33980.8, overlap = 23.375
PHY-3002 : Step(79): len = 33980.8, overlap = 23.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 60.34 peak overflow 2.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39032, over cnt = 103(0%), over = 446, worst = 18
PHY-1001 : End global iterations;  0.095968s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.3%)

PHY-1001 : Congestion index: top1 = 29.85, top5 = 15.13, top10 = 9.46, top15 = 6.83.
PHY-1001 : End incremental global routing;  0.162885s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4950, tnet num: 1292, tinst num: 981, tnode num: 6435, tedge num: 8279.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.177814s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.362745s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (64.6%)

OPT-1001 : Current memory(MB): used = 194, reserve = 160, peak = 194.
OPT-1001 : End physical optimization;  0.377932s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (62.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 412 LUT to BLE ...
SYN-4008 : Packed 412 LUT and 203 SEQ to BLE.
SYN-4003 : Packing 189 remaining SEQ's ...
SYN-4005 : Packed 90 SEQ with LUT/SLICE
SYN-4006 : 134 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 511/824 primitive instances ...
PHY-3001 : End packing;  0.045120s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 468 instances
RUN-1001 : 218 mslices, 219 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1096 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 574 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 466 instances, 437 slices, 22 macros(148 instances: 92 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 33851.4, Over = 32.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.37133e-05
PHY-3002 : Step(80): len = 33490.1, overlap = 34.25
PHY-3002 : Step(81): len = 33548.4, overlap = 33.5
PHY-3002 : Step(82): len = 33341.7, overlap = 32.25
PHY-3002 : Step(83): len = 33341.7, overlap = 32.25
PHY-3002 : Step(84): len = 33105.4, overlap = 31.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.74265e-05
PHY-3002 : Step(85): len = 33413, overlap = 30
PHY-3002 : Step(86): len = 33413, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.4853e-05
PHY-3002 : Step(87): len = 34199.2, overlap = 27.25
PHY-3002 : Step(88): len = 34335.2, overlap = 27
PHY-3002 : Step(89): len = 34558.9, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.253399s wall, 0.031250s user + 0.156250s system = 0.187500s CPU (74.0%)

PHY-3001 : Trial Legalized: Len = 44609.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0036216
PHY-3002 : Step(90): len = 43189, overlap = 0.75
PHY-3002 : Step(91): len = 41222, overlap = 6
PHY-3002 : Step(92): len = 38299.5, overlap = 8.5
PHY-3002 : Step(93): len = 37796.2, overlap = 11
PHY-3002 : Step(94): len = 37302.4, overlap = 10.25
PHY-3002 : Step(95): len = 37144.2, overlap = 10.25
PHY-3002 : Step(96): len = 36881.2, overlap = 11
PHY-3002 : Step(97): len = 36803.5, overlap = 11.25
PHY-3002 : Step(98): len = 36491.5, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00638968
PHY-3002 : Step(99): len = 36515.2, overlap = 12.75
PHY-3002 : Step(100): len = 36477.5, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40936.1, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006819s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (229.1%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 41164.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 75/1096.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48648, over cnt = 94(0%), over = 154, worst = 9
PHY-1002 : len = 49520, over cnt = 43(0%), over = 60, worst = 4
PHY-1002 : len = 50160, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 50296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 50296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.188399s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (24.9%)

PHY-1001 : Congestion index: top1 = 24.42, top5 = 17.03, top10 = 12.38, top15 = 9.27.
PHY-1001 : End incremental global routing;  0.259443s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (42.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4255, tnet num: 1094, tinst num: 466, tnode num: 5366, tedge num: 7457.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.204311s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (53.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.484818s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (45.1%)

OPT-1001 : Current memory(MB): used = 196, reserve = 163, peak = 196.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001868s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (836.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 910/1096.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.42, top5 = 17.03, top10 = 12.38, top15 = 9.27.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.573535s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (49.0%)

RUN-1003 : finish command "place" in  5.889895s wall, 1.546875s user + 1.046875s system = 2.593750s CPU (44.0%)

RUN-1004 : used memory is 179 MB, reserved memory is 145 MB, peak memory is 198 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 468 instances
RUN-1001 : 218 mslices, 219 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1096 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 574 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4255, tnet num: 1094, tinst num: 466, tnode num: 5366, tedge num: 7457.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 218 mslices, 219 lslices, 18 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 554 clock pins, and constraint 1111 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48184, over cnt = 91(0%), over = 153, worst = 9
PHY-1002 : len = 49112, over cnt = 35(0%), over = 45, worst = 4
PHY-1002 : len = 49664, over cnt = 3(0%), over = 5, worst = 3
PHY-1002 : len = 49744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.176440s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (17.7%)

PHY-1001 : Congestion index: top1 = 24.09, top5 = 16.99, top10 = 12.28, top15 = 9.16.
PHY-1001 : End global routing;  0.240406s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (26.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 226, reserve = 193, peak = 238.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 491, reserve = 462, peak = 491.
PHY-1001 : End build detailed router design. 4.262240s wall, 3.546875s user + 0.062500s system = 3.609375s CPU (84.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 17728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.447949s wall, 1.125000s user + 0.125000s system = 1.250000s CPU (86.3%)

PHY-1001 : Current memory(MB): used = 524, reserve = 496, peak = 524.
PHY-1001 : End phase 1; 1.459881s wall, 1.125000s user + 0.125000s system = 1.250000s CPU (85.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 141160, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 524, reserve = 496, peak = 524.
PHY-1001 : End initial routed; 4.666479s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (67.0%)

PHY-1001 : Current memory(MB): used = 524, reserve = 496, peak = 524.
PHY-1001 : End phase 2; 4.666544s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (67.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 141128, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.029716s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.145197s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.9%)

PHY-1001 : Current memory(MB): used = 536, reserve = 508, peak = 536.
PHY-1001 : End phase 3; 0.309009s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (70.8%)

PHY-1003 : Routed, final wirelength = 141128
PHY-1001 : Current memory(MB): used = 536, reserve = 508, peak = 536.
PHY-1001 : End export database. 0.015896s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.992190s wall, 8.234375s user + 0.234375s system = 8.468750s CPU (77.0%)

RUN-1003 : finish command "route" in  11.541336s wall, 8.468750s user + 0.265625s system = 8.734375s CPU (75.7%)

RUN-1004 : used memory is 468 MB, reserved memory is 440 MB, peak memory is 536 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      728   out of  19600    3.71%
#reg                      413   out of  19600    2.11%
#le                       827
  #lut only               414   out of    827   50.06%
  #reg only                99   out of    827   11.97%
  #lut&reg                314   out of    827   37.97%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                   Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di             210
#2        config_inst_syn_9    GCLK               config             config_inst.jtck         60
#3        adc/clk_adc          GCLK               mslice             type/a_b[7]_syn_20.q0    7


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |827    |580     |148     |428     |8       |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  anjian_list                       |anjian         |41     |33      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |146    |80      |45      |59      |4       |0       |
|    fifo_list                       |fifo           |108    |51      |36      |47      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |54     |48      |6       |34      |0       |0       |
|  tx                                |uart_tx        |83     |61      |8       |37      |0       |0       |
|  type                              |type_choice    |125    |117     |8       |66      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |364    |227     |75      |182     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |364    |227     |75      |182     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |104    |58      |0       |98      |0       |0       |
|        reg_inst                    |register       |102    |56      |0       |96      |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |260    |169     |75      |84      |0       |0       |
|        bus_inst                    |bus_top        |24     |14      |10      |7       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |24     |14      |10      |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |142    |109     |33      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       556   
    #2         2       257   
    #3         3        80   
    #4         4        49   
    #5        5-10      96   
    #6       11-50      25   
    #7       51-100     2    
  Average     2.67           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 3fde2c41d368c70d621caf00435f6218a11e354803618fe0342f7faa2ce1a56d -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 466
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1096, pip num: 9959
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1217 valid insts, and 27820 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010000111111001110110111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.290871s wall, 12.859375s user + 0.171875s system = 13.031250s CPU (396.0%)

RUN-1004 : used memory is 471 MB, reserved memory is 445 MB, peak memory is 672 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_000041.log"
