// Seed: 2818125555
module module_0 #(
    parameter id_3 = 32'd20
) (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire _id_3, id_4;
  logic [id_3 : 1] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd8,
    parameter id_7 = 32'd58
) (
    output wire id_0,
    input  tri1 _id_1,
    output tri1 id_2,
    output tri  id_3
);
  wire [-1 : -1  &  id_1] id_5 = id_1;
  logic id_6;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
  parameter id_7 = 1 == 1;
  wire ["" >  -1 'b0 : id_7] id_8 = !-1;
endmodule
