git clone --depth 1 --no-tags https://github.com/euclidone/cs3650_project1.git f:/verilog_sva_gh_scraper/data/full_repos/566470554
git clone --depth 1 --no-tags https://github.com/HuseyinEmreAksoy/Kernel_Image_Processing.git f:/verilog_sva_gh_scraper/data/full_repos/566474282
git clone --depth 1 --no-tags https://github.com/Tigerfriend1/Automatic-Traffic-System.git f:/verilog_sva_gh_scraper/data/full_repos/565334726
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-power.git f:/verilog_sva_gh_scraper/data/full_repos/564043144
git clone --depth 1 --no-tags https://github.com/HimanshuPandey09/ParameterizedCarryIncrementAdderwithVariableGroupSize.git f:/verilog_sva_gh_scraper/data/full_repos/564130847
git clone --depth 1 --no-tags https://github.com/Sai-Pranav2503/Verilog_Stuff.git f:/verilog_sva_gh_scraper/data/full_repos/569832627
git clone --depth 1 --no-tags https://github.com/deepsita/AXPOS.git f:/verilog_sva_gh_scraper/data/full_repos/569691812
git clone --depth 1 --no-tags https://github.com/ashikurrahmanbhuiyan/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/569261427
git clone --depth 1 --no-tags https://github.com/Zh0uzZ/fft_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/570522966
git clone --depth 1 --no-tags https://github.com/YangZiyi121/SimpleTest_Tcp-ip-stack.git f:/verilog_sva_gh_scraper/data/full_repos/570053933
git clone --depth 1 --no-tags https://github.com/swpang/number-baseball-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/568917163
git clone --depth 1 --no-tags https://github.com/Brayanjoya/FroggerSED.git f:/verilog_sva_gh_scraper/data/full_repos/569046556
git clone --depth 1 --no-tags https://github.com/ohsolution/LogicCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/569687397
git clone --depth 1 --no-tags https://github.com/PenguinX7/FP162INT8.git f:/verilog_sva_gh_scraper/data/full_repos/570520851
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/Traffic_light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/566320166
git clone --depth 1 --no-tags https://github.com/Melfes233/lab-digital-logic.git f:/verilog_sva_gh_scraper/data/full_repos/567253508
git clone --depth 1 --no-tags https://github.com/Jovanney/Microwave_oven_controller.git f:/verilog_sva_gh_scraper/data/full_repos/567831288
git clone --depth 1 --no-tags https://github.com/GnarlyMshtep/verilog_binary_refinement.git f:/verilog_sva_gh_scraper/data/full_repos/567575977
git clone --depth 1 --no-tags https://github.com/PrasunDatta/4-bit-PC-Using-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/567404914
git clone --depth 1 --no-tags https://github.com/YusukeSuzuki160/FPGA_VoiceChanger.git f:/verilog_sva_gh_scraper/data/full_repos/564305706
git clone --depth 1 --no-tags https://github.com/AndreMorenoGoveia/SistemasDigitais1.git f:/verilog_sva_gh_scraper/data/full_repos/569494330
git clone --depth 1 --no-tags https://github.com/Gowthamsiva1506/SPI-IP-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/569834966
git clone --depth 1 --no-tags https://github.com/RAHULSG99/ACA-VERILOG-ASSIGNMENT.git f:/verilog_sva_gh_scraper/data/full_repos/569758891
git clone --depth 1 --no-tags https://github.com/Nagarjun444/Boolen-function.git f:/verilog_sva_gh_scraper/data/full_repos/570643473
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project_inverter.git f:/verilog_sva_gh_scraper/data/full_repos/570226709
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project_ising.git f:/verilog_sva_gh_scraper/data/full_repos/570231226
git clone --depth 1 --no-tags https://github.com/RW9UAO/zx_vga_scandoubler.git f:/verilog_sva_gh_scraper/data/full_repos/570206095
git clone --depth 1 --no-tags https://github.com/matanlaviv98/LearningNandToTetris.git f:/verilog_sva_gh_scraper/data/full_repos/570279816
git clone --depth 1 --no-tags https://github.com/guaihaizzz/-.git f:/verilog_sva_gh_scraper/data/full_repos/570355713
git clone --depth 1 --no-tags https://github.com/hyogyeom/Mini_Buzzer.git f:/verilog_sva_gh_scraper/data/full_repos/566152210
git clone --depth 1 --no-tags https://github.com/Janavind/pico.git f:/verilog_sva_gh_scraper/data/full_repos/569035866
git clone --depth 1 --no-tags https://github.com/Zh0uzZ/fft_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/566605221
git clone --depth 1 --no-tags https://github.com/KamikazeVildsvin/mixed_signal.git f:/verilog_sva_gh_scraper/data/full_repos/566710209
git clone --depth 1 --no-tags https://github.com/Bun-chan/MajorityVoteVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/568324817
git clone --depth 1 --no-tags https://github.com/xuy50/550_processor.git f:/verilog_sva_gh_scraper/data/full_repos/564873302
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/FFT-implementation-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565074794
git clone --depth 1 --no-tags https://github.com/SwojanDatta/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565075428
git clone --depth 1 --no-tags https://github.com/GModule/jailout.git f:/verilog_sva_gh_scraper/data/full_repos/565608118
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/lsi_imregion_max.git f:/verilog_sva_gh_scraper/data/full_repos/567094426
git clone --depth 1 --no-tags https://github.com/koheian/cravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/567189019
git clone --depth 1 --no-tags https://github.com/wei-zhanpeng/fhm_ps.git f:/verilog_sva_gh_scraper/data/full_repos/563720908
git clone --depth 1 --no-tags https://github.com/Tafhimbn/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/564155075
git clone --depth 1 --no-tags https://github.com/nagasamudramkarthik/221-mem-project.git f:/verilog_sva_gh_scraper/data/full_repos/565527652
git clone --depth 1 --no-tags https://github.com/anonmw/CMPE299.git f:/verilog_sva_gh_scraper/data/full_repos/564871389
git clone --depth 1 --no-tags https://github.com/averageFOSSenjoyer/s2vFish.git f:/verilog_sva_gh_scraper/data/full_repos/564939534
git clone --depth 1 --no-tags https://github.com/achakrabor24/552-phase-2.git f:/verilog_sva_gh_scraper/data/full_repos/564912897
git clone --depth 1 --no-tags https://github.com/arshini-g/Y86-64-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/564427464
git clone --depth 1 --no-tags https://github.com/avb6403/CPET_561_GIT.git f:/verilog_sva_gh_scraper/data/full_repos/564963681
git clone --depth 1 --no-tags https://github.com/Aymane-Aeris-El-Asslouj/ECE369_competition_winner_FPGA_multicore_processor.git f:/verilog_sva_gh_scraper/data/full_repos/569569663
git clone --depth 1 --no-tags https://github.com/Coooookie0913/CO.git f:/verilog_sva_gh_scraper/data/full_repos/566801312
git clone --depth 1 --no-tags https://github.com/JimHui0/Timing_Circuit_hw02.git f:/verilog_sva_gh_scraper/data/full_repos/565406479
git clone --depth 1 --no-tags https://github.com/runyaliu22/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/564475626
git clone --depth 1 --no-tags https://github.com/JomarcJSilos/ConversionCounter.git f:/verilog_sva_gh_scraper/data/full_repos/564528811
git clone --depth 1 --no-tags https://github.com/yaagna/Verilog-programs.git f:/verilog_sva_gh_scraper/data/full_repos/564443334
git clone --depth 1 --no-tags https://github.com/NoahJongeling/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/564026079
git clone --depth 1 --no-tags https://github.com/xu842251462/EC605_lab5.git f:/verilog_sva_gh_scraper/data/full_repos/565204236
git clone --depth 1 --no-tags https://github.com/Dobios/RaytracingAccelerator.git f:/verilog_sva_gh_scraper/data/full_repos/565176735
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec11-sys.git f:/verilog_sva_gh_scraper/data/full_repos/564899806
git clone --depth 1 --no-tags https://github.com/pavan-kalyan-durga/task-vs-function-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565140221
git clone --depth 1 --no-tags https://github.com/TomKeddie/tinytapeout-2022-2a.git f:/verilog_sva_gh_scraper/data/full_repos/564993443
git clone --depth 1 --no-tags https://github.com/hyogyeom/Mini_FND.git f:/verilog_sva_gh_scraper/data/full_repos/566152695
git clone --depth 1 --no-tags https://github.com/subodhstha/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/566197018
git clone --depth 1 --no-tags https://github.com/ManyaDasari/Image-Processing-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/563703827
git clone --depth 1 --no-tags https://github.com/D-girl-11t/Project2022.git f:/verilog_sva_gh_scraper/data/full_repos/563659969
git clone --depth 1 --no-tags https://github.com/aryad03/Cache_Project_CSN221.git f:/verilog_sva_gh_scraper/data/full_repos/563855941
git clone --depth 1 --no-tags https://github.com/glovermart/Design-of-Integrated-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/566949149
git clone --depth 1 --no-tags https://github.com/violapterin/verilog-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/567991297
git clone --depth 1 --no-tags https://github.com/davedavido/Schaltkreisentwurf.git f:/verilog_sva_gh_scraper/data/full_repos/565875952
git clone --depth 1 --no-tags https://github.com/claireseidel/FPGA-based-Ultrasound-Beamformer-.git f:/verilog_sva_gh_scraper/data/full_repos/565883357
git clone --depth 1 --no-tags https://github.com/tomverbeure/yosys_techmap_blog.git f:/verilog_sva_gh_scraper/data/full_repos/568021440
git clone --depth 1 --no-tags https://github.com/vele-mrs/fpga-tutorial-3a.git f:/verilog_sva_gh_scraper/data/full_repos/567964596
git clone --depth 1 --no-tags https://github.com/RyangogogoW/EECS2021Lab.git f:/verilog_sva_gh_scraper/data/full_repos/568919851
git clone --depth 1 --no-tags https://github.com/SpenceJohnstonProjects/Verilog_up_down_counter_seven_segment.git f:/verilog_sva_gh_scraper/data/full_repos/568999919
git clone --depth 1 --no-tags https://github.com/Dragonrock/cpu-mips32.git f:/verilog_sva_gh_scraper/data/full_repos/569004027
git clone --depth 1 --no-tags https://github.com/ruchit-422/ES203-Digital-Systems-Project-Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/567455251
git clone --depth 1 --no-tags https://github.com/RyanMPrice/Trollo.git f:/verilog_sva_gh_scraper/data/full_repos/566549752
git clone --depth 1 --no-tags https://github.com/schang412/ee203_proj.git f:/verilog_sva_gh_scraper/data/full_repos/569543966
git clone --depth 1 --no-tags https://github.com/noemiabril/Arcade-TimePilot84_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/569224466
git clone --depth 1 --no-tags https://github.com/subash92-16/universal_shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/566865801
git clone --depth 1 --no-tags https://github.com/jasteve4/MicroMotorSequencerGL180.git f:/verilog_sva_gh_scraper/data/full_repos/566569827
git clone --depth 1 --no-tags https://github.com/xiaoniaogangsi/final_project.git f:/verilog_sva_gh_scraper/data/full_repos/566696696
git clone --depth 1 --no-tags https://github.com/DTongTong/Computer_Arc.git f:/verilog_sva_gh_scraper/data/full_repos/567088274
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/Code_Coverage.git f:/verilog_sva_gh_scraper/data/full_repos/570049958
git clone --depth 1 --no-tags https://github.com/ikramerekabi/Pipelined_RiscV_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/569417062
git clone --depth 1 --no-tags https://github.com/Btremaine/bldc1_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/569789451
git clone --depth 1 --no-tags https://github.com/abdallahadel25/8-bit-computer.git f:/verilog_sva_gh_scraper/data/full_repos/566783758
git clone --depth 1 --no-tags https://github.com/Willlum/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/570667186
git clone --depth 1 --no-tags https://github.com/yyu233/Hardware_InputFIFO_OutputFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/570296667
git clone --depth 1 --no-tags https://github.com/mdaly-BlueSpec/CertusPro-NX-DDR4.git f:/verilog_sva_gh_scraper/data/full_repos/568835968
git clone --depth 1 --no-tags https://github.com/balaji-venkatesh/ece352-project.git f:/verilog_sva_gh_scraper/data/full_repos/568950599
git clone --depth 1 --no-tags https://github.com/lucamabate/Seven-Segment-Display.git f:/verilog_sva_gh_scraper/data/full_repos/569437133
git clone --depth 1 --no-tags https://github.com/RoanR/University-Work.git f:/verilog_sva_gh_scraper/data/full_repos/569236200
git clone --depth 1 --no-tags https://github.com/LiyCg/single-cycle-simple-proccessor-.git f:/verilog_sva_gh_scraper/data/full_repos/568781315
git clone --depth 1 --no-tags https://github.com/retar-kamuy/script-examples.git f:/verilog_sva_gh_scraper/data/full_repos/569535626
git clone --depth 1 --no-tags https://github.com/kevin1010607/NTHU-2021-Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/569952166
git clone --depth 1 --no-tags https://github.com/PritikaRamu/Computer_Architecture_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/570624512
git clone --depth 1 --no-tags https://github.com/RussellChen1228/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/566752594
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/FIFO_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/566317154
git clone --depth 1 --no-tags https://github.com/ShikharBind/8-Bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/567111499
git clone --depth 1 --no-tags https://github.com/Btremaine/fractional_divide.git f:/verilog_sva_gh_scraper/data/full_repos/569791018
