<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>full_sys</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./full_sys.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./full_sys_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./full_sys.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="CLK_1MHZ::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CLK_26MHZ::work" state="GOOD" type="1"/><module file="hdl\clock_div_1MHZ_100KHZ.v" module_class="HdlModule" name="clock_div_1MHZ_100KHZ" state="GOOD" type="2"/><module file="hdl\clock_div_1MHZ_10HZ.v" module_class="HdlModule" name="clock_div_1MHZ_10HZ" state="GOOD" type="2"/><module file="hdl\clock_div_1MHZ_1KHZ.v" module_class="HdlModule" name="clock_div_1MHZ_1KHZ" state="GOOD" type="2"/><module file="hdl\geig_data_handling.v" module_class="HdlModule" name="geig_data_handling" state="GOOD" type="2"/><module file="hdl\memory_controller.v" module_class="HdlModule" name="memory_controller" state="GOOD" type="2"/><module file="hdl\orbit_control.v" module_class="HdlModule" name="orbit_control" state="GOOD" type="2"/><module file="hdl\read_address_traversal.v" module_class="HdlModule" name="read_address_traversal" state="GOOD" type="2"/><module file="hdl\read_buffer.v" module_class="HdlModule" name="read_buffer" state="GOOD" type="2"/><module file="hdl\reset_pulse.v" module_class="HdlModule" name="reset_pulse" state="GOOD" type="2"/><module file="hdl\sdram_interface.v" module_class="HdlModule" name="sdram_interface" state="GOOD" type="2"/><module file="hdl\SPI_Master.v" module_class="HdlModule" name="spi_master" state="GOOD" type="2"/><module file="hdl\spi_mode_config.v" module_class="HdlModule" name="spi_mode_config" state="GOOD" type="2"/><module file="hdl\test_harness_geiger_stack.v" module_class="HdlModule" name="test_harness_geiger_stack" state="GOOD" type="2"/><module file="hdl\timestamp.v" module_class="HdlModule" name="timestamp" state="GOOD" type="2"/><module file="hdl\write_address_traversal.v" module_class="HdlModule" name="write_address_traversal" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>CLK_48MHZ</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>GEIG_DATA</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESET_IN_L8</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MOSI</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MISO</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D0</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D1</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D2</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D3</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D4</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D5</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D6</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D7</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D8</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D9</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D11</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D12</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D13</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D14</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D15</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_D10</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A2</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A3</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A4</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A5</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A6</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A7</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A8</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A9</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A10</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A12</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_A11</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_BA0</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_BA1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_CKE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_CS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_RAS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_CAS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_WE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_DQML</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDRAM_DQMU</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>