
transmitter_demolition_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097bc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000354  0800995c  0800995c  0000a95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cb0  08009cb0  0000b150  2**0
                  CONTENTS
  4 .ARM          00000008  08009cb0  08009cb0  0000acb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cb8  08009cb8  0000b150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cb8  08009cb8  0000acb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009cbc  08009cbc  0000acbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  08009cc0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021ec  20000150  08009e10  0000b150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000233c  08009e10  0000b33c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b150  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015160  00000000  00000000  0000b180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ed0  00000000  00000000  000202e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  000241b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c56  00000000  00000000  00025228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7c7  00000000  00000000  00025e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017a39  00000000  00000000  00040645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095510  00000000  00000000  0005807e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ed58e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004610  00000000  00000000  000ed5d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000f1be4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009944 	.word	0x08009944

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	08009944 	.word	0x08009944

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000594:	4a21      	ldr	r2, [pc, #132]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <MX_ADC1_Init+0x98>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b8:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005be:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c0:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_ADC1_Init+0xa0>)
 80005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005d0:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005da:	2201      	movs	r2, #1
 80005dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	480e      	ldr	r0, [pc, #56]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005e0:	f000 fea0 	bl	8001324 <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 fae7 	bl	8000bbc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f2:	2301      	movs	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000600:	f001 f854 	bl	80016ac <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800060a:	f000 fad7 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000016c 	.word	0x2000016c
 800061c:	40012000 	.word	0x40012000
 8000620:	0f000001 	.word	0x0f000001

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a17      	ldr	r2, [pc, #92]	@ (80006a0 <HAL_ADC_MspInit+0x7c>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d127      	bne.n	8000696 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800064c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064e:	4a15      	ldr	r2, [pc, #84]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000654:	6453      	str	r3, [r2, #68]	@ 0x44
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800065a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800065e:	613b      	str	r3, [r7, #16]
 8000660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = R8_Pin|R1_Pin|JOY_LEFT_X_Pin|JOY_LEFT_Y_Pin
 800067e:	23cf      	movs	r3, #207	@ 0xcf
 8000680:	617b      	str	r3, [r7, #20]
                          |JOY_RIGHT_X_Pin|JOY_RIGHT_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	2303      	movs	r3, #3
 8000684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <HAL_ADC_MspInit+0x84>)
 8000692:	f001 fbcd 	bl	8001e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	@ 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40012000 	.word	0x40012000
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020000 	.word	0x40020000

080006ac <MX_GPIO_Init>:
        * EXTI
     PB6   ------> I2C1_SCL
     PB7   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000774 <MX_GPIO_Init+0xc8>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a2a      	ldr	r2, [pc, #168]	@ (8000774 <MX_GPIO_Init+0xc8>)
 80006cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d2:	4b28      	ldr	r3, [pc, #160]	@ (8000774 <MX_GPIO_Init+0xc8>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b24      	ldr	r3, [pc, #144]	@ (8000774 <MX_GPIO_Init+0xc8>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a23      	ldr	r2, [pc, #140]	@ (8000774 <MX_GPIO_Init+0xc8>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b21      	ldr	r3, [pc, #132]	@ (8000774 <MX_GPIO_Init+0xc8>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000774 <MX_GPIO_Init+0xc8>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a1c      	ldr	r2, [pc, #112]	@ (8000774 <MX_GPIO_Init+0xc8>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b1a      	ldr	r3, [pc, #104]	@ (8000774 <MX_GPIO_Init+0xc8>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = JOY_LEFT_BTN1_Pin|JOY_LEFT_BTN2_Pin|S5_2_Pin|S2_1_Pin;
 8000716:	f248 1330 	movw	r3, #33072	@ 0x8130
 800071a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071c:	2300      	movs	r3, #0
 800071e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000724:	f107 030c 	add.w	r3, r7, #12
 8000728:	4619      	mov	r1, r3
 800072a:	4813      	ldr	r0, [pc, #76]	@ (8000778 <MX_GPIO_Init+0xcc>)
 800072c:	f001 fb80 	bl	8001e30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_BTN1_Pin|JOY_RIGHT_BTN2_Pin|S0_Pin|S4_1_Pin
 8000730:	f24f 033b 	movw	r3, #61499	@ 0xf03b
 8000734:	60fb      	str	r3, [r7, #12]
                          |S4_2_Pin|S5_1_Pin|S2_2_Pin|S1_1_Pin
                          |S1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	2300      	movs	r3, #0
 800073c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800073e:	f107 030c 	add.w	r3, r7, #12
 8000742:	4619      	mov	r1, r3
 8000744:	480d      	ldr	r0, [pc, #52]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000746:	f001 fb73 	bl	8001e30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800074a:	23c0      	movs	r3, #192	@ 0xc0
 800074c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800074e:	2312      	movs	r3, #18
 8000750:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000752:	2300      	movs	r3, #0
 8000754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000756:	2303      	movs	r3, #3
 8000758:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800075a:	2304      	movs	r3, #4
 800075c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075e:	f107 030c 	add.w	r3, r7, #12
 8000762:	4619      	mov	r1, r3
 8000764:	4805      	ldr	r0, [pc, #20]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000766:	f001 fb63 	bl	8001e30 <HAL_GPIO_Init>

}
 800076a:	bf00      	nop
 800076c:	3720      	adds	r7, #32
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	40023800 	.word	0x40023800
 8000778:	40020000 	.word	0x40020000
 800077c:	40020400 	.word	0x40020400

08000780 <Joystick_Init>:
/**
  * @brief  Initialize joystick module
  * @retval None
  */
void Joystick_Init(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
    // ADC sudah diinisialisasi di MX_ADC1_Init()
    // STM32F4 tidak memerlukan kalibrasi ADC (hanya STM32F3/L4)
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
	...

08000790 <Joystick_ReadChannel>:
  * @brief  Read specific ADC channel
  * @param  channel: ADC channel number
  * @retval 16-bit ADC value (0-4095)
  */
uint16_t Joystick_ReadChannel(uint32_t channel)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 80007a6:	2300      	movs	r3, #0
 80007a8:	83fb      	strh	r3, [r7, #30]

    // Configure channel
    sConfig.Channel = channel;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80007ae:	2301      	movs	r3, #1
 80007b0:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80007b2:	2304      	movs	r3, #4
 80007b4:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) == HAL_OK)
 80007b6:	f107 030c 	add.w	r3, r7, #12
 80007ba:	4619      	mov	r1, r3
 80007bc:	480e      	ldr	r0, [pc, #56]	@ (80007f8 <Joystick_ReadChannel+0x68>)
 80007be:	f000 ff75 	bl	80016ac <HAL_ADC_ConfigChannel>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d111      	bne.n	80007ec <Joystick_ReadChannel+0x5c>
    {
        // Start conversion
        HAL_ADC_Start(&hadc1);
 80007c8:	480b      	ldr	r0, [pc, #44]	@ (80007f8 <Joystick_ReadChannel+0x68>)
 80007ca:	f000 fdef 	bl	80013ac <HAL_ADC_Start>

        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(&hadc1, ADC_TIMEOUT) == HAL_OK)
 80007ce:	2164      	movs	r1, #100	@ 0x64
 80007d0:	4809      	ldr	r0, [pc, #36]	@ (80007f8 <Joystick_ReadChannel+0x68>)
 80007d2:	f000 fed2 	bl	800157a <HAL_ADC_PollForConversion>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d104      	bne.n	80007e6 <Joystick_ReadChannel+0x56>
        {
            // Read value
            adc_value = HAL_ADC_GetValue(&hadc1);
 80007dc:	4806      	ldr	r0, [pc, #24]	@ (80007f8 <Joystick_ReadChannel+0x68>)
 80007de:	f000 ff57 	bl	8001690 <HAL_ADC_GetValue>
 80007e2:	4603      	mov	r3, r0
 80007e4:	83fb      	strh	r3, [r7, #30]
        }

        // Stop ADC
        HAL_ADC_Stop(&hadc1);
 80007e6:	4804      	ldr	r0, [pc, #16]	@ (80007f8 <Joystick_ReadChannel+0x68>)
 80007e8:	f000 fe94 	bl	8001514 <HAL_ADC_Stop>
    }

    return adc_value;
 80007ec:	8bfb      	ldrh	r3, [r7, #30]
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3720      	adds	r7, #32
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	2000016c 	.word	0x2000016c

080007fc <Joystick_Read>:
  * @brief  Read all joystick and potentiometer data
  * @param  data: Pointer to Joystick_Data_t structure
  * @retval None
  */
void Joystick_Read(Joystick_Data_t* data)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
    uint16_t adc_value;

    // Read Left Joystick X (PA2 - ADC_CHANNEL_2)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_2);
 8000804:	2002      	movs	r0, #2
 8000806:	f7ff ffc3 	bl	8000790 <Joystick_ReadChannel>
 800080a:	4603      	mov	r3, r0
 800080c:	81fb      	strh	r3, [r7, #14]
    data->left_x = (uint8_t)(adc_value >> 4); // Convert 12-bit to 8-bit (divide by 16)
 800080e:	89fb      	ldrh	r3, [r7, #14]
 8000810:	091b      	lsrs	r3, r3, #4
 8000812:	b29b      	uxth	r3, r3
 8000814:	b2da      	uxtb	r2, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	701a      	strb	r2, [r3, #0]

    // Read Left Joystick Y (PA3 - ADC_CHANNEL_3)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_3);
 800081a:	2003      	movs	r0, #3
 800081c:	f7ff ffb8 	bl	8000790 <Joystick_ReadChannel>
 8000820:	4603      	mov	r3, r0
 8000822:	81fb      	strh	r3, [r7, #14]
    data->left_y = (uint8_t)(adc_value >> 4);
 8000824:	89fb      	ldrh	r3, [r7, #14]
 8000826:	091b      	lsrs	r3, r3, #4
 8000828:	b29b      	uxth	r3, r3
 800082a:	b2da      	uxtb	r2, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	705a      	strb	r2, [r3, #1]

    // Read Right Joystick X (PA6 - ADC_CHANNEL_6)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_6);
 8000830:	2006      	movs	r0, #6
 8000832:	f7ff ffad 	bl	8000790 <Joystick_ReadChannel>
 8000836:	4603      	mov	r3, r0
 8000838:	81fb      	strh	r3, [r7, #14]
    data->right_x = (uint8_t)(adc_value >> 4);
 800083a:	89fb      	ldrh	r3, [r7, #14]
 800083c:	091b      	lsrs	r3, r3, #4
 800083e:	b29b      	uxth	r3, r3
 8000840:	b2da      	uxtb	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	709a      	strb	r2, [r3, #2]

    // Read Right Joystick Y (PA7 - ADC_CHANNEL_7)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_7);
 8000846:	2007      	movs	r0, #7
 8000848:	f7ff ffa2 	bl	8000790 <Joystick_ReadChannel>
 800084c:	4603      	mov	r3, r0
 800084e:	81fb      	strh	r3, [r7, #14]
    data->right_y = (uint8_t)(adc_value >> 4);
 8000850:	89fb      	ldrh	r3, [r7, #14]
 8000852:	091b      	lsrs	r3, r3, #4
 8000854:	b29b      	uxth	r3, r3
 8000856:	b2da      	uxtb	r2, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	70da      	strb	r2, [r3, #3]

    // Read R8 Potentiometer (PA0 - ADC_CHANNEL_0)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_0);
 800085c:	2000      	movs	r0, #0
 800085e:	f7ff ff97 	bl	8000790 <Joystick_ReadChannel>
 8000862:	4603      	mov	r3, r0
 8000864:	81fb      	strh	r3, [r7, #14]
    data->r8 = (uint8_t)(adc_value >> 4);
 8000866:	89fb      	ldrh	r3, [r7, #14]
 8000868:	091b      	lsrs	r3, r3, #4
 800086a:	b29b      	uxth	r3, r3
 800086c:	b2da      	uxtb	r2, r3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	711a      	strb	r2, [r3, #4]

    // Read R1 Potentiometer (PA1 - ADC_CHANNEL_1)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_1);
 8000872:	2001      	movs	r0, #1
 8000874:	f7ff ff8c 	bl	8000790 <Joystick_ReadChannel>
 8000878:	4603      	mov	r3, r0
 800087a:	81fb      	strh	r3, [r7, #14]
    data->r1 = (uint8_t)(adc_value >> 4);
 800087c:	89fb      	ldrh	r3, [r7, #14]
 800087e:	091b      	lsrs	r3, r3, #4
 8000880:	b29b      	uxth	r3, r3
 8000882:	b2da      	uxtb	r2, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	715a      	strb	r2, [r3, #5]
}
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <LoRa_ConfigureModule>:
/**
  * @brief  Configure LoRa module to channel 2 with optimal settings
  * @retval LoRa_Status_t
  */
static LoRa_Status_t LoRa_ConfigureModule(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
    uint8_t cmd[9];

    // Enter CONFIG mode (M0=0, M1=1)
    LoRa_SetMode(LORA_MODE_CONFIG);
 8000896:	2002      	movs	r0, #2
 8000898:	f000 f84c 	bl	8000934 <LoRa_SetMode>
    HAL_Delay(100);
 800089c:	2064      	movs	r0, #100	@ 0x64
 800089e:	f000 fd1d 	bl	80012dc <HAL_Delay>

    // Build configuration command
    // Format: 0xC0 0x00 0x06 [ADDH] [ADDL] [REG0] [REG1] [REG2] [REG3]
    cmd[0] = 0xC0;  // Write config command
 80008a2:	23c0      	movs	r3, #192	@ 0xc0
 80008a4:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x00;  // Start address
 80008a6:	2300      	movs	r3, #0
 80008a8:	717b      	strb	r3, [r7, #5]
    cmd[2] = 0x06;  // Length
 80008aa:	2306      	movs	r3, #6
 80008ac:	71bb      	strb	r3, [r7, #6]
    cmd[3] = 0x00;  // ADDH (Address High) = 0x00
 80008ae:	2300      	movs	r3, #0
 80008b0:	71fb      	strb	r3, [r7, #7]
    cmd[4] = 0x00;  // ADDL (Address Low) = 0x00 (Broadcast)
 80008b2:	2300      	movs	r3, #0
 80008b4:	723b      	strb	r3, [r7, #8]

    // REG0: UART rate (bits 7-5) + Parity (bits 4-3) + Air rate (bits 2-0)
    // UART 9600 = 011 (0x60), Parity 8N1 = 00 (0x00), Air 62.5k = 101 (0x05)
    cmd[5] = 0x65;  // 0110 0101 = 9600 baud + 8N1 + 62.5kbps
 80008b6:	2365      	movs	r3, #101	@ 0x65
 80008b8:	727b      	strb	r3, [r7, #9]

    cmd[6] = 0xC0;  // REG1: Packet 32 bytes (11) + RSSI off (0) + Power 22dBm (00000)
 80008ba:	23c0      	movs	r3, #192	@ 0xc0
 80008bc:	72bb      	strb	r3, [r7, #10]
    cmd[7] = LORA_CHANNEL;  // REG2: Channel 23 (873.125 MHz)
 80008be:	2317      	movs	r3, #23
 80008c0:	72fb      	strb	r3, [r7, #11]
    cmd[8] = 0x00;  // REG3: Default (RSSI disabled, transparent mode)
 80008c2:	2300      	movs	r3, #0
 80008c4:	733b      	strb	r3, [r7, #12]

    // Send configuration via polling
    if (HAL_UART_Transmit(&huart1, cmd, 9, 1000) != HAL_OK)
 80008c6:	1d39      	adds	r1, r7, #4
 80008c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008cc:	2209      	movs	r2, #9
 80008ce:	480c      	ldr	r0, [pc, #48]	@ (8000900 <LoRa_ConfigureModule+0x70>)
 80008d0:	f003 fb5e 	bl	8003f90 <HAL_UART_Transmit>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d004      	beq.n	80008e4 <LoRa_ConfigureModule+0x54>
    {
        LoRa_SetMode(LORA_MODE_NORMAL);
 80008da:	2000      	movs	r0, #0
 80008dc:	f000 f82a 	bl	8000934 <LoRa_SetMode>
        return LORA_ERROR;
 80008e0:	2301      	movs	r3, #1
 80008e2:	e009      	b.n	80008f8 <LoRa_ConfigureModule+0x68>
    }

    // Wait for module to process
    HAL_Delay(50);
 80008e4:	2032      	movs	r0, #50	@ 0x32
 80008e6:	f000 fcf9 	bl	80012dc <HAL_Delay>

    // Return to NORMAL mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 80008ea:	2000      	movs	r0, #0
 80008ec:	f000 f822 	bl	8000934 <LoRa_SetMode>
    HAL_Delay(50);
 80008f0:	2032      	movs	r0, #50	@ 0x32
 80008f2:	f000 fcf3 	bl	80012dc <HAL_Delay>

    return LORA_OK;
 80008f6:	2300      	movs	r3, #0
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200001b8 	.word	0x200001b8

08000904 <LoRa_Init>:
/**
  * @brief  Initialize LoRa module
  * @retval LoRa_Status_t
  */
LoRa_Status_t LoRa_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
    // Configure module to channel 2 with optimal settings
    LoRa_ConfigureModule();
 8000908:	f7ff ffc2 	bl	8000890 <LoRa_ConfigureModule>

    // Set to Normal mode (M0=0, M1=0) for transmission
    LoRa_SetMode(LORA_MODE_NORMAL);
 800090c:	2000      	movs	r0, #0
 800090e:	f000 f811 	bl	8000934 <LoRa_SetMode>

    // Small delay for module stabilization
    HAL_Delay(10);
 8000912:	200a      	movs	r0, #10
 8000914:	f000 fce2 	bl	80012dc <HAL_Delay>

    tx_complete = true;
 8000918:	4b04      	ldr	r3, [pc, #16]	@ (800092c <LoRa_Init+0x28>)
 800091a:	2201      	movs	r2, #1
 800091c:	701a      	strb	r2, [r3, #0]
    last_tx_timestamp = 0;
 800091e:	4b04      	ldr	r3, [pc, #16]	@ (8000930 <LoRa_Init+0x2c>)
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]

    return LORA_OK;
 8000924:	2300      	movs	r3, #0
}
 8000926:	4618      	mov	r0, r3
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000000 	.word	0x20000000
 8000930:	200001b4 	.word	0x200001b4

08000934 <LoRa_SetMode>:
  * @brief  Set LoRa operating mode via M0 and M1 pins
  * @param  mode: Operating mode
  * @retval None
  */
void LoRa_SetMode(LoRa_Mode_t mode)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	71fb      	strb	r3, [r7, #7]
    switch(mode)
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	2b03      	cmp	r3, #3
 8000942:	d83f      	bhi.n	80009c4 <LoRa_SetMode+0x90>
 8000944:	a201      	add	r2, pc, #4	@ (adr r2, 800094c <LoRa_SetMode+0x18>)
 8000946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800094a:	bf00      	nop
 800094c:	0800095d 	.word	0x0800095d
 8000950:	08000977 	.word	0x08000977
 8000954:	08000991 	.word	0x08000991
 8000958:	080009ab 	.word	0x080009ab
    {
        case LORA_MODE_NORMAL:
            // M0=0, M1=0
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_RESET);
 800095c:	2200      	movs	r2, #0
 800095e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000962:	481c      	ldr	r0, [pc, #112]	@ (80009d4 <LoRa_SetMode+0xa0>)
 8000964:	f001 fc00 	bl	8002168 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800096e:	4819      	ldr	r0, [pc, #100]	@ (80009d4 <LoRa_SetMode+0xa0>)
 8000970:	f001 fbfa 	bl	8002168 <HAL_GPIO_WritePin>
            break;
 8000974:	e026      	b.n	80009c4 <LoRa_SetMode+0x90>

        case LORA_MODE_WOR:
            // M0=1, M1=0
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_SET);
 8000976:	2201      	movs	r2, #1
 8000978:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800097c:	4815      	ldr	r0, [pc, #84]	@ (80009d4 <LoRa_SetMode+0xa0>)
 800097e:	f001 fbf3 	bl	8002168 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_RESET);
 8000982:	2200      	movs	r2, #0
 8000984:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000988:	4812      	ldr	r0, [pc, #72]	@ (80009d4 <LoRa_SetMode+0xa0>)
 800098a:	f001 fbed 	bl	8002168 <HAL_GPIO_WritePin>
            break;
 800098e:	e019      	b.n	80009c4 <LoRa_SetMode+0x90>

        case LORA_MODE_CONFIG:
            // M0=0, M1=1
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000996:	480f      	ldr	r0, [pc, #60]	@ (80009d4 <LoRa_SetMode+0xa0>)
 8000998:	f001 fbe6 	bl	8002168 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_SET);
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009a2:	480c      	ldr	r0, [pc, #48]	@ (80009d4 <LoRa_SetMode+0xa0>)
 80009a4:	f001 fbe0 	bl	8002168 <HAL_GPIO_WritePin>
            break;
 80009a8:	e00c      	b.n	80009c4 <LoRa_SetMode+0x90>

        case LORA_MODE_SLEEP:
            // M0=1, M1=1
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_SET);
 80009aa:	2201      	movs	r2, #1
 80009ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009b0:	4808      	ldr	r0, [pc, #32]	@ (80009d4 <LoRa_SetMode+0xa0>)
 80009b2:	f001 fbd9 	bl	8002168 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009bc:	4805      	ldr	r0, [pc, #20]	@ (80009d4 <LoRa_SetMode+0xa0>)
 80009be:	f001 fbd3 	bl	8002168 <HAL_GPIO_WritePin>
            break;
 80009c2:	bf00      	nop
    }

    // Minimal delay for mode switching
    HAL_Delay(LORA_MODE_SWITCH_DELAY);
 80009c4:	2002      	movs	r0, #2
 80009c6:	f000 fc89 	bl	80012dc <HAL_Delay>
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40020400 	.word	0x40020400

080009d8 <LoRa_Transmit>:
  * @param  data: Pointer to data buffer
  * @param  size: Size of data in bytes
  * @retval LoRa_Status_t
  */
LoRa_Status_t LoRa_Transmit(uint8_t* data, uint16_t size)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	460b      	mov	r3, r1
 80009e2:	807b      	strh	r3, [r7, #2]
    // Check payload size
    if (size > LORA_MAX_PAYLOAD_SIZE)
 80009e4:	887b      	ldrh	r3, [r7, #2]
 80009e6:	2bf0      	cmp	r3, #240	@ 0xf0
 80009e8:	d901      	bls.n	80009ee <LoRa_Transmit+0x16>
    {
        return LORA_ERROR;
 80009ea:	2301      	movs	r3, #1
 80009ec:	e013      	b.n	8000a16 <LoRa_Transmit+0x3e>
    }

    // Transmit via UART with polling (simple, no DMA)
    if (HAL_UART_Transmit(&huart1, data, size, 100) != HAL_OK)
 80009ee:	887a      	ldrh	r2, [r7, #2]
 80009f0:	2364      	movs	r3, #100	@ 0x64
 80009f2:	6879      	ldr	r1, [r7, #4]
 80009f4:	480a      	ldr	r0, [pc, #40]	@ (8000a20 <LoRa_Transmit+0x48>)
 80009f6:	f003 facb 	bl	8003f90 <HAL_UART_Transmit>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <LoRa_Transmit+0x2c>
    {
        return LORA_ERROR;
 8000a00:	2301      	movs	r3, #1
 8000a02:	e008      	b.n	8000a16 <LoRa_Transmit+0x3e>
    }

    // Record timestamp
    last_tx_timestamp = HAL_GetTick();
 8000a04:	f000 fc5e 	bl	80012c4 <HAL_GetTick>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	4a06      	ldr	r2, [pc, #24]	@ (8000a24 <LoRa_Transmit+0x4c>)
 8000a0c:	6013      	str	r3, [r2, #0]

    // Small delay for LoRa module processing
    HAL_Delay(10);
 8000a0e:	200a      	movs	r0, #10
 8000a10:	f000 fc64 	bl	80012dc <HAL_Delay>

    return LORA_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	200001b8 	.word	0x200001b8
 8000a24:	200001b4 	.word	0x200001b4

08000a28 <LoRa_IsReady>:
/**
  * @brief  Check if LoRa is ready for next transmission
  * @retval true if ready, false if busy
  */
bool LoRa_IsReady(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
    return true;  // Always ready in polling mode
 8000a2c:	2301      	movs	r3, #1
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a38:	b598      	push	{r3, r4, r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3c:	f000 fbdc 	bl	80011f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a40:	f000 f852 	bl	8000ae8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a44:	f7ff fe32 	bl	80006ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a48:	f7ff fd9a 	bl	8000580 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000a4c:	f000 f9fe 	bl	8000e4c <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000a50:	f007 fda2 	bl	8008598 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  // Initialize custom modules
  Var_Init();      // Initialize data structure dan sub-modules (joystick, switch)
 8000a54:	f000 fb76 	bl	8001144 <Var_Init>
  USB_Init();      // Initialize USB CDC
 8000a58:	f000 fa72 	bl	8000f40 <USB_Init>
  LoRa_Init();     // Initialize LoRa E220 module
 8000a5c:	f7ff ff52 	bl	8000904 <LoRa_Init>

  // Welcome message
  USB_Print("\r\n\r\n");
 8000a60:	481b      	ldr	r0, [pc, #108]	@ (8000ad0 <main+0x98>)
 8000a62:	f000 fa74 	bl	8000f4e <USB_Print>
  USB_Print("========================================\r\n");
 8000a66:	481b      	ldr	r0, [pc, #108]	@ (8000ad4 <main+0x9c>)
 8000a68:	f000 fa71 	bl	8000f4e <USB_Print>
  USB_Print("   DEMOLITION ROBOT TRANSMITTER\r\n");
 8000a6c:	481a      	ldr	r0, [pc, #104]	@ (8000ad8 <main+0xa0>)
 8000a6e:	f000 fa6e 	bl	8000f4e <USB_Print>
  USB_Print("========================================\r\n");
 8000a72:	4818      	ldr	r0, [pc, #96]	@ (8000ad4 <main+0x9c>)
 8000a74:	f000 fa6b 	bl	8000f4e <USB_Print>
  USB_Print("Data Size: 8 bytes (optimized for LoRa)\r\n");
 8000a78:	4818      	ldr	r0, [pc, #96]	@ (8000adc <main+0xa4>)
 8000a7a:	f000 fa68 	bl	8000f4e <USB_Print>
  USB_Print("LoRa E220 initialized - Ready to transmit\r\n");
 8000a7e:	4818      	ldr	r0, [pc, #96]	@ (8000ae0 <main+0xa8>)
 8000a80:	f000 fa65 	bl	8000f4e <USB_Print>
  USB_Print("========================================\r\n");
 8000a84:	4813      	ldr	r0, [pc, #76]	@ (8000ad4 <main+0x9c>)
 8000a86:	f000 fa62 	bl	8000f4e <USB_Print>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Update semua data sensor
    Var_Update();
 8000a8a:	f000 fb6b 	bl	8001164 <Var_Update>

    // Transmit via LoRa (non-blocking, very fast)
    if (LoRa_IsReady())
 8000a8e:	f7ff ffcb 	bl	8000a28 <LoRa_IsReady>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d009      	beq.n	8000aac <main+0x74>
    {
        LoRa_Transmit(Var_GetBinaryData(), Var_GetDataSize());
 8000a98:	f000 fb72 	bl	8001180 <Var_GetBinaryData>
 8000a9c:	4604      	mov	r4, r0
 8000a9e:	f000 fb79 	bl	8001194 <Var_GetDataSize>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4620      	mov	r0, r4
 8000aa8:	f7ff ff96 	bl	80009d8 <LoRa_Transmit>
    }

    // Print data ke USB untuk debugging (optional, bisa dinonaktifkan untuk performa)
    USB_PrintData(&tx_data);
 8000aac:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <main+0xac>)
 8000aae:	f000 fa63 	bl	8000f78 <USB_PrintData>
    USB_PrintHex(Var_GetBinaryData(), Var_GetDataSize());
 8000ab2:	f000 fb65 	bl	8001180 <Var_GetBinaryData>
 8000ab6:	4604      	mov	r4, r0
 8000ab8:	f000 fb6c 	bl	8001194 <Var_GetDataSize>
 8000abc:	4603      	mov	r3, r0
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4620      	mov	r0, r4
 8000ac2:	f000 faf1 	bl	80010a8 <USB_PrintHex>

    // Minimal delay - LoRa transmit adalah non-blocking
    // Total cycle time < 20ms (sensor read ~5ms + LoRa air time ~1-2ms)
    HAL_Delay(10);
 8000ac6:	200a      	movs	r0, #10
 8000ac8:	f000 fc08 	bl	80012dc <HAL_Delay>
    Var_Update();
 8000acc:	e7dd      	b.n	8000a8a <main+0x52>
 8000ace:	bf00      	nop
 8000ad0:	0800995c 	.word	0x0800995c
 8000ad4:	08009964 	.word	0x08009964
 8000ad8:	08009990 	.word	0x08009990
 8000adc:	080099b4 	.word	0x080099b4
 8000ae0:	080099e0 	.word	0x080099e0
 8000ae4:	20000600 	.word	0x20000600

08000ae8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b094      	sub	sp, #80	@ 0x50
 8000aec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aee:	f107 0320 	add.w	r3, r7, #32
 8000af2:	2230      	movs	r2, #48	@ 0x30
 8000af4:	2100      	movs	r1, #0
 8000af6:	4618      	mov	r0, r3
 8000af8:	f008 fa9c 	bl	8009034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000afc:	f107 030c 	add.w	r3, r7, #12
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]
 8000b08:	60da      	str	r2, [r3, #12]
 8000b0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
 8000b10:	4b28      	ldr	r3, [pc, #160]	@ (8000bb4 <SystemClock_Config+0xcc>)
 8000b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b14:	4a27      	ldr	r2, [pc, #156]	@ (8000bb4 <SystemClock_Config+0xcc>)
 8000b16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b1c:	4b25      	ldr	r3, [pc, #148]	@ (8000bb4 <SystemClock_Config+0xcc>)
 8000b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b28:	2300      	movs	r3, #0
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	4b22      	ldr	r3, [pc, #136]	@ (8000bb8 <SystemClock_Config+0xd0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b34:	4a20      	ldr	r2, [pc, #128]	@ (8000bb8 <SystemClock_Config+0xd0>)
 8000b36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b3a:	6013      	str	r3, [r2, #0]
 8000b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb8 <SystemClock_Config+0xd0>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b50:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b52:	2302      	movs	r3, #2
 8000b54:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b56:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000b5c:	230f      	movs	r3, #15
 8000b5e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000b60:	2390      	movs	r3, #144	@ 0x90
 8000b62:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b64:	2304      	movs	r3, #4
 8000b66:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000b68:	2305      	movs	r3, #5
 8000b6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6c:	f107 0320 	add.w	r3, r7, #32
 8000b70:	4618      	mov	r0, r3
 8000b72:	f002 fd65 	bl	8003640 <HAL_RCC_OscConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b7c:	f000 f81e 	bl	8000bbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b80:	230f      	movs	r3, #15
 8000b82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b84:	2302      	movs	r3, #2
 8000b86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b96:	f107 030c 	add.w	r3, r7, #12
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f002 ffc7 	bl	8003b30 <HAL_RCC_ClockConfig>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ba8:	f000 f808 	bl	8000bbc <Error_Handler>
  }
}
 8000bac:	bf00      	nop
 8000bae:	3750      	adds	r7, #80	@ 0x50
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40023800 	.word	0x40023800
 8000bb8:	40007000 	.word	0x40007000

08000bbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc0:	b672      	cpsid	i
}
 8000bc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <Error_Handler+0x8>

08000bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	607b      	str	r3, [r7, #4]
 8000bd2:	4b10      	ldr	r3, [pc, #64]	@ (8000c14 <HAL_MspInit+0x4c>)
 8000bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8000c14 <HAL_MspInit+0x4c>)
 8000bd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bde:	4b0d      	ldr	r3, [pc, #52]	@ (8000c14 <HAL_MspInit+0x4c>)
 8000be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	603b      	str	r3, [r7, #0]
 8000bee:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <HAL_MspInit+0x4c>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf2:	4a08      	ldr	r2, [pc, #32]	@ (8000c14 <HAL_MspInit+0x4c>)
 8000bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bfa:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <HAL_MspInit+0x4c>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	40023800 	.word	0x40023800

08000c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <NMI_Handler+0x4>

08000c20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <HardFault_Handler+0x4>

08000c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <MemManage_Handler+0x4>

08000c30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <BusFault_Handler+0x4>

08000c38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <UsageFault_Handler+0x4>

08000c40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr

08000c4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c6e:	f000 fb15 	bl	800129c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c7c:	4802      	ldr	r0, [pc, #8]	@ (8000c88 <USART1_IRQHandler+0x10>)
 8000c7e:	f003 fa13 	bl	80040a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	200001b8 	.word	0x200001b8

08000c8c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c90:	4802      	ldr	r0, [pc, #8]	@ (8000c9c <OTG_FS_IRQHandler+0x10>)
 8000c92:	f001 fbc6 	bl	8002422 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	20001aec 	.word	0x20001aec

08000ca0 <Switch_Init>:
/**
  * @brief  Initialize switch module
  * @retval None
  */
void Switch_Init(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
    // GPIO sudah diinisialisasi di MX_GPIO_Init()
    // Tidak ada inisialisasi tambahan yang diperlukan
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <Switch_ReadPin>:
  * @param  port: GPIO port (GPIOA, GPIOB, etc)
  * @param  pin: GPIO pin number
  * @retval Pin state (true = pressed/HIGH, false = released/LOW)
  */
bool Switch_ReadPin(GPIO_TypeDef* port, uint16_t pin)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b084      	sub	sp, #16
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	807b      	strh	r3, [r7, #2]
    GPIO_PinState state = HAL_GPIO_ReadPin(port, pin);
 8000cba:	887b      	ldrh	r3, [r7, #2]
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f001 fa3a 	bl	8002138 <HAL_GPIO_ReadPin>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	73fb      	strb	r3, [r7, #15]
    return (state == GPIO_PIN_SET);
 8000cc8:	7bfb      	ldrb	r3, [r7, #15]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	bf0c      	ite	eq
 8000cce:	2301      	moveq	r3, #1
 8000cd0:	2300      	movne	r3, #0
 8000cd2:	b2db      	uxtb	r3, r3
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <Switch_Read>:
  * @brief  Read all switch and button states
  * @param  data: Pointer to Switch_Data_t structure
  * @retval None
  */
void Switch_Read(Switch_Data_t* data)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
    // Read Joystick Buttons
    data->joy_left_btn1  = Switch_ReadPin(JOY_LEFT_BTN1_GPIO_Port, JOY_LEFT_BTN1_Pin);
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	484e      	ldr	r0, [pc, #312]	@ (8000e20 <Switch_Read+0x144>)
 8000ce8:	f7ff ffe1 	bl	8000cae <Switch_ReadPin>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	7813      	ldrb	r3, [r2, #0]
 8000cf4:	f361 0300 	bfi	r3, r1, #0, #1
 8000cf8:	7013      	strb	r3, [r2, #0]
    data->joy_left_btn2  = Switch_ReadPin(JOY_LEFT_BTN2_GPIO_Port, JOY_LEFT_BTN2_Pin);
 8000cfa:	2120      	movs	r1, #32
 8000cfc:	4848      	ldr	r0, [pc, #288]	@ (8000e20 <Switch_Read+0x144>)
 8000cfe:	f7ff ffd6 	bl	8000cae <Switch_ReadPin>
 8000d02:	4603      	mov	r3, r0
 8000d04:	4619      	mov	r1, r3
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	7813      	ldrb	r3, [r2, #0]
 8000d0a:	f361 0341 	bfi	r3, r1, #1, #1
 8000d0e:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn1 = Switch_ReadPin(JOY_RIGHT_BTN1_GPIO_Port, JOY_RIGHT_BTN1_Pin);
 8000d10:	2101      	movs	r1, #1
 8000d12:	4844      	ldr	r0, [pc, #272]	@ (8000e24 <Switch_Read+0x148>)
 8000d14:	f7ff ffcb 	bl	8000cae <Switch_ReadPin>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	687a      	ldr	r2, [r7, #4]
 8000d1e:	7813      	ldrb	r3, [r2, #0]
 8000d20:	f361 0382 	bfi	r3, r1, #2, #1
 8000d24:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn2 = Switch_ReadPin(JOY_RIGHT_BTN2_GPIO_Port, JOY_RIGHT_BTN2_Pin);
 8000d26:	2102      	movs	r1, #2
 8000d28:	483e      	ldr	r0, [pc, #248]	@ (8000e24 <Switch_Read+0x148>)
 8000d2a:	f7ff ffc0 	bl	8000cae <Switch_ReadPin>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	4619      	mov	r1, r3
 8000d32:	687a      	ldr	r2, [r7, #4]
 8000d34:	7813      	ldrb	r3, [r2, #0]
 8000d36:	f361 03c3 	bfi	r3, r1, #3, #1
 8000d3a:	7013      	strb	r3, [r2, #0]

    // Read Additional Switches
    data->s0   = Switch_ReadPin(S0_GPIO_Port, S0_Pin);
 8000d3c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d40:	4838      	ldr	r0, [pc, #224]	@ (8000e24 <Switch_Read+0x148>)
 8000d42:	f7ff ffb4 	bl	8000cae <Switch_ReadPin>
 8000d46:	4603      	mov	r3, r0
 8000d48:	4619      	mov	r1, r3
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	7813      	ldrb	r3, [r2, #0]
 8000d4e:	f361 1304 	bfi	r3, r1, #4, #1
 8000d52:	7013      	strb	r3, [r2, #0]
    data->s1_1 = Switch_ReadPin(S1_1_GPIO_Port, S1_1_Pin);
 8000d54:	2110      	movs	r1, #16
 8000d56:	4833      	ldr	r0, [pc, #204]	@ (8000e24 <Switch_Read+0x148>)
 8000d58:	f7ff ffa9 	bl	8000cae <Switch_ReadPin>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	4619      	mov	r1, r3
 8000d60:	687a      	ldr	r2, [r7, #4]
 8000d62:	7813      	ldrb	r3, [r2, #0]
 8000d64:	f361 1345 	bfi	r3, r1, #5, #1
 8000d68:	7013      	strb	r3, [r2, #0]
    data->s1_2 = Switch_ReadPin(S1_2_GPIO_Port, S1_2_Pin);
 8000d6a:	2120      	movs	r1, #32
 8000d6c:	482d      	ldr	r0, [pc, #180]	@ (8000e24 <Switch_Read+0x148>)
 8000d6e:	f7ff ff9e 	bl	8000cae <Switch_ReadPin>
 8000d72:	4603      	mov	r3, r0
 8000d74:	4619      	mov	r1, r3
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	7813      	ldrb	r3, [r2, #0]
 8000d7a:	f361 1386 	bfi	r3, r1, #6, #1
 8000d7e:	7013      	strb	r3, [r2, #0]
    data->s2_1 = Switch_ReadPin(S2_1_GPIO_Port, S2_1_Pin);
 8000d80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d84:	4826      	ldr	r0, [pc, #152]	@ (8000e20 <Switch_Read+0x144>)
 8000d86:	f7ff ff92 	bl	8000cae <Switch_ReadPin>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	7813      	ldrb	r3, [r2, #0]
 8000d92:	f361 13c7 	bfi	r3, r1, #7, #1
 8000d96:	7013      	strb	r3, [r2, #0]
    data->s2_2 = Switch_ReadPin(S2_2_GPIO_Port, S2_2_Pin);
 8000d98:	2108      	movs	r1, #8
 8000d9a:	4822      	ldr	r0, [pc, #136]	@ (8000e24 <Switch_Read+0x148>)
 8000d9c:	f7ff ff87 	bl	8000cae <Switch_ReadPin>
 8000da0:	4603      	mov	r3, r0
 8000da2:	4619      	mov	r1, r3
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	7853      	ldrb	r3, [r2, #1]
 8000da8:	f361 0300 	bfi	r3, r1, #0, #1
 8000dac:	7053      	strb	r3, [r2, #1]
    data->s4_1 = Switch_ReadPin(S4_1_GPIO_Port, S4_1_Pin);
 8000dae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000db2:	481c      	ldr	r0, [pc, #112]	@ (8000e24 <Switch_Read+0x148>)
 8000db4:	f7ff ff7b 	bl	8000cae <Switch_ReadPin>
 8000db8:	4603      	mov	r3, r0
 8000dba:	4619      	mov	r1, r3
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	7853      	ldrb	r3, [r2, #1]
 8000dc0:	f361 0341 	bfi	r3, r1, #1, #1
 8000dc4:	7053      	strb	r3, [r2, #1]
    data->s4_2 = Switch_ReadPin(S4_2_GPIO_Port, S4_2_Pin);
 8000dc6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dca:	4816      	ldr	r0, [pc, #88]	@ (8000e24 <Switch_Read+0x148>)
 8000dcc:	f7ff ff6f 	bl	8000cae <Switch_ReadPin>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	7853      	ldrb	r3, [r2, #1]
 8000dd8:	f361 0382 	bfi	r3, r1, #2, #1
 8000ddc:	7053      	strb	r3, [r2, #1]
    data->s5_1 = Switch_ReadPin(S5_1_GPIO_Port, S5_1_Pin);
 8000dde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000de2:	4810      	ldr	r0, [pc, #64]	@ (8000e24 <Switch_Read+0x148>)
 8000de4:	f7ff ff63 	bl	8000cae <Switch_ReadPin>
 8000de8:	4603      	mov	r3, r0
 8000dea:	4619      	mov	r1, r3
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	7853      	ldrb	r3, [r2, #1]
 8000df0:	f361 03c3 	bfi	r3, r1, #3, #1
 8000df4:	7053      	strb	r3, [r2, #1]
    data->s5_2 = Switch_ReadPin(S5_2_GPIO_Port, S5_2_Pin);
 8000df6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dfa:	4809      	ldr	r0, [pc, #36]	@ (8000e20 <Switch_Read+0x144>)
 8000dfc:	f7ff ff57 	bl	8000cae <Switch_ReadPin>
 8000e00:	4603      	mov	r3, r0
 8000e02:	4619      	mov	r1, r3
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	7853      	ldrb	r3, [r2, #1]
 8000e08:	f361 1304 	bfi	r3, r1, #4, #1
 8000e0c:	7053      	strb	r3, [r2, #1]

    // Reserved bits set to 0
    data->reserved = 0;
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	7853      	ldrb	r3, [r2, #1]
 8000e12:	f36f 1347 	bfc	r3, #5, #3
 8000e16:	7053      	strb	r3, [r2, #1]
}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40020000 	.word	0x40020000
 8000e24:	40020400 	.word	0x40020400

08000e28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e2c:	4b06      	ldr	r3, [pc, #24]	@ (8000e48 <SystemInit+0x20>)
 8000e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e32:	4a05      	ldr	r2, [pc, #20]	@ (8000e48 <SystemInit+0x20>)
 8000e34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e50:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e52:	4a12      	ldr	r2, [pc, #72]	@ (8000e9c <MX_USART1_UART_Init+0x50>)
 8000e54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000e56:	4b10      	ldr	r3, [pc, #64]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e64:	4b0c      	ldr	r3, [pc, #48]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e70:	4b09      	ldr	r3, [pc, #36]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e72:	220c      	movs	r2, #12
 8000e74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e76:	4b08      	ldr	r3, [pc, #32]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e82:	4805      	ldr	r0, [pc, #20]	@ (8000e98 <MX_USART1_UART_Init+0x4c>)
 8000e84:	f003 f834 	bl	8003ef0 <HAL_UART_Init>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e8e:	f7ff fe95 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	200001b8 	.word	0x200001b8
 8000e9c:	40011000 	.word	0x40011000

08000ea0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8000f34 <HAL_UART_MspInit+0x94>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d134      	bne.n	8000f2c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f38 <HAL_UART_MspInit+0x98>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eca:	4a1b      	ldr	r2, [pc, #108]	@ (8000f38 <HAL_UART_MspInit+0x98>)
 8000ecc:	f043 0310 	orr.w	r3, r3, #16
 8000ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ed2:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <HAL_UART_MspInit+0x98>)
 8000ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ed6:	f003 0310 	and.w	r3, r3, #16
 8000eda:	613b      	str	r3, [r7, #16]
 8000edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <HAL_UART_MspInit+0x98>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	4a14      	ldr	r2, [pc, #80]	@ (8000f38 <HAL_UART_MspInit+0x98>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eee:	4b12      	ldr	r3, [pc, #72]	@ (8000f38 <HAL_UART_MspInit+0x98>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000efa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000efe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f0c:	2307      	movs	r3, #7
 8000f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4619      	mov	r1, r3
 8000f16:	4809      	ldr	r0, [pc, #36]	@ (8000f3c <HAL_UART_MspInit+0x9c>)
 8000f18:	f000 ff8a 	bl	8001e30 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2100      	movs	r1, #0
 8000f20:	2025      	movs	r0, #37	@ 0x25
 8000f22:	f000 febc 	bl	8001c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f26:	2025      	movs	r0, #37	@ 0x25
 8000f28:	f000 fed5 	bl	8001cd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f2c:	bf00      	nop
 8000f2e:	3728      	adds	r7, #40	@ 0x28
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40011000 	.word	0x40011000
 8000f38:	40023800 	.word	0x40023800
 8000f3c:	40020000 	.word	0x40020000

08000f40 <USB_Init>:
/**
  * @brief  Initialize USB module
  * @retval None
  */
void USB_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
    // USB Device sudah diinisialisasi di MX_USB_DEVICE_Init()
    // Delay untuk stabilisasi USB
    HAL_Delay(100);
 8000f44:	2064      	movs	r0, #100	@ 0x64
 8000f46:	f000 f9c9 	bl	80012dc <HAL_Delay>
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <USB_Print>:
  * @brief  Print string via USB CDC
  * @param  str: String to print
  * @retval None
  */
void USB_Print(const char* str)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b084      	sub	sp, #16
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(str);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff f942 	bl	80001e0 <strlen>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)str, len);
 8000f60:	89fb      	ldrh	r3, [r7, #14]
 8000f62:	4619      	mov	r1, r3
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f007 fbd5 	bl	8008714 <CDC_Transmit_FS>
    HAL_Delay(10); // Small delay for USB transmission
 8000f6a:	200a      	movs	r0, #10
 8000f6c:	f000 f9b6 	bl	80012dc <HAL_Delay>
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <USB_PrintData>:
  * @brief  Print transmitter data in readable format
  * @param  data: Pointer to Transmitter_Data_t structure
  * @retval None
  */
void USB_PrintData(Transmitter_Data_t* data)
{
 8000f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f7a:	b0a1      	sub	sp, #132	@ 0x84
 8000f7c:	af12      	add	r7, sp, #72	@ 0x48
 8000f7e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int len = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	637b      	str	r3, [r7, #52]	@ 0x34

    // Single line format - easy to read, no screen corruption
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
        "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%03d,R1=%03d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
        data->joystick.left_x,
 8000f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f86:	781b      	ldrb	r3, [r3, #0]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000f88:	469c      	mov	ip, r3
        data->joystick.left_y,
 8000f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f8c:	785b      	ldrb	r3, [r3, #1]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000f8e:	461e      	mov	r6, r3
        data->switches.joy_left_btn1,
 8000f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f92:	799b      	ldrb	r3, [r3, #6]
 8000f94:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000f98:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
        data->switches.joy_left_btn2,
 8000f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f9e:	799b      	ldrb	r3, [r3, #6]
 8000fa0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000fa4:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24
        data->joystick.right_x,
 8000fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000faa:	789b      	ldrb	r3, [r3, #2]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fac:	623b      	str	r3, [r7, #32]
        data->joystick.right_y,
 8000fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb0:	78db      	ldrb	r3, [r3, #3]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fb2:	61fb      	str	r3, [r7, #28]
        data->switches.joy_right_btn1,
 8000fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb6:	799b      	ldrb	r3, [r3, #6]
 8000fb8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000fbc:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fbe:	61bb      	str	r3, [r7, #24]
        data->switches.joy_right_btn2,
 8000fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc2:	799b      	ldrb	r3, [r3, #6]
 8000fc4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000fc8:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fca:	617b      	str	r3, [r7, #20]
        data->joystick.r8,
 8000fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fce:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fd0:	613b      	str	r3, [r7, #16]
        data->joystick.r1,
 8000fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fd4:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fd6:	60fb      	str	r3, [r7, #12]
        data->switches.s0,
 8000fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fda:	799b      	ldrb	r3, [r3, #6]
 8000fdc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000fe0:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fe2:	60bb      	str	r3, [r7, #8]
        data->switches.s1_1, data->switches.s1_2,
 8000fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe6:	799b      	ldrb	r3, [r3, #6]
 8000fe8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000fec:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000fee:	607b      	str	r3, [r7, #4]
        data->switches.s1_1, data->switches.s1_2,
 8000ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ff2:	799b      	ldrb	r3, [r3, #6]
 8000ff4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000ff8:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8000ffa:	603b      	str	r3, [r7, #0]
        data->switches.s2_1, data->switches.s2_2,
 8000ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ffe:	799b      	ldrb	r3, [r3, #6]
 8001000:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001004:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001006:	461d      	mov	r5, r3
        data->switches.s2_1, data->switches.s2_2,
 8001008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800100a:	79db      	ldrb	r3, [r3, #7]
 800100c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001010:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001012:	461c      	mov	r4, r3
        data->switches.s4_1, data->switches.s4_2,
 8001014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001016:	79db      	ldrb	r3, [r3, #7]
 8001018:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800101c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800101e:	4618      	mov	r0, r3
        data->switches.s4_1, data->switches.s4_2,
 8001020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001022:	79db      	ldrb	r3, [r3, #7]
 8001024:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001028:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800102a:	4619      	mov	r1, r3
        data->switches.s5_1, data->switches.s5_2);
 800102c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800102e:	79db      	ldrb	r3, [r3, #7]
 8001030:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001034:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001036:	461a      	mov	r2, r3
        data->switches.s5_1, data->switches.s5_2);
 8001038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800103a:	79db      	ldrb	r3, [r3, #7]
 800103c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001040:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8001042:	9311      	str	r3, [sp, #68]	@ 0x44
 8001044:	9210      	str	r2, [sp, #64]	@ 0x40
 8001046:	910f      	str	r1, [sp, #60]	@ 0x3c
 8001048:	900e      	str	r0, [sp, #56]	@ 0x38
 800104a:	940d      	str	r4, [sp, #52]	@ 0x34
 800104c:	950c      	str	r5, [sp, #48]	@ 0x30
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	920b      	str	r2, [sp, #44]	@ 0x2c
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	920a      	str	r2, [sp, #40]	@ 0x28
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	9209      	str	r2, [sp, #36]	@ 0x24
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	9208      	str	r2, [sp, #32]
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	9207      	str	r2, [sp, #28]
 8001062:	697a      	ldr	r2, [r7, #20]
 8001064:	9206      	str	r2, [sp, #24]
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	9205      	str	r2, [sp, #20]
 800106a:	69fa      	ldr	r2, [r7, #28]
 800106c:	9204      	str	r2, [sp, #16]
 800106e:	6a3a      	ldr	r2, [r7, #32]
 8001070:	9203      	str	r2, [sp, #12]
 8001072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001074:	9202      	str	r2, [sp, #8]
 8001076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001078:	9301      	str	r3, [sp, #4]
 800107a:	9600      	str	r6, [sp, #0]
 800107c:	4663      	mov	r3, ip
 800107e:	4a08      	ldr	r2, [pc, #32]	@ (80010a0 <USB_PrintData+0x128>)
 8001080:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001084:	4807      	ldr	r0, [pc, #28]	@ (80010a4 <USB_PrintData+0x12c>)
 8001086:	f007 ffa1 	bl	8008fcc <sniprintf>
 800108a:	6378      	str	r0, [r7, #52]	@ 0x34

    CDC_Transmit_FS((uint8_t*)usb_buffer, len);
 800108c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800108e:	b29b      	uxth	r3, r3
 8001090:	4619      	mov	r1, r3
 8001092:	4804      	ldr	r0, [pc, #16]	@ (80010a4 <USB_PrintData+0x12c>)
 8001094:	f007 fb3e 	bl	8008714 <CDC_Transmit_FS>
}
 8001098:	bf00      	nop
 800109a:	373c      	adds	r7, #60	@ 0x3c
 800109c:	46bd      	mov	sp, r7
 800109e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010a0:	08009a20 	.word	0x08009a20
 80010a4:	20000200 	.word	0x20000200

080010a8 <USB_PrintHex>:
  * @param  data: Pointer to data buffer
  * @param  size: Size of data in bytes
  * @retval None
  */
void USB_PrintHex(uint8_t* data, uint16_t size)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	807b      	strh	r3, [r7, #2]
    int len = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
    int offset = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]

    // Simple hex format on single line
    offset = snprintf(usb_buffer, USB_TX_BUFFER_SIZE, "HEX:");
 80010bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001134 <USB_PrintHex+0x8c>)
 80010be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010c2:	481d      	ldr	r0, [pc, #116]	@ (8001138 <USB_PrintHex+0x90>)
 80010c4:	f007 ff82 	bl	8008fcc <sniprintf>
 80010c8:	6178      	str	r0, [r7, #20]
    for (uint16_t i = 0; i < size; i++)
 80010ca:	2300      	movs	r3, #0
 80010cc:	827b      	strh	r3, [r7, #18]
 80010ce:	e014      	b.n	80010fa <USB_PrintHex+0x52>
    {
        offset += snprintf(usb_buffer + offset, USB_TX_BUFFER_SIZE - offset,
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	4a19      	ldr	r2, [pc, #100]	@ (8001138 <USB_PrintHex+0x90>)
 80010d4:	1898      	adds	r0, r3, r2
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80010dc:	4619      	mov	r1, r3
            "%02X", data[i]);
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	687a      	ldr	r2, [r7, #4]
 80010e2:	4413      	add	r3, r2
 80010e4:	781b      	ldrb	r3, [r3, #0]
        offset += snprintf(usb_buffer + offset, USB_TX_BUFFER_SIZE - offset,
 80010e6:	4a15      	ldr	r2, [pc, #84]	@ (800113c <USB_PrintHex+0x94>)
 80010e8:	f007 ff70 	bl	8008fcc <sniprintf>
 80010ec:	4602      	mov	r2, r0
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	4413      	add	r3, r2
 80010f2:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < size; i++)
 80010f4:	8a7b      	ldrh	r3, [r7, #18]
 80010f6:	3301      	adds	r3, #1
 80010f8:	827b      	strh	r3, [r7, #18]
 80010fa:	8a7a      	ldrh	r2, [r7, #18]
 80010fc:	887b      	ldrh	r3, [r7, #2]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d3e6      	bcc.n	80010d0 <USB_PrintHex+0x28>
    }
    offset += snprintf(usb_buffer + offset, USB_TX_BUFFER_SIZE - offset, "\r\n");
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	4a0c      	ldr	r2, [pc, #48]	@ (8001138 <USB_PrintHex+0x90>)
 8001106:	1898      	adds	r0, r3, r2
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800110e:	4a0c      	ldr	r2, [pc, #48]	@ (8001140 <USB_PrintHex+0x98>)
 8001110:	4619      	mov	r1, r3
 8001112:	f007 ff5b 	bl	8008fcc <sniprintf>
 8001116:	4602      	mov	r2, r0
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	4413      	add	r3, r2
 800111c:	617b      	str	r3, [r7, #20]

    CDC_Transmit_FS((uint8_t*)usb_buffer, offset);
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	b29b      	uxth	r3, r3
 8001122:	4619      	mov	r1, r3
 8001124:	4804      	ldr	r0, [pc, #16]	@ (8001138 <USB_PrintHex+0x90>)
 8001126:	f007 faf5 	bl	8008714 <CDC_Transmit_FS>
}
 800112a:	bf00      	nop
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	08009c08 	.word	0x08009c08
 8001138:	20000200 	.word	0x20000200
 800113c:	08009c10 	.word	0x08009c10
 8001140:	08009c18 	.word	0x08009c18

08001144 <Var_Init>:
/**
  * @brief  Initialize variable module
  * @retval None
  */
void Var_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
    // Clear all data
    memset(&tx_data, 0, sizeof(Transmitter_Data_t));
 8001148:	2208      	movs	r2, #8
 800114a:	2100      	movs	r1, #0
 800114c:	4804      	ldr	r0, [pc, #16]	@ (8001160 <Var_Init+0x1c>)
 800114e:	f007 ff71 	bl	8009034 <memset>

    // Initialize sub-modules
    Joystick_Init();
 8001152:	f7ff fb15 	bl	8000780 <Joystick_Init>
    Switch_Init();
 8001156:	f7ff fda3 	bl	8000ca0 <Switch_Init>
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000600 	.word	0x20000600

08001164 <Var_Update>:
  * @brief  Update all transmitter data
  *         Call this function periodically to refresh all sensor data
  * @retval None
  */
void Var_Update(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
    // Read joystick data
    Joystick_Read(&tx_data.joystick);
 8001168:	4803      	ldr	r0, [pc, #12]	@ (8001178 <Var_Update+0x14>)
 800116a:	f7ff fb47 	bl	80007fc <Joystick_Read>

    // Read switch data
    Switch_Read(&tx_data.switches);
 800116e:	4803      	ldr	r0, [pc, #12]	@ (800117c <Var_Update+0x18>)
 8001170:	f7ff fdb4 	bl	8000cdc <Switch_Read>
}
 8001174:	bf00      	nop
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000600 	.word	0x20000600
 800117c:	20000606 	.word	0x20000606

08001180 <Var_GetBinaryData>:
/**
  * @brief  Get pointer to binary data for LoRa transmission
  * @retval Pointer to binary data buffer
  */
uint8_t* Var_GetBinaryData(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
    return (uint8_t*)&tx_data;
 8001184:	4b02      	ldr	r3, [pc, #8]	@ (8001190 <Var_GetBinaryData+0x10>)
}
 8001186:	4618      	mov	r0, r3
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	20000600 	.word	0x20000600

08001194 <Var_GetDataSize>:
/**
  * @brief  Get size of binary data
  * @retval Size in bytes
  */
uint16_t Var_GetDataSize(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
    return sizeof(Transmitter_Data_t);
 8001198:	2308      	movs	r3, #8
}
 800119a:	4618      	mov	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80011a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011a8:	f7ff fe3e 	bl	8000e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011ac:	480c      	ldr	r0, [pc, #48]	@ (80011e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ae:	490d      	ldr	r1, [pc, #52]	@ (80011e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011b0:	4a0d      	ldr	r2, [pc, #52]	@ (80011e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011b4:	e002      	b.n	80011bc <LoopCopyDataInit>

080011b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ba:	3304      	adds	r3, #4

080011bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c0:	d3f9      	bcc.n	80011b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011c2:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011c4:	4c0a      	ldr	r4, [pc, #40]	@ (80011f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011c8:	e001      	b.n	80011ce <LoopFillZerobss>

080011ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011cc:	3204      	adds	r2, #4

080011ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d0:	d3fb      	bcc.n	80011ca <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80011d2:	f007 ff37 	bl	8009044 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011d6:	f7ff fc2f 	bl	8000a38 <main>
  bx  lr    
 80011da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80011dc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80011e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011e4:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 80011e8:	08009cc0 	.word	0x08009cc0
  ldr r2, =_sbss
 80011ec:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 80011f0:	2000233c 	.word	0x2000233c

080011f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011f4:	e7fe      	b.n	80011f4 <ADC_IRQHandler>
	...

080011f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <HAL_Init+0x40>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <HAL_Init+0x40>)
 8001202:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001206:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001208:	4b0b      	ldr	r3, [pc, #44]	@ (8001238 <HAL_Init+0x40>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a0a      	ldr	r2, [pc, #40]	@ (8001238 <HAL_Init+0x40>)
 800120e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001212:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001214:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <HAL_Init+0x40>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a07      	ldr	r2, [pc, #28]	@ (8001238 <HAL_Init+0x40>)
 800121a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800121e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001220:	2003      	movs	r0, #3
 8001222:	f000 fd31 	bl	8001c88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001226:	200f      	movs	r0, #15
 8001228:	f000 f808 	bl	800123c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800122c:	f7ff fccc 	bl	8000bc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001230:	2300      	movs	r3, #0
}
 8001232:	4618      	mov	r0, r3
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023c00 	.word	0x40023c00

0800123c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001244:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <HAL_InitTick+0x54>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <HAL_InitTick+0x58>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001252:	fbb3 f3f1 	udiv	r3, r3, r1
 8001256:	fbb2 f3f3 	udiv	r3, r2, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fd49 	bl	8001cf2 <HAL_SYSTICK_Config>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e00e      	b.n	8001288 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2b0f      	cmp	r3, #15
 800126e:	d80a      	bhi.n	8001286 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001270:	2200      	movs	r2, #0
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001278:	f000 fd11 	bl	8001c9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800127c:	4a06      	ldr	r2, [pc, #24]	@ (8001298 <HAL_InitTick+0x5c>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	e000      	b.n	8001288 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000004 	.word	0x20000004
 8001294:	2000000c 	.word	0x2000000c
 8001298:	20000008 	.word	0x20000008

0800129c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <HAL_IncTick+0x20>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <HAL_IncTick+0x24>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4413      	add	r3, r2
 80012ac:	4a04      	ldr	r2, [pc, #16]	@ (80012c0 <HAL_IncTick+0x24>)
 80012ae:	6013      	str	r3, [r2, #0]
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	2000000c 	.word	0x2000000c
 80012c0:	20000608 	.word	0x20000608

080012c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  return uwTick;
 80012c8:	4b03      	ldr	r3, [pc, #12]	@ (80012d8 <HAL_GetTick+0x14>)
 80012ca:	681b      	ldr	r3, [r3, #0]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	20000608 	.word	0x20000608

080012dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e4:	f7ff ffee 	bl	80012c4 <HAL_GetTick>
 80012e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80012f4:	d005      	beq.n	8001302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <HAL_Delay+0x44>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001302:	bf00      	nop
 8001304:	f7ff ffde 	bl	80012c4 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	429a      	cmp	r2, r3
 8001312:	d8f7      	bhi.n	8001304 <HAL_Delay+0x28>
  {
  }
}
 8001314:	bf00      	nop
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	2000000c 	.word	0x2000000c

08001324 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800132c:	2300      	movs	r3, #0
 800132e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e033      	b.n	80013a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133e:	2b00      	cmp	r3, #0
 8001340:	d109      	bne.n	8001356 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff f96e 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2200      	movs	r2, #0
 800134c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135a:	f003 0310 	and.w	r3, r3, #16
 800135e:	2b00      	cmp	r3, #0
 8001360:	d118      	bne.n	8001394 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001366:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800136a:	f023 0302 	bic.w	r3, r3, #2
 800136e:	f043 0202 	orr.w	r2, r3, #2
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f000 faba 	bl	80018f0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001386:	f023 0303 	bic.w	r3, r3, #3
 800138a:	f043 0201 	orr.w	r2, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	641a      	str	r2, [r3, #64]	@ 0x40
 8001392:	e001      	b.n	8001398 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d101      	bne.n	80013c6 <HAL_ADC_Start+0x1a>
 80013c2:	2302      	movs	r3, #2
 80013c4:	e097      	b.n	80014f6 <HAL_ADC_Start+0x14a>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2201      	movs	r2, #1
 80013ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 0301 	and.w	r3, r3, #1
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d018      	beq.n	800140e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	689a      	ldr	r2, [r3, #8]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f042 0201 	orr.w	r2, r2, #1
 80013ea:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013ec:	4b45      	ldr	r3, [pc, #276]	@ (8001504 <HAL_ADC_Start+0x158>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a45      	ldr	r2, [pc, #276]	@ (8001508 <HAL_ADC_Start+0x15c>)
 80013f2:	fba2 2303 	umull	r2, r3, r2, r3
 80013f6:	0c9a      	lsrs	r2, r3, #18
 80013f8:	4613      	mov	r3, r2
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4413      	add	r3, r2
 80013fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001400:	e002      	b.n	8001408 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	3b01      	subs	r3, #1
 8001406:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f9      	bne.n	8001402 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	2b01      	cmp	r3, #1
 800141a:	d15f      	bne.n	80014dc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001420:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001424:	f023 0301 	bic.w	r3, r3, #1
 8001428:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800143a:	2b00      	cmp	r3, #0
 800143c:	d007      	beq.n	800144e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001442:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001446:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001452:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001456:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800145a:	d106      	bne.n	800146a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001460:	f023 0206 	bic.w	r2, r3, #6
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	645a      	str	r2, [r3, #68]	@ 0x44
 8001468:	e002      	b.n	8001470 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2200      	movs	r2, #0
 800146e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001478:	4b24      	ldr	r3, [pc, #144]	@ (800150c <HAL_ADC_Start+0x160>)
 800147a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001484:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f003 031f 	and.w	r3, r3, #31
 800148e:	2b00      	cmp	r3, #0
 8001490:	d10f      	bne.n	80014b2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d129      	bne.n	80014f4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	689a      	ldr	r2, [r3, #8]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	e020      	b.n	80014f4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a16      	ldr	r2, [pc, #88]	@ (8001510 <HAL_ADC_Start+0x164>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d11b      	bne.n	80014f4 <HAL_ADC_Start+0x148>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d114      	bne.n	80014f4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	e00b      	b.n	80014f4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e0:	f043 0210 	orr.w	r2, r3, #16
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ec:	f043 0201 	orr.w	r2, r3, #1
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	20000004 	.word	0x20000004
 8001508:	431bde83 	.word	0x431bde83
 800150c:	40012300 	.word	0x40012300
 8001510:	40012000 	.word	0x40012000

08001514 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001522:	2b01      	cmp	r3, #1
 8001524:	d101      	bne.n	800152a <HAL_ADC_Stop+0x16>
 8001526:	2302      	movs	r3, #2
 8001528:	e021      	b.n	800156e <HAL_ADC_Stop+0x5a>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2201      	movs	r2, #1
 800152e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f022 0201 	bic.w	r2, r2, #1
 8001540:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f003 0301 	and.w	r3, r3, #1
 800154c:	2b00      	cmp	r3, #0
 800154e:	d109      	bne.n	8001564 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001558:	f023 0301 	bic.w	r3, r3, #1
 800155c:	f043 0201 	orr.w	r2, r3, #1
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr

0800157a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b084      	sub	sp, #16
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001596:	d113      	bne.n	80015c0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80015a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015a6:	d10b      	bne.n	80015c0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ac:	f043 0220 	orr.w	r2, r3, #32
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e063      	b.n	8001688 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80015c0:	f7ff fe80 	bl	80012c4 <HAL_GetTick>
 80015c4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80015c6:	e021      	b.n	800160c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80015ce:	d01d      	beq.n	800160c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d007      	beq.n	80015e6 <HAL_ADC_PollForConversion+0x6c>
 80015d6:	f7ff fe75 	bl	80012c4 <HAL_GetTick>
 80015da:	4602      	mov	r2, r0
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d212      	bcs.n	800160c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0302 	and.w	r3, r3, #2
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d00b      	beq.n	800160c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f8:	f043 0204 	orr.w	r2, r3, #4
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e03d      	b.n	8001688 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b02      	cmp	r3, #2
 8001618:	d1d6      	bne.n	80015c8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f06f 0212 	mvn.w	r2, #18
 8001622:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001628:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d123      	bne.n	8001686 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001642:	2b00      	cmp	r3, #0
 8001644:	d11f      	bne.n	8001686 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800164c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001650:	2b00      	cmp	r3, #0
 8001652:	d006      	beq.n	8001662 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800165e:	2b00      	cmp	r3, #0
 8001660:	d111      	bne.n	8001686 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001666:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001672:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d105      	bne.n	8001686 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167e:	f043 0201 	orr.w	r2, r3, #1
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800169e:	4618      	mov	r0, r3
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
	...

080016ac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80016b6:	2300      	movs	r3, #0
 80016b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d101      	bne.n	80016c8 <HAL_ADC_ConfigChannel+0x1c>
 80016c4:	2302      	movs	r3, #2
 80016c6:	e105      	b.n	80018d4 <HAL_ADC_ConfigChannel+0x228>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2b09      	cmp	r3, #9
 80016d6:	d925      	bls.n	8001724 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	68d9      	ldr	r1, [r3, #12]
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	461a      	mov	r2, r3
 80016e6:	4613      	mov	r3, r2
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4413      	add	r3, r2
 80016ec:	3b1e      	subs	r3, #30
 80016ee:	2207      	movs	r2, #7
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43da      	mvns	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	400a      	ands	r2, r1
 80016fc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68d9      	ldr	r1, [r3, #12]
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	b29b      	uxth	r3, r3
 800170e:	4618      	mov	r0, r3
 8001710:	4603      	mov	r3, r0
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4403      	add	r3, r0
 8001716:	3b1e      	subs	r3, #30
 8001718:	409a      	lsls	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	430a      	orrs	r2, r1
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	e022      	b.n	800176a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6919      	ldr	r1, [r3, #16]
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	b29b      	uxth	r3, r3
 8001730:	461a      	mov	r2, r3
 8001732:	4613      	mov	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	4413      	add	r3, r2
 8001738:	2207      	movs	r2, #7
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43da      	mvns	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	400a      	ands	r2, r1
 8001746:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6919      	ldr	r1, [r3, #16]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	b29b      	uxth	r3, r3
 8001758:	4618      	mov	r0, r3
 800175a:	4603      	mov	r3, r0
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	4403      	add	r3, r0
 8001760:	409a      	lsls	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	430a      	orrs	r2, r1
 8001768:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b06      	cmp	r3, #6
 8001770:	d824      	bhi.n	80017bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	4613      	mov	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4413      	add	r3, r2
 8001782:	3b05      	subs	r3, #5
 8001784:	221f      	movs	r2, #31
 8001786:	fa02 f303 	lsl.w	r3, r2, r3
 800178a:	43da      	mvns	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	400a      	ands	r2, r1
 8001792:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	b29b      	uxth	r3, r3
 80017a0:	4618      	mov	r0, r3
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	4613      	mov	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	3b05      	subs	r3, #5
 80017ae:	fa00 f203 	lsl.w	r2, r0, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	430a      	orrs	r2, r1
 80017b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80017ba:	e04c      	b.n	8001856 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	2b0c      	cmp	r3, #12
 80017c2:	d824      	bhi.n	800180e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	4613      	mov	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4413      	add	r3, r2
 80017d4:	3b23      	subs	r3, #35	@ 0x23
 80017d6:	221f      	movs	r2, #31
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43da      	mvns	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	400a      	ands	r2, r1
 80017e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	4618      	mov	r0, r3
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685a      	ldr	r2, [r3, #4]
 80017f8:	4613      	mov	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	4413      	add	r3, r2
 80017fe:	3b23      	subs	r3, #35	@ 0x23
 8001800:	fa00 f203 	lsl.w	r2, r0, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	631a      	str	r2, [r3, #48]	@ 0x30
 800180c:	e023      	b.n	8001856 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685a      	ldr	r2, [r3, #4]
 8001818:	4613      	mov	r3, r2
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	4413      	add	r3, r2
 800181e:	3b41      	subs	r3, #65	@ 0x41
 8001820:	221f      	movs	r2, #31
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43da      	mvns	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	400a      	ands	r2, r1
 800182e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	b29b      	uxth	r3, r3
 800183c:	4618      	mov	r0, r3
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	4613      	mov	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	3b41      	subs	r3, #65	@ 0x41
 800184a:	fa00 f203 	lsl.w	r2, r0, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	430a      	orrs	r2, r1
 8001854:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001856:	4b22      	ldr	r3, [pc, #136]	@ (80018e0 <HAL_ADC_ConfigChannel+0x234>)
 8001858:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <HAL_ADC_ConfigChannel+0x238>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d109      	bne.n	8001878 <HAL_ADC_ConfigChannel+0x1cc>
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b12      	cmp	r3, #18
 800186a:	d105      	bne.n	8001878 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a19      	ldr	r2, [pc, #100]	@ (80018e4 <HAL_ADC_ConfigChannel+0x238>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d123      	bne.n	80018ca <HAL_ADC_ConfigChannel+0x21e>
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b10      	cmp	r3, #16
 8001888:	d003      	beq.n	8001892 <HAL_ADC_ConfigChannel+0x1e6>
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b11      	cmp	r3, #17
 8001890:	d11b      	bne.n	80018ca <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b10      	cmp	r3, #16
 80018a4:	d111      	bne.n	80018ca <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018a6:	4b10      	ldr	r3, [pc, #64]	@ (80018e8 <HAL_ADC_ConfigChannel+0x23c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a10      	ldr	r2, [pc, #64]	@ (80018ec <HAL_ADC_ConfigChannel+0x240>)
 80018ac:	fba2 2303 	umull	r2, r3, r2, r3
 80018b0:	0c9a      	lsrs	r2, r3, #18
 80018b2:	4613      	mov	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4413      	add	r3, r2
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80018bc:	e002      	b.n	80018c4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	3b01      	subs	r3, #1
 80018c2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1f9      	bne.n	80018be <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	40012300 	.word	0x40012300
 80018e4:	40012000 	.word	0x40012000
 80018e8:	20000004 	.word	0x20000004
 80018ec:	431bde83 	.word	0x431bde83

080018f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018f8:	4b79      	ldr	r3, [pc, #484]	@ (8001ae0 <ADC_Init+0x1f0>)
 80018fa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	685a      	ldr	r2, [r3, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	431a      	orrs	r2, r3
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001924:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6859      	ldr	r1, [r3, #4]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	021a      	lsls	r2, r3, #8
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	430a      	orrs	r2, r1
 8001938:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	685a      	ldr	r2, [r3, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001948:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6859      	ldr	r1, [r3, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	430a      	orrs	r2, r1
 800195a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689a      	ldr	r2, [r3, #8]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800196a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6899      	ldr	r1, [r3, #8]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	430a      	orrs	r2, r1
 800197c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001982:	4a58      	ldr	r2, [pc, #352]	@ (8001ae4 <ADC_Init+0x1f4>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d022      	beq.n	80019ce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	689a      	ldr	r2, [r3, #8]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001996:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6899      	ldr	r1, [r3, #8]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	430a      	orrs	r2, r1
 80019a8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80019b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6899      	ldr	r1, [r3, #8]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	430a      	orrs	r2, r1
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	e00f      	b.n	80019ee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80019dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80019ec:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f022 0202 	bic.w	r2, r2, #2
 80019fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	6899      	ldr	r1, [r3, #8]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	7e1b      	ldrb	r3, [r3, #24]
 8001a08:	005a      	lsls	r2, r3, #1
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d01b      	beq.n	8001a54 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	685a      	ldr	r2, [r3, #4]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a2a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001a3a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6859      	ldr	r1, [r3, #4]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a46:	3b01      	subs	r3, #1
 8001a48:	035a      	lsls	r2, r3, #13
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	e007      	b.n	8001a64 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a62:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001a72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	051a      	lsls	r2, r3, #20
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	430a      	orrs	r2, r1
 8001a88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001a98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	6899      	ldr	r1, [r3, #8]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001aa6:	025a      	lsls	r2, r3, #9
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001abe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6899      	ldr	r1, [r3, #8]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	029a      	lsls	r2, r3, #10
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	609a      	str	r2, [r3, #8]
}
 8001ad4:	bf00      	nop
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr
 8001ae0:	40012300 	.word	0x40012300
 8001ae4:	0f000001 	.word	0x0f000001

08001ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b2c <__NVIC_SetPriorityGrouping+0x44>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001afe:	68ba      	ldr	r2, [r7, #8]
 8001b00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b04:	4013      	ands	r3, r2
 8001b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b1a:	4a04      	ldr	r2, [pc, #16]	@ (8001b2c <__NVIC_SetPriorityGrouping+0x44>)
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	60d3      	str	r3, [r2, #12]
}
 8001b20:	bf00      	nop
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b34:	4b04      	ldr	r3, [pc, #16]	@ (8001b48 <__NVIC_GetPriorityGrouping+0x18>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	0a1b      	lsrs	r3, r3, #8
 8001b3a:	f003 0307 	and.w	r3, r3, #7
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	db0b      	blt.n	8001b76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
 8001b60:	f003 021f 	and.w	r2, r3, #31
 8001b64:	4907      	ldr	r1, [pc, #28]	@ (8001b84 <__NVIC_EnableIRQ+0x38>)
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	095b      	lsrs	r3, r3, #5
 8001b6c:	2001      	movs	r0, #1
 8001b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	e000e100 	.word	0xe000e100

08001b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	6039      	str	r1, [r7, #0]
 8001b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	db0a      	blt.n	8001bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	490c      	ldr	r1, [pc, #48]	@ (8001bd4 <__NVIC_SetPriority+0x4c>)
 8001ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba6:	0112      	lsls	r2, r2, #4
 8001ba8:	b2d2      	uxtb	r2, r2
 8001baa:	440b      	add	r3, r1
 8001bac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb0:	e00a      	b.n	8001bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	b2da      	uxtb	r2, r3
 8001bb6:	4908      	ldr	r1, [pc, #32]	@ (8001bd8 <__NVIC_SetPriority+0x50>)
 8001bb8:	79fb      	ldrb	r3, [r7, #7]
 8001bba:	f003 030f 	and.w	r3, r3, #15
 8001bbe:	3b04      	subs	r3, #4
 8001bc0:	0112      	lsls	r2, r2, #4
 8001bc2:	b2d2      	uxtb	r2, r2
 8001bc4:	440b      	add	r3, r1
 8001bc6:	761a      	strb	r2, [r3, #24]
}
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	e000e100 	.word	0xe000e100
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b089      	sub	sp, #36	@ 0x24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f1c3 0307 	rsb	r3, r3, #7
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	bf28      	it	cs
 8001bfa:	2304      	movcs	r3, #4
 8001bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	3304      	adds	r3, #4
 8001c02:	2b06      	cmp	r3, #6
 8001c04:	d902      	bls.n	8001c0c <NVIC_EncodePriority+0x30>
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	3b03      	subs	r3, #3
 8001c0a:	e000      	b.n	8001c0e <NVIC_EncodePriority+0x32>
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	43da      	mvns	r2, r3
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	401a      	ands	r2, r3
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c2e:	43d9      	mvns	r1, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c34:	4313      	orrs	r3, r2
         );
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3724      	adds	r7, #36	@ 0x24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
	...

08001c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c54:	d301      	bcc.n	8001c5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c56:	2301      	movs	r3, #1
 8001c58:	e00f      	b.n	8001c7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <SysTick_Config+0x40>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c62:	210f      	movs	r1, #15
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c68:	f7ff ff8e 	bl	8001b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c6c:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <SysTick_Config+0x40>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c72:	4b04      	ldr	r3, [pc, #16]	@ (8001c84 <SysTick_Config+0x40>)
 8001c74:	2207      	movs	r2, #7
 8001c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	e000e010 	.word	0xe000e010

08001c88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f7ff ff29 	bl	8001ae8 <__NVIC_SetPriorityGrouping>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b086      	sub	sp, #24
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	60b9      	str	r1, [r7, #8]
 8001ca8:	607a      	str	r2, [r7, #4]
 8001caa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb0:	f7ff ff3e 	bl	8001b30 <__NVIC_GetPriorityGrouping>
 8001cb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	6978      	ldr	r0, [r7, #20]
 8001cbc:	f7ff ff8e 	bl	8001bdc <NVIC_EncodePriority>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff ff5d 	bl	8001b88 <__NVIC_SetPriority>
}
 8001cce:	bf00      	nop
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	4603      	mov	r3, r0
 8001cde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ff31 	bl	8001b4c <__NVIC_EnableIRQ>
}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}

08001cf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b082      	sub	sp, #8
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7ff ffa2 	bl	8001c44 <SysTick_Config>
 8001d00:	4603      	mov	r3, r0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b084      	sub	sp, #16
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d16:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d18:	f7ff fad4 	bl	80012c4 <HAL_GetTick>
 8001d1c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d008      	beq.n	8001d3c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2280      	movs	r2, #128	@ 0x80
 8001d2e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e052      	b.n	8001de2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f022 0216 	bic.w	r2, r2, #22
 8001d4a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	695a      	ldr	r2, [r3, #20]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d5a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d103      	bne.n	8001d6c <HAL_DMA_Abort+0x62>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d007      	beq.n	8001d7c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0208 	bic.w	r2, r2, #8
 8001d7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 0201 	bic.w	r2, r2, #1
 8001d8a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d8c:	e013      	b.n	8001db6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d8e:	f7ff fa99 	bl	80012c4 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b05      	cmp	r3, #5
 8001d9a:	d90c      	bls.n	8001db6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2220      	movs	r2, #32
 8001da0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2203      	movs	r2, #3
 8001da6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e015      	b.n	8001de2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1e4      	bne.n	8001d8e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc8:	223f      	movs	r2, #63	@ 0x3f
 8001dca:	409a      	lsls	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}

08001dea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d004      	beq.n	8001e08 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2280      	movs	r2, #128	@ 0x80
 8001e02:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e00c      	b.n	8001e22 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2205      	movs	r2, #5
 8001e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f022 0201 	bic.w	r2, r2, #1
 8001e1e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
	...

08001e30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b089      	sub	sp, #36	@ 0x24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e46:	2300      	movs	r3, #0
 8001e48:	61fb      	str	r3, [r7, #28]
 8001e4a:	e159      	b.n	8002100 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	697a      	ldr	r2, [r7, #20]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e60:	693a      	ldr	r2, [r7, #16]
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	f040 8148 	bne.w	80020fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f003 0303 	and.w	r3, r3, #3
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d005      	beq.n	8001e82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d130      	bne.n	8001ee4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	2203      	movs	r2, #3
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001eb8:	2201      	movs	r2, #1
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	091b      	lsrs	r3, r3, #4
 8001ece:	f003 0201 	and.w	r2, r3, #1
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f003 0303 	and.w	r3, r3, #3
 8001eec:	2b03      	cmp	r3, #3
 8001eee:	d017      	beq.n	8001f20 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	2203      	movs	r2, #3
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	43db      	mvns	r3, r3
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	4013      	ands	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 0303 	and.w	r3, r3, #3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d123      	bne.n	8001f74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	08da      	lsrs	r2, r3, #3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3208      	adds	r2, #8
 8001f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	220f      	movs	r2, #15
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	691a      	ldr	r2, [r3, #16]
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	08da      	lsrs	r2, r3, #3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	3208      	adds	r2, #8
 8001f6e:	69b9      	ldr	r1, [r7, #24]
 8001f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	2203      	movs	r2, #3
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	43db      	mvns	r3, r3
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f003 0203 	and.w	r2, r3, #3
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	69ba      	ldr	r2, [r7, #24]
 8001fa6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f000 80a2 	beq.w	80020fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	4b57      	ldr	r3, [pc, #348]	@ (8002118 <HAL_GPIO_Init+0x2e8>)
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	4a56      	ldr	r2, [pc, #344]	@ (8002118 <HAL_GPIO_Init+0x2e8>)
 8001fc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fc6:	4b54      	ldr	r3, [pc, #336]	@ (8002118 <HAL_GPIO_Init+0x2e8>)
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fd2:	4a52      	ldr	r2, [pc, #328]	@ (800211c <HAL_GPIO_Init+0x2ec>)
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	089b      	lsrs	r3, r3, #2
 8001fd8:	3302      	adds	r3, #2
 8001fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	f003 0303 	and.w	r3, r3, #3
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	220f      	movs	r2, #15
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a49      	ldr	r2, [pc, #292]	@ (8002120 <HAL_GPIO_Init+0x2f0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d019      	beq.n	8002032 <HAL_GPIO_Init+0x202>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a48      	ldr	r2, [pc, #288]	@ (8002124 <HAL_GPIO_Init+0x2f4>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d013      	beq.n	800202e <HAL_GPIO_Init+0x1fe>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a47      	ldr	r2, [pc, #284]	@ (8002128 <HAL_GPIO_Init+0x2f8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00d      	beq.n	800202a <HAL_GPIO_Init+0x1fa>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a46      	ldr	r2, [pc, #280]	@ (800212c <HAL_GPIO_Init+0x2fc>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d007      	beq.n	8002026 <HAL_GPIO_Init+0x1f6>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a45      	ldr	r2, [pc, #276]	@ (8002130 <HAL_GPIO_Init+0x300>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d101      	bne.n	8002022 <HAL_GPIO_Init+0x1f2>
 800201e:	2304      	movs	r3, #4
 8002020:	e008      	b.n	8002034 <HAL_GPIO_Init+0x204>
 8002022:	2307      	movs	r3, #7
 8002024:	e006      	b.n	8002034 <HAL_GPIO_Init+0x204>
 8002026:	2303      	movs	r3, #3
 8002028:	e004      	b.n	8002034 <HAL_GPIO_Init+0x204>
 800202a:	2302      	movs	r3, #2
 800202c:	e002      	b.n	8002034 <HAL_GPIO_Init+0x204>
 800202e:	2301      	movs	r3, #1
 8002030:	e000      	b.n	8002034 <HAL_GPIO_Init+0x204>
 8002032:	2300      	movs	r3, #0
 8002034:	69fa      	ldr	r2, [r7, #28]
 8002036:	f002 0203 	and.w	r2, r2, #3
 800203a:	0092      	lsls	r2, r2, #2
 800203c:	4093      	lsls	r3, r2
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4313      	orrs	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002044:	4935      	ldr	r1, [pc, #212]	@ (800211c <HAL_GPIO_Init+0x2ec>)
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	089b      	lsrs	r3, r3, #2
 800204a:	3302      	adds	r3, #2
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002052:	4b38      	ldr	r3, [pc, #224]	@ (8002134 <HAL_GPIO_Init+0x304>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	43db      	mvns	r3, r3
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	4013      	ands	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d003      	beq.n	8002076 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	4313      	orrs	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002076:	4a2f      	ldr	r2, [pc, #188]	@ (8002134 <HAL_GPIO_Init+0x304>)
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800207c:	4b2d      	ldr	r3, [pc, #180]	@ (8002134 <HAL_GPIO_Init+0x304>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	43db      	mvns	r3, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4013      	ands	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d003      	beq.n	80020a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	4313      	orrs	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020a0:	4a24      	ldr	r2, [pc, #144]	@ (8002134 <HAL_GPIO_Init+0x304>)
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020a6:	4b23      	ldr	r3, [pc, #140]	@ (8002134 <HAL_GPIO_Init+0x304>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	43db      	mvns	r3, r3
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	4013      	ands	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020ca:	4a1a      	ldr	r2, [pc, #104]	@ (8002134 <HAL_GPIO_Init+0x304>)
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020d0:	4b18      	ldr	r3, [pc, #96]	@ (8002134 <HAL_GPIO_Init+0x304>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d003      	beq.n	80020f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002134 <HAL_GPIO_Init+0x304>)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	3301      	adds	r3, #1
 80020fe:	61fb      	str	r3, [r7, #28]
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	2b0f      	cmp	r3, #15
 8002104:	f67f aea2 	bls.w	8001e4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002108:	bf00      	nop
 800210a:	bf00      	nop
 800210c:	3724      	adds	r7, #36	@ 0x24
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40023800 	.word	0x40023800
 800211c:	40013800 	.word	0x40013800
 8002120:	40020000 	.word	0x40020000
 8002124:	40020400 	.word	0x40020400
 8002128:	40020800 	.word	0x40020800
 800212c:	40020c00 	.word	0x40020c00
 8002130:	40021000 	.word	0x40021000
 8002134:	40013c00 	.word	0x40013c00

08002138 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	691a      	ldr	r2, [r3, #16]
 8002148:	887b      	ldrh	r3, [r7, #2]
 800214a:	4013      	ands	r3, r2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d002      	beq.n	8002156 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002150:	2301      	movs	r3, #1
 8002152:	73fb      	strb	r3, [r7, #15]
 8002154:	e001      	b.n	800215a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002156:	2300      	movs	r3, #0
 8002158:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800215a:	7bfb      	ldrb	r3, [r7, #15]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	807b      	strh	r3, [r7, #2]
 8002174:	4613      	mov	r3, r2
 8002176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002178:	787b      	ldrb	r3, [r7, #1]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d003      	beq.n	8002186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800217e:	887a      	ldrh	r2, [r7, #2]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002184:	e003      	b.n	800218e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002186:	887b      	ldrh	r3, [r7, #2]
 8002188:	041a      	lsls	r2, r3, #16
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	619a      	str	r2, [r3, #24]
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b086      	sub	sp, #24
 800219e:	af02      	add	r7, sp, #8
 80021a0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e101      	b.n	80023b0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d106      	bne.n	80021cc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f006 fbec 	bl	80089a4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2203      	movs	r2, #3
 80021d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021da:	d102      	bne.n	80021e2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f002 ffb1 	bl	800514e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6818      	ldr	r0, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	7c1a      	ldrb	r2, [r3, #16]
 80021f4:	f88d 2000 	strb.w	r2, [sp]
 80021f8:	3304      	adds	r3, #4
 80021fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021fc:	f002 fe90 	bl	8004f20 <USB_CoreInit>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d005      	beq.n	8002212 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2202      	movs	r2, #2
 800220a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e0ce      	b.n	80023b0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2100      	movs	r1, #0
 8002218:	4618      	mov	r0, r3
 800221a:	f002 ffa9 	bl	8005170 <USB_SetCurrentMode>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d005      	beq.n	8002230 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2202      	movs	r2, #2
 8002228:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e0bf      	b.n	80023b0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002230:	2300      	movs	r3, #0
 8002232:	73fb      	strb	r3, [r7, #15]
 8002234:	e04a      	b.n	80022cc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002236:	7bfa      	ldrb	r2, [r7, #15]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	3315      	adds	r3, #21
 8002246:	2201      	movs	r2, #1
 8002248:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800224a:	7bfa      	ldrb	r2, [r7, #15]
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	4613      	mov	r3, r2
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	4413      	add	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	440b      	add	r3, r1
 8002258:	3314      	adds	r3, #20
 800225a:	7bfa      	ldrb	r2, [r7, #15]
 800225c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800225e:	7bfa      	ldrb	r2, [r7, #15]
 8002260:	7bfb      	ldrb	r3, [r7, #15]
 8002262:	b298      	uxth	r0, r3
 8002264:	6879      	ldr	r1, [r7, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	00db      	lsls	r3, r3, #3
 800226a:	4413      	add	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	440b      	add	r3, r1
 8002270:	332e      	adds	r3, #46	@ 0x2e
 8002272:	4602      	mov	r2, r0
 8002274:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002276:	7bfa      	ldrb	r2, [r7, #15]
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	4413      	add	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	3318      	adds	r3, #24
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800228a:	7bfa      	ldrb	r2, [r7, #15]
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	4613      	mov	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	4413      	add	r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	440b      	add	r3, r1
 8002298:	331c      	adds	r3, #28
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800229e:	7bfa      	ldrb	r2, [r7, #15]
 80022a0:	6879      	ldr	r1, [r7, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	4413      	add	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	440b      	add	r3, r1
 80022ac:	3320      	adds	r3, #32
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022b2:	7bfa      	ldrb	r2, [r7, #15]
 80022b4:	6879      	ldr	r1, [r7, #4]
 80022b6:	4613      	mov	r3, r2
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	4413      	add	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	440b      	add	r3, r1
 80022c0:	3324      	adds	r3, #36	@ 0x24
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022c6:	7bfb      	ldrb	r3, [r7, #15]
 80022c8:	3301      	adds	r3, #1
 80022ca:	73fb      	strb	r3, [r7, #15]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	791b      	ldrb	r3, [r3, #4]
 80022d0:	7bfa      	ldrb	r2, [r7, #15]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d3af      	bcc.n	8002236 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022d6:	2300      	movs	r3, #0
 80022d8:	73fb      	strb	r3, [r7, #15]
 80022da:	e044      	b.n	8002366 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022dc:	7bfa      	ldrb	r2, [r7, #15]
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	4613      	mov	r3, r2
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	4413      	add	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	440b      	add	r3, r1
 80022ea:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80022ee:	2200      	movs	r2, #0
 80022f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022f2:	7bfa      	ldrb	r2, [r7, #15]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	4413      	add	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002304:	7bfa      	ldrb	r2, [r7, #15]
 8002306:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002308:	7bfa      	ldrb	r2, [r7, #15]
 800230a:	6879      	ldr	r1, [r7, #4]
 800230c:	4613      	mov	r3, r2
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	4413      	add	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	440b      	add	r3, r1
 8002316:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800231a:	2200      	movs	r2, #0
 800231c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800231e:	7bfa      	ldrb	r2, [r7, #15]
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	4613      	mov	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	4413      	add	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	440b      	add	r3, r1
 800232c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002334:	7bfa      	ldrb	r2, [r7, #15]
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	4613      	mov	r3, r2
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	4413      	add	r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	440b      	add	r3, r1
 8002342:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800234a:	7bfa      	ldrb	r2, [r7, #15]
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	4613      	mov	r3, r2
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	4413      	add	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	440b      	add	r3, r1
 8002358:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	3301      	adds	r3, #1
 8002364:	73fb      	strb	r3, [r7, #15]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	791b      	ldrb	r3, [r3, #4]
 800236a:	7bfa      	ldrb	r2, [r7, #15]
 800236c:	429a      	cmp	r2, r3
 800236e:	d3b5      	bcc.n	80022dc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6818      	ldr	r0, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	7c1a      	ldrb	r2, [r3, #16]
 8002378:	f88d 2000 	strb.w	r2, [sp]
 800237c:	3304      	adds	r3, #4
 800237e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002380:	f002 ff42 	bl	8005208 <USB_DevInit>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d005      	beq.n	8002396 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2202      	movs	r2, #2
 800238e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e00c      	b.n	80023b0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f003 ff8c 	bl	80062c6 <USB_DevDisconnect>

  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d101      	bne.n	80023d4 <HAL_PCD_Start+0x1c>
 80023d0:	2302      	movs	r3, #2
 80023d2:	e022      	b.n	800241a <HAL_PCD_Start+0x62>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d009      	beq.n	80023fc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d105      	bne.n	80023fc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f002 fe93 	bl	800512c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f003 ff3a 	bl	8006284 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002422:	b590      	push	{r4, r7, lr}
 8002424:	b08d      	sub	sp, #52	@ 0x34
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f003 fff8 	bl	800642e <USB_GetMode>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	f040 848c 	bne.w	8002d5e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f003 ff5c 	bl	8006308 <USB_ReadInterrupts>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	f000 8482 	beq.w	8002d5c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f003 ff49 	bl	8006308 <USB_ReadInterrupts>
 8002476:	4603      	mov	r3, r0
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b02      	cmp	r3, #2
 800247e:	d107      	bne.n	8002490 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	695a      	ldr	r2, [r3, #20]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f002 0202 	and.w	r2, r2, #2
 800248e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f003 ff37 	bl	8006308 <USB_ReadInterrupts>
 800249a:	4603      	mov	r3, r0
 800249c:	f003 0310 	and.w	r3, r3, #16
 80024a0:	2b10      	cmp	r3, #16
 80024a2:	d161      	bne.n	8002568 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699a      	ldr	r2, [r3, #24]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f022 0210 	bic.w	r2, r2, #16
 80024b2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80024b4:	6a3b      	ldr	r3, [r7, #32]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	f003 020f 	and.w	r2, r3, #15
 80024c0:	4613      	mov	r3, r2
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	4413      	add	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	4413      	add	r3, r2
 80024d0:	3304      	adds	r3, #4
 80024d2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	0c5b      	lsrs	r3, r3, #17
 80024d8:	f003 030f 	and.w	r3, r3, #15
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d124      	bne.n	800252a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d035      	beq.n	8002558 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	091b      	lsrs	r3, r3, #4
 80024f4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80024f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	461a      	mov	r2, r3
 80024fe:	6a38      	ldr	r0, [r7, #32]
 8002500:	f003 fd6e 	bl	8005fe0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	091b      	lsrs	r3, r3, #4
 800250c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002510:	441a      	add	r2, r3
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	695a      	ldr	r2, [r3, #20]
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	091b      	lsrs	r3, r3, #4
 800251e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002522:	441a      	add	r2, r3
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	615a      	str	r2, [r3, #20]
 8002528:	e016      	b.n	8002558 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	0c5b      	lsrs	r3, r3, #17
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	2b06      	cmp	r3, #6
 8002534:	d110      	bne.n	8002558 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800253c:	2208      	movs	r2, #8
 800253e:	4619      	mov	r1, r3
 8002540:	6a38      	ldr	r0, [r7, #32]
 8002542:	f003 fd4d 	bl	8005fe0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	695a      	ldr	r2, [r3, #20]
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	091b      	lsrs	r3, r3, #4
 800254e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002552:	441a      	add	r2, r3
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	699a      	ldr	r2, [r3, #24]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f042 0210 	orr.w	r2, r2, #16
 8002566:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4618      	mov	r0, r3
 800256e:	f003 fecb 	bl	8006308 <USB_ReadInterrupts>
 8002572:	4603      	mov	r3, r0
 8002574:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002578:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800257c:	f040 80a7 	bne.w	80026ce <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4618      	mov	r0, r3
 800258a:	f003 fed0 	bl	800632e <USB_ReadDevAllOutEpInterrupt>
 800258e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002590:	e099      	b.n	80026c6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 808e 	beq.w	80026ba <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	4611      	mov	r1, r2
 80025a8:	4618      	mov	r0, r3
 80025aa:	f003 fef4 	bl	8006396 <USB_ReadDevOutEPInterrupt>
 80025ae:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00c      	beq.n	80025d4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80025ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025bc:	015a      	lsls	r2, r3, #5
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	4413      	add	r3, r2
 80025c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025c6:	461a      	mov	r2, r3
 80025c8:	2301      	movs	r3, #1
 80025ca:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80025cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 fea4 	bl	800331c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00c      	beq.n	80025f8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80025de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e0:	015a      	lsls	r2, r3, #5
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	4413      	add	r3, r2
 80025e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025ea:	461a      	mov	r2, r3
 80025ec:	2308      	movs	r3, #8
 80025ee:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80025f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 ff7a 	bl	80034ec <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	f003 0310 	and.w	r3, r3, #16
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d008      	beq.n	8002614 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002604:	015a      	lsls	r2, r3, #5
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	4413      	add	r3, r2
 800260a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800260e:	461a      	mov	r2, r3
 8002610:	2310      	movs	r3, #16
 8002612:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d030      	beq.n	8002680 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800261e:	6a3b      	ldr	r3, [r7, #32]
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002626:	2b80      	cmp	r3, #128	@ 0x80
 8002628:	d109      	bne.n	800263e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	69fa      	ldr	r2, [r7, #28]
 8002634:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002638:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800263c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800263e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002640:	4613      	mov	r3, r2
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	4413      	add	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	4413      	add	r3, r2
 8002650:	3304      	adds	r3, #4
 8002652:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	78db      	ldrb	r3, [r3, #3]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d108      	bne.n	800266e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	2200      	movs	r2, #0
 8002660:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002664:	b2db      	uxtb	r3, r3
 8002666:	4619      	mov	r1, r3
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f006 faa1 	bl	8008bb0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002670:	015a      	lsls	r2, r3, #5
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	4413      	add	r3, r2
 8002676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800267a:	461a      	mov	r2, r3
 800267c:	2302      	movs	r3, #2
 800267e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	f003 0320 	and.w	r3, r3, #32
 8002686:	2b00      	cmp	r3, #0
 8002688:	d008      	beq.n	800269c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800268a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268c:	015a      	lsls	r2, r3, #5
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	4413      	add	r3, r2
 8002692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002696:	461a      	mov	r2, r3
 8002698:	2320      	movs	r3, #32
 800269a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d009      	beq.n	80026ba <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80026a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a8:	015a      	lsls	r2, r3, #5
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	4413      	add	r3, r2
 80026ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026b2:	461a      	mov	r2, r3
 80026b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026b8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	3301      	adds	r3, #1
 80026be:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80026c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026c2:	085b      	lsrs	r3, r3, #1
 80026c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80026c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f47f af62 	bne.w	8002592 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f003 fe18 	bl	8006308 <USB_ReadInterrupts>
 80026d8:	4603      	mov	r3, r0
 80026da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80026e2:	f040 80db 	bne.w	800289c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f003 fe39 	bl	8006362 <USB_ReadDevAllInEpInterrupt>
 80026f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80026f6:	e0cd      	b.n	8002894 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80026f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80c2 	beq.w	8002888 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800270a:	b2d2      	uxtb	r2, r2
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f003 fe5f 	bl	80063d2 <USB_ReadDevInEPInterrupt>
 8002714:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	2b00      	cmp	r3, #0
 800271e:	d057      	beq.n	80027d0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	2201      	movs	r2, #1
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002734:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	43db      	mvns	r3, r3
 800273a:	69f9      	ldr	r1, [r7, #28]
 800273c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002740:	4013      	ands	r3, r2
 8002742:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002746:	015a      	lsls	r2, r3, #5
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	4413      	add	r3, r2
 800274c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002750:	461a      	mov	r2, r3
 8002752:	2301      	movs	r3, #1
 8002754:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	799b      	ldrb	r3, [r3, #6]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d132      	bne.n	80027c4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800275e:	6879      	ldr	r1, [r7, #4]
 8002760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002762:	4613      	mov	r3, r2
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	4413      	add	r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	440b      	add	r3, r1
 800276c:	3320      	adds	r3, #32
 800276e:	6819      	ldr	r1, [r3, #0]
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002774:	4613      	mov	r3, r2
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	4413      	add	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4403      	add	r3, r0
 800277e:	331c      	adds	r3, #28
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4419      	add	r1, r3
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002788:	4613      	mov	r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4413      	add	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4403      	add	r3, r0
 8002792:	3320      	adds	r3, #32
 8002794:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002798:	2b00      	cmp	r3, #0
 800279a:	d113      	bne.n	80027c4 <HAL_PCD_IRQHandler+0x3a2>
 800279c:	6879      	ldr	r1, [r7, #4]
 800279e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027a0:	4613      	mov	r3, r2
 80027a2:	00db      	lsls	r3, r3, #3
 80027a4:	4413      	add	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	440b      	add	r3, r1
 80027aa:	3324      	adds	r3, #36	@ 0x24
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d108      	bne.n	80027c4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6818      	ldr	r0, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80027bc:	461a      	mov	r2, r3
 80027be:	2101      	movs	r1, #1
 80027c0:	f003 fe66 	bl	8006490 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80027c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	4619      	mov	r1, r3
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f006 f96b 	bl	8008aa6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f003 0308 	and.w	r3, r3, #8
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d008      	beq.n	80027ec <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80027da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027dc:	015a      	lsls	r2, r3, #5
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	4413      	add	r3, r2
 80027e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027e6:	461a      	mov	r2, r3
 80027e8:	2308      	movs	r3, #8
 80027ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	f003 0310 	and.w	r3, r3, #16
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d008      	beq.n	8002808 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80027f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f8:	015a      	lsls	r2, r3, #5
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	4413      	add	r3, r2
 80027fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002802:	461a      	mov	r2, r3
 8002804:	2310      	movs	r3, #16
 8002806:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800280e:	2b00      	cmp	r3, #0
 8002810:	d008      	beq.n	8002824 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002814:	015a      	lsls	r2, r3, #5
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	4413      	add	r3, r2
 800281a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800281e:	461a      	mov	r2, r3
 8002820:	2340      	movs	r3, #64	@ 0x40
 8002822:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d023      	beq.n	8002876 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800282e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002830:	6a38      	ldr	r0, [r7, #32]
 8002832:	f002 fe4d 	bl	80054d0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002838:	4613      	mov	r3, r2
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	3310      	adds	r3, #16
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	4413      	add	r3, r2
 8002846:	3304      	adds	r3, #4
 8002848:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	78db      	ldrb	r3, [r3, #3]
 800284e:	2b01      	cmp	r3, #1
 8002850:	d108      	bne.n	8002864 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	2200      	movs	r2, #0
 8002856:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285a:	b2db      	uxtb	r3, r3
 800285c:	4619      	mov	r1, r3
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f006 f9b8 	bl	8008bd4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002866:	015a      	lsls	r2, r3, #5
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	4413      	add	r3, r2
 800286c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002870:	461a      	mov	r2, r3
 8002872:	2302      	movs	r3, #2
 8002874:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800287c:	2b00      	cmp	r3, #0
 800287e:	d003      	beq.n	8002888 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002880:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fcbd 	bl	8003202 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	3301      	adds	r3, #1
 800288c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800288e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002890:	085b      	lsrs	r3, r3, #1
 8002892:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002896:	2b00      	cmp	r3, #0
 8002898:	f47f af2e 	bne.w	80026f8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f003 fd31 	bl	8006308 <USB_ReadInterrupts>
 80028a6:	4603      	mov	r3, r0
 80028a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80028ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80028b0:	d122      	bne.n	80028f8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028c0:	f023 0301 	bic.w	r3, r3, #1
 80028c4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d108      	bne.n	80028e2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80028d8:	2100      	movs	r1, #0
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 fea4 	bl	8003628 <HAL_PCDEx_LPM_Callback>
 80028e0:	e002      	b.n	80028e8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f006 f956 	bl	8008b94 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	695a      	ldr	r2, [r3, #20]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80028f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f003 fd03 	bl	8006308 <USB_ReadInterrupts>
 8002902:	4603      	mov	r3, r0
 8002904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002908:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800290c:	d112      	bne.n	8002934 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b01      	cmp	r3, #1
 800291c:	d102      	bne.n	8002924 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f006 f912 	bl	8008b48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	695a      	ldr	r2, [r3, #20]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002932:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f003 fce5 	bl	8006308 <USB_ReadInterrupts>
 800293e:	4603      	mov	r3, r0
 8002940:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002948:	f040 80b7 	bne.w	8002aba <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	69fa      	ldr	r2, [r7, #28]
 8002956:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800295a:	f023 0301 	bic.w	r3, r3, #1
 800295e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2110      	movs	r1, #16
 8002966:	4618      	mov	r0, r3
 8002968:	f002 fdb2 	bl	80054d0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800296c:	2300      	movs	r3, #0
 800296e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002970:	e046      	b.n	8002a00 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002974:	015a      	lsls	r2, r3, #5
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	4413      	add	r3, r2
 800297a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800297e:	461a      	mov	r2, r3
 8002980:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002984:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002988:	015a      	lsls	r2, r3, #5
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	4413      	add	r3, r2
 800298e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002996:	0151      	lsls	r1, r2, #5
 8002998:	69fa      	ldr	r2, [r7, #28]
 800299a:	440a      	add	r2, r1
 800299c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80029a0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80029a4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80029a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a8:	015a      	lsls	r2, r3, #5
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	4413      	add	r3, r2
 80029ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029b2:	461a      	mov	r2, r3
 80029b4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80029b8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80029ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029bc:	015a      	lsls	r2, r3, #5
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	4413      	add	r3, r2
 80029c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029ca:	0151      	lsls	r1, r2, #5
 80029cc:	69fa      	ldr	r2, [r7, #28]
 80029ce:	440a      	add	r2, r1
 80029d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80029d4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80029d8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80029da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029dc:	015a      	lsls	r2, r3, #5
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	4413      	add	r3, r2
 80029e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029ea:	0151      	lsls	r1, r2, #5
 80029ec:	69fa      	ldr	r2, [r7, #28]
 80029ee:	440a      	add	r2, r1
 80029f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80029f4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80029f8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029fc:	3301      	adds	r3, #1
 80029fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	791b      	ldrb	r3, [r3, #4]
 8002a04:	461a      	mov	r2, r3
 8002a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d3b2      	bcc.n	8002972 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a12:	69db      	ldr	r3, [r3, #28]
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a1a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002a1e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	7bdb      	ldrb	r3, [r3, #15]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d016      	beq.n	8002a56 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a32:	69fa      	ldr	r2, [r7, #28]
 8002a34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a38:	f043 030b 	orr.w	r3, r3, #11
 8002a3c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a48:	69fa      	ldr	r2, [r7, #28]
 8002a4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a4e:	f043 030b 	orr.w	r3, r3, #11
 8002a52:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a54:	e015      	b.n	8002a82 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	69fa      	ldr	r2, [r7, #28]
 8002a60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a64:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a68:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002a6c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	69fa      	ldr	r2, [r7, #28]
 8002a78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a7c:	f043 030b 	orr.w	r3, r3, #11
 8002a80:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	69fa      	ldr	r2, [r7, #28]
 8002a8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a90:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002a94:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6818      	ldr	r0, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	f003 fcf3 	bl	8006490 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	695a      	ldr	r2, [r3, #20]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002ab8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f003 fc22 	bl	8006308 <USB_ReadInterrupts>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ace:	d123      	bne.n	8002b18 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f003 fcb8 	bl	800644a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f002 fd6f 	bl	80055c2 <USB_GetDevSpeed>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681c      	ldr	r4, [r3, #0]
 8002af0:	f001 f9ca 	bl	8003e88 <HAL_RCC_GetHCLKFreq>
 8002af4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002afa:	461a      	mov	r2, r3
 8002afc:	4620      	mov	r0, r4
 8002afe:	f002 fa73 	bl	8004fe8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f005 fff7 	bl	8008af6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695a      	ldr	r2, [r3, #20]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002b16:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f003 fbf3 	bl	8006308 <USB_ReadInterrupts>
 8002b22:	4603      	mov	r3, r0
 8002b24:	f003 0308 	and.w	r3, r3, #8
 8002b28:	2b08      	cmp	r3, #8
 8002b2a:	d10a      	bne.n	8002b42 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f005 ffd4 	bl	8008ada <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	695a      	ldr	r2, [r3, #20]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f002 0208 	and.w	r2, r2, #8
 8002b40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f003 fbde 	bl	8006308 <USB_ReadInterrupts>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b52:	2b80      	cmp	r3, #128	@ 0x80
 8002b54:	d123      	bne.n	8002b9e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b62:	2301      	movs	r3, #1
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b66:	e014      	b.n	8002b92 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	4413      	add	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d105      	bne.n	8002b8c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	4619      	mov	r1, r3
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 fb0a 	bl	80031a0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8e:	3301      	adds	r3, #1
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	791b      	ldrb	r3, [r3, #4]
 8002b96:	461a      	mov	r2, r3
 8002b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d3e4      	bcc.n	8002b68 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f003 fbb0 	bl	8006308 <USB_ReadInterrupts>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bb2:	d13c      	bne.n	8002c2e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb8:	e02b      	b.n	8002c12 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbc:	015a      	lsls	r2, r3, #5
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002bca:	6879      	ldr	r1, [r7, #4]
 8002bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bce:	4613      	mov	r3, r2
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	4413      	add	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	3318      	adds	r3, #24
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d115      	bne.n	8002c0c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002be0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	da12      	bge.n	8002c0c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bea:	4613      	mov	r3, r2
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3317      	adds	r3, #23
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	4619      	mov	r1, r3
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 faca 	bl	80031a0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0e:	3301      	adds	r3, #1
 8002c10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	791b      	ldrb	r3, [r3, #4]
 8002c16:	461a      	mov	r2, r3
 8002c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d3cd      	bcc.n	8002bba <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	695a      	ldr	r2, [r3, #20]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002c2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f003 fb68 	bl	8006308 <USB_ReadInterrupts>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c42:	d156      	bne.n	8002cf2 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c44:	2301      	movs	r3, #1
 8002c46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c48:	e045      	b.n	8002cd6 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4c:	015a      	lsls	r2, r3, #5
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	4413      	add	r3, r2
 8002c52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c5e:	4613      	mov	r3, r2
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	4413      	add	r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	440b      	add	r3, r1
 8002c68:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d12e      	bne.n	8002cd0 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002c72:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	da2b      	bge.n	8002cd0 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	0c1a      	lsrs	r2, r3, #16
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002c82:	4053      	eors	r3, r2
 8002c84:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d121      	bne.n	8002cd0 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c90:	4613      	mov	r3, r2
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	4413      	add	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002ca2:	6a3b      	ldr	r3, [r7, #32]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10a      	bne.n	8002cd0 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	69fa      	ldr	r2, [r7, #28]
 8002cc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cc8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ccc:	6053      	str	r3, [r2, #4]
            break;
 8002cce:	e008      	b.n	8002ce2 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	791b      	ldrb	r3, [r3, #4]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d3b3      	bcc.n	8002c4a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	695a      	ldr	r2, [r3, #20]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002cf0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f003 fb06 	bl	8006308 <USB_ReadInterrupts>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d06:	d10a      	bne.n	8002d1e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f005 ff75 	bl	8008bf8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	695a      	ldr	r2, [r3, #20]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002d1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f003 faf0 	bl	8006308 <USB_ReadInterrupts>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	d115      	bne.n	8002d5e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d002      	beq.n	8002d4a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f005 ff65 	bl	8008c14 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6859      	ldr	r1, [r3, #4]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]
 8002d5a:	e000      	b.n	8002d5e <HAL_PCD_IRQHandler+0x93c>
      return;
 8002d5c:	bf00      	nop
    }
  }
}
 8002d5e:	3734      	adds	r7, #52	@ 0x34
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd90      	pop	{r4, r7, pc}

08002d64 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d101      	bne.n	8002d7e <HAL_PCD_SetAddress+0x1a>
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	e012      	b.n	8002da4 <HAL_PCD_SetAddress+0x40>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	78fa      	ldrb	r2, [r7, #3]
 8002d92:	4611      	mov	r1, r2
 8002d94:	4618      	mov	r0, r3
 8002d96:	f003 fa4f 	bl	8006238 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	4608      	mov	r0, r1
 8002db6:	4611      	mov	r1, r2
 8002db8:	461a      	mov	r2, r3
 8002dba:	4603      	mov	r3, r0
 8002dbc:	70fb      	strb	r3, [r7, #3]
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	803b      	strh	r3, [r7, #0]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002dca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	da0f      	bge.n	8002df2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dd2:	78fb      	ldrb	r3, [r7, #3]
 8002dd4:	f003 020f 	and.w	r2, r3, #15
 8002dd8:	4613      	mov	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4413      	add	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	3310      	adds	r3, #16
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	4413      	add	r3, r2
 8002de6:	3304      	adds	r3, #4
 8002de8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2201      	movs	r2, #1
 8002dee:	705a      	strb	r2, [r3, #1]
 8002df0:	e00f      	b.n	8002e12 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002df2:	78fb      	ldrb	r3, [r7, #3]
 8002df4:	f003 020f 	and.w	r2, r3, #15
 8002df8:	4613      	mov	r3, r2
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	4413      	add	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	4413      	add	r3, r2
 8002e08:	3304      	adds	r3, #4
 8002e0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002e12:	78fb      	ldrb	r3, [r7, #3]
 8002e14:	f003 030f 	and.w	r3, r3, #15
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002e1e:	883b      	ldrh	r3, [r7, #0]
 8002e20:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	78ba      	ldrb	r2, [r7, #2]
 8002e2c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	785b      	ldrb	r3, [r3, #1]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d004      	beq.n	8002e40 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002e40:	78bb      	ldrb	r3, [r7, #2]
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d102      	bne.n	8002e4c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d101      	bne.n	8002e5a <HAL_PCD_EP_Open+0xae>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e00e      	b.n	8002e78 <HAL_PCD_EP_Open+0xcc>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68f9      	ldr	r1, [r7, #12]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f002 fbcf 	bl	800560c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002e76:	7afb      	ldrb	r3, [r7, #11]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	da0f      	bge.n	8002eb4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e94:	78fb      	ldrb	r3, [r7, #3]
 8002e96:	f003 020f 	and.w	r2, r3, #15
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	00db      	lsls	r3, r3, #3
 8002e9e:	4413      	add	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	3310      	adds	r3, #16
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	705a      	strb	r2, [r3, #1]
 8002eb2:	e00f      	b.n	8002ed4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002eb4:	78fb      	ldrb	r3, [r7, #3]
 8002eb6:	f003 020f 	and.w	r2, r3, #15
 8002eba:	4613      	mov	r3, r2
 8002ebc:	00db      	lsls	r3, r3, #3
 8002ebe:	4413      	add	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	4413      	add	r3, r2
 8002eca:	3304      	adds	r3, #4
 8002ecc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ed4:	78fb      	ldrb	r3, [r7, #3]
 8002ed6:	f003 030f 	and.w	r3, r3, #15
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d101      	bne.n	8002eee <HAL_PCD_EP_Close+0x6e>
 8002eea:	2302      	movs	r3, #2
 8002eec:	e00e      	b.n	8002f0c <HAL_PCD_EP_Close+0x8c>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68f9      	ldr	r1, [r7, #12]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f002 fc0d 	bl	800571c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	607a      	str	r2, [r7, #4]
 8002f1e:	603b      	str	r3, [r7, #0]
 8002f20:	460b      	mov	r3, r1
 8002f22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f24:	7afb      	ldrb	r3, [r7, #11]
 8002f26:	f003 020f 	and.w	r2, r3, #15
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	4413      	add	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	4413      	add	r3, r2
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	2200      	movs	r2, #0
 8002f54:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f56:	7afb      	ldrb	r3, [r7, #11]
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	b2da      	uxtb	r2, r3
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	799b      	ldrb	r3, [r3, #6]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d102      	bne.n	8002f70 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6818      	ldr	r0, [r3, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	799b      	ldrb	r3, [r3, #6]
 8002f78:	461a      	mov	r2, r3
 8002f7a:	6979      	ldr	r1, [r7, #20]
 8002f7c:	f002 fcaa 	bl	80058d4 <USB_EPStartXfer>

  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	460b      	mov	r3, r1
 8002f94:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002f96:	78fb      	ldrb	r3, [r7, #3]
 8002f98:	f003 020f 	and.w	r2, r3, #15
 8002f9c:	6879      	ldr	r1, [r7, #4]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	00db      	lsls	r3, r3, #3
 8002fa2:	4413      	add	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	440b      	add	r3, r1
 8002fa8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002fac:	681b      	ldr	r3, [r3, #0]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b086      	sub	sp, #24
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	60f8      	str	r0, [r7, #12]
 8002fc2:	607a      	str	r2, [r7, #4]
 8002fc4:	603b      	str	r3, [r7, #0]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fca:	7afb      	ldrb	r3, [r7, #11]
 8002fcc:	f003 020f 	and.w	r2, r3, #15
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4413      	add	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	3310      	adds	r3, #16
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	4413      	add	r3, r2
 8002fde:	3304      	adds	r3, #4
 8002fe0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ffa:	7afb      	ldrb	r3, [r7, #11]
 8002ffc:	f003 030f 	and.w	r3, r3, #15
 8003000:	b2da      	uxtb	r2, r3
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	799b      	ldrb	r3, [r3, #6]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d102      	bne.n	8003014 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6818      	ldr	r0, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	799b      	ldrb	r3, [r3, #6]
 800301c:	461a      	mov	r2, r3
 800301e:	6979      	ldr	r1, [r7, #20]
 8003020:	f002 fc58 	bl	80058d4 <USB_EPStartXfer>

  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3718      	adds	r7, #24
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b084      	sub	sp, #16
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
 8003036:	460b      	mov	r3, r1
 8003038:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800303a:	78fb      	ldrb	r3, [r7, #3]
 800303c:	f003 030f 	and.w	r3, r3, #15
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	7912      	ldrb	r2, [r2, #4]
 8003044:	4293      	cmp	r3, r2
 8003046:	d901      	bls.n	800304c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e04f      	b.n	80030ec <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800304c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003050:	2b00      	cmp	r3, #0
 8003052:	da0f      	bge.n	8003074 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003054:	78fb      	ldrb	r3, [r7, #3]
 8003056:	f003 020f 	and.w	r2, r3, #15
 800305a:	4613      	mov	r3, r2
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	4413      	add	r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	3310      	adds	r3, #16
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	4413      	add	r3, r2
 8003068:	3304      	adds	r3, #4
 800306a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2201      	movs	r2, #1
 8003070:	705a      	strb	r2, [r3, #1]
 8003072:	e00d      	b.n	8003090 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003074:	78fa      	ldrb	r2, [r7, #3]
 8003076:	4613      	mov	r3, r2
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	4413      	add	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	4413      	add	r3, r2
 8003086:	3304      	adds	r3, #4
 8003088:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2201      	movs	r2, #1
 8003094:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003096:	78fb      	ldrb	r3, [r7, #3]
 8003098:	f003 030f 	and.w	r3, r3, #15
 800309c:	b2da      	uxtb	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d101      	bne.n	80030b0 <HAL_PCD_EP_SetStall+0x82>
 80030ac:	2302      	movs	r3, #2
 80030ae:	e01d      	b.n	80030ec <HAL_PCD_EP_SetStall+0xbe>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68f9      	ldr	r1, [r7, #12]
 80030be:	4618      	mov	r0, r3
 80030c0:	f002 ffe6 	bl	8006090 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d109      	bne.n	80030e2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6818      	ldr	r0, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	7999      	ldrb	r1, [r3, #6]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80030dc:	461a      	mov	r2, r3
 80030de:	f003 f9d7 	bl	8006490 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	460b      	mov	r3, r1
 80030fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003100:	78fb      	ldrb	r3, [r7, #3]
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	7912      	ldrb	r2, [r2, #4]
 800310a:	4293      	cmp	r3, r2
 800310c:	d901      	bls.n	8003112 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e042      	b.n	8003198 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003112:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003116:	2b00      	cmp	r3, #0
 8003118:	da0f      	bge.n	800313a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800311a:	78fb      	ldrb	r3, [r7, #3]
 800311c:	f003 020f 	and.w	r2, r3, #15
 8003120:	4613      	mov	r3, r2
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	4413      	add	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	3310      	adds	r3, #16
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	4413      	add	r3, r2
 800312e:	3304      	adds	r3, #4
 8003130:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2201      	movs	r2, #1
 8003136:	705a      	strb	r2, [r3, #1]
 8003138:	e00f      	b.n	800315a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800313a:	78fb      	ldrb	r3, [r7, #3]
 800313c:	f003 020f 	and.w	r2, r3, #15
 8003140:	4613      	mov	r3, r2
 8003142:	00db      	lsls	r3, r3, #3
 8003144:	4413      	add	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	4413      	add	r3, r2
 8003150:	3304      	adds	r3, #4
 8003152:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003160:	78fb      	ldrb	r3, [r7, #3]
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	b2da      	uxtb	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003172:	2b01      	cmp	r3, #1
 8003174:	d101      	bne.n	800317a <HAL_PCD_EP_ClrStall+0x86>
 8003176:	2302      	movs	r3, #2
 8003178:	e00e      	b.n	8003198 <HAL_PCD_EP_ClrStall+0xa4>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68f9      	ldr	r1, [r7, #12]
 8003188:	4618      	mov	r0, r3
 800318a:	f002 ffef 	bl	800616c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80031ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	da0c      	bge.n	80031ce <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	f003 020f 	and.w	r2, r3, #15
 80031ba:	4613      	mov	r3, r2
 80031bc:	00db      	lsls	r3, r3, #3
 80031be:	4413      	add	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	3310      	adds	r3, #16
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	4413      	add	r3, r2
 80031c8:	3304      	adds	r3, #4
 80031ca:	60fb      	str	r3, [r7, #12]
 80031cc:	e00c      	b.n	80031e8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031ce:	78fb      	ldrb	r3, [r7, #3]
 80031d0:	f003 020f 	and.w	r2, r3, #15
 80031d4:	4613      	mov	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4413      	add	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	4413      	add	r3, r2
 80031e4:	3304      	adds	r3, #4
 80031e6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68f9      	ldr	r1, [r7, #12]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f002 fe0e 	bl	8005e10 <USB_EPStopXfer>
 80031f4:	4603      	mov	r3, r0
 80031f6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80031f8:	7afb      	ldrb	r3, [r7, #11]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b08a      	sub	sp, #40	@ 0x28
 8003206:	af02      	add	r7, sp, #8
 8003208:	6078      	str	r0, [r7, #4]
 800320a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	4613      	mov	r3, r2
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	4413      	add	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	3310      	adds	r3, #16
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	4413      	add	r3, r2
 8003226:	3304      	adds	r3, #4
 8003228:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	695a      	ldr	r2, [r3, #20]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	429a      	cmp	r2, r3
 8003234:	d901      	bls.n	800323a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e06b      	b.n	8003312 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	691a      	ldr	r2, [r3, #16]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	69fa      	ldr	r2, [r7, #28]
 800324c:	429a      	cmp	r2, r3
 800324e:	d902      	bls.n	8003256 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	3303      	adds	r3, #3
 800325a:	089b      	lsrs	r3, r3, #2
 800325c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800325e:	e02a      	b.n	80032b6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	691a      	ldr	r2, [r3, #16]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	69fa      	ldr	r2, [r7, #28]
 8003272:	429a      	cmp	r2, r3
 8003274:	d902      	bls.n	800327c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	3303      	adds	r3, #3
 8003280:	089b      	lsrs	r3, r3, #2
 8003282:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	68d9      	ldr	r1, [r3, #12]
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	b2da      	uxtb	r2, r3
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003294:	9300      	str	r3, [sp, #0]
 8003296:	4603      	mov	r3, r0
 8003298:	6978      	ldr	r0, [r7, #20]
 800329a:	f002 fe63 	bl	8005f64 <USB_WritePacket>

    ep->xfer_buff  += len;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	441a      	add	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	695a      	ldr	r2, [r3, #20]
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	441a      	add	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	015a      	lsls	r2, r3, #5
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	4413      	add	r3, r2
 80032be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d809      	bhi.n	80032e0 <PCD_WriteEmptyTxFifo+0xde>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	695a      	ldr	r2, [r3, #20]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d203      	bcs.n	80032e0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1bf      	bne.n	8003260 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	691a      	ldr	r2, [r3, #16]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d811      	bhi.n	8003310 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	f003 030f 	and.w	r3, r3, #15
 80032f2:	2201      	movs	r2, #1
 80032f4:	fa02 f303 	lsl.w	r3, r2, r3
 80032f8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003300:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	43db      	mvns	r3, r3
 8003306:	6939      	ldr	r1, [r7, #16]
 8003308:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800330c:	4013      	ands	r3, r2
 800330e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3720      	adds	r7, #32
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b088      	sub	sp, #32
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	333c      	adds	r3, #60	@ 0x3c
 8003334:	3304      	adds	r3, #4
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	015a      	lsls	r2, r3, #5
 800333e:	69bb      	ldr	r3, [r7, #24]
 8003340:	4413      	add	r3, r2
 8003342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	799b      	ldrb	r3, [r3, #6]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d17b      	bne.n	800344a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	2b00      	cmp	r3, #0
 800335a:	d015      	beq.n	8003388 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	4a61      	ldr	r2, [pc, #388]	@ (80034e4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	f240 80b9 	bls.w	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800336c:	2b00      	cmp	r3, #0
 800336e:	f000 80b3 	beq.w	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	015a      	lsls	r2, r3, #5
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	4413      	add	r3, r2
 800337a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800337e:	461a      	mov	r2, r3
 8003380:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003384:	6093      	str	r3, [r2, #8]
 8003386:	e0a7      	b.n	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	f003 0320 	and.w	r3, r3, #32
 800338e:	2b00      	cmp	r3, #0
 8003390:	d009      	beq.n	80033a6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	015a      	lsls	r2, r3, #5
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	4413      	add	r3, r2
 800339a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800339e:	461a      	mov	r2, r3
 80033a0:	2320      	movs	r3, #32
 80033a2:	6093      	str	r3, [r2, #8]
 80033a4:	e098      	b.n	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f040 8093 	bne.w	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	4a4b      	ldr	r2, [pc, #300]	@ (80034e4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d90f      	bls.n	80033da <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00a      	beq.n	80033da <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	015a      	lsls	r2, r3, #5
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	4413      	add	r3, r2
 80033cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033d0:	461a      	mov	r2, r3
 80033d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033d6:	6093      	str	r3, [r2, #8]
 80033d8:	e07e      	b.n	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	4613      	mov	r3, r2
 80033de:	00db      	lsls	r3, r3, #3
 80033e0:	4413      	add	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	4413      	add	r3, r2
 80033ec:	3304      	adds	r3, #4
 80033ee:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6a1a      	ldr	r2, [r3, #32]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	0159      	lsls	r1, r3, #5
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	440b      	add	r3, r1
 80033fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003406:	1ad2      	subs	r2, r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d114      	bne.n	800343c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d109      	bne.n	800342e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6818      	ldr	r0, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003424:	461a      	mov	r2, r3
 8003426:	2101      	movs	r1, #1
 8003428:	f003 f832 	bl	8006490 <USB_EP0_OutStart>
 800342c:	e006      	b.n	800343c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	68da      	ldr	r2, [r3, #12]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	441a      	add	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	b2db      	uxtb	r3, r3
 8003440:	4619      	mov	r1, r3
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f005 fb14 	bl	8008a70 <HAL_PCD_DataOutStageCallback>
 8003448:	e046      	b.n	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	4a26      	ldr	r2, [pc, #152]	@ (80034e8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d124      	bne.n	800349c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00a      	beq.n	8003472 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	015a      	lsls	r2, r3, #5
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	4413      	add	r3, r2
 8003464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003468:	461a      	mov	r2, r3
 800346a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800346e:	6093      	str	r3, [r2, #8]
 8003470:	e032      	b.n	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	f003 0320 	and.w	r3, r3, #32
 8003478:	2b00      	cmp	r3, #0
 800347a:	d008      	beq.n	800348e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	015a      	lsls	r2, r3, #5
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	4413      	add	r3, r2
 8003484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003488:	461a      	mov	r2, r3
 800348a:	2320      	movs	r3, #32
 800348c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	b2db      	uxtb	r3, r3
 8003492:	4619      	mov	r1, r3
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f005 faeb 	bl	8008a70 <HAL_PCD_DataOutStageCallback>
 800349a:	e01d      	b.n	80034d8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d114      	bne.n	80034cc <PCD_EP_OutXfrComplete_int+0x1b0>
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	4613      	mov	r3, r2
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	4413      	add	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d108      	bne.n	80034cc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6818      	ldr	r0, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034c4:	461a      	mov	r2, r3
 80034c6:	2100      	movs	r1, #0
 80034c8:	f002 ffe2 	bl	8006490 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	4619      	mov	r1, r3
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f005 facc 	bl	8008a70 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3720      	adds	r7, #32
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	4f54300a 	.word	0x4f54300a
 80034e8:	4f54310a 	.word	0x4f54310a

080034ec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	333c      	adds	r3, #60	@ 0x3c
 8003504:	3304      	adds	r3, #4
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	015a      	lsls	r2, r3, #5
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	4413      	add	r3, r2
 8003512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	4a15      	ldr	r2, [pc, #84]	@ (8003574 <PCD_EP_OutSetupPacket_int+0x88>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d90e      	bls.n	8003540 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003528:	2b00      	cmp	r3, #0
 800352a:	d009      	beq.n	8003540 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	015a      	lsls	r2, r3, #5
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	4413      	add	r3, r2
 8003534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003538:	461a      	mov	r2, r3
 800353a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800353e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f005 fa83 	bl	8008a4c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	4a0a      	ldr	r2, [pc, #40]	@ (8003574 <PCD_EP_OutSetupPacket_int+0x88>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d90c      	bls.n	8003568 <PCD_EP_OutSetupPacket_int+0x7c>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	799b      	ldrb	r3, [r3, #6]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d108      	bne.n	8003568 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003560:	461a      	mov	r2, r3
 8003562:	2101      	movs	r1, #1
 8003564:	f002 ff94 	bl	8006490 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3718      	adds	r7, #24
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	4f54300a 	.word	0x4f54300a

08003578 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	460b      	mov	r3, r1
 8003582:	70fb      	strb	r3, [r7, #3]
 8003584:	4613      	mov	r3, r2
 8003586:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003590:	78fb      	ldrb	r3, [r7, #3]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d107      	bne.n	80035a6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003596:	883b      	ldrh	r3, [r7, #0]
 8003598:	0419      	lsls	r1, r3, #16
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	629a      	str	r2, [r3, #40]	@ 0x28
 80035a4:	e028      	b.n	80035f8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ac:	0c1b      	lsrs	r3, r3, #16
 80035ae:	68ba      	ldr	r2, [r7, #8]
 80035b0:	4413      	add	r3, r2
 80035b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80035b4:	2300      	movs	r3, #0
 80035b6:	73fb      	strb	r3, [r7, #15]
 80035b8:	e00d      	b.n	80035d6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	3340      	adds	r3, #64	@ 0x40
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	0c1b      	lsrs	r3, r3, #16
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	4413      	add	r3, r2
 80035ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	3301      	adds	r3, #1
 80035d4:	73fb      	strb	r3, [r7, #15]
 80035d6:	7bfa      	ldrb	r2, [r7, #15]
 80035d8:	78fb      	ldrb	r3, [r7, #3]
 80035da:	3b01      	subs	r3, #1
 80035dc:	429a      	cmp	r2, r3
 80035de:	d3ec      	bcc.n	80035ba <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80035e0:	883b      	ldrh	r3, [r7, #0]
 80035e2:	0418      	lsls	r0, r3, #16
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6819      	ldr	r1, [r3, #0]
 80035e8:	78fb      	ldrb	r3, [r7, #3]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	68ba      	ldr	r2, [r7, #8]
 80035ee:	4302      	orrs	r2, r0
 80035f0:	3340      	adds	r3, #64	@ 0x40
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	440b      	add	r3, r1
 80035f6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	460b      	mov	r3, r1
 8003610:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	887a      	ldrh	r2, [r7, #2]
 8003618:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	4618      	mov	r0, r3
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	460b      	mov	r3, r1
 8003632:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e267      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	d075      	beq.n	800374a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800365e:	4b88      	ldr	r3, [pc, #544]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 030c 	and.w	r3, r3, #12
 8003666:	2b04      	cmp	r3, #4
 8003668:	d00c      	beq.n	8003684 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800366a:	4b85      	ldr	r3, [pc, #532]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003672:	2b08      	cmp	r3, #8
 8003674:	d112      	bne.n	800369c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003676:	4b82      	ldr	r3, [pc, #520]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800367e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003682:	d10b      	bne.n	800369c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003684:	4b7e      	ldr	r3, [pc, #504]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d05b      	beq.n	8003748 <HAL_RCC_OscConfig+0x108>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d157      	bne.n	8003748 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e242      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036a4:	d106      	bne.n	80036b4 <HAL_RCC_OscConfig+0x74>
 80036a6:	4b76      	ldr	r3, [pc, #472]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a75      	ldr	r2, [pc, #468]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	e01d      	b.n	80036f0 <HAL_RCC_OscConfig+0xb0>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036bc:	d10c      	bne.n	80036d8 <HAL_RCC_OscConfig+0x98>
 80036be:	4b70      	ldr	r3, [pc, #448]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a6f      	ldr	r2, [pc, #444]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036c8:	6013      	str	r3, [r2, #0]
 80036ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a6c      	ldr	r2, [pc, #432]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036d4:	6013      	str	r3, [r2, #0]
 80036d6:	e00b      	b.n	80036f0 <HAL_RCC_OscConfig+0xb0>
 80036d8:	4b69      	ldr	r3, [pc, #420]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a68      	ldr	r2, [pc, #416]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036e2:	6013      	str	r3, [r2, #0]
 80036e4:	4b66      	ldr	r3, [pc, #408]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a65      	ldr	r2, [pc, #404]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80036ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d013      	beq.n	8003720 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f8:	f7fd fde4 	bl	80012c4 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003700:	f7fd fde0 	bl	80012c4 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b64      	cmp	r3, #100	@ 0x64
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e207      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003712:	4b5b      	ldr	r3, [pc, #364]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCC_OscConfig+0xc0>
 800371e:	e014      	b.n	800374a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003720:	f7fd fdd0 	bl	80012c4 <HAL_GetTick>
 8003724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003726:	e008      	b.n	800373a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003728:	f7fd fdcc 	bl	80012c4 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b64      	cmp	r3, #100	@ 0x64
 8003734:	d901      	bls.n	800373a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e1f3      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800373a:	4b51      	ldr	r3, [pc, #324]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d1f0      	bne.n	8003728 <HAL_RCC_OscConfig+0xe8>
 8003746:	e000      	b.n	800374a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003748:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d063      	beq.n	800381e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003756:	4b4a      	ldr	r3, [pc, #296]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f003 030c 	and.w	r3, r3, #12
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00b      	beq.n	800377a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003762:	4b47      	ldr	r3, [pc, #284]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800376a:	2b08      	cmp	r3, #8
 800376c:	d11c      	bne.n	80037a8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800376e:	4b44      	ldr	r3, [pc, #272]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d116      	bne.n	80037a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800377a:	4b41      	ldr	r3, [pc, #260]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d005      	beq.n	8003792 <HAL_RCC_OscConfig+0x152>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d001      	beq.n	8003792 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e1c7      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003792:	4b3b      	ldr	r3, [pc, #236]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4937      	ldr	r1, [pc, #220]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037a6:	e03a      	b.n	800381e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d020      	beq.n	80037f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037b0:	4b34      	ldr	r3, [pc, #208]	@ (8003884 <HAL_RCC_OscConfig+0x244>)
 80037b2:	2201      	movs	r2, #1
 80037b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b6:	f7fd fd85 	bl	80012c4 <HAL_GetTick>
 80037ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037bc:	e008      	b.n	80037d0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037be:	f7fd fd81 	bl	80012c4 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d901      	bls.n	80037d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e1a8      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037d0:	4b2b      	ldr	r3, [pc, #172]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0f0      	beq.n	80037be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037dc:	4b28      	ldr	r3, [pc, #160]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	4925      	ldr	r1, [pc, #148]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	600b      	str	r3, [r1, #0]
 80037f0:	e015      	b.n	800381e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037f2:	4b24      	ldr	r3, [pc, #144]	@ (8003884 <HAL_RCC_OscConfig+0x244>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f8:	f7fd fd64 	bl	80012c4 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003800:	f7fd fd60 	bl	80012c4 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e187      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003812:	4b1b      	ldr	r3, [pc, #108]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1f0      	bne.n	8003800 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b00      	cmp	r3, #0
 8003828:	d036      	beq.n	8003898 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d016      	beq.n	8003860 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003832:	4b15      	ldr	r3, [pc, #84]	@ (8003888 <HAL_RCC_OscConfig+0x248>)
 8003834:	2201      	movs	r2, #1
 8003836:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003838:	f7fd fd44 	bl	80012c4 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003840:	f7fd fd40 	bl	80012c4 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e167      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003852:	4b0b      	ldr	r3, [pc, #44]	@ (8003880 <HAL_RCC_OscConfig+0x240>)
 8003854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0f0      	beq.n	8003840 <HAL_RCC_OscConfig+0x200>
 800385e:	e01b      	b.n	8003898 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003860:	4b09      	ldr	r3, [pc, #36]	@ (8003888 <HAL_RCC_OscConfig+0x248>)
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003866:	f7fd fd2d 	bl	80012c4 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800386c:	e00e      	b.n	800388c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800386e:	f7fd fd29 	bl	80012c4 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d907      	bls.n	800388c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e150      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
 8003880:	40023800 	.word	0x40023800
 8003884:	42470000 	.word	0x42470000
 8003888:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800388c:	4b88      	ldr	r3, [pc, #544]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 800388e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1ea      	bne.n	800386e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0304 	and.w	r3, r3, #4
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 8097 	beq.w	80039d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038a6:	2300      	movs	r3, #0
 80038a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038aa:	4b81      	ldr	r3, [pc, #516]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10f      	bne.n	80038d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038b6:	2300      	movs	r3, #0
 80038b8:	60bb      	str	r3, [r7, #8]
 80038ba:	4b7d      	ldr	r3, [pc, #500]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	4a7c      	ldr	r2, [pc, #496]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 80038c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80038c6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 80038c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ce:	60bb      	str	r3, [r7, #8]
 80038d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038d2:	2301      	movs	r3, #1
 80038d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d6:	4b77      	ldr	r3, [pc, #476]	@ (8003ab4 <HAL_RCC_OscConfig+0x474>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d118      	bne.n	8003914 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038e2:	4b74      	ldr	r3, [pc, #464]	@ (8003ab4 <HAL_RCC_OscConfig+0x474>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a73      	ldr	r2, [pc, #460]	@ (8003ab4 <HAL_RCC_OscConfig+0x474>)
 80038e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038ee:	f7fd fce9 	bl	80012c4 <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f4:	e008      	b.n	8003908 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038f6:	f7fd fce5 	bl	80012c4 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e10c      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003908:	4b6a      	ldr	r3, [pc, #424]	@ (8003ab4 <HAL_RCC_OscConfig+0x474>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0f0      	beq.n	80038f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d106      	bne.n	800392a <HAL_RCC_OscConfig+0x2ea>
 800391c:	4b64      	ldr	r3, [pc, #400]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 800391e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003920:	4a63      	ldr	r2, [pc, #396]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003922:	f043 0301 	orr.w	r3, r3, #1
 8003926:	6713      	str	r3, [r2, #112]	@ 0x70
 8003928:	e01c      	b.n	8003964 <HAL_RCC_OscConfig+0x324>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	2b05      	cmp	r3, #5
 8003930:	d10c      	bne.n	800394c <HAL_RCC_OscConfig+0x30c>
 8003932:	4b5f      	ldr	r3, [pc, #380]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003936:	4a5e      	ldr	r2, [pc, #376]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003938:	f043 0304 	orr.w	r3, r3, #4
 800393c:	6713      	str	r3, [r2, #112]	@ 0x70
 800393e:	4b5c      	ldr	r3, [pc, #368]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003942:	4a5b      	ldr	r2, [pc, #364]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	6713      	str	r3, [r2, #112]	@ 0x70
 800394a:	e00b      	b.n	8003964 <HAL_RCC_OscConfig+0x324>
 800394c:	4b58      	ldr	r3, [pc, #352]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 800394e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003950:	4a57      	ldr	r2, [pc, #348]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003952:	f023 0301 	bic.w	r3, r3, #1
 8003956:	6713      	str	r3, [r2, #112]	@ 0x70
 8003958:	4b55      	ldr	r3, [pc, #340]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 800395a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800395c:	4a54      	ldr	r2, [pc, #336]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 800395e:	f023 0304 	bic.w	r3, r3, #4
 8003962:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d015      	beq.n	8003998 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800396c:	f7fd fcaa 	bl	80012c4 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003972:	e00a      	b.n	800398a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003974:	f7fd fca6 	bl	80012c4 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003982:	4293      	cmp	r3, r2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e0cb      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800398a:	4b49      	ldr	r3, [pc, #292]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 800398c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d0ee      	beq.n	8003974 <HAL_RCC_OscConfig+0x334>
 8003996:	e014      	b.n	80039c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003998:	f7fd fc94 	bl	80012c4 <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800399e:	e00a      	b.n	80039b6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a0:	f7fd fc90 	bl	80012c4 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d901      	bls.n	80039b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e0b5      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039b6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 80039b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1ee      	bne.n	80039a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039c2:	7dfb      	ldrb	r3, [r7, #23]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d105      	bne.n	80039d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039c8:	4b39      	ldr	r3, [pc, #228]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 80039ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039cc:	4a38      	ldr	r2, [pc, #224]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 80039ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	699b      	ldr	r3, [r3, #24]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f000 80a1 	beq.w	8003b20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039de:	4b34      	ldr	r3, [pc, #208]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 030c 	and.w	r3, r3, #12
 80039e6:	2b08      	cmp	r3, #8
 80039e8:	d05c      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d141      	bne.n	8003a76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039f2:	4b31      	ldr	r3, [pc, #196]	@ (8003ab8 <HAL_RCC_OscConfig+0x478>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f8:	f7fd fc64 	bl	80012c4 <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a00:	f7fd fc60 	bl	80012c4 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e087      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a12:	4b27      	ldr	r3, [pc, #156]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1f0      	bne.n	8003a00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69da      	ldr	r2, [r3, #28]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2c:	019b      	lsls	r3, r3, #6
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a34:	085b      	lsrs	r3, r3, #1
 8003a36:	3b01      	subs	r3, #1
 8003a38:	041b      	lsls	r3, r3, #16
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a40:	061b      	lsls	r3, r3, #24
 8003a42:	491b      	ldr	r1, [pc, #108]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a48:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab8 <HAL_RCC_OscConfig+0x478>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4e:	f7fd fc39 	bl	80012c4 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a56:	f7fd fc35 	bl	80012c4 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e05c      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a68:	4b11      	ldr	r3, [pc, #68]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x416>
 8003a74:	e054      	b.n	8003b20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a76:	4b10      	ldr	r3, [pc, #64]	@ (8003ab8 <HAL_RCC_OscConfig+0x478>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7c:	f7fd fc22 	bl	80012c4 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a84:	f7fd fc1e 	bl	80012c4 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e045      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a96:	4b06      	ldr	r3, [pc, #24]	@ (8003ab0 <HAL_RCC_OscConfig+0x470>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f0      	bne.n	8003a84 <HAL_RCC_OscConfig+0x444>
 8003aa2:	e03d      	b.n	8003b20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d107      	bne.n	8003abc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e038      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	40007000 	.word	0x40007000
 8003ab8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003abc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b2c <HAL_RCC_OscConfig+0x4ec>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d028      	beq.n	8003b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d121      	bne.n	8003b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d11a      	bne.n	8003b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003aec:	4013      	ands	r3, r2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003af2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d111      	bne.n	8003b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b02:	085b      	lsrs	r3, r3, #1
 8003b04:	3b01      	subs	r3, #1
 8003b06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d107      	bne.n	8003b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d001      	beq.n	8003b20 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e000      	b.n	8003b22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3718      	adds	r7, #24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	40023800 	.word	0x40023800

08003b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0cc      	b.n	8003cde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b44:	4b68      	ldr	r3, [pc, #416]	@ (8003ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0307 	and.w	r3, r3, #7
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d90c      	bls.n	8003b6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b52:	4b65      	ldr	r3, [pc, #404]	@ (8003ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b5a:	4b63      	ldr	r3, [pc, #396]	@ (8003ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0307 	and.w	r3, r3, #7
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d001      	beq.n	8003b6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e0b8      	b.n	8003cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0302 	and.w	r3, r3, #2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d020      	beq.n	8003bba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0304 	and.w	r3, r3, #4
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d005      	beq.n	8003b90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b84:	4b59      	ldr	r3, [pc, #356]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	4a58      	ldr	r2, [pc, #352]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0308 	and.w	r3, r3, #8
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d005      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b9c:	4b53      	ldr	r3, [pc, #332]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	4a52      	ldr	r2, [pc, #328]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003ba2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ba6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ba8:	4b50      	ldr	r3, [pc, #320]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	494d      	ldr	r1, [pc, #308]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d044      	beq.n	8003c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d107      	bne.n	8003bde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bce:	4b47      	ldr	r3, [pc, #284]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d119      	bne.n	8003c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e07f      	b.n	8003cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d003      	beq.n	8003bee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bea:	2b03      	cmp	r3, #3
 8003bec:	d107      	bne.n	8003bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bee:	4b3f      	ldr	r3, [pc, #252]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d109      	bne.n	8003c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e06f      	b.n	8003cde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e067      	b.n	8003cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c0e:	4b37      	ldr	r3, [pc, #220]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f023 0203 	bic.w	r2, r3, #3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	4934      	ldr	r1, [pc, #208]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c20:	f7fd fb50 	bl	80012c4 <HAL_GetTick>
 8003c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c26:	e00a      	b.n	8003c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c28:	f7fd fb4c 	bl	80012c4 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e04f      	b.n	8003cde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c3e:	4b2b      	ldr	r3, [pc, #172]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 020c 	and.w	r2, r3, #12
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d1eb      	bne.n	8003c28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c50:	4b25      	ldr	r3, [pc, #148]	@ (8003ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0307 	and.w	r3, r3, #7
 8003c58:	683a      	ldr	r2, [r7, #0]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d20c      	bcs.n	8003c78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c5e:	4b22      	ldr	r3, [pc, #136]	@ (8003ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c66:	4b20      	ldr	r3, [pc, #128]	@ (8003ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0307 	and.w	r3, r3, #7
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d001      	beq.n	8003c78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e032      	b.n	8003cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d008      	beq.n	8003c96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c84:	4b19      	ldr	r3, [pc, #100]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	4916      	ldr	r1, [pc, #88]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0308 	and.w	r3, r3, #8
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d009      	beq.n	8003cb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ca2:	4b12      	ldr	r3, [pc, #72]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	490e      	ldr	r1, [pc, #56]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cb6:	f000 f821 	bl	8003cfc <HAL_RCC_GetSysClockFreq>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cec <HAL_RCC_ClockConfig+0x1bc>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	091b      	lsrs	r3, r3, #4
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	490a      	ldr	r1, [pc, #40]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003cc8:	5ccb      	ldrb	r3, [r1, r3]
 8003cca:	fa22 f303 	lsr.w	r3, r2, r3
 8003cce:	4a09      	ldr	r2, [pc, #36]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003cd2:	4b09      	ldr	r3, [pc, #36]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fd fab0 	bl	800123c <HAL_InitTick>

  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	40023c00 	.word	0x40023c00
 8003cec:	40023800 	.word	0x40023800
 8003cf0:	08009c64 	.word	0x08009c64
 8003cf4:	20000004 	.word	0x20000004
 8003cf8:	20000008 	.word	0x20000008

08003cfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d00:	b090      	sub	sp, #64	@ 0x40
 8003d02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003d10:	2300      	movs	r3, #0
 8003d12:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d14:	4b59      	ldr	r3, [pc, #356]	@ (8003e7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f003 030c 	and.w	r3, r3, #12
 8003d1c:	2b08      	cmp	r3, #8
 8003d1e:	d00d      	beq.n	8003d3c <HAL_RCC_GetSysClockFreq+0x40>
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	f200 80a1 	bhi.w	8003e68 <HAL_RCC_GetSysClockFreq+0x16c>
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d002      	beq.n	8003d30 <HAL_RCC_GetSysClockFreq+0x34>
 8003d2a:	2b04      	cmp	r3, #4
 8003d2c:	d003      	beq.n	8003d36 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d2e:	e09b      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d30:	4b53      	ldr	r3, [pc, #332]	@ (8003e80 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d32:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d34:	e09b      	b.n	8003e6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d36:	4b53      	ldr	r3, [pc, #332]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d38:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d3a:	e098      	b.n	8003e6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d3c:	4b4f      	ldr	r3, [pc, #316]	@ (8003e7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d44:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d46:	4b4d      	ldr	r3, [pc, #308]	@ (8003e7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d028      	beq.n	8003da4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d52:	4b4a      	ldr	r3, [pc, #296]	@ (8003e7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	099b      	lsrs	r3, r3, #6
 8003d58:	2200      	movs	r2, #0
 8003d5a:	623b      	str	r3, [r7, #32]
 8003d5c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003d5e:	6a3b      	ldr	r3, [r7, #32]
 8003d60:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003d64:	2100      	movs	r1, #0
 8003d66:	4b47      	ldr	r3, [pc, #284]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d68:	fb03 f201 	mul.w	r2, r3, r1
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	fb00 f303 	mul.w	r3, r0, r3
 8003d72:	4413      	add	r3, r2
 8003d74:	4a43      	ldr	r2, [pc, #268]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d76:	fba0 1202 	umull	r1, r2, r0, r2
 8003d7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d7c:	460a      	mov	r2, r1
 8003d7e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003d80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d82:	4413      	add	r3, r2
 8003d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d88:	2200      	movs	r2, #0
 8003d8a:	61bb      	str	r3, [r7, #24]
 8003d8c:	61fa      	str	r2, [r7, #28]
 8003d8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d92:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003d96:	f7fc fa7b 	bl	8000290 <__aeabi_uldivmod>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	4613      	mov	r3, r2
 8003da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003da2:	e053      	b.n	8003e4c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003da4:	4b35      	ldr	r3, [pc, #212]	@ (8003e7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	099b      	lsrs	r3, r3, #6
 8003daa:	2200      	movs	r2, #0
 8003dac:	613b      	str	r3, [r7, #16]
 8003dae:	617a      	str	r2, [r7, #20]
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003db6:	f04f 0b00 	mov.w	fp, #0
 8003dba:	4652      	mov	r2, sl
 8003dbc:	465b      	mov	r3, fp
 8003dbe:	f04f 0000 	mov.w	r0, #0
 8003dc2:	f04f 0100 	mov.w	r1, #0
 8003dc6:	0159      	lsls	r1, r3, #5
 8003dc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dcc:	0150      	lsls	r0, r2, #5
 8003dce:	4602      	mov	r2, r0
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	ebb2 080a 	subs.w	r8, r2, sl
 8003dd6:	eb63 090b 	sbc.w	r9, r3, fp
 8003dda:	f04f 0200 	mov.w	r2, #0
 8003dde:	f04f 0300 	mov.w	r3, #0
 8003de2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003de6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003dea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003dee:	ebb2 0408 	subs.w	r4, r2, r8
 8003df2:	eb63 0509 	sbc.w	r5, r3, r9
 8003df6:	f04f 0200 	mov.w	r2, #0
 8003dfa:	f04f 0300 	mov.w	r3, #0
 8003dfe:	00eb      	lsls	r3, r5, #3
 8003e00:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e04:	00e2      	lsls	r2, r4, #3
 8003e06:	4614      	mov	r4, r2
 8003e08:	461d      	mov	r5, r3
 8003e0a:	eb14 030a 	adds.w	r3, r4, sl
 8003e0e:	603b      	str	r3, [r7, #0]
 8003e10:	eb45 030b 	adc.w	r3, r5, fp
 8003e14:	607b      	str	r3, [r7, #4]
 8003e16:	f04f 0200 	mov.w	r2, #0
 8003e1a:	f04f 0300 	mov.w	r3, #0
 8003e1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e22:	4629      	mov	r1, r5
 8003e24:	028b      	lsls	r3, r1, #10
 8003e26:	4621      	mov	r1, r4
 8003e28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e2c:	4621      	mov	r1, r4
 8003e2e:	028a      	lsls	r2, r1, #10
 8003e30:	4610      	mov	r0, r2
 8003e32:	4619      	mov	r1, r3
 8003e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e36:	2200      	movs	r2, #0
 8003e38:	60bb      	str	r3, [r7, #8]
 8003e3a:	60fa      	str	r2, [r7, #12]
 8003e3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e40:	f7fc fa26 	bl	8000290 <__aeabi_uldivmod>
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	4613      	mov	r3, r2
 8003e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	0c1b      	lsrs	r3, r3, #16
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	3301      	adds	r3, #1
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003e5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e64:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e66:	e002      	b.n	8003e6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e68:	4b05      	ldr	r3, [pc, #20]	@ (8003e80 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3740      	adds	r7, #64	@ 0x40
 8003e74:	46bd      	mov	sp, r7
 8003e76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e7a:	bf00      	nop
 8003e7c:	40023800 	.word	0x40023800
 8003e80:	00f42400 	.word	0x00f42400
 8003e84:	017d7840 	.word	0x017d7840

08003e88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e8c:	4b03      	ldr	r3, [pc, #12]	@ (8003e9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	20000004 	.word	0x20000004

08003ea0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ea4:	f7ff fff0 	bl	8003e88 <HAL_RCC_GetHCLKFreq>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	0a9b      	lsrs	r3, r3, #10
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	4903      	ldr	r1, [pc, #12]	@ (8003ec4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eb6:	5ccb      	ldrb	r3, [r1, r3]
 8003eb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	08009c74 	.word	0x08009c74

08003ec8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ecc:	f7ff ffdc 	bl	8003e88 <HAL_RCC_GetHCLKFreq>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	4b05      	ldr	r3, [pc, #20]	@ (8003ee8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	0b5b      	lsrs	r3, r3, #13
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	4903      	ldr	r1, [pc, #12]	@ (8003eec <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ede:	5ccb      	ldrb	r3, [r1, r3]
 8003ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40023800 	.word	0x40023800
 8003eec:	08009c74 	.word	0x08009c74

08003ef0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e042      	b.n	8003f88 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d106      	bne.n	8003f1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7fc ffc2 	bl	8000ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2224      	movs	r2, #36	@ 0x24
 8003f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f000 fd7f 	bl	8004a38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	691a      	ldr	r2, [r3, #16]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	695a      	ldr	r2, [r3, #20]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68da      	ldr	r2, [r3, #12]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2220      	movs	r2, #32
 8003f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3708      	adds	r7, #8
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08a      	sub	sp, #40	@ 0x28
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	603b      	str	r3, [r7, #0]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b20      	cmp	r3, #32
 8003fae:	d175      	bne.n	800409c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <HAL_UART_Transmit+0x2c>
 8003fb6:	88fb      	ldrh	r3, [r7, #6]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e06e      	b.n	800409e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2221      	movs	r2, #33	@ 0x21
 8003fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fce:	f7fd f979 	bl	80012c4 <HAL_GetTick>
 8003fd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	88fa      	ldrh	r2, [r7, #6]
 8003fd8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	88fa      	ldrh	r2, [r7, #6]
 8003fde:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fe8:	d108      	bne.n	8003ffc <HAL_UART_Transmit+0x6c>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d104      	bne.n	8003ffc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	61bb      	str	r3, [r7, #24]
 8003ffa:	e003      	b.n	8004004 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004000:	2300      	movs	r3, #0
 8004002:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004004:	e02e      	b.n	8004064 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2200      	movs	r2, #0
 800400e:	2180      	movs	r1, #128	@ 0x80
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 fb1d 	bl	8004650 <UART_WaitOnFlagUntilTimeout>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d005      	beq.n	8004028 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e03a      	b.n	800409e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d10b      	bne.n	8004046 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	881b      	ldrh	r3, [r3, #0]
 8004032:	461a      	mov	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800403c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	3302      	adds	r3, #2
 8004042:	61bb      	str	r3, [r7, #24]
 8004044:	e007      	b.n	8004056 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	781a      	ldrb	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	3301      	adds	r3, #1
 8004054:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800405a:	b29b      	uxth	r3, r3
 800405c:	3b01      	subs	r3, #1
 800405e:	b29a      	uxth	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1cb      	bne.n	8004006 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	2200      	movs	r2, #0
 8004076:	2140      	movs	r1, #64	@ 0x40
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f000 fae9 	bl	8004650 <UART_WaitOnFlagUntilTimeout>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d005      	beq.n	8004090 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e006      	b.n	800409e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004098:	2300      	movs	r3, #0
 800409a:	e000      	b.n	800409e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800409c:	2302      	movs	r3, #2
  }
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3720      	adds	r7, #32
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
	...

080040a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b0ba      	sub	sp, #232	@ 0xe8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80040ce:	2300      	movs	r3, #0
 80040d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80040d4:	2300      	movs	r3, #0
 80040d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040de:	f003 030f 	and.w	r3, r3, #15
 80040e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80040e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d10f      	bne.n	800410e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f2:	f003 0320 	and.w	r3, r3, #32
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d009      	beq.n	800410e <HAL_UART_IRQHandler+0x66>
 80040fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040fe:	f003 0320 	and.w	r3, r3, #32
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 fbd7 	bl	80048ba <UART_Receive_IT>
      return;
 800410c:	e273      	b.n	80045f6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800410e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 80de 	beq.w	80042d4 <HAL_UART_IRQHandler+0x22c>
 8004118:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800411c:	f003 0301 	and.w	r3, r3, #1
 8004120:	2b00      	cmp	r3, #0
 8004122:	d106      	bne.n	8004132 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004128:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 80d1 	beq.w	80042d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00b      	beq.n	8004156 <HAL_UART_IRQHandler+0xae>
 800413e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004146:	2b00      	cmp	r3, #0
 8004148:	d005      	beq.n	8004156 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414e:	f043 0201 	orr.w	r2, r3, #1
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800415a:	f003 0304 	and.w	r3, r3, #4
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00b      	beq.n	800417a <HAL_UART_IRQHandler+0xd2>
 8004162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004172:	f043 0202 	orr.w	r2, r3, #2
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800417a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00b      	beq.n	800419e <HAL_UART_IRQHandler+0xf6>
 8004186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004196:	f043 0204 	orr.w	r2, r3, #4
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800419e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041a2:	f003 0308 	and.w	r3, r3, #8
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d011      	beq.n	80041ce <HAL_UART_IRQHandler+0x126>
 80041aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d105      	bne.n	80041c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d005      	beq.n	80041ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c6:	f043 0208 	orr.w	r2, r3, #8
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 820a 	beq.w	80045ec <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041dc:	f003 0320 	and.w	r3, r3, #32
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d008      	beq.n	80041f6 <HAL_UART_IRQHandler+0x14e>
 80041e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041e8:	f003 0320 	and.w	r3, r3, #32
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 fb62 	bl	80048ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004200:	2b40      	cmp	r3, #64	@ 0x40
 8004202:	bf0c      	ite	eq
 8004204:	2301      	moveq	r3, #1
 8004206:	2300      	movne	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d103      	bne.n	8004222 <HAL_UART_IRQHandler+0x17a>
 800421a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800421e:	2b00      	cmp	r3, #0
 8004220:	d04f      	beq.n	80042c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fa6d 	bl	8004702 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004232:	2b40      	cmp	r3, #64	@ 0x40
 8004234:	d141      	bne.n	80042ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	3314      	adds	r3, #20
 800423c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004240:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800424c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004250:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004254:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	3314      	adds	r3, #20
 800425e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004262:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004266:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800426e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004272:	e841 2300 	strex	r3, r2, [r1]
 8004276:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800427a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1d9      	bne.n	8004236 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004286:	2b00      	cmp	r3, #0
 8004288:	d013      	beq.n	80042b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428e:	4a8a      	ldr	r2, [pc, #552]	@ (80044b8 <HAL_UART_IRQHandler+0x410>)
 8004290:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004296:	4618      	mov	r0, r3
 8004298:	f7fd fda7 	bl	8001dea <HAL_DMA_Abort_IT>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d016      	beq.n	80042d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80042ac:	4610      	mov	r0, r2
 80042ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b0:	e00e      	b.n	80042d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f9b6 	bl	8004624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b8:	e00a      	b.n	80042d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f9b2 	bl	8004624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c0:	e006      	b.n	80042d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f9ae 	bl	8004624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80042ce:	e18d      	b.n	80045ec <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d0:	bf00      	nop
    return;
 80042d2:	e18b      	b.n	80045ec <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d8:	2b01      	cmp	r3, #1
 80042da:	f040 8167 	bne.w	80045ac <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042e2:	f003 0310 	and.w	r3, r3, #16
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f000 8160 	beq.w	80045ac <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80042ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042f0:	f003 0310 	and.w	r3, r3, #16
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f000 8159 	beq.w	80045ac <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042fa:	2300      	movs	r3, #0
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	60bb      	str	r3, [r7, #8]
 800430e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800431a:	2b40      	cmp	r3, #64	@ 0x40
 800431c:	f040 80ce 	bne.w	80044bc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800432c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 80a9 	beq.w	8004488 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800433a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800433e:	429a      	cmp	r2, r3
 8004340:	f080 80a2 	bcs.w	8004488 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800434a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004350:	69db      	ldr	r3, [r3, #28]
 8004352:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004356:	f000 8088 	beq.w	800446a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	330c      	adds	r3, #12
 8004360:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004364:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004368:	e853 3f00 	ldrex	r3, [r3]
 800436c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004370:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004374:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004378:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	330c      	adds	r3, #12
 8004382:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004386:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800438a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800438e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004392:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004396:	e841 2300 	strex	r3, r2, [r1]
 800439a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800439e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1d9      	bne.n	800435a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	3314      	adds	r3, #20
 80043ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043b0:	e853 3f00 	ldrex	r3, [r3]
 80043b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80043b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043b8:	f023 0301 	bic.w	r3, r3, #1
 80043bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	3314      	adds	r3, #20
 80043c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80043ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80043d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80043d6:	e841 2300 	strex	r3, r2, [r1]
 80043da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80043dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1e1      	bne.n	80043a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	3314      	adds	r3, #20
 80043e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043ec:	e853 3f00 	ldrex	r3, [r3]
 80043f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80043f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	3314      	adds	r3, #20
 8004402:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004406:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004408:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800440c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800440e:	e841 2300 	strex	r3, r2, [r1]
 8004412:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004414:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1e3      	bne.n	80043e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2220      	movs	r2, #32
 800441e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	330c      	adds	r3, #12
 800442e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004430:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004432:	e853 3f00 	ldrex	r3, [r3]
 8004436:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004438:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800443a:	f023 0310 	bic.w	r3, r3, #16
 800443e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	330c      	adds	r3, #12
 8004448:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800444c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800444e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004450:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004452:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004454:	e841 2300 	strex	r3, r2, [r1]
 8004458:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800445a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1e3      	bne.n	8004428 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004464:	4618      	mov	r0, r3
 8004466:	f7fd fc50 	bl	8001d0a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2202      	movs	r2, #2
 800446e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004478:	b29b      	uxth	r3, r3
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	b29b      	uxth	r3, r3
 800447e:	4619      	mov	r1, r3
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f000 f8d9 	bl	8004638 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004486:	e0b3      	b.n	80045f0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800448c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004490:	429a      	cmp	r2, r3
 8004492:	f040 80ad 	bne.w	80045f0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449a:	69db      	ldr	r3, [r3, #28]
 800449c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044a0:	f040 80a6 	bne.w	80045f0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2202      	movs	r2, #2
 80044a8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044ae:	4619      	mov	r1, r3
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 f8c1 	bl	8004638 <HAL_UARTEx_RxEventCallback>
      return;
 80044b6:	e09b      	b.n	80045f0 <HAL_UART_IRQHandler+0x548>
 80044b8:	080047c9 	.word	0x080047c9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f000 808e 	beq.w	80045f4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80044d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8089 	beq.w	80045f4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	330c      	adds	r3, #12
 80044e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ec:	e853 3f00 	ldrex	r3, [r3]
 80044f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	330c      	adds	r3, #12
 8004502:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004506:	647a      	str	r2, [r7, #68]	@ 0x44
 8004508:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800450c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800450e:	e841 2300 	strex	r3, r2, [r1]
 8004512:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004514:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1e3      	bne.n	80044e2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3314      	adds	r3, #20
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	e853 3f00 	ldrex	r3, [r3]
 8004528:	623b      	str	r3, [r7, #32]
   return(result);
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	f023 0301 	bic.w	r3, r3, #1
 8004530:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	3314      	adds	r3, #20
 800453a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800453e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004540:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004542:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004546:	e841 2300 	strex	r3, r2, [r1]
 800454a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800454c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1e3      	bne.n	800451a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2220      	movs	r2, #32
 8004556:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	330c      	adds	r3, #12
 8004566:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	e853 3f00 	ldrex	r3, [r3]
 800456e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f023 0310 	bic.w	r3, r3, #16
 8004576:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	330c      	adds	r3, #12
 8004580:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004584:	61fa      	str	r2, [r7, #28]
 8004586:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004588:	69b9      	ldr	r1, [r7, #24]
 800458a:	69fa      	ldr	r2, [r7, #28]
 800458c:	e841 2300 	strex	r3, r2, [r1]
 8004590:	617b      	str	r3, [r7, #20]
   return(result);
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e3      	bne.n	8004560 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2202      	movs	r2, #2
 800459c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800459e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045a2:	4619      	mov	r1, r3
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 f847 	bl	8004638 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045aa:	e023      	b.n	80045f4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d009      	beq.n	80045cc <HAL_UART_IRQHandler+0x524>
 80045b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f910 	bl	80047ea <UART_Transmit_IT>
    return;
 80045ca:	e014      	b.n	80045f6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00e      	beq.n	80045f6 <HAL_UART_IRQHandler+0x54e>
 80045d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d008      	beq.n	80045f6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 f950 	bl	800488a <UART_EndTransmit_IT>
    return;
 80045ea:	e004      	b.n	80045f6 <HAL_UART_IRQHandler+0x54e>
    return;
 80045ec:	bf00      	nop
 80045ee:	e002      	b.n	80045f6 <HAL_UART_IRQHandler+0x54e>
      return;
 80045f0:	bf00      	nop
 80045f2:	e000      	b.n	80045f6 <HAL_UART_IRQHandler+0x54e>
      return;
 80045f4:	bf00      	nop
  }
}
 80045f6:	37e8      	adds	r7, #232	@ 0xe8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800462c:	bf00      	nop
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	460b      	mov	r3, r1
 8004642:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	4613      	mov	r3, r2
 800465e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004660:	e03b      	b.n	80046da <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004662:	6a3b      	ldr	r3, [r7, #32]
 8004664:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004668:	d037      	beq.n	80046da <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800466a:	f7fc fe2b 	bl	80012c4 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	6a3a      	ldr	r2, [r7, #32]
 8004676:	429a      	cmp	r2, r3
 8004678:	d302      	bcc.n	8004680 <UART_WaitOnFlagUntilTimeout+0x30>
 800467a:	6a3b      	ldr	r3, [r7, #32]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e03a      	b.n	80046fa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	f003 0304 	and.w	r3, r3, #4
 800468e:	2b00      	cmp	r3, #0
 8004690:	d023      	beq.n	80046da <UART_WaitOnFlagUntilTimeout+0x8a>
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b80      	cmp	r3, #128	@ 0x80
 8004696:	d020      	beq.n	80046da <UART_WaitOnFlagUntilTimeout+0x8a>
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	2b40      	cmp	r3, #64	@ 0x40
 800469c:	d01d      	beq.n	80046da <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0308 	and.w	r3, r3, #8
 80046a8:	2b08      	cmp	r3, #8
 80046aa:	d116      	bne.n	80046da <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80046ac:	2300      	movs	r3, #0
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	617b      	str	r3, [r7, #20]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	617b      	str	r3, [r7, #20]
 80046c0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f000 f81d 	bl	8004702 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2208      	movs	r2, #8
 80046cc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e00f      	b.n	80046fa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	4013      	ands	r3, r2
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	bf0c      	ite	eq
 80046ea:	2301      	moveq	r3, #1
 80046ec:	2300      	movne	r3, #0
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	461a      	mov	r2, r3
 80046f2:	79fb      	ldrb	r3, [r7, #7]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d0b4      	beq.n	8004662 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3718      	adds	r7, #24
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}

08004702 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004702:	b480      	push	{r7}
 8004704:	b095      	sub	sp, #84	@ 0x54
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	330c      	adds	r3, #12
 8004710:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004714:	e853 3f00 	ldrex	r3, [r3]
 8004718:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800471a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004720:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	330c      	adds	r3, #12
 8004728:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800472a:	643a      	str	r2, [r7, #64]	@ 0x40
 800472c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004730:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004732:	e841 2300 	strex	r3, r2, [r1]
 8004736:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1e5      	bne.n	800470a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	3314      	adds	r3, #20
 8004744:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004746:	6a3b      	ldr	r3, [r7, #32]
 8004748:	e853 3f00 	ldrex	r3, [r3]
 800474c:	61fb      	str	r3, [r7, #28]
   return(result);
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	f023 0301 	bic.w	r3, r3, #1
 8004754:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	3314      	adds	r3, #20
 800475c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800475e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004760:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004762:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004764:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004766:	e841 2300 	strex	r3, r2, [r1]
 800476a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800476c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1e5      	bne.n	800473e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004776:	2b01      	cmp	r3, #1
 8004778:	d119      	bne.n	80047ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	330c      	adds	r3, #12
 8004780:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	e853 3f00 	ldrex	r3, [r3]
 8004788:	60bb      	str	r3, [r7, #8]
   return(result);
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	f023 0310 	bic.w	r3, r3, #16
 8004790:	647b      	str	r3, [r7, #68]	@ 0x44
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	330c      	adds	r3, #12
 8004798:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800479a:	61ba      	str	r2, [r7, #24]
 800479c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479e:	6979      	ldr	r1, [r7, #20]
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	e841 2300 	strex	r3, r2, [r1]
 80047a6:	613b      	str	r3, [r7, #16]
   return(result);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1e5      	bne.n	800477a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80047bc:	bf00      	nop
 80047be:	3754      	adds	r7, #84	@ 0x54
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f7ff ff21 	bl	8004624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047e2:	bf00      	nop
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80047ea:	b480      	push	{r7}
 80047ec:	b085      	sub	sp, #20
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b21      	cmp	r3, #33	@ 0x21
 80047fc:	d13e      	bne.n	800487c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004806:	d114      	bne.n	8004832 <UART_Transmit_IT+0x48>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d110      	bne.n	8004832 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a1b      	ldr	r3, [r3, #32]
 8004814:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	881b      	ldrh	r3, [r3, #0]
 800481a:	461a      	mov	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004824:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	1c9a      	adds	r2, r3, #2
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	621a      	str	r2, [r3, #32]
 8004830:	e008      	b.n	8004844 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	1c59      	adds	r1, r3, #1
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	6211      	str	r1, [r2, #32]
 800483c:	781a      	ldrb	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004848:	b29b      	uxth	r3, r3
 800484a:	3b01      	subs	r3, #1
 800484c:	b29b      	uxth	r3, r3
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	4619      	mov	r1, r3
 8004852:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10f      	bne.n	8004878 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004866:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68da      	ldr	r2, [r3, #12]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004876:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004878:	2300      	movs	r3, #0
 800487a:	e000      	b.n	800487e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800487c:	2302      	movs	r3, #2
  }
}
 800487e:	4618      	mov	r0, r3
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b082      	sub	sp, #8
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68da      	ldr	r2, [r3, #12]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2220      	movs	r2, #32
 80048a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7ff fea6 	bl	80045fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b08c      	sub	sp, #48	@ 0x30
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80048c6:	2300      	movs	r3, #0
 80048c8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b22      	cmp	r3, #34	@ 0x22
 80048d4:	f040 80aa 	bne.w	8004a2c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048e0:	d115      	bne.n	800490e <UART_Receive_IT+0x54>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d111      	bne.n	800490e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004900:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004906:	1c9a      	adds	r2, r3, #2
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	629a      	str	r2, [r3, #40]	@ 0x28
 800490c:	e024      	b.n	8004958 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004912:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800491c:	d007      	beq.n	800492e <UART_Receive_IT+0x74>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10a      	bne.n	800493c <UART_Receive_IT+0x82>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d106      	bne.n	800493c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	b2da      	uxtb	r2, r3
 8004936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004938:	701a      	strb	r2, [r3, #0]
 800493a:	e008      	b.n	800494e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	b2db      	uxtb	r3, r3
 8004944:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004948:	b2da      	uxtb	r2, r3
 800494a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800494c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004952:	1c5a      	adds	r2, r3, #1
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29b      	uxth	r3, r3
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	4619      	mov	r1, r3
 8004966:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004968:	2b00      	cmp	r3, #0
 800496a:	d15d      	bne.n	8004a28 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68da      	ldr	r2, [r3, #12]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f022 0220 	bic.w	r2, r2, #32
 800497a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68da      	ldr	r2, [r3, #12]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800498a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	695a      	ldr	r2, [r3, #20]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f022 0201 	bic.w	r2, r2, #1
 800499a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2220      	movs	r2, #32
 80049a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d135      	bne.n	8004a1e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	330c      	adds	r3, #12
 80049be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	e853 3f00 	ldrex	r3, [r3]
 80049c6:	613b      	str	r3, [r7, #16]
   return(result);
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	f023 0310 	bic.w	r3, r3, #16
 80049ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	330c      	adds	r3, #12
 80049d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049d8:	623a      	str	r2, [r7, #32]
 80049da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049dc:	69f9      	ldr	r1, [r7, #28]
 80049de:	6a3a      	ldr	r2, [r7, #32]
 80049e0:	e841 2300 	strex	r3, r2, [r1]
 80049e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1e5      	bne.n	80049b8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0310 	and.w	r3, r3, #16
 80049f6:	2b10      	cmp	r3, #16
 80049f8:	d10a      	bne.n	8004a10 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049fa:	2300      	movs	r3, #0
 80049fc:	60fb      	str	r3, [r7, #12]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	60fb      	str	r3, [r7, #12]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a14:	4619      	mov	r1, r3
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7ff fe0e 	bl	8004638 <HAL_UARTEx_RxEventCallback>
 8004a1c:	e002      	b.n	8004a24 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7ff fdf6 	bl	8004610 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	e002      	b.n	8004a2e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	e000      	b.n	8004a2e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a2c:	2302      	movs	r3, #2
  }
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3730      	adds	r7, #48	@ 0x30
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
	...

08004a38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a3c:	b0c0      	sub	sp, #256	@ 0x100
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a54:	68d9      	ldr	r1, [r3, #12]
 8004a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	ea40 0301 	orr.w	r3, r0, r1
 8004a60:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	431a      	orrs	r2, r3
 8004a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a7c:	69db      	ldr	r3, [r3, #28]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004a90:	f021 010c 	bic.w	r1, r1, #12
 8004a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004a9e:	430b      	orrs	r3, r1
 8004aa0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab2:	6999      	ldr	r1, [r3, #24]
 8004ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	ea40 0301 	orr.w	r3, r0, r1
 8004abe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	4b8f      	ldr	r3, [pc, #572]	@ (8004d04 <UART_SetConfig+0x2cc>)
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d005      	beq.n	8004ad8 <UART_SetConfig+0xa0>
 8004acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	4b8d      	ldr	r3, [pc, #564]	@ (8004d08 <UART_SetConfig+0x2d0>)
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d104      	bne.n	8004ae2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ad8:	f7ff f9f6 	bl	8003ec8 <HAL_RCC_GetPCLK2Freq>
 8004adc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004ae0:	e003      	b.n	8004aea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ae2:	f7ff f9dd 	bl	8003ea0 <HAL_RCC_GetPCLK1Freq>
 8004ae6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aee:	69db      	ldr	r3, [r3, #28]
 8004af0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004af4:	f040 810c 	bne.w	8004d10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004af8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004afc:	2200      	movs	r2, #0
 8004afe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b02:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b0a:	4622      	mov	r2, r4
 8004b0c:	462b      	mov	r3, r5
 8004b0e:	1891      	adds	r1, r2, r2
 8004b10:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b12:	415b      	adcs	r3, r3
 8004b14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b1a:	4621      	mov	r1, r4
 8004b1c:	eb12 0801 	adds.w	r8, r2, r1
 8004b20:	4629      	mov	r1, r5
 8004b22:	eb43 0901 	adc.w	r9, r3, r1
 8004b26:	f04f 0200 	mov.w	r2, #0
 8004b2a:	f04f 0300 	mov.w	r3, #0
 8004b2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b3a:	4690      	mov	r8, r2
 8004b3c:	4699      	mov	r9, r3
 8004b3e:	4623      	mov	r3, r4
 8004b40:	eb18 0303 	adds.w	r3, r8, r3
 8004b44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004b48:	462b      	mov	r3, r5
 8004b4a:	eb49 0303 	adc.w	r3, r9, r3
 8004b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b5e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004b62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b66:	460b      	mov	r3, r1
 8004b68:	18db      	adds	r3, r3, r3
 8004b6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	eb42 0303 	adc.w	r3, r2, r3
 8004b72:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004b78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004b7c:	f7fb fb88 	bl	8000290 <__aeabi_uldivmod>
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4b61      	ldr	r3, [pc, #388]	@ (8004d0c <UART_SetConfig+0x2d4>)
 8004b86:	fba3 2302 	umull	r2, r3, r3, r2
 8004b8a:	095b      	lsrs	r3, r3, #5
 8004b8c:	011c      	lsls	r4, r3, #4
 8004b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b92:	2200      	movs	r2, #0
 8004b94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b98:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004b9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004ba0:	4642      	mov	r2, r8
 8004ba2:	464b      	mov	r3, r9
 8004ba4:	1891      	adds	r1, r2, r2
 8004ba6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ba8:	415b      	adcs	r3, r3
 8004baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004bb0:	4641      	mov	r1, r8
 8004bb2:	eb12 0a01 	adds.w	sl, r2, r1
 8004bb6:	4649      	mov	r1, r9
 8004bb8:	eb43 0b01 	adc.w	fp, r3, r1
 8004bbc:	f04f 0200 	mov.w	r2, #0
 8004bc0:	f04f 0300 	mov.w	r3, #0
 8004bc4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004bc8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004bcc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004bd0:	4692      	mov	sl, r2
 8004bd2:	469b      	mov	fp, r3
 8004bd4:	4643      	mov	r3, r8
 8004bd6:	eb1a 0303 	adds.w	r3, sl, r3
 8004bda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004bde:	464b      	mov	r3, r9
 8004be0:	eb4b 0303 	adc.w	r3, fp, r3
 8004be4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bf4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004bf8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	18db      	adds	r3, r3, r3
 8004c00:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c02:	4613      	mov	r3, r2
 8004c04:	eb42 0303 	adc.w	r3, r2, r3
 8004c08:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c12:	f7fb fb3d 	bl	8000290 <__aeabi_uldivmod>
 8004c16:	4602      	mov	r2, r0
 8004c18:	460b      	mov	r3, r1
 8004c1a:	4611      	mov	r1, r2
 8004c1c:	4b3b      	ldr	r3, [pc, #236]	@ (8004d0c <UART_SetConfig+0x2d4>)
 8004c1e:	fba3 2301 	umull	r2, r3, r3, r1
 8004c22:	095b      	lsrs	r3, r3, #5
 8004c24:	2264      	movs	r2, #100	@ 0x64
 8004c26:	fb02 f303 	mul.w	r3, r2, r3
 8004c2a:	1acb      	subs	r3, r1, r3
 8004c2c:	00db      	lsls	r3, r3, #3
 8004c2e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c32:	4b36      	ldr	r3, [pc, #216]	@ (8004d0c <UART_SetConfig+0x2d4>)
 8004c34:	fba3 2302 	umull	r2, r3, r3, r2
 8004c38:	095b      	lsrs	r3, r3, #5
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c40:	441c      	add	r4, r3
 8004c42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c46:	2200      	movs	r2, #0
 8004c48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c4c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004c50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004c54:	4642      	mov	r2, r8
 8004c56:	464b      	mov	r3, r9
 8004c58:	1891      	adds	r1, r2, r2
 8004c5a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c5c:	415b      	adcs	r3, r3
 8004c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004c64:	4641      	mov	r1, r8
 8004c66:	1851      	adds	r1, r2, r1
 8004c68:	6339      	str	r1, [r7, #48]	@ 0x30
 8004c6a:	4649      	mov	r1, r9
 8004c6c:	414b      	adcs	r3, r1
 8004c6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c70:	f04f 0200 	mov.w	r2, #0
 8004c74:	f04f 0300 	mov.w	r3, #0
 8004c78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004c7c:	4659      	mov	r1, fp
 8004c7e:	00cb      	lsls	r3, r1, #3
 8004c80:	4651      	mov	r1, sl
 8004c82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c86:	4651      	mov	r1, sl
 8004c88:	00ca      	lsls	r2, r1, #3
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	4603      	mov	r3, r0
 8004c90:	4642      	mov	r2, r8
 8004c92:	189b      	adds	r3, r3, r2
 8004c94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c98:	464b      	mov	r3, r9
 8004c9a:	460a      	mov	r2, r1
 8004c9c:	eb42 0303 	adc.w	r3, r2, r3
 8004ca0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004cb0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004cb4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004cb8:	460b      	mov	r3, r1
 8004cba:	18db      	adds	r3, r3, r3
 8004cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	eb42 0303 	adc.w	r3, r2, r3
 8004cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004cca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004cce:	f7fb fadf 	bl	8000290 <__aeabi_uldivmod>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d0c <UART_SetConfig+0x2d4>)
 8004cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8004cdc:	095b      	lsrs	r3, r3, #5
 8004cde:	2164      	movs	r1, #100	@ 0x64
 8004ce0:	fb01 f303 	mul.w	r3, r1, r3
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	00db      	lsls	r3, r3, #3
 8004ce8:	3332      	adds	r3, #50	@ 0x32
 8004cea:	4a08      	ldr	r2, [pc, #32]	@ (8004d0c <UART_SetConfig+0x2d4>)
 8004cec:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf0:	095b      	lsrs	r3, r3, #5
 8004cf2:	f003 0207 	and.w	r2, r3, #7
 8004cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4422      	add	r2, r4
 8004cfe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d00:	e106      	b.n	8004f10 <UART_SetConfig+0x4d8>
 8004d02:	bf00      	nop
 8004d04:	40011000 	.word	0x40011000
 8004d08:	40011400 	.word	0x40011400
 8004d0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d14:	2200      	movs	r2, #0
 8004d16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d1a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d22:	4642      	mov	r2, r8
 8004d24:	464b      	mov	r3, r9
 8004d26:	1891      	adds	r1, r2, r2
 8004d28:	6239      	str	r1, [r7, #32]
 8004d2a:	415b      	adcs	r3, r3
 8004d2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d32:	4641      	mov	r1, r8
 8004d34:	1854      	adds	r4, r2, r1
 8004d36:	4649      	mov	r1, r9
 8004d38:	eb43 0501 	adc.w	r5, r3, r1
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	f04f 0300 	mov.w	r3, #0
 8004d44:	00eb      	lsls	r3, r5, #3
 8004d46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d4a:	00e2      	lsls	r2, r4, #3
 8004d4c:	4614      	mov	r4, r2
 8004d4e:	461d      	mov	r5, r3
 8004d50:	4643      	mov	r3, r8
 8004d52:	18e3      	adds	r3, r4, r3
 8004d54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d58:	464b      	mov	r3, r9
 8004d5a:	eb45 0303 	adc.w	r3, r5, r3
 8004d5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d6e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	f04f 0300 	mov.w	r3, #0
 8004d7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004d7e:	4629      	mov	r1, r5
 8004d80:	008b      	lsls	r3, r1, #2
 8004d82:	4621      	mov	r1, r4
 8004d84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d88:	4621      	mov	r1, r4
 8004d8a:	008a      	lsls	r2, r1, #2
 8004d8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004d90:	f7fb fa7e 	bl	8000290 <__aeabi_uldivmod>
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	4b60      	ldr	r3, [pc, #384]	@ (8004f1c <UART_SetConfig+0x4e4>)
 8004d9a:	fba3 2302 	umull	r2, r3, r3, r2
 8004d9e:	095b      	lsrs	r3, r3, #5
 8004da0:	011c      	lsls	r4, r3, #4
 8004da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004da6:	2200      	movs	r2, #0
 8004da8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004dac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004db0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004db4:	4642      	mov	r2, r8
 8004db6:	464b      	mov	r3, r9
 8004db8:	1891      	adds	r1, r2, r2
 8004dba:	61b9      	str	r1, [r7, #24]
 8004dbc:	415b      	adcs	r3, r3
 8004dbe:	61fb      	str	r3, [r7, #28]
 8004dc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dc4:	4641      	mov	r1, r8
 8004dc6:	1851      	adds	r1, r2, r1
 8004dc8:	6139      	str	r1, [r7, #16]
 8004dca:	4649      	mov	r1, r9
 8004dcc:	414b      	adcs	r3, r1
 8004dce:	617b      	str	r3, [r7, #20]
 8004dd0:	f04f 0200 	mov.w	r2, #0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ddc:	4659      	mov	r1, fp
 8004dde:	00cb      	lsls	r3, r1, #3
 8004de0:	4651      	mov	r1, sl
 8004de2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004de6:	4651      	mov	r1, sl
 8004de8:	00ca      	lsls	r2, r1, #3
 8004dea:	4610      	mov	r0, r2
 8004dec:	4619      	mov	r1, r3
 8004dee:	4603      	mov	r3, r0
 8004df0:	4642      	mov	r2, r8
 8004df2:	189b      	adds	r3, r3, r2
 8004df4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004df8:	464b      	mov	r3, r9
 8004dfa:	460a      	mov	r2, r1
 8004dfc:	eb42 0303 	adc.w	r3, r2, r3
 8004e00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e0e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	008b      	lsls	r3, r1, #2
 8004e20:	4641      	mov	r1, r8
 8004e22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e26:	4641      	mov	r1, r8
 8004e28:	008a      	lsls	r2, r1, #2
 8004e2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e2e:	f7fb fa2f 	bl	8000290 <__aeabi_uldivmod>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4611      	mov	r1, r2
 8004e38:	4b38      	ldr	r3, [pc, #224]	@ (8004f1c <UART_SetConfig+0x4e4>)
 8004e3a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e3e:	095b      	lsrs	r3, r3, #5
 8004e40:	2264      	movs	r2, #100	@ 0x64
 8004e42:	fb02 f303 	mul.w	r3, r2, r3
 8004e46:	1acb      	subs	r3, r1, r3
 8004e48:	011b      	lsls	r3, r3, #4
 8004e4a:	3332      	adds	r3, #50	@ 0x32
 8004e4c:	4a33      	ldr	r2, [pc, #204]	@ (8004f1c <UART_SetConfig+0x4e4>)
 8004e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e52:	095b      	lsrs	r3, r3, #5
 8004e54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e58:	441c      	add	r4, r3
 8004e5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e5e:	2200      	movs	r2, #0
 8004e60:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e62:	677a      	str	r2, [r7, #116]	@ 0x74
 8004e64:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004e68:	4642      	mov	r2, r8
 8004e6a:	464b      	mov	r3, r9
 8004e6c:	1891      	adds	r1, r2, r2
 8004e6e:	60b9      	str	r1, [r7, #8]
 8004e70:	415b      	adcs	r3, r3
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e78:	4641      	mov	r1, r8
 8004e7a:	1851      	adds	r1, r2, r1
 8004e7c:	6039      	str	r1, [r7, #0]
 8004e7e:	4649      	mov	r1, r9
 8004e80:	414b      	adcs	r3, r1
 8004e82:	607b      	str	r3, [r7, #4]
 8004e84:	f04f 0200 	mov.w	r2, #0
 8004e88:	f04f 0300 	mov.w	r3, #0
 8004e8c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e90:	4659      	mov	r1, fp
 8004e92:	00cb      	lsls	r3, r1, #3
 8004e94:	4651      	mov	r1, sl
 8004e96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e9a:	4651      	mov	r1, sl
 8004e9c:	00ca      	lsls	r2, r1, #3
 8004e9e:	4610      	mov	r0, r2
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	4642      	mov	r2, r8
 8004ea6:	189b      	adds	r3, r3, r2
 8004ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eaa:	464b      	mov	r3, r9
 8004eac:	460a      	mov	r2, r1
 8004eae:	eb42 0303 	adc.w	r3, r2, r3
 8004eb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ebe:	667a      	str	r2, [r7, #100]	@ 0x64
 8004ec0:	f04f 0200 	mov.w	r2, #0
 8004ec4:	f04f 0300 	mov.w	r3, #0
 8004ec8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004ecc:	4649      	mov	r1, r9
 8004ece:	008b      	lsls	r3, r1, #2
 8004ed0:	4641      	mov	r1, r8
 8004ed2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ed6:	4641      	mov	r1, r8
 8004ed8:	008a      	lsls	r2, r1, #2
 8004eda:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004ede:	f7fb f9d7 	bl	8000290 <__aeabi_uldivmod>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f1c <UART_SetConfig+0x4e4>)
 8004ee8:	fba3 1302 	umull	r1, r3, r3, r2
 8004eec:	095b      	lsrs	r3, r3, #5
 8004eee:	2164      	movs	r1, #100	@ 0x64
 8004ef0:	fb01 f303 	mul.w	r3, r1, r3
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	011b      	lsls	r3, r3, #4
 8004ef8:	3332      	adds	r3, #50	@ 0x32
 8004efa:	4a08      	ldr	r2, [pc, #32]	@ (8004f1c <UART_SetConfig+0x4e4>)
 8004efc:	fba2 2303 	umull	r2, r3, r2, r3
 8004f00:	095b      	lsrs	r3, r3, #5
 8004f02:	f003 020f 	and.w	r2, r3, #15
 8004f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4422      	add	r2, r4
 8004f0e:	609a      	str	r2, [r3, #8]
}
 8004f10:	bf00      	nop
 8004f12:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f16:	46bd      	mov	sp, r7
 8004f18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f1c:	51eb851f 	.word	0x51eb851f

08004f20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f20:	b084      	sub	sp, #16
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b084      	sub	sp, #16
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
 8004f2a:	f107 001c 	add.w	r0, r7, #28
 8004f2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f32:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d123      	bne.n	8004f82 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004f4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004f62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d105      	bne.n	8004f76 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f001 fae8 	bl	800654c <USB_CoreReset>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	73fb      	strb	r3, [r7, #15]
 8004f80:	e01b      	b.n	8004fba <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f001 fadc 	bl	800654c <USB_CoreReset>
 8004f94:	4603      	mov	r3, r0
 8004f96:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004f98:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d106      	bne.n	8004fae <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	639a      	str	r2, [r3, #56]	@ 0x38
 8004fac:	e005      	b.n	8004fba <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004fba:	7fbb      	ldrb	r3, [r7, #30]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d10b      	bne.n	8004fd8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f043 0206 	orr.w	r2, r3, #6
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f043 0220 	orr.w	r2, r3, #32
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004fe4:	b004      	add	sp, #16
 8004fe6:	4770      	bx	lr

08004fe8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b087      	sub	sp, #28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004ff6:	79fb      	ldrb	r3, [r7, #7]
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d165      	bne.n	80050c8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	4a41      	ldr	r2, [pc, #260]	@ (8005104 <USB_SetTurnaroundTime+0x11c>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d906      	bls.n	8005012 <USB_SetTurnaroundTime+0x2a>
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	4a40      	ldr	r2, [pc, #256]	@ (8005108 <USB_SetTurnaroundTime+0x120>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d202      	bcs.n	8005012 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800500c:	230f      	movs	r3, #15
 800500e:	617b      	str	r3, [r7, #20]
 8005010:	e062      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	4a3c      	ldr	r2, [pc, #240]	@ (8005108 <USB_SetTurnaroundTime+0x120>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d306      	bcc.n	8005028 <USB_SetTurnaroundTime+0x40>
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	4a3b      	ldr	r2, [pc, #236]	@ (800510c <USB_SetTurnaroundTime+0x124>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d202      	bcs.n	8005028 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005022:	230e      	movs	r3, #14
 8005024:	617b      	str	r3, [r7, #20]
 8005026:	e057      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4a38      	ldr	r2, [pc, #224]	@ (800510c <USB_SetTurnaroundTime+0x124>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d306      	bcc.n	800503e <USB_SetTurnaroundTime+0x56>
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	4a37      	ldr	r2, [pc, #220]	@ (8005110 <USB_SetTurnaroundTime+0x128>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d202      	bcs.n	800503e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005038:	230d      	movs	r3, #13
 800503a:	617b      	str	r3, [r7, #20]
 800503c:	e04c      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	4a33      	ldr	r2, [pc, #204]	@ (8005110 <USB_SetTurnaroundTime+0x128>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d306      	bcc.n	8005054 <USB_SetTurnaroundTime+0x6c>
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	4a32      	ldr	r2, [pc, #200]	@ (8005114 <USB_SetTurnaroundTime+0x12c>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d802      	bhi.n	8005054 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800504e:	230c      	movs	r3, #12
 8005050:	617b      	str	r3, [r7, #20]
 8005052:	e041      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	4a2f      	ldr	r2, [pc, #188]	@ (8005114 <USB_SetTurnaroundTime+0x12c>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d906      	bls.n	800506a <USB_SetTurnaroundTime+0x82>
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	4a2e      	ldr	r2, [pc, #184]	@ (8005118 <USB_SetTurnaroundTime+0x130>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d802      	bhi.n	800506a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005064:	230b      	movs	r3, #11
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	e036      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	4a2a      	ldr	r2, [pc, #168]	@ (8005118 <USB_SetTurnaroundTime+0x130>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d906      	bls.n	8005080 <USB_SetTurnaroundTime+0x98>
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	4a29      	ldr	r2, [pc, #164]	@ (800511c <USB_SetTurnaroundTime+0x134>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d802      	bhi.n	8005080 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800507a:	230a      	movs	r3, #10
 800507c:	617b      	str	r3, [r7, #20]
 800507e:	e02b      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	4a26      	ldr	r2, [pc, #152]	@ (800511c <USB_SetTurnaroundTime+0x134>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d906      	bls.n	8005096 <USB_SetTurnaroundTime+0xae>
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	4a25      	ldr	r2, [pc, #148]	@ (8005120 <USB_SetTurnaroundTime+0x138>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d202      	bcs.n	8005096 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005090:	2309      	movs	r3, #9
 8005092:	617b      	str	r3, [r7, #20]
 8005094:	e020      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	4a21      	ldr	r2, [pc, #132]	@ (8005120 <USB_SetTurnaroundTime+0x138>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d306      	bcc.n	80050ac <USB_SetTurnaroundTime+0xc4>
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	4a20      	ldr	r2, [pc, #128]	@ (8005124 <USB_SetTurnaroundTime+0x13c>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d802      	bhi.n	80050ac <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80050a6:	2308      	movs	r3, #8
 80050a8:	617b      	str	r3, [r7, #20]
 80050aa:	e015      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4a1d      	ldr	r2, [pc, #116]	@ (8005124 <USB_SetTurnaroundTime+0x13c>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d906      	bls.n	80050c2 <USB_SetTurnaroundTime+0xda>
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4a1c      	ldr	r2, [pc, #112]	@ (8005128 <USB_SetTurnaroundTime+0x140>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d202      	bcs.n	80050c2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80050bc:	2307      	movs	r3, #7
 80050be:	617b      	str	r3, [r7, #20]
 80050c0:	e00a      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80050c2:	2306      	movs	r3, #6
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	e007      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80050c8:	79fb      	ldrb	r3, [r7, #7]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d102      	bne.n	80050d4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80050ce:	2309      	movs	r3, #9
 80050d0:	617b      	str	r3, [r7, #20]
 80050d2:	e001      	b.n	80050d8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80050d4:	2309      	movs	r3, #9
 80050d6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	68da      	ldr	r2, [r3, #12]
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	029b      	lsls	r3, r3, #10
 80050ec:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80050f0:	431a      	orrs	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	371c      	adds	r7, #28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr
 8005104:	00d8acbf 	.word	0x00d8acbf
 8005108:	00e4e1c0 	.word	0x00e4e1c0
 800510c:	00f42400 	.word	0x00f42400
 8005110:	01067380 	.word	0x01067380
 8005114:	011a499f 	.word	0x011a499f
 8005118:	01312cff 	.word	0x01312cff
 800511c:	014ca43f 	.word	0x014ca43f
 8005120:	016e3600 	.word	0x016e3600
 8005124:	01a6ab1f 	.word	0x01a6ab1f
 8005128:	01e84800 	.word	0x01e84800

0800512c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f043 0201 	orr.w	r2, r3, #1
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800514e:	b480      	push	{r7}
 8005150:	b083      	sub	sp, #12
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f023 0201 	bic.w	r2, r3, #1
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005162:	2300      	movs	r3, #0
}
 8005164:	4618      	mov	r0, r3
 8005166:	370c      	adds	r7, #12
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr

08005170 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	460b      	mov	r3, r1
 800517a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800517c:	2300      	movs	r3, #0
 800517e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800518c:	78fb      	ldrb	r3, [r7, #3]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d115      	bne.n	80051be <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800519e:	200a      	movs	r0, #10
 80051a0:	f7fc f89c 	bl	80012dc <HAL_Delay>
      ms += 10U;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	330a      	adds	r3, #10
 80051a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f001 f93f 	bl	800642e <USB_GetMode>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d01e      	beq.n	80051f4 <USB_SetCurrentMode+0x84>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2bc7      	cmp	r3, #199	@ 0xc7
 80051ba:	d9f0      	bls.n	800519e <USB_SetCurrentMode+0x2e>
 80051bc:	e01a      	b.n	80051f4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80051be:	78fb      	ldrb	r3, [r7, #3]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d115      	bne.n	80051f0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80051d0:	200a      	movs	r0, #10
 80051d2:	f7fc f883 	bl	80012dc <HAL_Delay>
      ms += 10U;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	330a      	adds	r3, #10
 80051da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f001 f926 	bl	800642e <USB_GetMode>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d005      	beq.n	80051f4 <USB_SetCurrentMode+0x84>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2bc7      	cmp	r3, #199	@ 0xc7
 80051ec:	d9f0      	bls.n	80051d0 <USB_SetCurrentMode+0x60>
 80051ee:	e001      	b.n	80051f4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e005      	b.n	8005200 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2bc8      	cmp	r3, #200	@ 0xc8
 80051f8:	d101      	bne.n	80051fe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e000      	b.n	8005200 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005208:	b084      	sub	sp, #16
 800520a:	b580      	push	{r7, lr}
 800520c:	b086      	sub	sp, #24
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
 8005212:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005216:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800521a:	2300      	movs	r3, #0
 800521c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005222:	2300      	movs	r3, #0
 8005224:	613b      	str	r3, [r7, #16]
 8005226:	e009      	b.n	800523c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	3340      	adds	r3, #64	@ 0x40
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	2200      	movs	r2, #0
 8005234:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	3301      	adds	r3, #1
 800523a:	613b      	str	r3, [r7, #16]
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	2b0e      	cmp	r3, #14
 8005240:	d9f2      	bls.n	8005228 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005242:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005246:	2b00      	cmp	r3, #0
 8005248:	d11c      	bne.n	8005284 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005258:	f043 0302 	orr.w	r3, r3, #2
 800525c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005262:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800527a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	639a      	str	r2, [r3, #56]	@ 0x38
 8005282:	e00b      	b.n	800529c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005288:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005294:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80052a2:	461a      	mov	r2, r3
 80052a4:	2300      	movs	r3, #0
 80052a6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80052a8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d10d      	bne.n	80052cc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80052b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d104      	bne.n	80052c2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80052b8:	2100      	movs	r1, #0
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 f968 	bl	8005590 <USB_SetDevSpeed>
 80052c0:	e008      	b.n	80052d4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80052c2:	2101      	movs	r1, #1
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 f963 	bl	8005590 <USB_SetDevSpeed>
 80052ca:	e003      	b.n	80052d4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80052cc:	2103      	movs	r1, #3
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f95e 	bl	8005590 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80052d4:	2110      	movs	r1, #16
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f8fa 	bl	80054d0 <USB_FlushTxFifo>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 f924 	bl	8005534 <USB_FlushRxFifo>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052fc:	461a      	mov	r2, r3
 80052fe:	2300      	movs	r3, #0
 8005300:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005308:	461a      	mov	r2, r3
 800530a:	2300      	movs	r3, #0
 800530c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005314:	461a      	mov	r2, r3
 8005316:	2300      	movs	r3, #0
 8005318:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800531a:	2300      	movs	r3, #0
 800531c:	613b      	str	r3, [r7, #16]
 800531e:	e043      	b.n	80053a8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	015a      	lsls	r2, r3, #5
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4413      	add	r3, r2
 8005328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005332:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005336:	d118      	bne.n	800536a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10a      	bne.n	8005354 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	015a      	lsls	r2, r3, #5
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	4413      	add	r3, r2
 8005346:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800534a:	461a      	mov	r2, r3
 800534c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005350:	6013      	str	r3, [r2, #0]
 8005352:	e013      	b.n	800537c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	015a      	lsls	r2, r3, #5
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	4413      	add	r3, r2
 800535c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005360:	461a      	mov	r2, r3
 8005362:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005366:	6013      	str	r3, [r2, #0]
 8005368:	e008      	b.n	800537c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	015a      	lsls	r2, r3, #5
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	4413      	add	r3, r2
 8005372:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005376:	461a      	mov	r2, r3
 8005378:	2300      	movs	r3, #0
 800537a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	015a      	lsls	r2, r3, #5
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4413      	add	r3, r2
 8005384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005388:	461a      	mov	r2, r3
 800538a:	2300      	movs	r3, #0
 800538c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	015a      	lsls	r2, r3, #5
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	4413      	add	r3, r2
 8005396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800539a:	461a      	mov	r2, r3
 800539c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053a0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	3301      	adds	r3, #1
 80053a6:	613b      	str	r3, [r7, #16]
 80053a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80053ac:	461a      	mov	r2, r3
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d3b5      	bcc.n	8005320 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053b4:	2300      	movs	r3, #0
 80053b6:	613b      	str	r3, [r7, #16]
 80053b8:	e043      	b.n	8005442 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	015a      	lsls	r2, r3, #5
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	4413      	add	r3, r2
 80053c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053d0:	d118      	bne.n	8005404 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10a      	bne.n	80053ee <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	015a      	lsls	r2, r3, #5
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	4413      	add	r3, r2
 80053e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e4:	461a      	mov	r2, r3
 80053e6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80053ea:	6013      	str	r3, [r2, #0]
 80053ec:	e013      	b.n	8005416 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	015a      	lsls	r2, r3, #5
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	4413      	add	r3, r2
 80053f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053fa:	461a      	mov	r2, r3
 80053fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005400:	6013      	str	r3, [r2, #0]
 8005402:	e008      	b.n	8005416 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	015a      	lsls	r2, r3, #5
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4413      	add	r3, r2
 800540c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005410:	461a      	mov	r2, r3
 8005412:	2300      	movs	r3, #0
 8005414:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	015a      	lsls	r2, r3, #5
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	4413      	add	r3, r2
 800541e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005422:	461a      	mov	r2, r3
 8005424:	2300      	movs	r3, #0
 8005426:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	015a      	lsls	r2, r3, #5
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	4413      	add	r3, r2
 8005430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005434:	461a      	mov	r2, r3
 8005436:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800543a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	3301      	adds	r3, #1
 8005440:	613b      	str	r3, [r7, #16]
 8005442:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005446:	461a      	mov	r2, r3
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	4293      	cmp	r3, r2
 800544c:	d3b5      	bcc.n	80053ba <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800545c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005460:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800546e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005470:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005474:	2b00      	cmp	r3, #0
 8005476:	d105      	bne.n	8005484 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	f043 0210 	orr.w	r2, r3, #16
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	699a      	ldr	r2, [r3, #24]
 8005488:	4b10      	ldr	r3, [pc, #64]	@ (80054cc <USB_DevInit+0x2c4>)
 800548a:	4313      	orrs	r3, r2
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005490:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	f043 0208 	orr.w	r2, r3, #8
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80054a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d107      	bne.n	80054bc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80054b4:	f043 0304 	orr.w	r3, r3, #4
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80054bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3718      	adds	r7, #24
 80054c2:	46bd      	mov	sp, r7
 80054c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054c8:	b004      	add	sp, #16
 80054ca:	4770      	bx	lr
 80054cc:	803c3800 	.word	0x803c3800

080054d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80054da:	2300      	movs	r3, #0
 80054dc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	3301      	adds	r3, #1
 80054e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054ea:	d901      	bls.n	80054f0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e01b      	b.n	8005528 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	daf2      	bge.n	80054de <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	019b      	lsls	r3, r3, #6
 8005500:	f043 0220 	orr.w	r2, r3, #32
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	3301      	adds	r3, #1
 800550c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005514:	d901      	bls.n	800551a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e006      	b.n	8005528 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b20      	cmp	r3, #32
 8005524:	d0f0      	beq.n	8005508 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	3301      	adds	r3, #1
 8005544:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800554c:	d901      	bls.n	8005552 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e018      	b.n	8005584 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	2b00      	cmp	r3, #0
 8005558:	daf2      	bge.n	8005540 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800555a:	2300      	movs	r3, #0
 800555c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2210      	movs	r2, #16
 8005562:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	3301      	adds	r3, #1
 8005568:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005570:	d901      	bls.n	8005576 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e006      	b.n	8005584 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	f003 0310 	and.w	r3, r3, #16
 800557e:	2b10      	cmp	r3, #16
 8005580:	d0f0      	beq.n	8005564 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3714      	adds	r7, #20
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	460b      	mov	r3, r1
 800559a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	78fb      	ldrb	r3, [r7, #3]
 80055aa:	68f9      	ldr	r1, [r7, #12]
 80055ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055b0:	4313      	orrs	r3, r2
 80055b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b087      	sub	sp, #28
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f003 0306 	and.w	r3, r3, #6
 80055da:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d102      	bne.n	80055e8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80055e2:	2300      	movs	r3, #0
 80055e4:	75fb      	strb	r3, [r7, #23]
 80055e6:	e00a      	b.n	80055fe <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d002      	beq.n	80055f4 <USB_GetDevSpeed+0x32>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2b06      	cmp	r3, #6
 80055f2:	d102      	bne.n	80055fa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80055f4:	2302      	movs	r3, #2
 80055f6:	75fb      	strb	r3, [r7, #23]
 80055f8:	e001      	b.n	80055fe <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80055fa:	230f      	movs	r3, #15
 80055fc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80055fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005600:	4618      	mov	r0, r3
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	785b      	ldrb	r3, [r3, #1]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d13a      	bne.n	800569e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800562e:	69da      	ldr	r2, [r3, #28]
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	781b      	ldrb	r3, [r3, #0]
 8005634:	f003 030f 	and.w	r3, r3, #15
 8005638:	2101      	movs	r1, #1
 800563a:	fa01 f303 	lsl.w	r3, r1, r3
 800563e:	b29b      	uxth	r3, r3
 8005640:	68f9      	ldr	r1, [r7, #12]
 8005642:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005646:	4313      	orrs	r3, r2
 8005648:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	015a      	lsls	r2, r3, #5
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	4413      	add	r3, r2
 8005652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d155      	bne.n	800570c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	015a      	lsls	r2, r3, #5
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	4413      	add	r3, r2
 8005668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	791b      	ldrb	r3, [r3, #4]
 800567a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800567c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	059b      	lsls	r3, r3, #22
 8005682:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005684:	4313      	orrs	r3, r2
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	0151      	lsls	r1, r2, #5
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	440a      	add	r2, r1
 800568e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005696:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800569a:	6013      	str	r3, [r2, #0]
 800569c:	e036      	b.n	800570c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056a4:	69da      	ldr	r2, [r3, #28]
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	f003 030f 	and.w	r3, r3, #15
 80056ae:	2101      	movs	r1, #1
 80056b0:	fa01 f303 	lsl.w	r3, r1, r3
 80056b4:	041b      	lsls	r3, r3, #16
 80056b6:	68f9      	ldr	r1, [r7, #12]
 80056b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056bc:	4313      	orrs	r3, r2
 80056be:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	015a      	lsls	r2, r3, #5
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	4413      	add	r3, r2
 80056c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d11a      	bne.n	800570c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	015a      	lsls	r2, r3, #5
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	4413      	add	r3, r2
 80056de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	791b      	ldrb	r3, [r3, #4]
 80056f0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80056f2:	430b      	orrs	r3, r1
 80056f4:	4313      	orrs	r3, r2
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	0151      	lsls	r1, r2, #5
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	440a      	add	r2, r1
 80056fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800570a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
	...

0800571c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	785b      	ldrb	r3, [r3, #1]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d161      	bne.n	80057fc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	015a      	lsls	r2, r3, #5
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	4413      	add	r3, r2
 8005740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800574a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800574e:	d11f      	bne.n	8005790 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	015a      	lsls	r2, r3, #5
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	4413      	add	r3, r2
 8005758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	0151      	lsls	r1, r2, #5
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	440a      	add	r2, r1
 8005766:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800576a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800576e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	015a      	lsls	r2, r3, #5
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	4413      	add	r3, r2
 8005778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	0151      	lsls	r1, r2, #5
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	440a      	add	r2, r1
 8005786:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800578a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800578e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005796:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	781b      	ldrb	r3, [r3, #0]
 800579c:	f003 030f 	and.w	r3, r3, #15
 80057a0:	2101      	movs	r1, #1
 80057a2:	fa01 f303 	lsl.w	r3, r1, r3
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	43db      	mvns	r3, r3
 80057aa:	68f9      	ldr	r1, [r7, #12]
 80057ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057b0:	4013      	ands	r3, r2
 80057b2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ba:	69da      	ldr	r2, [r3, #28]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	f003 030f 	and.w	r3, r3, #15
 80057c4:	2101      	movs	r1, #1
 80057c6:	fa01 f303 	lsl.w	r3, r1, r3
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	43db      	mvns	r3, r3
 80057ce:	68f9      	ldr	r1, [r7, #12]
 80057d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057d4:	4013      	ands	r3, r2
 80057d6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4413      	add	r3, r2
 80057e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	0159      	lsls	r1, r3, #5
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	440b      	add	r3, r1
 80057ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f2:	4619      	mov	r1, r3
 80057f4:	4b35      	ldr	r3, [pc, #212]	@ (80058cc <USB_DeactivateEndpoint+0x1b0>)
 80057f6:	4013      	ands	r3, r2
 80057f8:	600b      	str	r3, [r1, #0]
 80057fa:	e060      	b.n	80058be <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	015a      	lsls	r2, r3, #5
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	4413      	add	r3, r2
 8005804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800580e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005812:	d11f      	bne.n	8005854 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	015a      	lsls	r2, r3, #5
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	4413      	add	r3, r2
 800581c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68ba      	ldr	r2, [r7, #8]
 8005824:	0151      	lsls	r1, r2, #5
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	440a      	add	r2, r1
 800582a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800582e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005832:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	015a      	lsls	r2, r3, #5
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	4413      	add	r3, r2
 800583c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	0151      	lsls	r1, r2, #5
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	440a      	add	r2, r1
 800584a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800584e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005852:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800585a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	f003 030f 	and.w	r3, r3, #15
 8005864:	2101      	movs	r1, #1
 8005866:	fa01 f303 	lsl.w	r3, r1, r3
 800586a:	041b      	lsls	r3, r3, #16
 800586c:	43db      	mvns	r3, r3
 800586e:	68f9      	ldr	r1, [r7, #12]
 8005870:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005874:	4013      	ands	r3, r2
 8005876:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800587e:	69da      	ldr	r2, [r3, #28]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	f003 030f 	and.w	r3, r3, #15
 8005888:	2101      	movs	r1, #1
 800588a:	fa01 f303 	lsl.w	r3, r1, r3
 800588e:	041b      	lsls	r3, r3, #16
 8005890:	43db      	mvns	r3, r3
 8005892:	68f9      	ldr	r1, [r7, #12]
 8005894:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005898:	4013      	ands	r3, r2
 800589a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	015a      	lsls	r2, r3, #5
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	0159      	lsls	r1, r3, #5
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	440b      	add	r3, r1
 80058b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b6:	4619      	mov	r1, r3
 80058b8:	4b05      	ldr	r3, [pc, #20]	@ (80058d0 <USB_DeactivateEndpoint+0x1b4>)
 80058ba:	4013      	ands	r3, r2
 80058bc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3714      	adds	r7, #20
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	ec337800 	.word	0xec337800
 80058d0:	eff37800 	.word	0xeff37800

080058d4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b08a      	sub	sp, #40	@ 0x28
 80058d8:	af02      	add	r7, sp, #8
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	4613      	mov	r3, r2
 80058e0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	785b      	ldrb	r3, [r3, #1]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	f040 817f 	bne.w	8005bf4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d132      	bne.n	8005964 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	015a      	lsls	r2, r3, #5
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	4413      	add	r3, r2
 8005906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	0151      	lsls	r1, r2, #5
 8005910:	69fa      	ldr	r2, [r7, #28]
 8005912:	440a      	add	r2, r1
 8005914:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005918:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800591c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005920:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	015a      	lsls	r2, r3, #5
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	4413      	add	r3, r2
 800592a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	0151      	lsls	r1, r2, #5
 8005934:	69fa      	ldr	r2, [r7, #28]
 8005936:	440a      	add	r2, r1
 8005938:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800593c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005940:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	015a      	lsls	r2, r3, #5
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	4413      	add	r3, r2
 800594a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	0151      	lsls	r1, r2, #5
 8005954:	69fa      	ldr	r2, [r7, #28]
 8005956:	440a      	add	r2, r1
 8005958:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800595c:	0cdb      	lsrs	r3, r3, #19
 800595e:	04db      	lsls	r3, r3, #19
 8005960:	6113      	str	r3, [r2, #16]
 8005962:	e097      	b.n	8005a94 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	015a      	lsls	r2, r3, #5
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	4413      	add	r3, r2
 800596c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	69ba      	ldr	r2, [r7, #24]
 8005974:	0151      	lsls	r1, r2, #5
 8005976:	69fa      	ldr	r2, [r7, #28]
 8005978:	440a      	add	r2, r1
 800597a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800597e:	0cdb      	lsrs	r3, r3, #19
 8005980:	04db      	lsls	r3, r3, #19
 8005982:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	015a      	lsls	r2, r3, #5
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	4413      	add	r3, r2
 800598c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	69ba      	ldr	r2, [r7, #24]
 8005994:	0151      	lsls	r1, r2, #5
 8005996:	69fa      	ldr	r2, [r7, #28]
 8005998:	440a      	add	r2, r1
 800599a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800599e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80059a2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80059a6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d11a      	bne.n	80059e4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	691a      	ldr	r2, [r3, #16]
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d903      	bls.n	80059c2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	015a      	lsls	r2, r3, #5
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	4413      	add	r3, r2
 80059ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	0151      	lsls	r1, r2, #5
 80059d4:	69fa      	ldr	r2, [r7, #28]
 80059d6:	440a      	add	r2, r1
 80059d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059e0:	6113      	str	r3, [r2, #16]
 80059e2:	e044      	b.n	8005a6e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	691a      	ldr	r2, [r3, #16]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	4413      	add	r3, r2
 80059ee:	1e5a      	subs	r2, r3, #1
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	015a      	lsls	r2, r3, #5
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	4413      	add	r3, r2
 8005a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a06:	691a      	ldr	r2, [r3, #16]
 8005a08:	8afb      	ldrh	r3, [r7, #22]
 8005a0a:	04d9      	lsls	r1, r3, #19
 8005a0c:	4ba4      	ldr	r3, [pc, #656]	@ (8005ca0 <USB_EPStartXfer+0x3cc>)
 8005a0e:	400b      	ands	r3, r1
 8005a10:	69b9      	ldr	r1, [r7, #24]
 8005a12:	0148      	lsls	r0, r1, #5
 8005a14:	69f9      	ldr	r1, [r7, #28]
 8005a16:	4401      	add	r1, r0
 8005a18:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	791b      	ldrb	r3, [r3, #4]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d122      	bne.n	8005a6e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	015a      	lsls	r2, r3, #5
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	4413      	add	r3, r2
 8005a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	0151      	lsls	r1, r2, #5
 8005a3a:	69fa      	ldr	r2, [r7, #28]
 8005a3c:	440a      	add	r2, r1
 8005a3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a42:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005a46:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005a48:	69bb      	ldr	r3, [r7, #24]
 8005a4a:	015a      	lsls	r2, r3, #5
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	4413      	add	r3, r2
 8005a50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a54:	691a      	ldr	r2, [r3, #16]
 8005a56:	8afb      	ldrh	r3, [r7, #22]
 8005a58:	075b      	lsls	r3, r3, #29
 8005a5a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005a5e:	69b9      	ldr	r1, [r7, #24]
 8005a60:	0148      	lsls	r0, r1, #5
 8005a62:	69f9      	ldr	r1, [r7, #28]
 8005a64:	4401      	add	r1, r0
 8005a66:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	015a      	lsls	r2, r3, #5
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	4413      	add	r3, r2
 8005a76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a7a:	691a      	ldr	r2, [r3, #16]
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a84:	69b9      	ldr	r1, [r7, #24]
 8005a86:	0148      	lsls	r0, r1, #5
 8005a88:	69f9      	ldr	r1, [r7, #28]
 8005a8a:	4401      	add	r1, r0
 8005a8c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005a90:	4313      	orrs	r3, r2
 8005a92:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005a94:	79fb      	ldrb	r3, [r7, #7]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d14b      	bne.n	8005b32 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d009      	beq.n	8005ab6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	015a      	lsls	r2, r3, #5
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aae:	461a      	mov	r2, r3
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	69db      	ldr	r3, [r3, #28]
 8005ab4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	791b      	ldrb	r3, [r3, #4]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d128      	bne.n	8005b10 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d110      	bne.n	8005af0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	015a      	lsls	r2, r3, #5
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	4413      	add	r3, r2
 8005ad6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	69ba      	ldr	r2, [r7, #24]
 8005ade:	0151      	lsls	r1, r2, #5
 8005ae0:	69fa      	ldr	r2, [r7, #28]
 8005ae2:	440a      	add	r2, r1
 8005ae4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ae8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005aec:	6013      	str	r3, [r2, #0]
 8005aee:	e00f      	b.n	8005b10 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	69ba      	ldr	r2, [r7, #24]
 8005b00:	0151      	lsls	r1, r2, #5
 8005b02:	69fa      	ldr	r2, [r7, #28]
 8005b04:	440a      	add	r2, r1
 8005b06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b0e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	015a      	lsls	r2, r3, #5
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	4413      	add	r3, r2
 8005b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69ba      	ldr	r2, [r7, #24]
 8005b20:	0151      	lsls	r1, r2, #5
 8005b22:	69fa      	ldr	r2, [r7, #28]
 8005b24:	440a      	add	r2, r1
 8005b26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b2a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005b2e:	6013      	str	r3, [r2, #0]
 8005b30:	e166      	b.n	8005e00 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	015a      	lsls	r2, r3, #5
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	4413      	add	r3, r2
 8005b3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	0151      	lsls	r1, r2, #5
 8005b44:	69fa      	ldr	r2, [r7, #28]
 8005b46:	440a      	add	r2, r1
 8005b48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b4c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005b50:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	791b      	ldrb	r3, [r3, #4]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d015      	beq.n	8005b86 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 814e 	beq.w	8005e00 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	f003 030f 	and.w	r3, r3, #15
 8005b74:	2101      	movs	r1, #1
 8005b76:	fa01 f303 	lsl.w	r3, r1, r3
 8005b7a:	69f9      	ldr	r1, [r7, #28]
 8005b7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b80:	4313      	orrs	r3, r2
 8005b82:	634b      	str	r3, [r1, #52]	@ 0x34
 8005b84:	e13c      	b.n	8005e00 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d110      	bne.n	8005bb8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	015a      	lsls	r2, r3, #5
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	0151      	lsls	r1, r2, #5
 8005ba8:	69fa      	ldr	r2, [r7, #28]
 8005baa:	440a      	add	r2, r1
 8005bac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bb0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005bb4:	6013      	str	r3, [r2, #0]
 8005bb6:	e00f      	b.n	8005bd8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	015a      	lsls	r2, r3, #5
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	69ba      	ldr	r2, [r7, #24]
 8005bc8:	0151      	lsls	r1, r2, #5
 8005bca:	69fa      	ldr	r2, [r7, #28]
 8005bcc:	440a      	add	r2, r1
 8005bce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bd6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	68d9      	ldr	r1, [r3, #12]
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	781a      	ldrb	r2, [r3, #0]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	b298      	uxth	r0, r3
 8005be6:	79fb      	ldrb	r3, [r7, #7]
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	4603      	mov	r3, r0
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f000 f9b9 	bl	8005f64 <USB_WritePacket>
 8005bf2:	e105      	b.n	8005e00 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	015a      	lsls	r2, r3, #5
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	69ba      	ldr	r2, [r7, #24]
 8005c04:	0151      	lsls	r1, r2, #5
 8005c06:	69fa      	ldr	r2, [r7, #28]
 8005c08:	440a      	add	r2, r1
 8005c0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c0e:	0cdb      	lsrs	r3, r3, #19
 8005c10:	04db      	lsls	r3, r3, #19
 8005c12:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	015a      	lsls	r2, r3, #5
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	4413      	add	r3, r2
 8005c1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	69ba      	ldr	r2, [r7, #24]
 8005c24:	0151      	lsls	r1, r2, #5
 8005c26:	69fa      	ldr	r2, [r7, #28]
 8005c28:	440a      	add	r2, r1
 8005c2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c2e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005c32:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005c36:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d132      	bne.n	8005ca4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	689a      	ldr	r2, [r3, #8]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	689a      	ldr	r2, [r3, #8]
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	015a      	lsls	r2, r3, #5
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c62:	691a      	ldr	r2, [r3, #16]
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c6c:	69b9      	ldr	r1, [r7, #24]
 8005c6e:	0148      	lsls	r0, r1, #5
 8005c70:	69f9      	ldr	r1, [r7, #28]
 8005c72:	4401      	add	r1, r0
 8005c74:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	69ba      	ldr	r2, [r7, #24]
 8005c8c:	0151      	lsls	r1, r2, #5
 8005c8e:	69fa      	ldr	r2, [r7, #28]
 8005c90:	440a      	add	r2, r1
 8005c92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c96:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c9a:	6113      	str	r3, [r2, #16]
 8005c9c:	e062      	b.n	8005d64 <USB_EPStartXfer+0x490>
 8005c9e:	bf00      	nop
 8005ca0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d123      	bne.n	8005cf4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cb8:	691a      	ldr	r2, [r3, #16]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cc2:	69b9      	ldr	r1, [r7, #24]
 8005cc4:	0148      	lsls	r0, r1, #5
 8005cc6:	69f9      	ldr	r1, [r7, #28]
 8005cc8:	4401      	add	r1, r0
 8005cca:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	015a      	lsls	r2, r3, #5
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	4413      	add	r3, r2
 8005cda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	69ba      	ldr	r2, [r7, #24]
 8005ce2:	0151      	lsls	r1, r2, #5
 8005ce4:	69fa      	ldr	r2, [r7, #28]
 8005ce6:	440a      	add	r2, r1
 8005ce8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005cf0:	6113      	str	r3, [r2, #16]
 8005cf2:	e037      	b.n	8005d64 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	691a      	ldr	r2, [r3, #16]
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	1e5a      	subs	r2, r3, #1
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d08:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	8afa      	ldrh	r2, [r7, #22]
 8005d10:	fb03 f202 	mul.w	r2, r3, r2
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d24:	691a      	ldr	r2, [r3, #16]
 8005d26:	8afb      	ldrh	r3, [r7, #22]
 8005d28:	04d9      	lsls	r1, r3, #19
 8005d2a:	4b38      	ldr	r3, [pc, #224]	@ (8005e0c <USB_EPStartXfer+0x538>)
 8005d2c:	400b      	ands	r3, r1
 8005d2e:	69b9      	ldr	r1, [r7, #24]
 8005d30:	0148      	lsls	r0, r1, #5
 8005d32:	69f9      	ldr	r1, [r7, #28]
 8005d34:	4401      	add	r1, r0
 8005d36:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d4a:	691a      	ldr	r2, [r3, #16]
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d54:	69b9      	ldr	r1, [r7, #24]
 8005d56:	0148      	lsls	r0, r1, #5
 8005d58:	69f9      	ldr	r1, [r7, #28]
 8005d5a:	4401      	add	r1, r0
 8005d5c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d60:	4313      	orrs	r3, r2
 8005d62:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005d64:	79fb      	ldrb	r3, [r7, #7]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d10d      	bne.n	8005d86 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d009      	beq.n	8005d86 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	68d9      	ldr	r1, [r3, #12]
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	015a      	lsls	r2, r3, #5
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d82:	460a      	mov	r2, r1
 8005d84:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	791b      	ldrb	r3, [r3, #4]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d128      	bne.n	8005de0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d110      	bne.n	8005dc0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	015a      	lsls	r2, r3, #5
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	4413      	add	r3, r2
 8005da6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	0151      	lsls	r1, r2, #5
 8005db0:	69fa      	ldr	r2, [r7, #28]
 8005db2:	440a      	add	r2, r1
 8005db4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005db8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005dbc:	6013      	str	r3, [r2, #0]
 8005dbe:	e00f      	b.n	8005de0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69ba      	ldr	r2, [r7, #24]
 8005dd0:	0151      	lsls	r1, r2, #5
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	440a      	add	r2, r1
 8005dd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dde:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	015a      	lsls	r2, r3, #5
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	4413      	add	r3, r2
 8005de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	69ba      	ldr	r2, [r7, #24]
 8005df0:	0151      	lsls	r1, r2, #5
 8005df2:	69fa      	ldr	r2, [r7, #28]
 8005df4:	440a      	add	r2, r1
 8005df6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dfa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005dfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3720      	adds	r7, #32
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	1ff80000 	.word	0x1ff80000

08005e10 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b087      	sub	sp, #28
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	785b      	ldrb	r3, [r3, #1]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d14a      	bne.n	8005ec4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	015a      	lsls	r2, r3, #5
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	4413      	add	r3, r2
 8005e38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e46:	f040 8086 	bne.w	8005f56 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	015a      	lsls	r2, r3, #5
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	7812      	ldrb	r2, [r2, #0]
 8005e5e:	0151      	lsls	r1, r2, #5
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	440a      	add	r2, r1
 8005e64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e68:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e6c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	015a      	lsls	r2, r3, #5
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	4413      	add	r3, r2
 8005e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	683a      	ldr	r2, [r7, #0]
 8005e80:	7812      	ldrb	r2, [r2, #0]
 8005e82:	0151      	lsls	r1, r2, #5
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	440a      	add	r2, r1
 8005e88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e90:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	3301      	adds	r3, #1
 8005e96:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d902      	bls.n	8005ea8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	75fb      	strb	r3, [r7, #23]
          break;
 8005ea6:	e056      	b.n	8005f56 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	015a      	lsls	r2, r3, #5
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ebc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ec0:	d0e7      	beq.n	8005e92 <USB_EPStopXfer+0x82>
 8005ec2:	e048      	b.n	8005f56 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	015a      	lsls	r2, r3, #5
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	4413      	add	r3, r2
 8005ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ed8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005edc:	d13b      	bne.n	8005f56 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	781b      	ldrb	r3, [r3, #0]
 8005ee2:	015a      	lsls	r2, r3, #5
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	7812      	ldrb	r2, [r2, #0]
 8005ef2:	0151      	lsls	r1, r2, #5
 8005ef4:	693a      	ldr	r2, [r7, #16]
 8005ef6:	440a      	add	r2, r1
 8005ef8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005efc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f00:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	015a      	lsls	r2, r3, #5
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	683a      	ldr	r2, [r7, #0]
 8005f14:	7812      	ldrb	r2, [r2, #0]
 8005f16:	0151      	lsls	r1, r2, #5
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	440a      	add	r2, r1
 8005f1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f24:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	3301      	adds	r3, #1
 8005f2a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d902      	bls.n	8005f3c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	75fb      	strb	r3, [r7, #23]
          break;
 8005f3a:	e00c      	b.n	8005f56 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	015a      	lsls	r2, r3, #5
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	4413      	add	r3, r2
 8005f46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f54:	d0e7      	beq.n	8005f26 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	371c      	adds	r7, #28
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b089      	sub	sp, #36	@ 0x24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	4611      	mov	r1, r2
 8005f70:	461a      	mov	r2, r3
 8005f72:	460b      	mov	r3, r1
 8005f74:	71fb      	strb	r3, [r7, #7]
 8005f76:	4613      	mov	r3, r2
 8005f78:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005f82:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d123      	bne.n	8005fd2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005f8a:	88bb      	ldrh	r3, [r7, #4]
 8005f8c:	3303      	adds	r3, #3
 8005f8e:	089b      	lsrs	r3, r3, #2
 8005f90:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005f92:	2300      	movs	r3, #0
 8005f94:	61bb      	str	r3, [r7, #24]
 8005f96:	e018      	b.n	8005fca <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005f98:	79fb      	ldrb	r3, [r7, #7]
 8005f9a:	031a      	lsls	r2, r3, #12
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	3301      	adds	r3, #1
 8005fb0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	3301      	adds	r3, #1
 8005fc2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	61bb      	str	r3, [r7, #24]
 8005fca:	69ba      	ldr	r2, [r7, #24]
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d3e2      	bcc.n	8005f98 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3724      	adds	r7, #36	@ 0x24
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b08b      	sub	sp, #44	@ 0x2c
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	4613      	mov	r3, r2
 8005fec:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005ff6:	88fb      	ldrh	r3, [r7, #6]
 8005ff8:	089b      	lsrs	r3, r3, #2
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005ffe:	88fb      	ldrh	r3, [r7, #6]
 8006000:	f003 0303 	and.w	r3, r3, #3
 8006004:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006006:	2300      	movs	r3, #0
 8006008:	623b      	str	r3, [r7, #32]
 800600a:	e014      	b.n	8006036 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006016:	601a      	str	r2, [r3, #0]
    pDest++;
 8006018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601a:	3301      	adds	r3, #1
 800601c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800601e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006020:	3301      	adds	r3, #1
 8006022:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006026:	3301      	adds	r3, #1
 8006028:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800602a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602c:	3301      	adds	r3, #1
 800602e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	3301      	adds	r3, #1
 8006034:	623b      	str	r3, [r7, #32]
 8006036:	6a3a      	ldr	r2, [r7, #32]
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	429a      	cmp	r2, r3
 800603c:	d3e6      	bcc.n	800600c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800603e:	8bfb      	ldrh	r3, [r7, #30]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d01e      	beq.n	8006082 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006044:	2300      	movs	r3, #0
 8006046:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800604e:	461a      	mov	r2, r3
 8006050:	f107 0310 	add.w	r3, r7, #16
 8006054:	6812      	ldr	r2, [r2, #0]
 8006056:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	6a3b      	ldr	r3, [r7, #32]
 800605c:	b2db      	uxtb	r3, r3
 800605e:	00db      	lsls	r3, r3, #3
 8006060:	fa22 f303 	lsr.w	r3, r2, r3
 8006064:	b2da      	uxtb	r2, r3
 8006066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006068:	701a      	strb	r2, [r3, #0]
      i++;
 800606a:	6a3b      	ldr	r3, [r7, #32]
 800606c:	3301      	adds	r3, #1
 800606e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006072:	3301      	adds	r3, #1
 8006074:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006076:	8bfb      	ldrh	r3, [r7, #30]
 8006078:	3b01      	subs	r3, #1
 800607a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800607c:	8bfb      	ldrh	r3, [r7, #30]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1ea      	bne.n	8006058 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006084:	4618      	mov	r0, r3
 8006086:	372c      	adds	r7, #44	@ 0x2c
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006090:	b480      	push	{r7}
 8006092:	b085      	sub	sp, #20
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	785b      	ldrb	r3, [r3, #1]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d12c      	bne.n	8006106 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	015a      	lsls	r2, r3, #5
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	4413      	add	r3, r2
 80060b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	db12      	blt.n	80060e4 <USB_EPSetStall+0x54>
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00f      	beq.n	80060e4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	015a      	lsls	r2, r3, #5
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	4413      	add	r3, r2
 80060cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	0151      	lsls	r1, r2, #5
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	440a      	add	r2, r1
 80060da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060de:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80060e2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	015a      	lsls	r2, r3, #5
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	4413      	add	r3, r2
 80060ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68ba      	ldr	r2, [r7, #8]
 80060f4:	0151      	lsls	r1, r2, #5
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	440a      	add	r2, r1
 80060fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	e02b      	b.n	800615e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	015a      	lsls	r2, r3, #5
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	4413      	add	r3, r2
 800610e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2b00      	cmp	r3, #0
 8006116:	db12      	blt.n	800613e <USB_EPSetStall+0xae>
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00f      	beq.n	800613e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	015a      	lsls	r2, r3, #5
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	4413      	add	r3, r2
 8006126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	0151      	lsls	r1, r2, #5
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	440a      	add	r2, r1
 8006134:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006138:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800613c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	015a      	lsls	r2, r3, #5
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	4413      	add	r3, r2
 8006146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	0151      	lsls	r1, r2, #5
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	440a      	add	r2, r1
 8006154:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006158:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800615c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3714      	adds	r7, #20
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	785b      	ldrb	r3, [r3, #1]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d128      	bne.n	80061da <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	015a      	lsls	r2, r3, #5
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	4413      	add	r3, r2
 8006190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	68ba      	ldr	r2, [r7, #8]
 8006198:	0151      	lsls	r1, r2, #5
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	440a      	add	r2, r1
 800619e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061a6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	791b      	ldrb	r3, [r3, #4]
 80061ac:	2b03      	cmp	r3, #3
 80061ae:	d003      	beq.n	80061b8 <USB_EPClearStall+0x4c>
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	791b      	ldrb	r3, [r3, #4]
 80061b4:	2b02      	cmp	r3, #2
 80061b6:	d138      	bne.n	800622a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	0151      	lsls	r1, r2, #5
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	440a      	add	r2, r1
 80061ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061d6:	6013      	str	r3, [r2, #0]
 80061d8:	e027      	b.n	800622a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	015a      	lsls	r2, r3, #5
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	0151      	lsls	r1, r2, #5
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	440a      	add	r2, r1
 80061f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061f4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061f8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	791b      	ldrb	r3, [r3, #4]
 80061fe:	2b03      	cmp	r3, #3
 8006200:	d003      	beq.n	800620a <USB_EPClearStall+0x9e>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	791b      	ldrb	r3, [r3, #4]
 8006206:	2b02      	cmp	r3, #2
 8006208:	d10f      	bne.n	800622a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	015a      	lsls	r2, r3, #5
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	4413      	add	r3, r2
 8006212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68ba      	ldr	r2, [r7, #8]
 800621a:	0151      	lsls	r1, r2, #5
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	440a      	add	r2, r1
 8006220:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006228:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3714      	adds	r7, #20
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	460b      	mov	r3, r1
 8006242:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006256:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800625a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	78fb      	ldrb	r3, [r7, #3]
 8006266:	011b      	lsls	r3, r3, #4
 8006268:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800626c:	68f9      	ldr	r1, [r7, #12]
 800626e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006272:	4313      	orrs	r3, r2
 8006274:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006284:	b480      	push	{r7}
 8006286:	b085      	sub	sp, #20
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800629e:	f023 0303 	bic.w	r3, r3, #3
 80062a2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062b2:	f023 0302 	bic.w	r3, r3, #2
 80062b6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr

080062c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b085      	sub	sp, #20
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80062e0:	f023 0303 	bic.w	r3, r3, #3
 80062e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062f4:	f043 0302 	orr.w	r3, r3, #2
 80062f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	4013      	ands	r3, r2
 800631e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006320:	68fb      	ldr	r3, [r7, #12]
}
 8006322:	4618      	mov	r0, r3
 8006324:	3714      	adds	r7, #20
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800632e:	b480      	push	{r7}
 8006330:	b085      	sub	sp, #20
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800634a:	69db      	ldr	r3, [r3, #28]
 800634c:	68ba      	ldr	r2, [r7, #8]
 800634e:	4013      	ands	r3, r2
 8006350:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	0c1b      	lsrs	r3, r3, #16
}
 8006356:	4618      	mov	r0, r3
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr

08006362 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006362:	b480      	push	{r7}
 8006364:	b085      	sub	sp, #20
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800637e:	69db      	ldr	r3, [r3, #28]
 8006380:	68ba      	ldr	r2, [r7, #8]
 8006382:	4013      	ands	r3, r2
 8006384:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	b29b      	uxth	r3, r3
}
 800638a:	4618      	mov	r0, r3
 800638c:	3714      	adds	r7, #20
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006396:	b480      	push	{r7}
 8006398:	b085      	sub	sp, #20
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
 800639e:	460b      	mov	r3, r1
 80063a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80063a6:	78fb      	ldrb	r3, [r7, #3]
 80063a8:	015a      	lsls	r2, r3, #5
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4413      	add	r3, r2
 80063ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	4013      	ands	r3, r2
 80063c2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80063c4:	68bb      	ldr	r3, [r7, #8]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3714      	adds	r7, #20
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr

080063d2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80063d2:	b480      	push	{r7}
 80063d4:	b087      	sub	sp, #28
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
 80063da:	460b      	mov	r3, r1
 80063dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063f4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	f003 030f 	and.w	r3, r3, #15
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006402:	01db      	lsls	r3, r3, #7
 8006404:	b2db      	uxtb	r3, r3
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	4313      	orrs	r3, r2
 800640a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800640c:	78fb      	ldrb	r3, [r7, #3]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	4413      	add	r3, r2
 8006414:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	4013      	ands	r3, r2
 800641e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006420:	68bb      	ldr	r3, [r7, #8]
}
 8006422:	4618      	mov	r0, r3
 8006424:	371c      	adds	r7, #28
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr

0800642e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800642e:	b480      	push	{r7}
 8006430:	b083      	sub	sp, #12
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	f003 0301 	and.w	r3, r3, #1
}
 800643e:	4618      	mov	r0, r3
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800644a:	b480      	push	{r7}
 800644c:	b085      	sub	sp, #20
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006464:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006468:	f023 0307 	bic.w	r3, r3, #7
 800646c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800647c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006480:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3714      	adds	r7, #20
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006490:	b480      	push	{r7}
 8006492:	b087      	sub	sp, #28
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	460b      	mov	r3, r1
 800649a:	607a      	str	r2, [r7, #4]
 800649c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	333c      	adds	r3, #60	@ 0x3c
 80064a6:	3304      	adds	r3, #4
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	4a26      	ldr	r2, [pc, #152]	@ (8006548 <USB_EP0_OutStart+0xb8>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d90a      	bls.n	80064ca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064c4:	d101      	bne.n	80064ca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80064c6:	2300      	movs	r3, #0
 80064c8:	e037      	b.n	800653a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064d0:	461a      	mov	r2, r3
 80064d2:	2300      	movs	r3, #0
 80064d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80064e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064f8:	f043 0318 	orr.w	r3, r3, #24
 80064fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800650c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006510:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006512:	7afb      	ldrb	r3, [r7, #11]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d10f      	bne.n	8006538 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800651e:	461a      	mov	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	697a      	ldr	r2, [r7, #20]
 800652e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006532:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006536:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	371c      	adds	r7, #28
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	4f54300a 	.word	0x4f54300a

0800654c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006554:	2300      	movs	r3, #0
 8006556:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	3301      	adds	r3, #1
 800655c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006564:	d901      	bls.n	800656a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e022      	b.n	80065b0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	2b00      	cmp	r3, #0
 8006570:	daf2      	bge.n	8006558 <USB_CoreReset+0xc>

  count = 10U;
 8006572:	230a      	movs	r3, #10
 8006574:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006576:	e002      	b.n	800657e <USB_CoreReset+0x32>
  {
    count--;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	3b01      	subs	r3, #1
 800657c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1f9      	bne.n	8006578 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	f043 0201 	orr.w	r2, r3, #1
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	3301      	adds	r3, #1
 8006594:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800659c:	d901      	bls.n	80065a2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e006      	b.n	80065b0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	f003 0301 	and.w	r3, r3, #1
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d0f0      	beq.n	8006590 <USB_CoreReset+0x44>

  return HAL_OK;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3714      	adds	r7, #20
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	460b      	mov	r3, r1
 80065c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80065c8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80065cc:	f002 fcba 	bl	8008f44 <USBD_static_malloc>
 80065d0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d109      	bne.n	80065ec <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	32b0      	adds	r2, #176	@ 0xb0
 80065e2:	2100      	movs	r1, #0
 80065e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80065e8:	2302      	movs	r3, #2
 80065ea:	e0d4      	b.n	8006796 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80065ec:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80065f0:	2100      	movs	r1, #0
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	f002 fd1e 	bl	8009034 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	32b0      	adds	r2, #176	@ 0xb0
 8006602:	68f9      	ldr	r1, [r7, #12]
 8006604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	32b0      	adds	r2, #176	@ 0xb0
 8006612:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	7c1b      	ldrb	r3, [r3, #16]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d138      	bne.n	8006696 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006624:	4b5e      	ldr	r3, [pc, #376]	@ (80067a0 <USBD_CDC_Init+0x1e4>)
 8006626:	7819      	ldrb	r1, [r3, #0]
 8006628:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800662c:	2202      	movs	r2, #2
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f002 fb65 	bl	8008cfe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006634:	4b5a      	ldr	r3, [pc, #360]	@ (80067a0 <USBD_CDC_Init+0x1e4>)
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	f003 020f 	and.w	r2, r3, #15
 800663c:	6879      	ldr	r1, [r7, #4]
 800663e:	4613      	mov	r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	4413      	add	r3, r2
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	440b      	add	r3, r1
 8006648:	3323      	adds	r3, #35	@ 0x23
 800664a:	2201      	movs	r2, #1
 800664c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800664e:	4b55      	ldr	r3, [pc, #340]	@ (80067a4 <USBD_CDC_Init+0x1e8>)
 8006650:	7819      	ldrb	r1, [r3, #0]
 8006652:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006656:	2202      	movs	r2, #2
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f002 fb50 	bl	8008cfe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800665e:	4b51      	ldr	r3, [pc, #324]	@ (80067a4 <USBD_CDC_Init+0x1e8>)
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	f003 020f 	and.w	r2, r3, #15
 8006666:	6879      	ldr	r1, [r7, #4]
 8006668:	4613      	mov	r3, r2
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	4413      	add	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	440b      	add	r3, r1
 8006672:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006676:	2201      	movs	r2, #1
 8006678:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800667a:	4b4b      	ldr	r3, [pc, #300]	@ (80067a8 <USBD_CDC_Init+0x1ec>)
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	f003 020f 	and.w	r2, r3, #15
 8006682:	6879      	ldr	r1, [r7, #4]
 8006684:	4613      	mov	r3, r2
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4413      	add	r3, r2
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	440b      	add	r3, r1
 800668e:	331c      	adds	r3, #28
 8006690:	2210      	movs	r2, #16
 8006692:	601a      	str	r2, [r3, #0]
 8006694:	e035      	b.n	8006702 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006696:	4b42      	ldr	r3, [pc, #264]	@ (80067a0 <USBD_CDC_Init+0x1e4>)
 8006698:	7819      	ldrb	r1, [r3, #0]
 800669a:	2340      	movs	r3, #64	@ 0x40
 800669c:	2202      	movs	r2, #2
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f002 fb2d 	bl	8008cfe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80066a4:	4b3e      	ldr	r3, [pc, #248]	@ (80067a0 <USBD_CDC_Init+0x1e4>)
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	f003 020f 	and.w	r2, r3, #15
 80066ac:	6879      	ldr	r1, [r7, #4]
 80066ae:	4613      	mov	r3, r2
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	4413      	add	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	440b      	add	r3, r1
 80066b8:	3323      	adds	r3, #35	@ 0x23
 80066ba:	2201      	movs	r2, #1
 80066bc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80066be:	4b39      	ldr	r3, [pc, #228]	@ (80067a4 <USBD_CDC_Init+0x1e8>)
 80066c0:	7819      	ldrb	r1, [r3, #0]
 80066c2:	2340      	movs	r3, #64	@ 0x40
 80066c4:	2202      	movs	r2, #2
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f002 fb19 	bl	8008cfe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80066cc:	4b35      	ldr	r3, [pc, #212]	@ (80067a4 <USBD_CDC_Init+0x1e8>)
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	f003 020f 	and.w	r2, r3, #15
 80066d4:	6879      	ldr	r1, [r7, #4]
 80066d6:	4613      	mov	r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	4413      	add	r3, r2
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	440b      	add	r3, r1
 80066e0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80066e4:	2201      	movs	r2, #1
 80066e6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80066e8:	4b2f      	ldr	r3, [pc, #188]	@ (80067a8 <USBD_CDC_Init+0x1ec>)
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	f003 020f 	and.w	r2, r3, #15
 80066f0:	6879      	ldr	r1, [r7, #4]
 80066f2:	4613      	mov	r3, r2
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	4413      	add	r3, r2
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	440b      	add	r3, r1
 80066fc:	331c      	adds	r3, #28
 80066fe:	2210      	movs	r2, #16
 8006700:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006702:	4b29      	ldr	r3, [pc, #164]	@ (80067a8 <USBD_CDC_Init+0x1ec>)
 8006704:	7819      	ldrb	r1, [r3, #0]
 8006706:	2308      	movs	r3, #8
 8006708:	2203      	movs	r2, #3
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f002 faf7 	bl	8008cfe <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006710:	4b25      	ldr	r3, [pc, #148]	@ (80067a8 <USBD_CDC_Init+0x1ec>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	f003 020f 	and.w	r2, r3, #15
 8006718:	6879      	ldr	r1, [r7, #4]
 800671a:	4613      	mov	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	4413      	add	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	440b      	add	r3, r1
 8006724:	3323      	adds	r3, #35	@ 0x23
 8006726:	2201      	movs	r2, #1
 8006728:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	33b0      	adds	r3, #176	@ 0xb0
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4413      	add	r3, r2
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800675c:	2b00      	cmp	r3, #0
 800675e:	d101      	bne.n	8006764 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006760:	2302      	movs	r3, #2
 8006762:	e018      	b.n	8006796 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	7c1b      	ldrb	r3, [r3, #16]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10a      	bne.n	8006782 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800676c:	4b0d      	ldr	r3, [pc, #52]	@ (80067a4 <USBD_CDC_Init+0x1e8>)
 800676e:	7819      	ldrb	r1, [r3, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006776:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f002 fbae 	bl	8008edc <USBD_LL_PrepareReceive>
 8006780:	e008      	b.n	8006794 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006782:	4b08      	ldr	r3, [pc, #32]	@ (80067a4 <USBD_CDC_Init+0x1e8>)
 8006784:	7819      	ldrb	r1, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800678c:	2340      	movs	r3, #64	@ 0x40
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f002 fba4 	bl	8008edc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	20000097 	.word	0x20000097
 80067a4:	20000098 	.word	0x20000098
 80067a8:	20000099 	.word	0x20000099

080067ac <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b082      	sub	sp, #8
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
 80067b4:	460b      	mov	r3, r1
 80067b6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80067b8:	4b3a      	ldr	r3, [pc, #232]	@ (80068a4 <USBD_CDC_DeInit+0xf8>)
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	4619      	mov	r1, r3
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f002 fac3 	bl	8008d4a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80067c4:	4b37      	ldr	r3, [pc, #220]	@ (80068a4 <USBD_CDC_DeInit+0xf8>)
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	f003 020f 	and.w	r2, r3, #15
 80067cc:	6879      	ldr	r1, [r7, #4]
 80067ce:	4613      	mov	r3, r2
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	4413      	add	r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	440b      	add	r3, r1
 80067d8:	3323      	adds	r3, #35	@ 0x23
 80067da:	2200      	movs	r2, #0
 80067dc:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80067de:	4b32      	ldr	r3, [pc, #200]	@ (80068a8 <USBD_CDC_DeInit+0xfc>)
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	4619      	mov	r1, r3
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f002 fab0 	bl	8008d4a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80067ea:	4b2f      	ldr	r3, [pc, #188]	@ (80068a8 <USBD_CDC_DeInit+0xfc>)
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	f003 020f 	and.w	r2, r3, #15
 80067f2:	6879      	ldr	r1, [r7, #4]
 80067f4:	4613      	mov	r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	4413      	add	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	440b      	add	r3, r1
 80067fe:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006802:	2200      	movs	r2, #0
 8006804:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006806:	4b29      	ldr	r3, [pc, #164]	@ (80068ac <USBD_CDC_DeInit+0x100>)
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	4619      	mov	r1, r3
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f002 fa9c 	bl	8008d4a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006812:	4b26      	ldr	r3, [pc, #152]	@ (80068ac <USBD_CDC_DeInit+0x100>)
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	f003 020f 	and.w	r2, r3, #15
 800681a:	6879      	ldr	r1, [r7, #4]
 800681c:	4613      	mov	r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	4413      	add	r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	440b      	add	r3, r1
 8006826:	3323      	adds	r3, #35	@ 0x23
 8006828:	2200      	movs	r2, #0
 800682a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800682c:	4b1f      	ldr	r3, [pc, #124]	@ (80068ac <USBD_CDC_DeInit+0x100>)
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	f003 020f 	and.w	r2, r3, #15
 8006834:	6879      	ldr	r1, [r7, #4]
 8006836:	4613      	mov	r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	4413      	add	r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	440b      	add	r3, r1
 8006840:	331c      	adds	r3, #28
 8006842:	2200      	movs	r2, #0
 8006844:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	32b0      	adds	r2, #176	@ 0xb0
 8006850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d01f      	beq.n	8006898 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	33b0      	adds	r3, #176	@ 0xb0
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	4413      	add	r3, r2
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	32b0      	adds	r2, #176	@ 0xb0
 8006876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800687a:	4618      	mov	r0, r3
 800687c:	f002 fb70 	bl	8008f60 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	32b0      	adds	r2, #176	@ 0xb0
 800688a:	2100      	movs	r1, #0
 800688c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	20000097 	.word	0x20000097
 80068a8:	20000098 	.word	0x20000098
 80068ac:	20000099 	.word	0x20000099

080068b0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	32b0      	adds	r2, #176	@ 0xb0
 80068c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068c8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80068ca:	2300      	movs	r3, #0
 80068cc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80068ce:	2300      	movs	r3, #0
 80068d0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80068d2:	2300      	movs	r3, #0
 80068d4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d101      	bne.n	80068e0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80068dc:	2303      	movs	r3, #3
 80068de:	e0bf      	b.n	8006a60 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d050      	beq.n	800698e <USBD_CDC_Setup+0xde>
 80068ec:	2b20      	cmp	r3, #32
 80068ee:	f040 80af 	bne.w	8006a50 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	88db      	ldrh	r3, [r3, #6]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d03a      	beq.n	8006970 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	b25b      	sxtb	r3, r3
 8006900:	2b00      	cmp	r3, #0
 8006902:	da1b      	bge.n	800693c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	33b0      	adds	r3, #176	@ 0xb0
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4413      	add	r3, r2
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	683a      	ldr	r2, [r7, #0]
 8006918:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800691a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	88d2      	ldrh	r2, [r2, #6]
 8006920:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	88db      	ldrh	r3, [r3, #6]
 8006926:	2b07      	cmp	r3, #7
 8006928:	bf28      	it	cs
 800692a:	2307      	movcs	r3, #7
 800692c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	89fa      	ldrh	r2, [r7, #14]
 8006932:	4619      	mov	r1, r3
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f001 fda7 	bl	8008488 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800693a:	e090      	b.n	8006a5e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	785a      	ldrb	r2, [r3, #1]
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	88db      	ldrh	r3, [r3, #6]
 800694a:	2b3f      	cmp	r3, #63	@ 0x3f
 800694c:	d803      	bhi.n	8006956 <USBD_CDC_Setup+0xa6>
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	88db      	ldrh	r3, [r3, #6]
 8006952:	b2da      	uxtb	r2, r3
 8006954:	e000      	b.n	8006958 <USBD_CDC_Setup+0xa8>
 8006956:	2240      	movs	r2, #64	@ 0x40
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800695e:	6939      	ldr	r1, [r7, #16]
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006966:	461a      	mov	r2, r3
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f001 fdbc 	bl	80084e6 <USBD_CtlPrepareRx>
      break;
 800696e:	e076      	b.n	8006a5e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	33b0      	adds	r3, #176	@ 0xb0
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	4413      	add	r3, r2
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	7850      	ldrb	r0, [r2, #1]
 8006986:	2200      	movs	r2, #0
 8006988:	6839      	ldr	r1, [r7, #0]
 800698a:	4798      	blx	r3
      break;
 800698c:	e067      	b.n	8006a5e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	785b      	ldrb	r3, [r3, #1]
 8006992:	2b0b      	cmp	r3, #11
 8006994:	d851      	bhi.n	8006a3a <USBD_CDC_Setup+0x18a>
 8006996:	a201      	add	r2, pc, #4	@ (adr r2, 800699c <USBD_CDC_Setup+0xec>)
 8006998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800699c:	080069cd 	.word	0x080069cd
 80069a0:	08006a49 	.word	0x08006a49
 80069a4:	08006a3b 	.word	0x08006a3b
 80069a8:	08006a3b 	.word	0x08006a3b
 80069ac:	08006a3b 	.word	0x08006a3b
 80069b0:	08006a3b 	.word	0x08006a3b
 80069b4:	08006a3b 	.word	0x08006a3b
 80069b8:	08006a3b 	.word	0x08006a3b
 80069bc:	08006a3b 	.word	0x08006a3b
 80069c0:	08006a3b 	.word	0x08006a3b
 80069c4:	080069f7 	.word	0x080069f7
 80069c8:	08006a21 	.word	0x08006a21
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b03      	cmp	r3, #3
 80069d6:	d107      	bne.n	80069e8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80069d8:	f107 030a 	add.w	r3, r7, #10
 80069dc:	2202      	movs	r2, #2
 80069de:	4619      	mov	r1, r3
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f001 fd51 	bl	8008488 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80069e6:	e032      	b.n	8006a4e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80069e8:	6839      	ldr	r1, [r7, #0]
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f001 fccf 	bl	800838e <USBD_CtlError>
            ret = USBD_FAIL;
 80069f0:	2303      	movs	r3, #3
 80069f2:	75fb      	strb	r3, [r7, #23]
          break;
 80069f4:	e02b      	b.n	8006a4e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b03      	cmp	r3, #3
 8006a00:	d107      	bne.n	8006a12 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006a02:	f107 030d 	add.w	r3, r7, #13
 8006a06:	2201      	movs	r2, #1
 8006a08:	4619      	mov	r1, r3
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f001 fd3c 	bl	8008488 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a10:	e01d      	b.n	8006a4e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a12:	6839      	ldr	r1, [r7, #0]
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f001 fcba 	bl	800838e <USBD_CtlError>
            ret = USBD_FAIL;
 8006a1a:	2303      	movs	r3, #3
 8006a1c:	75fb      	strb	r3, [r7, #23]
          break;
 8006a1e:	e016      	b.n	8006a4e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	2b03      	cmp	r3, #3
 8006a2a:	d00f      	beq.n	8006a4c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006a2c:	6839      	ldr	r1, [r7, #0]
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f001 fcad 	bl	800838e <USBD_CtlError>
            ret = USBD_FAIL;
 8006a34:	2303      	movs	r3, #3
 8006a36:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006a38:	e008      	b.n	8006a4c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006a3a:	6839      	ldr	r1, [r7, #0]
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f001 fca6 	bl	800838e <USBD_CtlError>
          ret = USBD_FAIL;
 8006a42:	2303      	movs	r3, #3
 8006a44:	75fb      	strb	r3, [r7, #23]
          break;
 8006a46:	e002      	b.n	8006a4e <USBD_CDC_Setup+0x19e>
          break;
 8006a48:	bf00      	nop
 8006a4a:	e008      	b.n	8006a5e <USBD_CDC_Setup+0x1ae>
          break;
 8006a4c:	bf00      	nop
      }
      break;
 8006a4e:	e006      	b.n	8006a5e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006a50:	6839      	ldr	r1, [r7, #0]
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f001 fc9b 	bl	800838e <USBD_CtlError>
      ret = USBD_FAIL;
 8006a58:	2303      	movs	r3, #3
 8006a5a:	75fb      	strb	r3, [r7, #23]
      break;
 8006a5c:	bf00      	nop
  }

  return (uint8_t)ret;
 8006a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3718      	adds	r7, #24
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	460b      	mov	r3, r1
 8006a72:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006a7a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	32b0      	adds	r2, #176	@ 0xb0
 8006a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e065      	b.n	8006b5e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	32b0      	adds	r2, #176	@ 0xb0
 8006a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aa0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006aa2:	78fb      	ldrb	r3, [r7, #3]
 8006aa4:	f003 020f 	and.w	r2, r3, #15
 8006aa8:	6879      	ldr	r1, [r7, #4]
 8006aaa:	4613      	mov	r3, r2
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	4413      	add	r3, r2
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	440b      	add	r3, r1
 8006ab4:	3314      	adds	r3, #20
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d02f      	beq.n	8006b1c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006abc:	78fb      	ldrb	r3, [r7, #3]
 8006abe:	f003 020f 	and.w	r2, r3, #15
 8006ac2:	6879      	ldr	r1, [r7, #4]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	440b      	add	r3, r1
 8006ace:	3314      	adds	r3, #20
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	78fb      	ldrb	r3, [r7, #3]
 8006ad4:	f003 010f 	and.w	r1, r3, #15
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	460b      	mov	r3, r1
 8006adc:	00db      	lsls	r3, r3, #3
 8006ade:	440b      	add	r3, r1
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	4403      	add	r3, r0
 8006ae4:	331c      	adds	r3, #28
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	fbb2 f1f3 	udiv	r1, r2, r3
 8006aec:	fb01 f303 	mul.w	r3, r1, r3
 8006af0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d112      	bne.n	8006b1c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006af6:	78fb      	ldrb	r3, [r7, #3]
 8006af8:	f003 020f 	and.w	r2, r3, #15
 8006afc:	6879      	ldr	r1, [r7, #4]
 8006afe:	4613      	mov	r3, r2
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	4413      	add	r3, r2
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	440b      	add	r3, r1
 8006b08:	3314      	adds	r3, #20
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006b0e:	78f9      	ldrb	r1, [r7, #3]
 8006b10:	2300      	movs	r3, #0
 8006b12:	2200      	movs	r2, #0
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f002 f9c0 	bl	8008e9a <USBD_LL_Transmit>
 8006b1a:	e01f      	b.n	8006b5c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	33b0      	adds	r3, #176	@ 0xb0
 8006b2e:	009b      	lsls	r3, r3, #2
 8006b30:	4413      	add	r3, r2
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d010      	beq.n	8006b5c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	33b0      	adds	r3, #176	@ 0xb0
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	4413      	add	r3, r2
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006b58:	78fa      	ldrb	r2, [r7, #3]
 8006b5a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3710      	adds	r7, #16
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b084      	sub	sp, #16
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
 8006b6e:	460b      	mov	r3, r1
 8006b70:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	32b0      	adds	r2, #176	@ 0xb0
 8006b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b80:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	32b0      	adds	r2, #176	@ 0xb0
 8006b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d101      	bne.n	8006b98 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006b94:	2303      	movs	r3, #3
 8006b96:	e01a      	b.n	8006bce <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006b98:	78fb      	ldrb	r3, [r7, #3]
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f002 f9be 	bl	8008f1e <USBD_LL_GetRxDataSize>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	33b0      	adds	r3, #176	@ 0xb0
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	4413      	add	r3, r2
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006bc8:	4611      	mov	r1, r2
 8006bca:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3710      	adds	r7, #16
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b084      	sub	sp, #16
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	32b0      	adds	r2, #176	@ 0xb0
 8006be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	e024      	b.n	8006c42 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	33b0      	adds	r3, #176	@ 0xb0
 8006c02:	009b      	lsls	r3, r3, #2
 8006c04:	4413      	add	r3, r2
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d019      	beq.n	8006c40 <USBD_CDC_EP0_RxReady+0x6a>
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006c12:	2bff      	cmp	r3, #255	@ 0xff
 8006c14:	d014      	beq.n	8006c40 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	33b0      	adds	r3, #176	@ 0xb0
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	4413      	add	r3, r2
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006c2e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006c36:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	22ff      	movs	r2, #255	@ 0xff
 8006c3c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3710      	adds	r7, #16
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
	...

08006c4c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006c54:	2182      	movs	r1, #130	@ 0x82
 8006c56:	4818      	ldr	r0, [pc, #96]	@ (8006cb8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006c58:	f000 fd62 	bl	8007720 <USBD_GetEpDesc>
 8006c5c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006c5e:	2101      	movs	r1, #1
 8006c60:	4815      	ldr	r0, [pc, #84]	@ (8006cb8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006c62:	f000 fd5d 	bl	8007720 <USBD_GetEpDesc>
 8006c66:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006c68:	2181      	movs	r1, #129	@ 0x81
 8006c6a:	4813      	ldr	r0, [pc, #76]	@ (8006cb8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006c6c:	f000 fd58 	bl	8007720 <USBD_GetEpDesc>
 8006c70:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	2210      	movs	r2, #16
 8006c7c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d006      	beq.n	8006c92 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c8c:	711a      	strb	r2, [r3, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d006      	beq.n	8006ca6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ca0:	711a      	strb	r2, [r3, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2243      	movs	r2, #67	@ 0x43
 8006caa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006cac:	4b02      	ldr	r3, [pc, #8]	@ (8006cb8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3718      	adds	r7, #24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	20000054 	.word	0x20000054

08006cbc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006cc4:	2182      	movs	r1, #130	@ 0x82
 8006cc6:	4818      	ldr	r0, [pc, #96]	@ (8006d28 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006cc8:	f000 fd2a 	bl	8007720 <USBD_GetEpDesc>
 8006ccc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006cce:	2101      	movs	r1, #1
 8006cd0:	4815      	ldr	r0, [pc, #84]	@ (8006d28 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006cd2:	f000 fd25 	bl	8007720 <USBD_GetEpDesc>
 8006cd6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006cd8:	2181      	movs	r1, #129	@ 0x81
 8006cda:	4813      	ldr	r0, [pc, #76]	@ (8006d28 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006cdc:	f000 fd20 	bl	8007720 <USBD_GetEpDesc>
 8006ce0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d002      	beq.n	8006cee <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	2210      	movs	r2, #16
 8006cec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d006      	beq.n	8006d02 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	711a      	strb	r2, [r3, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f042 0202 	orr.w	r2, r2, #2
 8006d00:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d006      	beq.n	8006d16 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	711a      	strb	r2, [r3, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f042 0202 	orr.w	r2, r2, #2
 8006d14:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2243      	movs	r2, #67	@ 0x43
 8006d1a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d1c:	4b02      	ldr	r3, [pc, #8]	@ (8006d28 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3718      	adds	r7, #24
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
 8006d26:	bf00      	nop
 8006d28:	20000054 	.word	0x20000054

08006d2c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b086      	sub	sp, #24
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d34:	2182      	movs	r1, #130	@ 0x82
 8006d36:	4818      	ldr	r0, [pc, #96]	@ (8006d98 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006d38:	f000 fcf2 	bl	8007720 <USBD_GetEpDesc>
 8006d3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d3e:	2101      	movs	r1, #1
 8006d40:	4815      	ldr	r0, [pc, #84]	@ (8006d98 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006d42:	f000 fced 	bl	8007720 <USBD_GetEpDesc>
 8006d46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d48:	2181      	movs	r1, #129	@ 0x81
 8006d4a:	4813      	ldr	r0, [pc, #76]	@ (8006d98 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006d4c:	f000 fce8 	bl	8007720 <USBD_GetEpDesc>
 8006d50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d002      	beq.n	8006d5e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	2210      	movs	r2, #16
 8006d5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d006      	beq.n	8006d72 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d6c:	711a      	strb	r2, [r3, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d006      	beq.n	8006d86 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d80:	711a      	strb	r2, [r3, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2243      	movs	r2, #67	@ 0x43
 8006d8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d8c:	4b02      	ldr	r3, [pc, #8]	@ (8006d98 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3718      	adds	r7, #24
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	20000054 	.word	0x20000054

08006d9c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	220a      	movs	r2, #10
 8006da8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006daa:	4b03      	ldr	r3, [pc, #12]	@ (8006db8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr
 8006db8:	20000010 	.word	0x20000010

08006dbc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d101      	bne.n	8006dd0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	e009      	b.n	8006de4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	33b0      	adds	r3, #176	@ 0xb0
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	4413      	add	r3, r2
 8006dde:	683a      	ldr	r2, [r7, #0]
 8006de0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	32b0      	adds	r2, #176	@ 0xb0
 8006e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e0a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d101      	bne.n	8006e16 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e008      	b.n	8006e28 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	68ba      	ldr	r2, [r7, #8]
 8006e1a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	371c      	adds	r7, #28
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr

08006e34 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	32b0      	adds	r2, #176	@ 0xb0
 8006e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e4c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d101      	bne.n	8006e58 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e004      	b.n	8006e62 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	683a      	ldr	r2, [r7, #0]
 8006e5c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3714      	adds	r7, #20
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
	...

08006e70 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	32b0      	adds	r2, #176	@ 0xb0
 8006e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e86:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e025      	b.n	8006ee2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d11f      	bne.n	8006ee0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006ea8:	4b10      	ldr	r3, [pc, #64]	@ (8006eec <USBD_CDC_TransmitPacket+0x7c>)
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	f003 020f 	and.w	r2, r3, #15
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	4613      	mov	r3, r2
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	4413      	add	r3, r2
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	4403      	add	r3, r0
 8006ec2:	3314      	adds	r3, #20
 8006ec4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006ec6:	4b09      	ldr	r3, [pc, #36]	@ (8006eec <USBD_CDC_TransmitPacket+0x7c>)
 8006ec8:	7819      	ldrb	r1, [r3, #0]
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f001 ffdf 	bl	8008e9a <USBD_LL_Transmit>

    ret = USBD_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3710      	adds	r7, #16
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	20000097 	.word	0x20000097

08006ef0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	32b0      	adds	r2, #176	@ 0xb0
 8006f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f06:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	32b0      	adds	r2, #176	@ 0xb0
 8006f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d101      	bne.n	8006f1e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e018      	b.n	8006f50 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	7c1b      	ldrb	r3, [r3, #16]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10a      	bne.n	8006f3c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f26:	4b0c      	ldr	r3, [pc, #48]	@ (8006f58 <USBD_CDC_ReceivePacket+0x68>)
 8006f28:	7819      	ldrb	r1, [r3, #0]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f001 ffd1 	bl	8008edc <USBD_LL_PrepareReceive>
 8006f3a:	e008      	b.n	8006f4e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f3c:	4b06      	ldr	r3, [pc, #24]	@ (8006f58 <USBD_CDC_ReceivePacket+0x68>)
 8006f3e:	7819      	ldrb	r1, [r3, #0]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f46:	2340      	movs	r3, #64	@ 0x40
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f001 ffc7 	bl	8008edc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006f4e:	2300      	movs	r3, #0
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3710      	adds	r7, #16
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	20000098 	.word	0x20000098

08006f5c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b086      	sub	sp, #24
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	4613      	mov	r3, r2
 8006f68:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006f70:	2303      	movs	r3, #3
 8006f72:	e01f      	b.n	8006fb4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	79fa      	ldrb	r2, [r7, #7]
 8006fa6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006fa8:	68f8      	ldr	r0, [r7, #12]
 8006faa:	f001 fe41 	bl	8008c30 <USBD_LL_Init>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3718      	adds	r7, #24
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d101      	bne.n	8006fd4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	e025      	b.n	8007020 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	683a      	ldr	r2, [r7, #0]
 8006fd8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	32ae      	adds	r2, #174	@ 0xae
 8006fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d00f      	beq.n	8007010 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	32ae      	adds	r2, #174	@ 0xae
 8006ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007000:	f107 020e 	add.w	r2, r7, #14
 8007004:	4610      	mov	r0, r2
 8007006:	4798      	blx	r3
 8007008:	4602      	mov	r2, r0
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007016:	1c5a      	adds	r2, r3, #1
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f001 fe49 	bl	8008cc8 <USBD_LL_Start>
 8007036:	4603      	mov	r3, r0
}
 8007038:	4618      	mov	r0, r3
 800703a:	3708      	adds	r7, #8
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}

08007040 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007048:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800704a:	4618      	mov	r0, r3
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007056:	b580      	push	{r7, lr}
 8007058:	b084      	sub	sp, #16
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
 800705e:	460b      	mov	r3, r1
 8007060:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007062:	2300      	movs	r3, #0
 8007064:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800706c:	2b00      	cmp	r3, #0
 800706e:	d009      	beq.n	8007084 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	78fa      	ldrb	r2, [r7, #3]
 800707a:	4611      	mov	r1, r2
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	4798      	blx	r3
 8007080:	4603      	mov	r3, r0
 8007082:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007084:	7bfb      	ldrb	r3, [r7, #15]
}
 8007086:	4618      	mov	r0, r3
 8007088:	3710      	adds	r7, #16
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}

0800708e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800708e:	b580      	push	{r7, lr}
 8007090:	b084      	sub	sp, #16
 8007092:	af00      	add	r7, sp, #0
 8007094:	6078      	str	r0, [r7, #4]
 8007096:	460b      	mov	r3, r1
 8007098:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800709a:	2300      	movs	r3, #0
 800709c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	78fa      	ldrb	r2, [r7, #3]
 80070a8:	4611      	mov	r1, r2
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	4798      	blx	r3
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d001      	beq.n	80070b8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80070b4:	2303      	movs	r3, #3
 80070b6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80070b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b084      	sub	sp, #16
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
 80070ca:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80070d2:	6839      	ldr	r1, [r7, #0]
 80070d4:	4618      	mov	r0, r3
 80070d6:	f001 f920 	bl	800831a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2201      	movs	r2, #1
 80070de:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80070e8:	461a      	mov	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80070f6:	f003 031f 	and.w	r3, r3, #31
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d01a      	beq.n	8007134 <USBD_LL_SetupStage+0x72>
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d822      	bhi.n	8007148 <USBD_LL_SetupStage+0x86>
 8007102:	2b00      	cmp	r3, #0
 8007104:	d002      	beq.n	800710c <USBD_LL_SetupStage+0x4a>
 8007106:	2b01      	cmp	r3, #1
 8007108:	d00a      	beq.n	8007120 <USBD_LL_SetupStage+0x5e>
 800710a:	e01d      	b.n	8007148 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007112:	4619      	mov	r1, r3
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 fb75 	bl	8007804 <USBD_StdDevReq>
 800711a:	4603      	mov	r3, r0
 800711c:	73fb      	strb	r3, [r7, #15]
      break;
 800711e:	e020      	b.n	8007162 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007126:	4619      	mov	r1, r3
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 fbdd 	bl	80078e8 <USBD_StdItfReq>
 800712e:	4603      	mov	r3, r0
 8007130:	73fb      	strb	r3, [r7, #15]
      break;
 8007132:	e016      	b.n	8007162 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800713a:	4619      	mov	r1, r3
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 fc3f 	bl	80079c0 <USBD_StdEPReq>
 8007142:	4603      	mov	r3, r0
 8007144:	73fb      	strb	r3, [r7, #15]
      break;
 8007146:	e00c      	b.n	8007162 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800714e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007152:	b2db      	uxtb	r3, r3
 8007154:	4619      	mov	r1, r3
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f001 fe16 	bl	8008d88 <USBD_LL_StallEP>
 800715c:	4603      	mov	r3, r0
 800715e:	73fb      	strb	r3, [r7, #15]
      break;
 8007160:	bf00      	nop
  }

  return ret;
 8007162:	7bfb      	ldrb	r3, [r7, #15]
}
 8007164:	4618      	mov	r0, r3
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b086      	sub	sp, #24
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	460b      	mov	r3, r1
 8007176:	607a      	str	r2, [r7, #4]
 8007178:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800717a:	2300      	movs	r3, #0
 800717c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800717e:	7afb      	ldrb	r3, [r7, #11]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d177      	bne.n	8007274 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800718a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007192:	2b03      	cmp	r3, #3
 8007194:	f040 80a1 	bne.w	80072da <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	8992      	ldrh	r2, [r2, #12]
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d91c      	bls.n	80071de <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	693a      	ldr	r2, [r7, #16]
 80071aa:	8992      	ldrh	r2, [r2, #12]
 80071ac:	1a9a      	subs	r2, r3, r2
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	691b      	ldr	r3, [r3, #16]
 80071b6:	693a      	ldr	r2, [r7, #16]
 80071b8:	8992      	ldrh	r2, [r2, #12]
 80071ba:	441a      	add	r2, r3
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	6919      	ldr	r1, [r3, #16]
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	899b      	ldrh	r3, [r3, #12]
 80071c8:	461a      	mov	r2, r3
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	4293      	cmp	r3, r2
 80071d0:	bf38      	it	cc
 80071d2:	4613      	movcc	r3, r2
 80071d4:	461a      	mov	r2, r3
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f001 f9a6 	bl	8008528 <USBD_CtlContinueRx>
 80071dc:	e07d      	b.n	80072da <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071e4:	f003 031f 	and.w	r3, r3, #31
 80071e8:	2b02      	cmp	r3, #2
 80071ea:	d014      	beq.n	8007216 <USBD_LL_DataOutStage+0xaa>
 80071ec:	2b02      	cmp	r3, #2
 80071ee:	d81d      	bhi.n	800722c <USBD_LL_DataOutStage+0xc0>
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d002      	beq.n	80071fa <USBD_LL_DataOutStage+0x8e>
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d003      	beq.n	8007200 <USBD_LL_DataOutStage+0x94>
 80071f8:	e018      	b.n	800722c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80071fa:	2300      	movs	r3, #0
 80071fc:	75bb      	strb	r3, [r7, #22]
            break;
 80071fe:	e018      	b.n	8007232 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007206:	b2db      	uxtb	r3, r3
 8007208:	4619      	mov	r1, r3
 800720a:	68f8      	ldr	r0, [r7, #12]
 800720c:	f000 fa6e 	bl	80076ec <USBD_CoreFindIF>
 8007210:	4603      	mov	r3, r0
 8007212:	75bb      	strb	r3, [r7, #22]
            break;
 8007214:	e00d      	b.n	8007232 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800721c:	b2db      	uxtb	r3, r3
 800721e:	4619      	mov	r1, r3
 8007220:	68f8      	ldr	r0, [r7, #12]
 8007222:	f000 fa70 	bl	8007706 <USBD_CoreFindEP>
 8007226:	4603      	mov	r3, r0
 8007228:	75bb      	strb	r3, [r7, #22]
            break;
 800722a:	e002      	b.n	8007232 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800722c:	2300      	movs	r3, #0
 800722e:	75bb      	strb	r3, [r7, #22]
            break;
 8007230:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007232:	7dbb      	ldrb	r3, [r7, #22]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d119      	bne.n	800726c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800723e:	b2db      	uxtb	r3, r3
 8007240:	2b03      	cmp	r3, #3
 8007242:	d113      	bne.n	800726c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007244:	7dba      	ldrb	r2, [r7, #22]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	32ae      	adds	r2, #174	@ 0xae
 800724a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800724e:	691b      	ldr	r3, [r3, #16]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00b      	beq.n	800726c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007254:	7dba      	ldrb	r2, [r7, #22]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800725c:	7dba      	ldrb	r2, [r7, #22]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	32ae      	adds	r2, #174	@ 0xae
 8007262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800726c:	68f8      	ldr	r0, [r7, #12]
 800726e:	f001 f96c 	bl	800854a <USBD_CtlSendStatus>
 8007272:	e032      	b.n	80072da <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007274:	7afb      	ldrb	r3, [r7, #11]
 8007276:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800727a:	b2db      	uxtb	r3, r3
 800727c:	4619      	mov	r1, r3
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f000 fa41 	bl	8007706 <USBD_CoreFindEP>
 8007284:	4603      	mov	r3, r0
 8007286:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007288:	7dbb      	ldrb	r3, [r7, #22]
 800728a:	2bff      	cmp	r3, #255	@ 0xff
 800728c:	d025      	beq.n	80072da <USBD_LL_DataOutStage+0x16e>
 800728e:	7dbb      	ldrb	r3, [r7, #22]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d122      	bne.n	80072da <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800729a:	b2db      	uxtb	r3, r3
 800729c:	2b03      	cmp	r3, #3
 800729e:	d117      	bne.n	80072d0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80072a0:	7dba      	ldrb	r2, [r7, #22]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	32ae      	adds	r2, #174	@ 0xae
 80072a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072aa:	699b      	ldr	r3, [r3, #24]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d00f      	beq.n	80072d0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80072b0:	7dba      	ldrb	r2, [r7, #22]
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80072b8:	7dba      	ldrb	r2, [r7, #22]
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	32ae      	adds	r2, #174	@ 0xae
 80072be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072c2:	699b      	ldr	r3, [r3, #24]
 80072c4:	7afa      	ldrb	r2, [r7, #11]
 80072c6:	4611      	mov	r1, r2
 80072c8:	68f8      	ldr	r0, [r7, #12]
 80072ca:	4798      	blx	r3
 80072cc:	4603      	mov	r3, r0
 80072ce:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80072d0:	7dfb      	ldrb	r3, [r7, #23]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d001      	beq.n	80072da <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80072d6:	7dfb      	ldrb	r3, [r7, #23]
 80072d8:	e000      	b.n	80072dc <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3718      	adds	r7, #24
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	460b      	mov	r3, r1
 80072ee:	607a      	str	r2, [r7, #4]
 80072f0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80072f2:	7afb      	ldrb	r3, [r7, #11]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d178      	bne.n	80073ea <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	3314      	adds	r3, #20
 80072fc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007304:	2b02      	cmp	r3, #2
 8007306:	d163      	bne.n	80073d0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	693a      	ldr	r2, [r7, #16]
 800730e:	8992      	ldrh	r2, [r2, #12]
 8007310:	4293      	cmp	r3, r2
 8007312:	d91c      	bls.n	800734e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	693a      	ldr	r2, [r7, #16]
 800731a:	8992      	ldrh	r2, [r2, #12]
 800731c:	1a9a      	subs	r2, r3, r2
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	8992      	ldrh	r2, [r2, #12]
 800732a:	441a      	add	r2, r3
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	6919      	ldr	r1, [r3, #16]
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	461a      	mov	r2, r3
 800733a:	68f8      	ldr	r0, [r7, #12]
 800733c:	f001 f8c2 	bl	80084c4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007340:	2300      	movs	r3, #0
 8007342:	2200      	movs	r2, #0
 8007344:	2100      	movs	r1, #0
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f001 fdc8 	bl	8008edc <USBD_LL_PrepareReceive>
 800734c:	e040      	b.n	80073d0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	899b      	ldrh	r3, [r3, #12]
 8007352:	461a      	mov	r2, r3
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	429a      	cmp	r2, r3
 800735a:	d11c      	bne.n	8007396 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	693a      	ldr	r2, [r7, #16]
 8007362:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007364:	4293      	cmp	r3, r2
 8007366:	d316      	bcc.n	8007396 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007372:	429a      	cmp	r2, r3
 8007374:	d20f      	bcs.n	8007396 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007376:	2200      	movs	r2, #0
 8007378:	2100      	movs	r1, #0
 800737a:	68f8      	ldr	r0, [r7, #12]
 800737c:	f001 f8a2 	bl	80084c4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007388:	2300      	movs	r3, #0
 800738a:	2200      	movs	r2, #0
 800738c:	2100      	movs	r1, #0
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f001 fda4 	bl	8008edc <USBD_LL_PrepareReceive>
 8007394:	e01c      	b.n	80073d0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800739c:	b2db      	uxtb	r3, r3
 800739e:	2b03      	cmp	r3, #3
 80073a0:	d10f      	bne.n	80073c2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d009      	beq.n	80073c2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80073c2:	2180      	movs	r1, #128	@ 0x80
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f001 fcdf 	bl	8008d88 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80073ca:	68f8      	ldr	r0, [r7, #12]
 80073cc:	f001 f8d0 	bl	8008570 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d03a      	beq.n	8007450 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80073da:	68f8      	ldr	r0, [r7, #12]
 80073dc:	f7ff fe30 	bl	8007040 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80073e8:	e032      	b.n	8007450 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80073ea:	7afb      	ldrb	r3, [r7, #11]
 80073ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	4619      	mov	r1, r3
 80073f4:	68f8      	ldr	r0, [r7, #12]
 80073f6:	f000 f986 	bl	8007706 <USBD_CoreFindEP>
 80073fa:	4603      	mov	r3, r0
 80073fc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80073fe:	7dfb      	ldrb	r3, [r7, #23]
 8007400:	2bff      	cmp	r3, #255	@ 0xff
 8007402:	d025      	beq.n	8007450 <USBD_LL_DataInStage+0x16c>
 8007404:	7dfb      	ldrb	r3, [r7, #23]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d122      	bne.n	8007450 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007410:	b2db      	uxtb	r3, r3
 8007412:	2b03      	cmp	r3, #3
 8007414:	d11c      	bne.n	8007450 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007416:	7dfa      	ldrb	r2, [r7, #23]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	32ae      	adds	r2, #174	@ 0xae
 800741c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d014      	beq.n	8007450 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007426:	7dfa      	ldrb	r2, [r7, #23]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800742e:	7dfa      	ldrb	r2, [r7, #23]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	32ae      	adds	r2, #174	@ 0xae
 8007434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	7afa      	ldrb	r2, [r7, #11]
 800743c:	4611      	mov	r1, r2
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	4798      	blx	r3
 8007442:	4603      	mov	r3, r0
 8007444:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007446:	7dbb      	ldrb	r3, [r7, #22]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d001      	beq.n	8007450 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800744c:	7dbb      	ldrb	r3, [r7, #22]
 800744e:	e000      	b.n	8007452 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	3718      	adds	r7, #24
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007462:	2300      	movs	r3, #0
 8007464:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2201      	movs	r2, #1
 800746a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007492:	2b00      	cmp	r3, #0
 8007494:	d014      	beq.n	80074c0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00e      	beq.n	80074c0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	6852      	ldr	r2, [r2, #4]
 80074ae:	b2d2      	uxtb	r2, r2
 80074b0:	4611      	mov	r1, r2
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	4798      	blx	r3
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d001      	beq.n	80074c0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80074bc:	2303      	movs	r3, #3
 80074be:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80074c0:	2340      	movs	r3, #64	@ 0x40
 80074c2:	2200      	movs	r2, #0
 80074c4:	2100      	movs	r1, #0
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f001 fc19 	bl	8008cfe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2240      	movs	r2, #64	@ 0x40
 80074d8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80074dc:	2340      	movs	r3, #64	@ 0x40
 80074de:	2200      	movs	r2, #0
 80074e0:	2180      	movs	r1, #128	@ 0x80
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f001 fc0b 	bl	8008cfe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2240      	movs	r2, #64	@ 0x40
 80074f4:	841a      	strh	r2, [r3, #32]

  return ret;
 80074f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3710      	adds	r7, #16
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	460b      	mov	r3, r1
 800750a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	78fa      	ldrb	r2, [r7, #3]
 8007510:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	370c      	adds	r7, #12
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2b04      	cmp	r3, #4
 8007532:	d006      	beq.n	8007542 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800753a:	b2da      	uxtb	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2204      	movs	r2, #4
 8007546:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800754a:	2300      	movs	r3, #0
}
 800754c:	4618      	mov	r0, r3
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007566:	b2db      	uxtb	r3, r3
 8007568:	2b04      	cmp	r3, #4
 800756a:	d106      	bne.n	800757a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007572:	b2da      	uxtb	r2, r3
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007596:	b2db      	uxtb	r3, r3
 8007598:	2b03      	cmp	r3, #3
 800759a:	d110      	bne.n	80075be <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00b      	beq.n	80075be <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075ac:	69db      	ldr	r3, [r3, #28]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d005      	beq.n	80075be <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075b8:	69db      	ldr	r3, [r3, #28]
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3708      	adds	r7, #8
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b082      	sub	sp, #8
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	460b      	mov	r3, r1
 80075d2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	32ae      	adds	r2, #174	@ 0xae
 80075de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d101      	bne.n	80075ea <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e01c      	b.n	8007624 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	2b03      	cmp	r3, #3
 80075f4:	d115      	bne.n	8007622 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	32ae      	adds	r2, #174	@ 0xae
 8007600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00b      	beq.n	8007622 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	32ae      	adds	r2, #174	@ 0xae
 8007614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007618:	6a1b      	ldr	r3, [r3, #32]
 800761a:	78fa      	ldrb	r2, [r7, #3]
 800761c:	4611      	mov	r1, r2
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007622:	2300      	movs	r3, #0
}
 8007624:	4618      	mov	r0, r3
 8007626:	3708      	adds	r7, #8
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b082      	sub	sp, #8
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	460b      	mov	r3, r1
 8007636:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	32ae      	adds	r2, #174	@ 0xae
 8007642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800764a:	2303      	movs	r3, #3
 800764c:	e01c      	b.n	8007688 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007654:	b2db      	uxtb	r3, r3
 8007656:	2b03      	cmp	r3, #3
 8007658:	d115      	bne.n	8007686 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	32ae      	adds	r2, #174	@ 0xae
 8007664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00b      	beq.n	8007686 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	32ae      	adds	r2, #174	@ 0xae
 8007678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800767c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767e:	78fa      	ldrb	r2, [r7, #3]
 8007680:	4611      	mov	r1, r2
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007686:	2300      	movs	r3, #0
}
 8007688:	4618      	mov	r0, r3
 800768a:	3708      	adds	r7, #8
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	370c      	adds	r7, #12
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr

080076a6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80076a6:	b580      	push	{r7, lr}
 80076a8:	b084      	sub	sp, #16
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2201      	movs	r2, #1
 80076b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00e      	beq.n	80076e2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	6852      	ldr	r2, [r2, #4]
 80076d0:	b2d2      	uxtb	r2, r2
 80076d2:	4611      	mov	r1, r2
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	4798      	blx	r3
 80076d8:	4603      	mov	r3, r0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80076de:	2303      	movs	r3, #3
 80076e0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80076e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3710      	adds	r7, #16
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	460b      	mov	r3, r1
 80076f6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80076f8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	370c      	adds	r7, #12
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr

08007706 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007706:	b480      	push	{r7}
 8007708:	b083      	sub	sp, #12
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
 800770e:	460b      	mov	r3, r1
 8007710:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007712:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007714:	4618      	mov	r0, r3
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b086      	sub	sp, #24
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	460b      	mov	r3, r1
 800772a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007734:	2300      	movs	r3, #0
 8007736:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	885b      	ldrh	r3, [r3, #2]
 800773c:	b29b      	uxth	r3, r3
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	7812      	ldrb	r2, [r2, #0]
 8007742:	4293      	cmp	r3, r2
 8007744:	d91f      	bls.n	8007786 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800774c:	e013      	b.n	8007776 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800774e:	f107 030a 	add.w	r3, r7, #10
 8007752:	4619      	mov	r1, r3
 8007754:	6978      	ldr	r0, [r7, #20]
 8007756:	f000 f81b 	bl	8007790 <USBD_GetNextDesc>
 800775a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	785b      	ldrb	r3, [r3, #1]
 8007760:	2b05      	cmp	r3, #5
 8007762:	d108      	bne.n	8007776 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	789b      	ldrb	r3, [r3, #2]
 800776c:	78fa      	ldrb	r2, [r7, #3]
 800776e:	429a      	cmp	r2, r3
 8007770:	d008      	beq.n	8007784 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007772:	2300      	movs	r3, #0
 8007774:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	885b      	ldrh	r3, [r3, #2]
 800777a:	b29a      	uxth	r2, r3
 800777c:	897b      	ldrh	r3, [r7, #10]
 800777e:	429a      	cmp	r2, r3
 8007780:	d8e5      	bhi.n	800774e <USBD_GetEpDesc+0x2e>
 8007782:	e000      	b.n	8007786 <USBD_GetEpDesc+0x66>
          break;
 8007784:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007786:	693b      	ldr	r3, [r7, #16]
}
 8007788:	4618      	mov	r0, r3
 800778a:	3718      	adds	r7, #24
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	881b      	ldrh	r3, [r3, #0]
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	7812      	ldrb	r2, [r2, #0]
 80077a6:	4413      	add	r3, r2
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	461a      	mov	r2, r3
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4413      	add	r3, r2
 80077b8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80077ba:	68fb      	ldr	r3, [r7, #12]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3714      	adds	r7, #20
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	3301      	adds	r3, #1
 80077de:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80077e6:	8a3b      	ldrh	r3, [r7, #16]
 80077e8:	021b      	lsls	r3, r3, #8
 80077ea:	b21a      	sxth	r2, r3
 80077ec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	b21b      	sxth	r3, r3
 80077f4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80077f6:	89fb      	ldrh	r3, [r7, #14]
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	371c      	adds	r7, #28
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800780e:	2300      	movs	r3, #0
 8007810:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	781b      	ldrb	r3, [r3, #0]
 8007816:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800781a:	2b40      	cmp	r3, #64	@ 0x40
 800781c:	d005      	beq.n	800782a <USBD_StdDevReq+0x26>
 800781e:	2b40      	cmp	r3, #64	@ 0x40
 8007820:	d857      	bhi.n	80078d2 <USBD_StdDevReq+0xce>
 8007822:	2b00      	cmp	r3, #0
 8007824:	d00f      	beq.n	8007846 <USBD_StdDevReq+0x42>
 8007826:	2b20      	cmp	r3, #32
 8007828:	d153      	bne.n	80078d2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	32ae      	adds	r2, #174	@ 0xae
 8007834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	6839      	ldr	r1, [r7, #0]
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	4798      	blx	r3
 8007840:	4603      	mov	r3, r0
 8007842:	73fb      	strb	r3, [r7, #15]
      break;
 8007844:	e04a      	b.n	80078dc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	785b      	ldrb	r3, [r3, #1]
 800784a:	2b09      	cmp	r3, #9
 800784c:	d83b      	bhi.n	80078c6 <USBD_StdDevReq+0xc2>
 800784e:	a201      	add	r2, pc, #4	@ (adr r2, 8007854 <USBD_StdDevReq+0x50>)
 8007850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007854:	080078a9 	.word	0x080078a9
 8007858:	080078bd 	.word	0x080078bd
 800785c:	080078c7 	.word	0x080078c7
 8007860:	080078b3 	.word	0x080078b3
 8007864:	080078c7 	.word	0x080078c7
 8007868:	08007887 	.word	0x08007887
 800786c:	0800787d 	.word	0x0800787d
 8007870:	080078c7 	.word	0x080078c7
 8007874:	0800789f 	.word	0x0800789f
 8007878:	08007891 	.word	0x08007891
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800787c:	6839      	ldr	r1, [r7, #0]
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 fa3e 	bl	8007d00 <USBD_GetDescriptor>
          break;
 8007884:	e024      	b.n	80078d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007886:	6839      	ldr	r1, [r7, #0]
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 fba3 	bl	8007fd4 <USBD_SetAddress>
          break;
 800788e:	e01f      	b.n	80078d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007890:	6839      	ldr	r1, [r7, #0]
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f000 fbe2 	bl	800805c <USBD_SetConfig>
 8007898:	4603      	mov	r3, r0
 800789a:	73fb      	strb	r3, [r7, #15]
          break;
 800789c:	e018      	b.n	80078d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800789e:	6839      	ldr	r1, [r7, #0]
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 fc85 	bl	80081b0 <USBD_GetConfig>
          break;
 80078a6:	e013      	b.n	80078d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80078a8:	6839      	ldr	r1, [r7, #0]
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 fcb6 	bl	800821c <USBD_GetStatus>
          break;
 80078b0:	e00e      	b.n	80078d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80078b2:	6839      	ldr	r1, [r7, #0]
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fce5 	bl	8008284 <USBD_SetFeature>
          break;
 80078ba:	e009      	b.n	80078d0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80078bc:	6839      	ldr	r1, [r7, #0]
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 fd09 	bl	80082d6 <USBD_ClrFeature>
          break;
 80078c4:	e004      	b.n	80078d0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80078c6:	6839      	ldr	r1, [r7, #0]
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 fd60 	bl	800838e <USBD_CtlError>
          break;
 80078ce:	bf00      	nop
      }
      break;
 80078d0:	e004      	b.n	80078dc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80078d2:	6839      	ldr	r1, [r7, #0]
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 fd5a 	bl	800838e <USBD_CtlError>
      break;
 80078da:	bf00      	nop
  }

  return ret;
 80078dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop

080078e8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80078f2:	2300      	movs	r3, #0
 80078f4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80078fe:	2b40      	cmp	r3, #64	@ 0x40
 8007900:	d005      	beq.n	800790e <USBD_StdItfReq+0x26>
 8007902:	2b40      	cmp	r3, #64	@ 0x40
 8007904:	d852      	bhi.n	80079ac <USBD_StdItfReq+0xc4>
 8007906:	2b00      	cmp	r3, #0
 8007908:	d001      	beq.n	800790e <USBD_StdItfReq+0x26>
 800790a:	2b20      	cmp	r3, #32
 800790c:	d14e      	bne.n	80079ac <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007914:	b2db      	uxtb	r3, r3
 8007916:	3b01      	subs	r3, #1
 8007918:	2b02      	cmp	r3, #2
 800791a:	d840      	bhi.n	800799e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	889b      	ldrh	r3, [r3, #4]
 8007920:	b2db      	uxtb	r3, r3
 8007922:	2b01      	cmp	r3, #1
 8007924:	d836      	bhi.n	8007994 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	889b      	ldrh	r3, [r3, #4]
 800792a:	b2db      	uxtb	r3, r3
 800792c:	4619      	mov	r1, r3
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f7ff fedc 	bl	80076ec <USBD_CoreFindIF>
 8007934:	4603      	mov	r3, r0
 8007936:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007938:	7bbb      	ldrb	r3, [r7, #14]
 800793a:	2bff      	cmp	r3, #255	@ 0xff
 800793c:	d01d      	beq.n	800797a <USBD_StdItfReq+0x92>
 800793e:	7bbb      	ldrb	r3, [r7, #14]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d11a      	bne.n	800797a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007944:	7bba      	ldrb	r2, [r7, #14]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	32ae      	adds	r2, #174	@ 0xae
 800794a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d00f      	beq.n	8007974 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007954:	7bba      	ldrb	r2, [r7, #14]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800795c:	7bba      	ldrb	r2, [r7, #14]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	32ae      	adds	r2, #174	@ 0xae
 8007962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	6839      	ldr	r1, [r7, #0]
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	4798      	blx	r3
 800796e:	4603      	mov	r3, r0
 8007970:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007972:	e004      	b.n	800797e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007974:	2303      	movs	r3, #3
 8007976:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007978:	e001      	b.n	800797e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800797a:	2303      	movs	r3, #3
 800797c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	88db      	ldrh	r3, [r3, #6]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d110      	bne.n	80079a8 <USBD_StdItfReq+0xc0>
 8007986:	7bfb      	ldrb	r3, [r7, #15]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d10d      	bne.n	80079a8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f000 fddc 	bl	800854a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007992:	e009      	b.n	80079a8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007994:	6839      	ldr	r1, [r7, #0]
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fcf9 	bl	800838e <USBD_CtlError>
          break;
 800799c:	e004      	b.n	80079a8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800799e:	6839      	ldr	r1, [r7, #0]
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 fcf4 	bl	800838e <USBD_CtlError>
          break;
 80079a6:	e000      	b.n	80079aa <USBD_StdItfReq+0xc2>
          break;
 80079a8:	bf00      	nop
      }
      break;
 80079aa:	e004      	b.n	80079b6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80079ac:	6839      	ldr	r1, [r7, #0]
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f000 fced 	bl	800838e <USBD_CtlError>
      break;
 80079b4:	bf00      	nop
  }

  return ret;
 80079b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3710      	adds	r7, #16
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80079ca:	2300      	movs	r3, #0
 80079cc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	889b      	ldrh	r3, [r3, #4]
 80079d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079dc:	2b40      	cmp	r3, #64	@ 0x40
 80079de:	d007      	beq.n	80079f0 <USBD_StdEPReq+0x30>
 80079e0:	2b40      	cmp	r3, #64	@ 0x40
 80079e2:	f200 8181 	bhi.w	8007ce8 <USBD_StdEPReq+0x328>
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d02a      	beq.n	8007a40 <USBD_StdEPReq+0x80>
 80079ea:	2b20      	cmp	r3, #32
 80079ec:	f040 817c 	bne.w	8007ce8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80079f0:	7bbb      	ldrb	r3, [r7, #14]
 80079f2:	4619      	mov	r1, r3
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f7ff fe86 	bl	8007706 <USBD_CoreFindEP>
 80079fa:	4603      	mov	r3, r0
 80079fc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80079fe:	7b7b      	ldrb	r3, [r7, #13]
 8007a00:	2bff      	cmp	r3, #255	@ 0xff
 8007a02:	f000 8176 	beq.w	8007cf2 <USBD_StdEPReq+0x332>
 8007a06:	7b7b      	ldrb	r3, [r7, #13]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f040 8172 	bne.w	8007cf2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007a0e:	7b7a      	ldrb	r2, [r7, #13]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007a16:	7b7a      	ldrb	r2, [r7, #13]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	32ae      	adds	r2, #174	@ 0xae
 8007a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	f000 8165 	beq.w	8007cf2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007a28:	7b7a      	ldrb	r2, [r7, #13]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	32ae      	adds	r2, #174	@ 0xae
 8007a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	6839      	ldr	r1, [r7, #0]
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	4798      	blx	r3
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007a3e:	e158      	b.n	8007cf2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	785b      	ldrb	r3, [r3, #1]
 8007a44:	2b03      	cmp	r3, #3
 8007a46:	d008      	beq.n	8007a5a <USBD_StdEPReq+0x9a>
 8007a48:	2b03      	cmp	r3, #3
 8007a4a:	f300 8147 	bgt.w	8007cdc <USBD_StdEPReq+0x31c>
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f000 809b 	beq.w	8007b8a <USBD_StdEPReq+0x1ca>
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d03c      	beq.n	8007ad2 <USBD_StdEPReq+0x112>
 8007a58:	e140      	b.n	8007cdc <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	2b02      	cmp	r3, #2
 8007a64:	d002      	beq.n	8007a6c <USBD_StdEPReq+0xac>
 8007a66:	2b03      	cmp	r3, #3
 8007a68:	d016      	beq.n	8007a98 <USBD_StdEPReq+0xd8>
 8007a6a:	e02c      	b.n	8007ac6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a6c:	7bbb      	ldrb	r3, [r7, #14]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00d      	beq.n	8007a8e <USBD_StdEPReq+0xce>
 8007a72:	7bbb      	ldrb	r3, [r7, #14]
 8007a74:	2b80      	cmp	r3, #128	@ 0x80
 8007a76:	d00a      	beq.n	8007a8e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007a78:	7bbb      	ldrb	r3, [r7, #14]
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f001 f983 	bl	8008d88 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007a82:	2180      	movs	r1, #128	@ 0x80
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f001 f97f 	bl	8008d88 <USBD_LL_StallEP>
 8007a8a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007a8c:	e020      	b.n	8007ad0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007a8e:	6839      	ldr	r1, [r7, #0]
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f000 fc7c 	bl	800838e <USBD_CtlError>
              break;
 8007a96:	e01b      	b.n	8007ad0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	885b      	ldrh	r3, [r3, #2]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d10e      	bne.n	8007abe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007aa0:	7bbb      	ldrb	r3, [r7, #14]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00b      	beq.n	8007abe <USBD_StdEPReq+0xfe>
 8007aa6:	7bbb      	ldrb	r3, [r7, #14]
 8007aa8:	2b80      	cmp	r3, #128	@ 0x80
 8007aaa:	d008      	beq.n	8007abe <USBD_StdEPReq+0xfe>
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	88db      	ldrh	r3, [r3, #6]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d104      	bne.n	8007abe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ab4:	7bbb      	ldrb	r3, [r7, #14]
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f001 f965 	bl	8008d88 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 fd43 	bl	800854a <USBD_CtlSendStatus>

              break;
 8007ac4:	e004      	b.n	8007ad0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007ac6:	6839      	ldr	r1, [r7, #0]
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 fc60 	bl	800838e <USBD_CtlError>
              break;
 8007ace:	bf00      	nop
          }
          break;
 8007ad0:	e109      	b.n	8007ce6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d002      	beq.n	8007ae4 <USBD_StdEPReq+0x124>
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d016      	beq.n	8007b10 <USBD_StdEPReq+0x150>
 8007ae2:	e04b      	b.n	8007b7c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ae4:	7bbb      	ldrb	r3, [r7, #14]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00d      	beq.n	8007b06 <USBD_StdEPReq+0x146>
 8007aea:	7bbb      	ldrb	r3, [r7, #14]
 8007aec:	2b80      	cmp	r3, #128	@ 0x80
 8007aee:	d00a      	beq.n	8007b06 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007af0:	7bbb      	ldrb	r3, [r7, #14]
 8007af2:	4619      	mov	r1, r3
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f001 f947 	bl	8008d88 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007afa:	2180      	movs	r1, #128	@ 0x80
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f001 f943 	bl	8008d88 <USBD_LL_StallEP>
 8007b02:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b04:	e040      	b.n	8007b88 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007b06:	6839      	ldr	r1, [r7, #0]
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f000 fc40 	bl	800838e <USBD_CtlError>
              break;
 8007b0e:	e03b      	b.n	8007b88 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	885b      	ldrh	r3, [r3, #2]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d136      	bne.n	8007b86 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007b18:	7bbb      	ldrb	r3, [r7, #14]
 8007b1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d004      	beq.n	8007b2c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007b22:	7bbb      	ldrb	r3, [r7, #14]
 8007b24:	4619      	mov	r1, r3
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f001 f94d 	bl	8008dc6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f000 fd0c 	bl	800854a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007b32:	7bbb      	ldrb	r3, [r7, #14]
 8007b34:	4619      	mov	r1, r3
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f7ff fde5 	bl	8007706 <USBD_CoreFindEP>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b40:	7b7b      	ldrb	r3, [r7, #13]
 8007b42:	2bff      	cmp	r3, #255	@ 0xff
 8007b44:	d01f      	beq.n	8007b86 <USBD_StdEPReq+0x1c6>
 8007b46:	7b7b      	ldrb	r3, [r7, #13]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d11c      	bne.n	8007b86 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007b4c:	7b7a      	ldrb	r2, [r7, #13]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007b54:	7b7a      	ldrb	r2, [r7, #13]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	32ae      	adds	r2, #174	@ 0xae
 8007b5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d010      	beq.n	8007b86 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007b64:	7b7a      	ldrb	r2, [r7, #13]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	32ae      	adds	r2, #174	@ 0xae
 8007b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	6839      	ldr	r1, [r7, #0]
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	4798      	blx	r3
 8007b76:	4603      	mov	r3, r0
 8007b78:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007b7a:	e004      	b.n	8007b86 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007b7c:	6839      	ldr	r1, [r7, #0]
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 fc05 	bl	800838e <USBD_CtlError>
              break;
 8007b84:	e000      	b.n	8007b88 <USBD_StdEPReq+0x1c8>
              break;
 8007b86:	bf00      	nop
          }
          break;
 8007b88:	e0ad      	b.n	8007ce6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	2b02      	cmp	r3, #2
 8007b94:	d002      	beq.n	8007b9c <USBD_StdEPReq+0x1dc>
 8007b96:	2b03      	cmp	r3, #3
 8007b98:	d033      	beq.n	8007c02 <USBD_StdEPReq+0x242>
 8007b9a:	e099      	b.n	8007cd0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b9c:	7bbb      	ldrb	r3, [r7, #14]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d007      	beq.n	8007bb2 <USBD_StdEPReq+0x1f2>
 8007ba2:	7bbb      	ldrb	r3, [r7, #14]
 8007ba4:	2b80      	cmp	r3, #128	@ 0x80
 8007ba6:	d004      	beq.n	8007bb2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007ba8:	6839      	ldr	r1, [r7, #0]
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 fbef 	bl	800838e <USBD_CtlError>
                break;
 8007bb0:	e093      	b.n	8007cda <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bb2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	da0b      	bge.n	8007bd2 <USBD_StdEPReq+0x212>
 8007bba:	7bbb      	ldrb	r3, [r7, #14]
 8007bbc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4413      	add	r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	3310      	adds	r3, #16
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	4413      	add	r3, r2
 8007bce:	3304      	adds	r3, #4
 8007bd0:	e00b      	b.n	8007bea <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007bd2:	7bbb      	ldrb	r3, [r7, #14]
 8007bd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bd8:	4613      	mov	r3, r2
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	4413      	add	r3, r2
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	4413      	add	r3, r2
 8007be8:	3304      	adds	r3, #4
 8007bea:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	330e      	adds	r3, #14
 8007bf6:	2202      	movs	r2, #2
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 fc44 	bl	8008488 <USBD_CtlSendData>
              break;
 8007c00:	e06b      	b.n	8007cda <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007c02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	da11      	bge.n	8007c2e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007c0a:	7bbb      	ldrb	r3, [r7, #14]
 8007c0c:	f003 020f 	and.w	r2, r3, #15
 8007c10:	6879      	ldr	r1, [r7, #4]
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	440b      	add	r3, r1
 8007c1c:	3323      	adds	r3, #35	@ 0x23
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d117      	bne.n	8007c54 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007c24:	6839      	ldr	r1, [r7, #0]
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 fbb1 	bl	800838e <USBD_CtlError>
                  break;
 8007c2c:	e055      	b.n	8007cda <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007c2e:	7bbb      	ldrb	r3, [r7, #14]
 8007c30:	f003 020f 	and.w	r2, r3, #15
 8007c34:	6879      	ldr	r1, [r7, #4]
 8007c36:	4613      	mov	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4413      	add	r3, r2
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	440b      	add	r3, r1
 8007c40:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d104      	bne.n	8007c54 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007c4a:	6839      	ldr	r1, [r7, #0]
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f000 fb9e 	bl	800838e <USBD_CtlError>
                  break;
 8007c52:	e042      	b.n	8007cda <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	da0b      	bge.n	8007c74 <USBD_StdEPReq+0x2b4>
 8007c5c:	7bbb      	ldrb	r3, [r7, #14]
 8007c5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c62:	4613      	mov	r3, r2
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	4413      	add	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	3310      	adds	r3, #16
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	4413      	add	r3, r2
 8007c70:	3304      	adds	r3, #4
 8007c72:	e00b      	b.n	8007c8c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c74:	7bbb      	ldrb	r3, [r7, #14]
 8007c76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	4413      	add	r3, r2
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	4413      	add	r3, r2
 8007c8a:	3304      	adds	r3, #4
 8007c8c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007c8e:	7bbb      	ldrb	r3, [r7, #14]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d002      	beq.n	8007c9a <USBD_StdEPReq+0x2da>
 8007c94:	7bbb      	ldrb	r3, [r7, #14]
 8007c96:	2b80      	cmp	r3, #128	@ 0x80
 8007c98:	d103      	bne.n	8007ca2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	739a      	strb	r2, [r3, #14]
 8007ca0:	e00e      	b.n	8007cc0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007ca2:	7bbb      	ldrb	r3, [r7, #14]
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f001 f8ac 	bl	8008e04 <USBD_LL_IsStallEP>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	739a      	strb	r2, [r3, #14]
 8007cb8:	e002      	b.n	8007cc0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	330e      	adds	r3, #14
 8007cc4:	2202      	movs	r2, #2
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 fbdd 	bl	8008488 <USBD_CtlSendData>
              break;
 8007cce:	e004      	b.n	8007cda <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007cd0:	6839      	ldr	r1, [r7, #0]
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f000 fb5b 	bl	800838e <USBD_CtlError>
              break;
 8007cd8:	bf00      	nop
          }
          break;
 8007cda:	e004      	b.n	8007ce6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007cdc:	6839      	ldr	r1, [r7, #0]
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 fb55 	bl	800838e <USBD_CtlError>
          break;
 8007ce4:	bf00      	nop
      }
      break;
 8007ce6:	e005      	b.n	8007cf4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007ce8:	6839      	ldr	r1, [r7, #0]
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 fb4f 	bl	800838e <USBD_CtlError>
      break;
 8007cf0:	e000      	b.n	8007cf4 <USBD_StdEPReq+0x334>
      break;
 8007cf2:	bf00      	nop
  }

  return ret;
 8007cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
	...

08007d00 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007d12:	2300      	movs	r3, #0
 8007d14:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	885b      	ldrh	r3, [r3, #2]
 8007d1a:	0a1b      	lsrs	r3, r3, #8
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	3b01      	subs	r3, #1
 8007d20:	2b06      	cmp	r3, #6
 8007d22:	f200 8128 	bhi.w	8007f76 <USBD_GetDescriptor+0x276>
 8007d26:	a201      	add	r2, pc, #4	@ (adr r2, 8007d2c <USBD_GetDescriptor+0x2c>)
 8007d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d2c:	08007d49 	.word	0x08007d49
 8007d30:	08007d61 	.word	0x08007d61
 8007d34:	08007da1 	.word	0x08007da1
 8007d38:	08007f77 	.word	0x08007f77
 8007d3c:	08007f77 	.word	0x08007f77
 8007d40:	08007f17 	.word	0x08007f17
 8007d44:	08007f43 	.word	0x08007f43
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	7c12      	ldrb	r2, [r2, #16]
 8007d54:	f107 0108 	add.w	r1, r7, #8
 8007d58:	4610      	mov	r0, r2
 8007d5a:	4798      	blx	r3
 8007d5c:	60f8      	str	r0, [r7, #12]
      break;
 8007d5e:	e112      	b.n	8007f86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	7c1b      	ldrb	r3, [r3, #16]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d10d      	bne.n	8007d84 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d70:	f107 0208 	add.w	r2, r7, #8
 8007d74:	4610      	mov	r0, r2
 8007d76:	4798      	blx	r3
 8007d78:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	2202      	movs	r2, #2
 8007d80:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007d82:	e100      	b.n	8007f86 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8c:	f107 0208 	add.w	r2, r7, #8
 8007d90:	4610      	mov	r0, r2
 8007d92:	4798      	blx	r3
 8007d94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	2202      	movs	r2, #2
 8007d9c:	701a      	strb	r2, [r3, #0]
      break;
 8007d9e:	e0f2      	b.n	8007f86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	885b      	ldrh	r3, [r3, #2]
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	2b05      	cmp	r3, #5
 8007da8:	f200 80ac 	bhi.w	8007f04 <USBD_GetDescriptor+0x204>
 8007dac:	a201      	add	r2, pc, #4	@ (adr r2, 8007db4 <USBD_GetDescriptor+0xb4>)
 8007dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db2:	bf00      	nop
 8007db4:	08007dcd 	.word	0x08007dcd
 8007db8:	08007e01 	.word	0x08007e01
 8007dbc:	08007e35 	.word	0x08007e35
 8007dc0:	08007e69 	.word	0x08007e69
 8007dc4:	08007e9d 	.word	0x08007e9d
 8007dc8:	08007ed1 	.word	0x08007ed1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00b      	beq.n	8007df0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	7c12      	ldrb	r2, [r2, #16]
 8007de4:	f107 0108 	add.w	r1, r7, #8
 8007de8:	4610      	mov	r0, r2
 8007dea:	4798      	blx	r3
 8007dec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007dee:	e091      	b.n	8007f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007df0:	6839      	ldr	r1, [r7, #0]
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 facb 	bl	800838e <USBD_CtlError>
            err++;
 8007df8:	7afb      	ldrb	r3, [r7, #11]
 8007dfa:	3301      	adds	r3, #1
 8007dfc:	72fb      	strb	r3, [r7, #11]
          break;
 8007dfe:	e089      	b.n	8007f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00b      	beq.n	8007e24 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	7c12      	ldrb	r2, [r2, #16]
 8007e18:	f107 0108 	add.w	r1, r7, #8
 8007e1c:	4610      	mov	r0, r2
 8007e1e:	4798      	blx	r3
 8007e20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e22:	e077      	b.n	8007f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e24:	6839      	ldr	r1, [r7, #0]
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f000 fab1 	bl	800838e <USBD_CtlError>
            err++;
 8007e2c:	7afb      	ldrb	r3, [r7, #11]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	72fb      	strb	r3, [r7, #11]
          break;
 8007e32:	e06f      	b.n	8007f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d00b      	beq.n	8007e58 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	687a      	ldr	r2, [r7, #4]
 8007e4a:	7c12      	ldrb	r2, [r2, #16]
 8007e4c:	f107 0108 	add.w	r1, r7, #8
 8007e50:	4610      	mov	r0, r2
 8007e52:	4798      	blx	r3
 8007e54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e56:	e05d      	b.n	8007f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e58:	6839      	ldr	r1, [r7, #0]
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f000 fa97 	bl	800838e <USBD_CtlError>
            err++;
 8007e60:	7afb      	ldrb	r3, [r7, #11]
 8007e62:	3301      	adds	r3, #1
 8007e64:	72fb      	strb	r3, [r7, #11]
          break;
 8007e66:	e055      	b.n	8007f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d00b      	beq.n	8007e8c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e7a:	691b      	ldr	r3, [r3, #16]
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	7c12      	ldrb	r2, [r2, #16]
 8007e80:	f107 0108 	add.w	r1, r7, #8
 8007e84:	4610      	mov	r0, r2
 8007e86:	4798      	blx	r3
 8007e88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e8a:	e043      	b.n	8007f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e8c:	6839      	ldr	r1, [r7, #0]
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 fa7d 	bl	800838e <USBD_CtlError>
            err++;
 8007e94:	7afb      	ldrb	r3, [r7, #11]
 8007e96:	3301      	adds	r3, #1
 8007e98:	72fb      	strb	r3, [r7, #11]
          break;
 8007e9a:	e03b      	b.n	8007f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ea2:	695b      	ldr	r3, [r3, #20]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d00b      	beq.n	8007ec0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eae:	695b      	ldr	r3, [r3, #20]
 8007eb0:	687a      	ldr	r2, [r7, #4]
 8007eb2:	7c12      	ldrb	r2, [r2, #16]
 8007eb4:	f107 0108 	add.w	r1, r7, #8
 8007eb8:	4610      	mov	r0, r2
 8007eba:	4798      	blx	r3
 8007ebc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ebe:	e029      	b.n	8007f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ec0:	6839      	ldr	r1, [r7, #0]
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 fa63 	bl	800838e <USBD_CtlError>
            err++;
 8007ec8:	7afb      	ldrb	r3, [r7, #11]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	72fb      	strb	r3, [r7, #11]
          break;
 8007ece:	e021      	b.n	8007f14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ed6:	699b      	ldr	r3, [r3, #24]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00b      	beq.n	8007ef4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ee2:	699b      	ldr	r3, [r3, #24]
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	7c12      	ldrb	r2, [r2, #16]
 8007ee8:	f107 0108 	add.w	r1, r7, #8
 8007eec:	4610      	mov	r0, r2
 8007eee:	4798      	blx	r3
 8007ef0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ef2:	e00f      	b.n	8007f14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ef4:	6839      	ldr	r1, [r7, #0]
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 fa49 	bl	800838e <USBD_CtlError>
            err++;
 8007efc:	7afb      	ldrb	r3, [r7, #11]
 8007efe:	3301      	adds	r3, #1
 8007f00:	72fb      	strb	r3, [r7, #11]
          break;
 8007f02:	e007      	b.n	8007f14 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007f04:	6839      	ldr	r1, [r7, #0]
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 fa41 	bl	800838e <USBD_CtlError>
          err++;
 8007f0c:	7afb      	ldrb	r3, [r7, #11]
 8007f0e:	3301      	adds	r3, #1
 8007f10:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007f12:	bf00      	nop
      }
      break;
 8007f14:	e037      	b.n	8007f86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	7c1b      	ldrb	r3, [r3, #16]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d109      	bne.n	8007f32 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f26:	f107 0208 	add.w	r2, r7, #8
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	4798      	blx	r3
 8007f2e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f30:	e029      	b.n	8007f86 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007f32:	6839      	ldr	r1, [r7, #0]
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 fa2a 	bl	800838e <USBD_CtlError>
        err++;
 8007f3a:	7afb      	ldrb	r3, [r7, #11]
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	72fb      	strb	r3, [r7, #11]
      break;
 8007f40:	e021      	b.n	8007f86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	7c1b      	ldrb	r3, [r3, #16]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10d      	bne.n	8007f66 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f52:	f107 0208 	add.w	r2, r7, #8
 8007f56:	4610      	mov	r0, r2
 8007f58:	4798      	blx	r3
 8007f5a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	3301      	adds	r3, #1
 8007f60:	2207      	movs	r2, #7
 8007f62:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f64:	e00f      	b.n	8007f86 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007f66:	6839      	ldr	r1, [r7, #0]
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 fa10 	bl	800838e <USBD_CtlError>
        err++;
 8007f6e:	7afb      	ldrb	r3, [r7, #11]
 8007f70:	3301      	adds	r3, #1
 8007f72:	72fb      	strb	r3, [r7, #11]
      break;
 8007f74:	e007      	b.n	8007f86 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007f76:	6839      	ldr	r1, [r7, #0]
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 fa08 	bl	800838e <USBD_CtlError>
      err++;
 8007f7e:	7afb      	ldrb	r3, [r7, #11]
 8007f80:	3301      	adds	r3, #1
 8007f82:	72fb      	strb	r3, [r7, #11]
      break;
 8007f84:	bf00      	nop
  }

  if (err != 0U)
 8007f86:	7afb      	ldrb	r3, [r7, #11]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d11e      	bne.n	8007fca <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	88db      	ldrh	r3, [r3, #6]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d016      	beq.n	8007fc2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007f94:	893b      	ldrh	r3, [r7, #8]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00e      	beq.n	8007fb8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	88da      	ldrh	r2, [r3, #6]
 8007f9e:	893b      	ldrh	r3, [r7, #8]
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	bf28      	it	cs
 8007fa4:	4613      	movcs	r3, r2
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007faa:	893b      	ldrh	r3, [r7, #8]
 8007fac:	461a      	mov	r2, r3
 8007fae:	68f9      	ldr	r1, [r7, #12]
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 fa69 	bl	8008488 <USBD_CtlSendData>
 8007fb6:	e009      	b.n	8007fcc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007fb8:	6839      	ldr	r1, [r7, #0]
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 f9e7 	bl	800838e <USBD_CtlError>
 8007fc0:	e004      	b.n	8007fcc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 fac1 	bl	800854a <USBD_CtlSendStatus>
 8007fc8:	e000      	b.n	8007fcc <USBD_GetDescriptor+0x2cc>
    return;
 8007fca:	bf00      	nop
  }
}
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop

08007fd4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	889b      	ldrh	r3, [r3, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d131      	bne.n	800804a <USBD_SetAddress+0x76>
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	88db      	ldrh	r3, [r3, #6]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d12d      	bne.n	800804a <USBD_SetAddress+0x76>
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	885b      	ldrh	r3, [r3, #2]
 8007ff2:	2b7f      	cmp	r3, #127	@ 0x7f
 8007ff4:	d829      	bhi.n	800804a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	885b      	ldrh	r3, [r3, #2]
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008000:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008008:	b2db      	uxtb	r3, r3
 800800a:	2b03      	cmp	r3, #3
 800800c:	d104      	bne.n	8008018 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800800e:	6839      	ldr	r1, [r7, #0]
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 f9bc 	bl	800838e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008016:	e01d      	b.n	8008054 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	7bfa      	ldrb	r2, [r7, #15]
 800801c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008020:	7bfb      	ldrb	r3, [r7, #15]
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 ff19 	bl	8008e5c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 fa8d 	bl	800854a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008030:	7bfb      	ldrb	r3, [r7, #15]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d004      	beq.n	8008040 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2202      	movs	r2, #2
 800803a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800803e:	e009      	b.n	8008054 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008048:	e004      	b.n	8008054 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800804a:	6839      	ldr	r1, [r7, #0]
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 f99e 	bl	800838e <USBD_CtlError>
  }
}
 8008052:	bf00      	nop
 8008054:	bf00      	nop
 8008056:	3710      	adds	r7, #16
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008066:	2300      	movs	r3, #0
 8008068:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	885b      	ldrh	r3, [r3, #2]
 800806e:	b2da      	uxtb	r2, r3
 8008070:	4b4e      	ldr	r3, [pc, #312]	@ (80081ac <USBD_SetConfig+0x150>)
 8008072:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008074:	4b4d      	ldr	r3, [pc, #308]	@ (80081ac <USBD_SetConfig+0x150>)
 8008076:	781b      	ldrb	r3, [r3, #0]
 8008078:	2b01      	cmp	r3, #1
 800807a:	d905      	bls.n	8008088 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800807c:	6839      	ldr	r1, [r7, #0]
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 f985 	bl	800838e <USBD_CtlError>
    return USBD_FAIL;
 8008084:	2303      	movs	r3, #3
 8008086:	e08c      	b.n	80081a2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b02      	cmp	r3, #2
 8008092:	d002      	beq.n	800809a <USBD_SetConfig+0x3e>
 8008094:	2b03      	cmp	r3, #3
 8008096:	d029      	beq.n	80080ec <USBD_SetConfig+0x90>
 8008098:	e075      	b.n	8008186 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800809a:	4b44      	ldr	r3, [pc, #272]	@ (80081ac <USBD_SetConfig+0x150>)
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d020      	beq.n	80080e4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80080a2:	4b42      	ldr	r3, [pc, #264]	@ (80081ac <USBD_SetConfig+0x150>)
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	461a      	mov	r2, r3
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80080ac:	4b3f      	ldr	r3, [pc, #252]	@ (80081ac <USBD_SetConfig+0x150>)
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	4619      	mov	r1, r3
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f7fe ffcf 	bl	8007056 <USBD_SetClassConfig>
 80080b8:	4603      	mov	r3, r0
 80080ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80080bc:	7bfb      	ldrb	r3, [r7, #15]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d008      	beq.n	80080d4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80080c2:	6839      	ldr	r1, [r7, #0]
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 f962 	bl	800838e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2202      	movs	r2, #2
 80080ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80080d2:	e065      	b.n	80081a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 fa38 	bl	800854a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2203      	movs	r2, #3
 80080de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80080e2:	e05d      	b.n	80081a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 fa30 	bl	800854a <USBD_CtlSendStatus>
      break;
 80080ea:	e059      	b.n	80081a0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80080ec:	4b2f      	ldr	r3, [pc, #188]	@ (80081ac <USBD_SetConfig+0x150>)
 80080ee:	781b      	ldrb	r3, [r3, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d112      	bne.n	800811a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2202      	movs	r2, #2
 80080f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80080fc:	4b2b      	ldr	r3, [pc, #172]	@ (80081ac <USBD_SetConfig+0x150>)
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	461a      	mov	r2, r3
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008106:	4b29      	ldr	r3, [pc, #164]	@ (80081ac <USBD_SetConfig+0x150>)
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	4619      	mov	r1, r3
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f7fe ffbe 	bl	800708e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fa19 	bl	800854a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008118:	e042      	b.n	80081a0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800811a:	4b24      	ldr	r3, [pc, #144]	@ (80081ac <USBD_SetConfig+0x150>)
 800811c:	781b      	ldrb	r3, [r3, #0]
 800811e:	461a      	mov	r2, r3
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	429a      	cmp	r2, r3
 8008126:	d02a      	beq.n	800817e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	b2db      	uxtb	r3, r3
 800812e:	4619      	mov	r1, r3
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f7fe ffac 	bl	800708e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008136:	4b1d      	ldr	r3, [pc, #116]	@ (80081ac <USBD_SetConfig+0x150>)
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	461a      	mov	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008140:	4b1a      	ldr	r3, [pc, #104]	@ (80081ac <USBD_SetConfig+0x150>)
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	4619      	mov	r1, r3
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f7fe ff85 	bl	8007056 <USBD_SetClassConfig>
 800814c:	4603      	mov	r3, r0
 800814e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008150:	7bfb      	ldrb	r3, [r7, #15]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00f      	beq.n	8008176 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008156:	6839      	ldr	r1, [r7, #0]
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 f918 	bl	800838e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	b2db      	uxtb	r3, r3
 8008164:	4619      	mov	r1, r3
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f7fe ff91 	bl	800708e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2202      	movs	r2, #2
 8008170:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008174:	e014      	b.n	80081a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 f9e7 	bl	800854a <USBD_CtlSendStatus>
      break;
 800817c:	e010      	b.n	80081a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 f9e3 	bl	800854a <USBD_CtlSendStatus>
      break;
 8008184:	e00c      	b.n	80081a0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008186:	6839      	ldr	r1, [r7, #0]
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f000 f900 	bl	800838e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800818e:	4b07      	ldr	r3, [pc, #28]	@ (80081ac <USBD_SetConfig+0x150>)
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	4619      	mov	r1, r3
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7fe ff7a 	bl	800708e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800819a:	2303      	movs	r3, #3
 800819c:	73fb      	strb	r3, [r7, #15]
      break;
 800819e:	bf00      	nop
  }

  return ret;
 80081a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3710      	adds	r7, #16
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	2000060c 	.word	0x2000060c

080081b0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	88db      	ldrh	r3, [r3, #6]
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d004      	beq.n	80081cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80081c2:	6839      	ldr	r1, [r7, #0]
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 f8e2 	bl	800838e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80081ca:	e023      	b.n	8008214 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2b02      	cmp	r3, #2
 80081d6:	dc02      	bgt.n	80081de <USBD_GetConfig+0x2e>
 80081d8:	2b00      	cmp	r3, #0
 80081da:	dc03      	bgt.n	80081e4 <USBD_GetConfig+0x34>
 80081dc:	e015      	b.n	800820a <USBD_GetConfig+0x5a>
 80081de:	2b03      	cmp	r3, #3
 80081e0:	d00b      	beq.n	80081fa <USBD_GetConfig+0x4a>
 80081e2:	e012      	b.n	800820a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	3308      	adds	r3, #8
 80081ee:	2201      	movs	r2, #1
 80081f0:	4619      	mov	r1, r3
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 f948 	bl	8008488 <USBD_CtlSendData>
        break;
 80081f8:	e00c      	b.n	8008214 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	3304      	adds	r3, #4
 80081fe:	2201      	movs	r2, #1
 8008200:	4619      	mov	r1, r3
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 f940 	bl	8008488 <USBD_CtlSendData>
        break;
 8008208:	e004      	b.n	8008214 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800820a:	6839      	ldr	r1, [r7, #0]
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 f8be 	bl	800838e <USBD_CtlError>
        break;
 8008212:	bf00      	nop
}
 8008214:	bf00      	nop
 8008216:	3708      	adds	r7, #8
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b082      	sub	sp, #8
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800822c:	b2db      	uxtb	r3, r3
 800822e:	3b01      	subs	r3, #1
 8008230:	2b02      	cmp	r3, #2
 8008232:	d81e      	bhi.n	8008272 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	88db      	ldrh	r3, [r3, #6]
 8008238:	2b02      	cmp	r3, #2
 800823a:	d004      	beq.n	8008246 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800823c:	6839      	ldr	r1, [r7, #0]
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 f8a5 	bl	800838e <USBD_CtlError>
        break;
 8008244:	e01a      	b.n	800827c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2201      	movs	r2, #1
 800824a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008252:	2b00      	cmp	r3, #0
 8008254:	d005      	beq.n	8008262 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	f043 0202 	orr.w	r2, r3, #2
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	330c      	adds	r3, #12
 8008266:	2202      	movs	r2, #2
 8008268:	4619      	mov	r1, r3
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f90c 	bl	8008488 <USBD_CtlSendData>
      break;
 8008270:	e004      	b.n	800827c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008272:	6839      	ldr	r1, [r7, #0]
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 f88a 	bl	800838e <USBD_CtlError>
      break;
 800827a:	bf00      	nop
  }
}
 800827c:	bf00      	nop
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	885b      	ldrh	r3, [r3, #2]
 8008292:	2b01      	cmp	r3, #1
 8008294:	d107      	bne.n	80082a6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2201      	movs	r2, #1
 800829a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 f953 	bl	800854a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80082a4:	e013      	b.n	80082ce <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	885b      	ldrh	r3, [r3, #2]
 80082aa:	2b02      	cmp	r3, #2
 80082ac:	d10b      	bne.n	80082c6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	889b      	ldrh	r3, [r3, #4]
 80082b2:	0a1b      	lsrs	r3, r3, #8
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	b2da      	uxtb	r2, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f943 	bl	800854a <USBD_CtlSendStatus>
}
 80082c4:	e003      	b.n	80082ce <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80082c6:	6839      	ldr	r1, [r7, #0]
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 f860 	bl	800838e <USBD_CtlError>
}
 80082ce:	bf00      	nop
 80082d0:	3708      	adds	r7, #8
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082d6:	b580      	push	{r7, lr}
 80082d8:	b082      	sub	sp, #8
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
 80082de:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	3b01      	subs	r3, #1
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d80b      	bhi.n	8008306 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	885b      	ldrh	r3, [r3, #2]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d10c      	bne.n	8008310 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f923 	bl	800854a <USBD_CtlSendStatus>
      }
      break;
 8008304:	e004      	b.n	8008310 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008306:	6839      	ldr	r1, [r7, #0]
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 f840 	bl	800838e <USBD_CtlError>
      break;
 800830e:	e000      	b.n	8008312 <USBD_ClrFeature+0x3c>
      break;
 8008310:	bf00      	nop
  }
}
 8008312:	bf00      	nop
 8008314:	3708      	adds	r7, #8
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b084      	sub	sp, #16
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
 8008322:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	781a      	ldrb	r2, [r3, #0]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	3301      	adds	r3, #1
 8008334:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	781a      	ldrb	r2, [r3, #0]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	3301      	adds	r3, #1
 8008342:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f7ff fa3f 	bl	80077c8 <SWAPBYTE>
 800834a:	4603      	mov	r3, r0
 800834c:	461a      	mov	r2, r3
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	3301      	adds	r3, #1
 8008356:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	3301      	adds	r3, #1
 800835c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800835e:	68f8      	ldr	r0, [r7, #12]
 8008360:	f7ff fa32 	bl	80077c8 <SWAPBYTE>
 8008364:	4603      	mov	r3, r0
 8008366:	461a      	mov	r2, r3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	3301      	adds	r3, #1
 8008370:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	3301      	adds	r3, #1
 8008376:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f7ff fa25 	bl	80077c8 <SWAPBYTE>
 800837e:	4603      	mov	r3, r0
 8008380:	461a      	mov	r2, r3
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	80da      	strh	r2, [r3, #6]
}
 8008386:	bf00      	nop
 8008388:	3710      	adds	r7, #16
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b082      	sub	sp, #8
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
 8008396:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008398:	2180      	movs	r1, #128	@ 0x80
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 fcf4 	bl	8008d88 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80083a0:	2100      	movs	r1, #0
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 fcf0 	bl	8008d88 <USBD_LL_StallEP>
}
 80083a8:	bf00      	nop
 80083aa:	3708      	adds	r7, #8
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b086      	sub	sp, #24
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80083bc:	2300      	movs	r3, #0
 80083be:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d042      	beq.n	800844c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80083ca:	6938      	ldr	r0, [r7, #16]
 80083cc:	f000 f842 	bl	8008454 <USBD_GetLen>
 80083d0:	4603      	mov	r3, r0
 80083d2:	3301      	adds	r3, #1
 80083d4:	005b      	lsls	r3, r3, #1
 80083d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083da:	d808      	bhi.n	80083ee <USBD_GetString+0x3e>
 80083dc:	6938      	ldr	r0, [r7, #16]
 80083de:	f000 f839 	bl	8008454 <USBD_GetLen>
 80083e2:	4603      	mov	r3, r0
 80083e4:	3301      	adds	r3, #1
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	005b      	lsls	r3, r3, #1
 80083ea:	b29a      	uxth	r2, r3
 80083ec:	e001      	b.n	80083f2 <USBD_GetString+0x42>
 80083ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80083f6:	7dfb      	ldrb	r3, [r7, #23]
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	4413      	add	r3, r2
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	7812      	ldrb	r2, [r2, #0]
 8008400:	701a      	strb	r2, [r3, #0]
  idx++;
 8008402:	7dfb      	ldrb	r3, [r7, #23]
 8008404:	3301      	adds	r3, #1
 8008406:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008408:	7dfb      	ldrb	r3, [r7, #23]
 800840a:	68ba      	ldr	r2, [r7, #8]
 800840c:	4413      	add	r3, r2
 800840e:	2203      	movs	r2, #3
 8008410:	701a      	strb	r2, [r3, #0]
  idx++;
 8008412:	7dfb      	ldrb	r3, [r7, #23]
 8008414:	3301      	adds	r3, #1
 8008416:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008418:	e013      	b.n	8008442 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800841a:	7dfb      	ldrb	r3, [r7, #23]
 800841c:	68ba      	ldr	r2, [r7, #8]
 800841e:	4413      	add	r3, r2
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	7812      	ldrb	r2, [r2, #0]
 8008424:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	3301      	adds	r3, #1
 800842a:	613b      	str	r3, [r7, #16]
    idx++;
 800842c:	7dfb      	ldrb	r3, [r7, #23]
 800842e:	3301      	adds	r3, #1
 8008430:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008432:	7dfb      	ldrb	r3, [r7, #23]
 8008434:	68ba      	ldr	r2, [r7, #8]
 8008436:	4413      	add	r3, r2
 8008438:	2200      	movs	r2, #0
 800843a:	701a      	strb	r2, [r3, #0]
    idx++;
 800843c:	7dfb      	ldrb	r3, [r7, #23]
 800843e:	3301      	adds	r3, #1
 8008440:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d1e7      	bne.n	800841a <USBD_GetString+0x6a>
 800844a:	e000      	b.n	800844e <USBD_GetString+0x9e>
    return;
 800844c:	bf00      	nop
  }
}
 800844e:	3718      	adds	r7, #24
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008454:	b480      	push	{r7}
 8008456:	b085      	sub	sp, #20
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800845c:	2300      	movs	r3, #0
 800845e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008464:	e005      	b.n	8008472 <USBD_GetLen+0x1e>
  {
    len++;
 8008466:	7bfb      	ldrb	r3, [r7, #15]
 8008468:	3301      	adds	r3, #1
 800846a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	3301      	adds	r3, #1
 8008470:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d1f5      	bne.n	8008466 <USBD_GetLen+0x12>
  }

  return len;
 800847a:	7bfb      	ldrb	r3, [r7, #15]
}
 800847c:	4618      	mov	r0, r3
 800847e:	3714      	adds	r7, #20
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2202      	movs	r2, #2
 8008498:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	68ba      	ldr	r2, [r7, #8]
 80084a6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68ba      	ldr	r2, [r7, #8]
 80084b2:	2100      	movs	r1, #0
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f000 fcf0 	bl	8008e9a <USBD_LL_Transmit>

  return USBD_OK;
 80084ba:	2300      	movs	r3, #0
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3710      	adds	r7, #16
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	68ba      	ldr	r2, [r7, #8]
 80084d4:	2100      	movs	r1, #0
 80084d6:	68f8      	ldr	r0, [r7, #12]
 80084d8:	f000 fcdf 	bl	8008e9a <USBD_LL_Transmit>

  return USBD_OK;
 80084dc:	2300      	movs	r3, #0
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3710      	adds	r7, #16
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}

080084e6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80084e6:	b580      	push	{r7, lr}
 80084e8:	b084      	sub	sp, #16
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	60f8      	str	r0, [r7, #12]
 80084ee:	60b9      	str	r1, [r7, #8]
 80084f0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2203      	movs	r2, #3
 80084f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	68ba      	ldr	r2, [r7, #8]
 8008516:	2100      	movs	r1, #0
 8008518:	68f8      	ldr	r0, [r7, #12]
 800851a:	f000 fcdf 	bl	8008edc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800851e:	2300      	movs	r3, #0
}
 8008520:	4618      	mov	r0, r3
 8008522:	3710      	adds	r7, #16
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	68ba      	ldr	r2, [r7, #8]
 8008538:	2100      	movs	r1, #0
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f000 fcce 	bl	8008edc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b082      	sub	sp, #8
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2204      	movs	r2, #4
 8008556:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800855a:	2300      	movs	r3, #0
 800855c:	2200      	movs	r2, #0
 800855e:	2100      	movs	r1, #0
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 fc9a 	bl	8008e9a <USBD_LL_Transmit>

  return USBD_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	3708      	adds	r7, #8
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b082      	sub	sp, #8
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2205      	movs	r2, #5
 800857c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008580:	2300      	movs	r3, #0
 8008582:	2200      	movs	r2, #0
 8008584:	2100      	movs	r1, #0
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 fca8 	bl	8008edc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3708      	adds	r7, #8
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
	...

08008598 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800859c:	2200      	movs	r2, #0
 800859e:	4912      	ldr	r1, [pc, #72]	@ (80085e8 <MX_USB_DEVICE_Init+0x50>)
 80085a0:	4812      	ldr	r0, [pc, #72]	@ (80085ec <MX_USB_DEVICE_Init+0x54>)
 80085a2:	f7fe fcdb 	bl	8006f5c <USBD_Init>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d001      	beq.n	80085b0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80085ac:	f7f8 fb06 	bl	8000bbc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80085b0:	490f      	ldr	r1, [pc, #60]	@ (80085f0 <MX_USB_DEVICE_Init+0x58>)
 80085b2:	480e      	ldr	r0, [pc, #56]	@ (80085ec <MX_USB_DEVICE_Init+0x54>)
 80085b4:	f7fe fd02 	bl	8006fbc <USBD_RegisterClass>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d001      	beq.n	80085c2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80085be:	f7f8 fafd 	bl	8000bbc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80085c2:	490c      	ldr	r1, [pc, #48]	@ (80085f4 <MX_USB_DEVICE_Init+0x5c>)
 80085c4:	4809      	ldr	r0, [pc, #36]	@ (80085ec <MX_USB_DEVICE_Init+0x54>)
 80085c6:	f7fe fbf9 	bl	8006dbc <USBD_CDC_RegisterInterface>
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d001      	beq.n	80085d4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80085d0:	f7f8 faf4 	bl	8000bbc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80085d4:	4805      	ldr	r0, [pc, #20]	@ (80085ec <MX_USB_DEVICE_Init+0x54>)
 80085d6:	f7fe fd27 	bl	8007028 <USBD_Start>
 80085da:	4603      	mov	r3, r0
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d001      	beq.n	80085e4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80085e0:	f7f8 faec 	bl	8000bbc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80085e4:	bf00      	nop
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	200000b0 	.word	0x200000b0
 80085ec:	20000610 	.word	0x20000610
 80085f0:	2000001c 	.word	0x2000001c
 80085f4:	2000009c 	.word	0x2000009c

080085f8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80085fc:	2200      	movs	r2, #0
 80085fe:	4905      	ldr	r1, [pc, #20]	@ (8008614 <CDC_Init_FS+0x1c>)
 8008600:	4805      	ldr	r0, [pc, #20]	@ (8008618 <CDC_Init_FS+0x20>)
 8008602:	f7fe fbf5 	bl	8006df0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008606:	4905      	ldr	r1, [pc, #20]	@ (800861c <CDC_Init_FS+0x24>)
 8008608:	4803      	ldr	r0, [pc, #12]	@ (8008618 <CDC_Init_FS+0x20>)
 800860a:	f7fe fc13 	bl	8006e34 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800860e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008610:	4618      	mov	r0, r3
 8008612:	bd80      	pop	{r7, pc}
 8008614:	200010ec 	.word	0x200010ec
 8008618:	20000610 	.word	0x20000610
 800861c:	200008ec 	.word	0x200008ec

08008620 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008620:	b480      	push	{r7}
 8008622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008624:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008626:	4618      	mov	r0, r3
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	4603      	mov	r3, r0
 8008638:	6039      	str	r1, [r7, #0]
 800863a:	71fb      	strb	r3, [r7, #7]
 800863c:	4613      	mov	r3, r2
 800863e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008640:	79fb      	ldrb	r3, [r7, #7]
 8008642:	2b23      	cmp	r3, #35	@ 0x23
 8008644:	d84a      	bhi.n	80086dc <CDC_Control_FS+0xac>
 8008646:	a201      	add	r2, pc, #4	@ (adr r2, 800864c <CDC_Control_FS+0x1c>)
 8008648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800864c:	080086dd 	.word	0x080086dd
 8008650:	080086dd 	.word	0x080086dd
 8008654:	080086dd 	.word	0x080086dd
 8008658:	080086dd 	.word	0x080086dd
 800865c:	080086dd 	.word	0x080086dd
 8008660:	080086dd 	.word	0x080086dd
 8008664:	080086dd 	.word	0x080086dd
 8008668:	080086dd 	.word	0x080086dd
 800866c:	080086dd 	.word	0x080086dd
 8008670:	080086dd 	.word	0x080086dd
 8008674:	080086dd 	.word	0x080086dd
 8008678:	080086dd 	.word	0x080086dd
 800867c:	080086dd 	.word	0x080086dd
 8008680:	080086dd 	.word	0x080086dd
 8008684:	080086dd 	.word	0x080086dd
 8008688:	080086dd 	.word	0x080086dd
 800868c:	080086dd 	.word	0x080086dd
 8008690:	080086dd 	.word	0x080086dd
 8008694:	080086dd 	.word	0x080086dd
 8008698:	080086dd 	.word	0x080086dd
 800869c:	080086dd 	.word	0x080086dd
 80086a0:	080086dd 	.word	0x080086dd
 80086a4:	080086dd 	.word	0x080086dd
 80086a8:	080086dd 	.word	0x080086dd
 80086ac:	080086dd 	.word	0x080086dd
 80086b0:	080086dd 	.word	0x080086dd
 80086b4:	080086dd 	.word	0x080086dd
 80086b8:	080086dd 	.word	0x080086dd
 80086bc:	080086dd 	.word	0x080086dd
 80086c0:	080086dd 	.word	0x080086dd
 80086c4:	080086dd 	.word	0x080086dd
 80086c8:	080086dd 	.word	0x080086dd
 80086cc:	080086dd 	.word	0x080086dd
 80086d0:	080086dd 	.word	0x080086dd
 80086d4:	080086dd 	.word	0x080086dd
 80086d8:	080086dd 	.word	0x080086dd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80086dc:	bf00      	nop
  }

  return (USBD_OK);
 80086de:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	370c      	adds	r7, #12
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80086f6:	6879      	ldr	r1, [r7, #4]
 80086f8:	4805      	ldr	r0, [pc, #20]	@ (8008710 <CDC_Receive_FS+0x24>)
 80086fa:	f7fe fb9b 	bl	8006e34 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80086fe:	4804      	ldr	r0, [pc, #16]	@ (8008710 <CDC_Receive_FS+0x24>)
 8008700:	f7fe fbf6 	bl	8006ef0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008704:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008706:	4618      	mov	r0, r3
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	20000610 	.word	0x20000610

08008714 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	460b      	mov	r3, r1
 800871e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008720:	2300      	movs	r3, #0
 8008722:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008724:	4b0d      	ldr	r3, [pc, #52]	@ (800875c <CDC_Transmit_FS+0x48>)
 8008726:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800872a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008732:	2b00      	cmp	r3, #0
 8008734:	d001      	beq.n	800873a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008736:	2301      	movs	r3, #1
 8008738:	e00b      	b.n	8008752 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800873a:	887b      	ldrh	r3, [r7, #2]
 800873c:	461a      	mov	r2, r3
 800873e:	6879      	ldr	r1, [r7, #4]
 8008740:	4806      	ldr	r0, [pc, #24]	@ (800875c <CDC_Transmit_FS+0x48>)
 8008742:	f7fe fb55 	bl	8006df0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008746:	4805      	ldr	r0, [pc, #20]	@ (800875c <CDC_Transmit_FS+0x48>)
 8008748:	f7fe fb92 	bl	8006e70 <USBD_CDC_TransmitPacket>
 800874c:	4603      	mov	r3, r0
 800874e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008750:	7bfb      	ldrb	r3, [r7, #15]
}
 8008752:	4618      	mov	r0, r3
 8008754:	3710      	adds	r7, #16
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	20000610 	.word	0x20000610

08008760 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008760:	b480      	push	{r7}
 8008762:	b087      	sub	sp, #28
 8008764:	af00      	add	r7, sp, #0
 8008766:	60f8      	str	r0, [r7, #12]
 8008768:	60b9      	str	r1, [r7, #8]
 800876a:	4613      	mov	r3, r2
 800876c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800876e:	2300      	movs	r3, #0
 8008770:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008772:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008776:	4618      	mov	r0, r3
 8008778:	371c      	adds	r7, #28
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
	...

08008784 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	4603      	mov	r3, r0
 800878c:	6039      	str	r1, [r7, #0]
 800878e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	2212      	movs	r2, #18
 8008794:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008796:	4b03      	ldr	r3, [pc, #12]	@ (80087a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008798:	4618      	mov	r0, r3
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr
 80087a4:	200000cc 	.word	0x200000cc

080087a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	4603      	mov	r3, r0
 80087b0:	6039      	str	r1, [r7, #0]
 80087b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	2204      	movs	r2, #4
 80087b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80087ba:	4b03      	ldr	r3, [pc, #12]	@ (80087c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80087bc:	4618      	mov	r0, r3
 80087be:	370c      	adds	r7, #12
 80087c0:	46bd      	mov	sp, r7
 80087c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c6:	4770      	bx	lr
 80087c8:	200000e0 	.word	0x200000e0

080087cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b082      	sub	sp, #8
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	4603      	mov	r3, r0
 80087d4:	6039      	str	r1, [r7, #0]
 80087d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80087d8:	79fb      	ldrb	r3, [r7, #7]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d105      	bne.n	80087ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087de:	683a      	ldr	r2, [r7, #0]
 80087e0:	4907      	ldr	r1, [pc, #28]	@ (8008800 <USBD_FS_ProductStrDescriptor+0x34>)
 80087e2:	4808      	ldr	r0, [pc, #32]	@ (8008804 <USBD_FS_ProductStrDescriptor+0x38>)
 80087e4:	f7ff fde4 	bl	80083b0 <USBD_GetString>
 80087e8:	e004      	b.n	80087f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087ea:	683a      	ldr	r2, [r7, #0]
 80087ec:	4904      	ldr	r1, [pc, #16]	@ (8008800 <USBD_FS_ProductStrDescriptor+0x34>)
 80087ee:	4805      	ldr	r0, [pc, #20]	@ (8008804 <USBD_FS_ProductStrDescriptor+0x38>)
 80087f0:	f7ff fdde 	bl	80083b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80087f4:	4b02      	ldr	r3, [pc, #8]	@ (8008800 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	200018ec 	.word	0x200018ec
 8008804:	08009c1c 	.word	0x08009c1c

08008808 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b082      	sub	sp, #8
 800880c:	af00      	add	r7, sp, #0
 800880e:	4603      	mov	r3, r0
 8008810:	6039      	str	r1, [r7, #0]
 8008812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008814:	683a      	ldr	r2, [r7, #0]
 8008816:	4904      	ldr	r1, [pc, #16]	@ (8008828 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008818:	4804      	ldr	r0, [pc, #16]	@ (800882c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800881a:	f7ff fdc9 	bl	80083b0 <USBD_GetString>
  return USBD_StrDesc;
 800881e:	4b02      	ldr	r3, [pc, #8]	@ (8008828 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008820:	4618      	mov	r0, r3
 8008822:	3708      	adds	r7, #8
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}
 8008828:	200018ec 	.word	0x200018ec
 800882c:	08009c34 	.word	0x08009c34

08008830 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b082      	sub	sp, #8
 8008834:	af00      	add	r7, sp, #0
 8008836:	4603      	mov	r3, r0
 8008838:	6039      	str	r1, [r7, #0]
 800883a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	221a      	movs	r2, #26
 8008840:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008842:	f000 f843 	bl	80088cc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008846:	4b02      	ldr	r3, [pc, #8]	@ (8008850 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008848:	4618      	mov	r0, r3
 800884a:	3708      	adds	r7, #8
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}
 8008850:	200000e4 	.word	0x200000e4

08008854 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	4603      	mov	r3, r0
 800885c:	6039      	str	r1, [r7, #0]
 800885e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008860:	79fb      	ldrb	r3, [r7, #7]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d105      	bne.n	8008872 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008866:	683a      	ldr	r2, [r7, #0]
 8008868:	4907      	ldr	r1, [pc, #28]	@ (8008888 <USBD_FS_ConfigStrDescriptor+0x34>)
 800886a:	4808      	ldr	r0, [pc, #32]	@ (800888c <USBD_FS_ConfigStrDescriptor+0x38>)
 800886c:	f7ff fda0 	bl	80083b0 <USBD_GetString>
 8008870:	e004      	b.n	800887c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008872:	683a      	ldr	r2, [r7, #0]
 8008874:	4904      	ldr	r1, [pc, #16]	@ (8008888 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008876:	4805      	ldr	r0, [pc, #20]	@ (800888c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008878:	f7ff fd9a 	bl	80083b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800887c:	4b02      	ldr	r3, [pc, #8]	@ (8008888 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800887e:	4618      	mov	r0, r3
 8008880:	3708      	adds	r7, #8
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop
 8008888:	200018ec 	.word	0x200018ec
 800888c:	08009c48 	.word	0x08009c48

08008890 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	4603      	mov	r3, r0
 8008898:	6039      	str	r1, [r7, #0]
 800889a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800889c:	79fb      	ldrb	r3, [r7, #7]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d105      	bne.n	80088ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	4907      	ldr	r1, [pc, #28]	@ (80088c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088a6:	4808      	ldr	r0, [pc, #32]	@ (80088c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088a8:	f7ff fd82 	bl	80083b0 <USBD_GetString>
 80088ac:	e004      	b.n	80088b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088ae:	683a      	ldr	r2, [r7, #0]
 80088b0:	4904      	ldr	r1, [pc, #16]	@ (80088c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088b2:	4805      	ldr	r0, [pc, #20]	@ (80088c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088b4:	f7ff fd7c 	bl	80083b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80088b8:	4b02      	ldr	r3, [pc, #8]	@ (80088c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3708      	adds	r7, #8
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
 80088c2:	bf00      	nop
 80088c4:	200018ec 	.word	0x200018ec
 80088c8:	08009c54 	.word	0x08009c54

080088cc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b084      	sub	sp, #16
 80088d0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80088d2:	4b0f      	ldr	r3, [pc, #60]	@ (8008910 <Get_SerialNum+0x44>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80088d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008914 <Get_SerialNum+0x48>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80088de:	4b0e      	ldr	r3, [pc, #56]	@ (8008918 <Get_SerialNum+0x4c>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80088e4:	68fa      	ldr	r2, [r7, #12]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	4413      	add	r3, r2
 80088ea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d009      	beq.n	8008906 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80088f2:	2208      	movs	r2, #8
 80088f4:	4909      	ldr	r1, [pc, #36]	@ (800891c <Get_SerialNum+0x50>)
 80088f6:	68f8      	ldr	r0, [r7, #12]
 80088f8:	f000 f814 	bl	8008924 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80088fc:	2204      	movs	r2, #4
 80088fe:	4908      	ldr	r1, [pc, #32]	@ (8008920 <Get_SerialNum+0x54>)
 8008900:	68b8      	ldr	r0, [r7, #8]
 8008902:	f000 f80f 	bl	8008924 <IntToUnicode>
  }
}
 8008906:	bf00      	nop
 8008908:	3710      	adds	r7, #16
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	1fff7a10 	.word	0x1fff7a10
 8008914:	1fff7a14 	.word	0x1fff7a14
 8008918:	1fff7a18 	.word	0x1fff7a18
 800891c:	200000e6 	.word	0x200000e6
 8008920:	200000f6 	.word	0x200000f6

08008924 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008924:	b480      	push	{r7}
 8008926:	b087      	sub	sp, #28
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	4613      	mov	r3, r2
 8008930:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008932:	2300      	movs	r3, #0
 8008934:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008936:	2300      	movs	r3, #0
 8008938:	75fb      	strb	r3, [r7, #23]
 800893a:	e027      	b.n	800898c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	0f1b      	lsrs	r3, r3, #28
 8008940:	2b09      	cmp	r3, #9
 8008942:	d80b      	bhi.n	800895c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	0f1b      	lsrs	r3, r3, #28
 8008948:	b2da      	uxtb	r2, r3
 800894a:	7dfb      	ldrb	r3, [r7, #23]
 800894c:	005b      	lsls	r3, r3, #1
 800894e:	4619      	mov	r1, r3
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	440b      	add	r3, r1
 8008954:	3230      	adds	r2, #48	@ 0x30
 8008956:	b2d2      	uxtb	r2, r2
 8008958:	701a      	strb	r2, [r3, #0]
 800895a:	e00a      	b.n	8008972 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	0f1b      	lsrs	r3, r3, #28
 8008960:	b2da      	uxtb	r2, r3
 8008962:	7dfb      	ldrb	r3, [r7, #23]
 8008964:	005b      	lsls	r3, r3, #1
 8008966:	4619      	mov	r1, r3
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	440b      	add	r3, r1
 800896c:	3237      	adds	r2, #55	@ 0x37
 800896e:	b2d2      	uxtb	r2, r2
 8008970:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	011b      	lsls	r3, r3, #4
 8008976:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008978:	7dfb      	ldrb	r3, [r7, #23]
 800897a:	005b      	lsls	r3, r3, #1
 800897c:	3301      	adds	r3, #1
 800897e:	68ba      	ldr	r2, [r7, #8]
 8008980:	4413      	add	r3, r2
 8008982:	2200      	movs	r2, #0
 8008984:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008986:	7dfb      	ldrb	r3, [r7, #23]
 8008988:	3301      	adds	r3, #1
 800898a:	75fb      	strb	r3, [r7, #23]
 800898c:	7dfa      	ldrb	r2, [r7, #23]
 800898e:	79fb      	ldrb	r3, [r7, #7]
 8008990:	429a      	cmp	r2, r3
 8008992:	d3d3      	bcc.n	800893c <IntToUnicode+0x18>
  }
}
 8008994:	bf00      	nop
 8008996:	bf00      	nop
 8008998:	371c      	adds	r7, #28
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
	...

080089a4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b08a      	sub	sp, #40	@ 0x28
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80089ac:	f107 0314 	add.w	r3, r7, #20
 80089b0:	2200      	movs	r2, #0
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	605a      	str	r2, [r3, #4]
 80089b6:	609a      	str	r2, [r3, #8]
 80089b8:	60da      	str	r2, [r3, #12]
 80089ba:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80089c4:	d13a      	bne.n	8008a3c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80089c6:	2300      	movs	r3, #0
 80089c8:	613b      	str	r3, [r7, #16]
 80089ca:	4b1e      	ldr	r3, [pc, #120]	@ (8008a44 <HAL_PCD_MspInit+0xa0>)
 80089cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ce:	4a1d      	ldr	r2, [pc, #116]	@ (8008a44 <HAL_PCD_MspInit+0xa0>)
 80089d0:	f043 0301 	orr.w	r3, r3, #1
 80089d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80089d6:	4b1b      	ldr	r3, [pc, #108]	@ (8008a44 <HAL_PCD_MspInit+0xa0>)
 80089d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089da:	f003 0301 	and.w	r3, r3, #1
 80089de:	613b      	str	r3, [r7, #16]
 80089e0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80089e2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80089e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089e8:	2302      	movs	r3, #2
 80089ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089ec:	2300      	movs	r3, #0
 80089ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089f0:	2303      	movs	r3, #3
 80089f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80089f4:	230a      	movs	r3, #10
 80089f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089f8:	f107 0314 	add.w	r3, r7, #20
 80089fc:	4619      	mov	r1, r3
 80089fe:	4812      	ldr	r0, [pc, #72]	@ (8008a48 <HAL_PCD_MspInit+0xa4>)
 8008a00:	f7f9 fa16 	bl	8001e30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008a04:	4b0f      	ldr	r3, [pc, #60]	@ (8008a44 <HAL_PCD_MspInit+0xa0>)
 8008a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a08:	4a0e      	ldr	r2, [pc, #56]	@ (8008a44 <HAL_PCD_MspInit+0xa0>)
 8008a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a0e:	6353      	str	r3, [r2, #52]	@ 0x34
 8008a10:	2300      	movs	r3, #0
 8008a12:	60fb      	str	r3, [r7, #12]
 8008a14:	4b0b      	ldr	r3, [pc, #44]	@ (8008a44 <HAL_PCD_MspInit+0xa0>)
 8008a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a18:	4a0a      	ldr	r2, [pc, #40]	@ (8008a44 <HAL_PCD_MspInit+0xa0>)
 8008a1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008a1e:	6453      	str	r3, [r2, #68]	@ 0x44
 8008a20:	4b08      	ldr	r3, [pc, #32]	@ (8008a44 <HAL_PCD_MspInit+0xa0>)
 8008a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a28:	60fb      	str	r3, [r7, #12]
 8008a2a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	2100      	movs	r1, #0
 8008a30:	2043      	movs	r0, #67	@ 0x43
 8008a32:	f7f9 f934 	bl	8001c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008a36:	2043      	movs	r0, #67	@ 0x43
 8008a38:	f7f9 f94d 	bl	8001cd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008a3c:	bf00      	nop
 8008a3e:	3728      	adds	r7, #40	@ 0x28
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}
 8008a44:	40023800 	.word	0x40023800
 8008a48:	40020000 	.word	0x40020000

08008a4c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008a60:	4619      	mov	r1, r3
 8008a62:	4610      	mov	r0, r2
 8008a64:	f7fe fb2d 	bl	80070c2 <USBD_LL_SetupStage>
}
 8008a68:	bf00      	nop
 8008a6a:	3708      	adds	r7, #8
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	460b      	mov	r3, r1
 8008a7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008a82:	78fa      	ldrb	r2, [r7, #3]
 8008a84:	6879      	ldr	r1, [r7, #4]
 8008a86:	4613      	mov	r3, r2
 8008a88:	00db      	lsls	r3, r3, #3
 8008a8a:	4413      	add	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	440b      	add	r3, r1
 8008a90:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	78fb      	ldrb	r3, [r7, #3]
 8008a98:	4619      	mov	r1, r3
 8008a9a:	f7fe fb67 	bl	800716c <USBD_LL_DataOutStage>
}
 8008a9e:	bf00      	nop
 8008aa0:	3708      	adds	r7, #8
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008aa6:	b580      	push	{r7, lr}
 8008aa8:	b082      	sub	sp, #8
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	6078      	str	r0, [r7, #4]
 8008aae:	460b      	mov	r3, r1
 8008ab0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008ab8:	78fa      	ldrb	r2, [r7, #3]
 8008aba:	6879      	ldr	r1, [r7, #4]
 8008abc:	4613      	mov	r3, r2
 8008abe:	00db      	lsls	r3, r3, #3
 8008ac0:	4413      	add	r3, r2
 8008ac2:	009b      	lsls	r3, r3, #2
 8008ac4:	440b      	add	r3, r1
 8008ac6:	3320      	adds	r3, #32
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	78fb      	ldrb	r3, [r7, #3]
 8008acc:	4619      	mov	r1, r3
 8008ace:	f7fe fc09 	bl	80072e4 <USBD_LL_DataInStage>
}
 8008ad2:	bf00      	nop
 8008ad4:	3708      	adds	r7, #8
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b082      	sub	sp, #8
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f7fe fd4d 	bl	8007588 <USBD_LL_SOF>
}
 8008aee:	bf00      	nop
 8008af0:	3708      	adds	r7, #8
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}

08008af6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008af6:	b580      	push	{r7, lr}
 8008af8:	b084      	sub	sp, #16
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008afe:	2301      	movs	r3, #1
 8008b00:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	79db      	ldrb	r3, [r3, #7]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d102      	bne.n	8008b10 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	73fb      	strb	r3, [r7, #15]
 8008b0e:	e008      	b.n	8008b22 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	79db      	ldrb	r3, [r3, #7]
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d102      	bne.n	8008b1e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	73fb      	strb	r3, [r7, #15]
 8008b1c:	e001      	b.n	8008b22 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008b1e:	f7f8 f84d 	bl	8000bbc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b28:	7bfa      	ldrb	r2, [r7, #15]
 8008b2a:	4611      	mov	r1, r2
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7fe fce7 	bl	8007500 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7fe fc8e 	bl	800745a <USBD_LL_Reset>
}
 8008b3e:	bf00      	nop
 8008b40:	3710      	adds	r7, #16
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}
	...

08008b48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b082      	sub	sp, #8
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b56:	4618      	mov	r0, r3
 8008b58:	f7fe fce2 	bl	8007520 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	6812      	ldr	r2, [r2, #0]
 8008b6a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008b6e:	f043 0301 	orr.w	r3, r3, #1
 8008b72:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	7adb      	ldrb	r3, [r3, #11]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d005      	beq.n	8008b88 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008b7c:	4b04      	ldr	r3, [pc, #16]	@ (8008b90 <HAL_PCD_SuspendCallback+0x48>)
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	4a03      	ldr	r2, [pc, #12]	@ (8008b90 <HAL_PCD_SuspendCallback+0x48>)
 8008b82:	f043 0306 	orr.w	r3, r3, #6
 8008b86:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008b88:	bf00      	nop
 8008b8a:	3708      	adds	r7, #8
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	e000ed00 	.word	0xe000ed00

08008b94 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f7fe fcd8 	bl	8007558 <USBD_LL_Resume>
}
 8008ba8:	bf00      	nop
 8008baa:	3708      	adds	r7, #8
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	460b      	mov	r3, r1
 8008bba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008bc2:	78fa      	ldrb	r2, [r7, #3]
 8008bc4:	4611      	mov	r1, r2
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f7fe fd30 	bl	800762c <USBD_LL_IsoOUTIncomplete>
}
 8008bcc:	bf00      	nop
 8008bce:	3708      	adds	r7, #8
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b082      	sub	sp, #8
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	460b      	mov	r3, r1
 8008bde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008be6:	78fa      	ldrb	r2, [r7, #3]
 8008be8:	4611      	mov	r1, r2
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7fe fcec 	bl	80075c8 <USBD_LL_IsoINIncomplete>
}
 8008bf0:	bf00      	nop
 8008bf2:	3708      	adds	r7, #8
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c06:	4618      	mov	r0, r3
 8008c08:	f7fe fd42 	bl	8007690 <USBD_LL_DevConnected>
}
 8008c0c:	bf00      	nop
 8008c0e:	3708      	adds	r7, #8
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7fe fd3f 	bl	80076a6 <USBD_LL_DevDisconnected>
}
 8008c28:	bf00      	nop
 8008c2a:	3708      	adds	r7, #8
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b082      	sub	sp, #8
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d13c      	bne.n	8008cba <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008c40:	4a20      	ldr	r2, [pc, #128]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c4c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008c50:	4b1c      	ldr	r3, [pc, #112]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c52:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008c56:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008c58:	4b1a      	ldr	r3, [pc, #104]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c5a:	2204      	movs	r2, #4
 8008c5c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008c5e:	4b19      	ldr	r3, [pc, #100]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c60:	2202      	movs	r2, #2
 8008c62:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008c64:	4b17      	ldr	r3, [pc, #92]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c66:	2200      	movs	r2, #0
 8008c68:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008c6a:	4b16      	ldr	r3, [pc, #88]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c6c:	2202      	movs	r2, #2
 8008c6e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008c70:	4b14      	ldr	r3, [pc, #80]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c72:	2200      	movs	r2, #0
 8008c74:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008c76:	4b13      	ldr	r3, [pc, #76]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c78:	2200      	movs	r2, #0
 8008c7a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008c7c:	4b11      	ldr	r3, [pc, #68]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c7e:	2200      	movs	r2, #0
 8008c80:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008c82:	4b10      	ldr	r3, [pc, #64]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008c88:	4b0e      	ldr	r3, [pc, #56]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008c8e:	480d      	ldr	r0, [pc, #52]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008c90:	f7f9 fa83 	bl	800219a <HAL_PCD_Init>
 8008c94:	4603      	mov	r3, r0
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d001      	beq.n	8008c9e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008c9a:	f7f7 ff8f 	bl	8000bbc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008c9e:	2180      	movs	r1, #128	@ 0x80
 8008ca0:	4808      	ldr	r0, [pc, #32]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008ca2:	f7fa fcb0 	bl	8003606 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008ca6:	2240      	movs	r2, #64	@ 0x40
 8008ca8:	2100      	movs	r1, #0
 8008caa:	4806      	ldr	r0, [pc, #24]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008cac:	f7fa fc64 	bl	8003578 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008cb0:	2280      	movs	r2, #128	@ 0x80
 8008cb2:	2101      	movs	r1, #1
 8008cb4:	4803      	ldr	r0, [pc, #12]	@ (8008cc4 <USBD_LL_Init+0x94>)
 8008cb6:	f7fa fc5f 	bl	8003578 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3708      	adds	r7, #8
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}
 8008cc4:	20001aec 	.word	0x20001aec

08008cc8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b084      	sub	sp, #16
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7f9 fb6a 	bl	80023b8 <HAL_PCD_Start>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ce8:	7bfb      	ldrb	r3, [r7, #15]
 8008cea:	4618      	mov	r0, r3
 8008cec:	f000 f942 	bl	8008f74 <USBD_Get_USB_Status>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b084      	sub	sp, #16
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
 8008d06:	4608      	mov	r0, r1
 8008d08:	4611      	mov	r1, r2
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	70fb      	strb	r3, [r7, #3]
 8008d10:	460b      	mov	r3, r1
 8008d12:	70bb      	strb	r3, [r7, #2]
 8008d14:	4613      	mov	r3, r2
 8008d16:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008d26:	78bb      	ldrb	r3, [r7, #2]
 8008d28:	883a      	ldrh	r2, [r7, #0]
 8008d2a:	78f9      	ldrb	r1, [r7, #3]
 8008d2c:	f7fa f83e 	bl	8002dac <HAL_PCD_EP_Open>
 8008d30:	4603      	mov	r3, r0
 8008d32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d34:	7bfb      	ldrb	r3, [r7, #15]
 8008d36:	4618      	mov	r0, r3
 8008d38:	f000 f91c 	bl	8008f74 <USBD_Get_USB_Status>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d40:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3710      	adds	r7, #16
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d4a:	b580      	push	{r7, lr}
 8008d4c:	b084      	sub	sp, #16
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
 8008d52:	460b      	mov	r3, r1
 8008d54:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d56:	2300      	movs	r3, #0
 8008d58:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d64:	78fa      	ldrb	r2, [r7, #3]
 8008d66:	4611      	mov	r1, r2
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f7fa f889 	bl	8002e80 <HAL_PCD_EP_Close>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d72:	7bfb      	ldrb	r3, [r7, #15]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f000 f8fd 	bl	8008f74 <USBD_Get_USB_Status>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d7e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3710      	adds	r7, #16
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	460b      	mov	r3, r1
 8008d92:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d94:	2300      	movs	r3, #0
 8008d96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008da2:	78fa      	ldrb	r2, [r7, #3]
 8008da4:	4611      	mov	r1, r2
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7fa f941 	bl	800302e <HAL_PCD_EP_SetStall>
 8008dac:	4603      	mov	r3, r0
 8008dae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008db0:	7bfb      	ldrb	r3, [r7, #15]
 8008db2:	4618      	mov	r0, r3
 8008db4:	f000 f8de 	bl	8008f74 <USBD_Get_USB_Status>
 8008db8:	4603      	mov	r3, r0
 8008dba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dbc:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3710      	adds	r7, #16
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}

08008dc6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dc6:	b580      	push	{r7, lr}
 8008dc8:	b084      	sub	sp, #16
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	6078      	str	r0, [r7, #4]
 8008dce:	460b      	mov	r3, r1
 8008dd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008de0:	78fa      	ldrb	r2, [r7, #3]
 8008de2:	4611      	mov	r1, r2
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7fa f985 	bl	80030f4 <HAL_PCD_EP_ClrStall>
 8008dea:	4603      	mov	r3, r0
 8008dec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dee:	7bfb      	ldrb	r3, [r7, #15]
 8008df0:	4618      	mov	r0, r3
 8008df2:	f000 f8bf 	bl	8008f74 <USBD_Get_USB_Status>
 8008df6:	4603      	mov	r3, r0
 8008df8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dfa:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b085      	sub	sp, #20
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e16:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008e18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	da0b      	bge.n	8008e38 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008e20:	78fb      	ldrb	r3, [r7, #3]
 8008e22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e26:	68f9      	ldr	r1, [r7, #12]
 8008e28:	4613      	mov	r3, r2
 8008e2a:	00db      	lsls	r3, r3, #3
 8008e2c:	4413      	add	r3, r2
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	440b      	add	r3, r1
 8008e32:	3316      	adds	r3, #22
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	e00b      	b.n	8008e50 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008e38:	78fb      	ldrb	r3, [r7, #3]
 8008e3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e3e:	68f9      	ldr	r1, [r7, #12]
 8008e40:	4613      	mov	r3, r2
 8008e42:	00db      	lsls	r3, r3, #3
 8008e44:	4413      	add	r3, r2
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	440b      	add	r3, r1
 8008e4a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008e4e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3714      	adds	r7, #20
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	460b      	mov	r3, r1
 8008e66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e76:	78fa      	ldrb	r2, [r7, #3]
 8008e78:	4611      	mov	r1, r2
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f7f9 ff72 	bl	8002d64 <HAL_PCD_SetAddress>
 8008e80:	4603      	mov	r3, r0
 8008e82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e84:	7bfb      	ldrb	r3, [r7, #15]
 8008e86:	4618      	mov	r0, r3
 8008e88:	f000 f874 	bl	8008f74 <USBD_Get_USB_Status>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e90:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3710      	adds	r7, #16
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b086      	sub	sp, #24
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	60f8      	str	r0, [r7, #12]
 8008ea2:	607a      	str	r2, [r7, #4]
 8008ea4:	603b      	str	r3, [r7, #0]
 8008ea6:	460b      	mov	r3, r1
 8008ea8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008eb8:	7af9      	ldrb	r1, [r7, #11]
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	f7fa f87c 	bl	8002fba <HAL_PCD_EP_Transmit>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ec6:	7dfb      	ldrb	r3, [r7, #23]
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f000 f853 	bl	8008f74 <USBD_Get_USB_Status>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008ed2:	7dbb      	ldrb	r3, [r7, #22]
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3718      	adds	r7, #24
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	607a      	str	r2, [r7, #4]
 8008ee6:	603b      	str	r3, [r7, #0]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008eec:	2300      	movs	r3, #0
 8008eee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008efa:	7af9      	ldrb	r1, [r7, #11]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	f7fa f808 	bl	8002f14 <HAL_PCD_EP_Receive>
 8008f04:	4603      	mov	r3, r0
 8008f06:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f08:	7dfb      	ldrb	r3, [r7, #23]
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f000 f832 	bl	8008f74 <USBD_Get_USB_Status>
 8008f10:	4603      	mov	r3, r0
 8008f12:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f14:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3718      	adds	r7, #24
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b082      	sub	sp, #8
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
 8008f26:	460b      	mov	r3, r1
 8008f28:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f30:	78fa      	ldrb	r2, [r7, #3]
 8008f32:	4611      	mov	r1, r2
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7fa f828 	bl	8002f8a <HAL_PCD_EP_GetRxCount>
 8008f3a:	4603      	mov	r3, r0
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3708      	adds	r7, #8
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008f4c:	4b03      	ldr	r3, [pc, #12]	@ (8008f5c <USBD_static_malloc+0x18>)
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	370c      	adds	r7, #12
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop
 8008f5c:	20001fd0 	.word	0x20001fd0

08008f60 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b083      	sub	sp, #12
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]

}
 8008f68:	bf00      	nop
 8008f6a:	370c      	adds	r7, #12
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b085      	sub	sp, #20
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008f82:	79fb      	ldrb	r3, [r7, #7]
 8008f84:	2b03      	cmp	r3, #3
 8008f86:	d817      	bhi.n	8008fb8 <USBD_Get_USB_Status+0x44>
 8008f88:	a201      	add	r2, pc, #4	@ (adr r2, 8008f90 <USBD_Get_USB_Status+0x1c>)
 8008f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f8e:	bf00      	nop
 8008f90:	08008fa1 	.word	0x08008fa1
 8008f94:	08008fa7 	.word	0x08008fa7
 8008f98:	08008fad 	.word	0x08008fad
 8008f9c:	08008fb3 	.word	0x08008fb3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	73fb      	strb	r3, [r7, #15]
    break;
 8008fa4:	e00b      	b.n	8008fbe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008fa6:	2303      	movs	r3, #3
 8008fa8:	73fb      	strb	r3, [r7, #15]
    break;
 8008faa:	e008      	b.n	8008fbe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008fac:	2301      	movs	r3, #1
 8008fae:	73fb      	strb	r3, [r7, #15]
    break;
 8008fb0:	e005      	b.n	8008fbe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008fb2:	2303      	movs	r3, #3
 8008fb4:	73fb      	strb	r3, [r7, #15]
    break;
 8008fb6:	e002      	b.n	8008fbe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008fb8:	2303      	movs	r3, #3
 8008fba:	73fb      	strb	r3, [r7, #15]
    break;
 8008fbc:	bf00      	nop
  }
  return usb_status;
 8008fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3714      	adds	r7, #20
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <sniprintf>:
 8008fcc:	b40c      	push	{r2, r3}
 8008fce:	b530      	push	{r4, r5, lr}
 8008fd0:	4b17      	ldr	r3, [pc, #92]	@ (8009030 <sniprintf+0x64>)
 8008fd2:	1e0c      	subs	r4, r1, #0
 8008fd4:	681d      	ldr	r5, [r3, #0]
 8008fd6:	b09d      	sub	sp, #116	@ 0x74
 8008fd8:	da08      	bge.n	8008fec <sniprintf+0x20>
 8008fda:	238b      	movs	r3, #139	@ 0x8b
 8008fdc:	602b      	str	r3, [r5, #0]
 8008fde:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fe2:	b01d      	add	sp, #116	@ 0x74
 8008fe4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008fe8:	b002      	add	sp, #8
 8008fea:	4770      	bx	lr
 8008fec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008ff0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008ff4:	bf14      	ite	ne
 8008ff6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8008ffa:	4623      	moveq	r3, r4
 8008ffc:	9304      	str	r3, [sp, #16]
 8008ffe:	9307      	str	r3, [sp, #28]
 8009000:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009004:	9002      	str	r0, [sp, #8]
 8009006:	9006      	str	r0, [sp, #24]
 8009008:	f8ad 3016 	strh.w	r3, [sp, #22]
 800900c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800900e:	ab21      	add	r3, sp, #132	@ 0x84
 8009010:	a902      	add	r1, sp, #8
 8009012:	4628      	mov	r0, r5
 8009014:	9301      	str	r3, [sp, #4]
 8009016:	f000 f98f 	bl	8009338 <_svfiprintf_r>
 800901a:	1c43      	adds	r3, r0, #1
 800901c:	bfbc      	itt	lt
 800901e:	238b      	movlt	r3, #139	@ 0x8b
 8009020:	602b      	strlt	r3, [r5, #0]
 8009022:	2c00      	cmp	r4, #0
 8009024:	d0dd      	beq.n	8008fe2 <sniprintf+0x16>
 8009026:	9b02      	ldr	r3, [sp, #8]
 8009028:	2200      	movs	r2, #0
 800902a:	701a      	strb	r2, [r3, #0]
 800902c:	e7d9      	b.n	8008fe2 <sniprintf+0x16>
 800902e:	bf00      	nop
 8009030:	20000100 	.word	0x20000100

08009034 <memset>:
 8009034:	4402      	add	r2, r0
 8009036:	4603      	mov	r3, r0
 8009038:	4293      	cmp	r3, r2
 800903a:	d100      	bne.n	800903e <memset+0xa>
 800903c:	4770      	bx	lr
 800903e:	f803 1b01 	strb.w	r1, [r3], #1
 8009042:	e7f9      	b.n	8009038 <memset+0x4>

08009044 <__libc_init_array>:
 8009044:	b570      	push	{r4, r5, r6, lr}
 8009046:	4d0d      	ldr	r5, [pc, #52]	@ (800907c <__libc_init_array+0x38>)
 8009048:	4c0d      	ldr	r4, [pc, #52]	@ (8009080 <__libc_init_array+0x3c>)
 800904a:	1b64      	subs	r4, r4, r5
 800904c:	10a4      	asrs	r4, r4, #2
 800904e:	2600      	movs	r6, #0
 8009050:	42a6      	cmp	r6, r4
 8009052:	d109      	bne.n	8009068 <__libc_init_array+0x24>
 8009054:	4d0b      	ldr	r5, [pc, #44]	@ (8009084 <__libc_init_array+0x40>)
 8009056:	4c0c      	ldr	r4, [pc, #48]	@ (8009088 <__libc_init_array+0x44>)
 8009058:	f000 fc74 	bl	8009944 <_init>
 800905c:	1b64      	subs	r4, r4, r5
 800905e:	10a4      	asrs	r4, r4, #2
 8009060:	2600      	movs	r6, #0
 8009062:	42a6      	cmp	r6, r4
 8009064:	d105      	bne.n	8009072 <__libc_init_array+0x2e>
 8009066:	bd70      	pop	{r4, r5, r6, pc}
 8009068:	f855 3b04 	ldr.w	r3, [r5], #4
 800906c:	4798      	blx	r3
 800906e:	3601      	adds	r6, #1
 8009070:	e7ee      	b.n	8009050 <__libc_init_array+0xc>
 8009072:	f855 3b04 	ldr.w	r3, [r5], #4
 8009076:	4798      	blx	r3
 8009078:	3601      	adds	r6, #1
 800907a:	e7f2      	b.n	8009062 <__libc_init_array+0x1e>
 800907c:	08009cb8 	.word	0x08009cb8
 8009080:	08009cb8 	.word	0x08009cb8
 8009084:	08009cb8 	.word	0x08009cb8
 8009088:	08009cbc 	.word	0x08009cbc

0800908c <__retarget_lock_acquire_recursive>:
 800908c:	4770      	bx	lr

0800908e <__retarget_lock_release_recursive>:
 800908e:	4770      	bx	lr

08009090 <_free_r>:
 8009090:	b538      	push	{r3, r4, r5, lr}
 8009092:	4605      	mov	r5, r0
 8009094:	2900      	cmp	r1, #0
 8009096:	d041      	beq.n	800911c <_free_r+0x8c>
 8009098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800909c:	1f0c      	subs	r4, r1, #4
 800909e:	2b00      	cmp	r3, #0
 80090a0:	bfb8      	it	lt
 80090a2:	18e4      	addlt	r4, r4, r3
 80090a4:	f000 f8e0 	bl	8009268 <__malloc_lock>
 80090a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009120 <_free_r+0x90>)
 80090aa:	6813      	ldr	r3, [r2, #0]
 80090ac:	b933      	cbnz	r3, 80090bc <_free_r+0x2c>
 80090ae:	6063      	str	r3, [r4, #4]
 80090b0:	6014      	str	r4, [r2, #0]
 80090b2:	4628      	mov	r0, r5
 80090b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090b8:	f000 b8dc 	b.w	8009274 <__malloc_unlock>
 80090bc:	42a3      	cmp	r3, r4
 80090be:	d908      	bls.n	80090d2 <_free_r+0x42>
 80090c0:	6820      	ldr	r0, [r4, #0]
 80090c2:	1821      	adds	r1, r4, r0
 80090c4:	428b      	cmp	r3, r1
 80090c6:	bf01      	itttt	eq
 80090c8:	6819      	ldreq	r1, [r3, #0]
 80090ca:	685b      	ldreq	r3, [r3, #4]
 80090cc:	1809      	addeq	r1, r1, r0
 80090ce:	6021      	streq	r1, [r4, #0]
 80090d0:	e7ed      	b.n	80090ae <_free_r+0x1e>
 80090d2:	461a      	mov	r2, r3
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	b10b      	cbz	r3, 80090dc <_free_r+0x4c>
 80090d8:	42a3      	cmp	r3, r4
 80090da:	d9fa      	bls.n	80090d2 <_free_r+0x42>
 80090dc:	6811      	ldr	r1, [r2, #0]
 80090de:	1850      	adds	r0, r2, r1
 80090e0:	42a0      	cmp	r0, r4
 80090e2:	d10b      	bne.n	80090fc <_free_r+0x6c>
 80090e4:	6820      	ldr	r0, [r4, #0]
 80090e6:	4401      	add	r1, r0
 80090e8:	1850      	adds	r0, r2, r1
 80090ea:	4283      	cmp	r3, r0
 80090ec:	6011      	str	r1, [r2, #0]
 80090ee:	d1e0      	bne.n	80090b2 <_free_r+0x22>
 80090f0:	6818      	ldr	r0, [r3, #0]
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	6053      	str	r3, [r2, #4]
 80090f6:	4408      	add	r0, r1
 80090f8:	6010      	str	r0, [r2, #0]
 80090fa:	e7da      	b.n	80090b2 <_free_r+0x22>
 80090fc:	d902      	bls.n	8009104 <_free_r+0x74>
 80090fe:	230c      	movs	r3, #12
 8009100:	602b      	str	r3, [r5, #0]
 8009102:	e7d6      	b.n	80090b2 <_free_r+0x22>
 8009104:	6820      	ldr	r0, [r4, #0]
 8009106:	1821      	adds	r1, r4, r0
 8009108:	428b      	cmp	r3, r1
 800910a:	bf04      	itt	eq
 800910c:	6819      	ldreq	r1, [r3, #0]
 800910e:	685b      	ldreq	r3, [r3, #4]
 8009110:	6063      	str	r3, [r4, #4]
 8009112:	bf04      	itt	eq
 8009114:	1809      	addeq	r1, r1, r0
 8009116:	6021      	streq	r1, [r4, #0]
 8009118:	6054      	str	r4, [r2, #4]
 800911a:	e7ca      	b.n	80090b2 <_free_r+0x22>
 800911c:	bd38      	pop	{r3, r4, r5, pc}
 800911e:	bf00      	nop
 8009120:	20002334 	.word	0x20002334

08009124 <sbrk_aligned>:
 8009124:	b570      	push	{r4, r5, r6, lr}
 8009126:	4e0f      	ldr	r6, [pc, #60]	@ (8009164 <sbrk_aligned+0x40>)
 8009128:	460c      	mov	r4, r1
 800912a:	6831      	ldr	r1, [r6, #0]
 800912c:	4605      	mov	r5, r0
 800912e:	b911      	cbnz	r1, 8009136 <sbrk_aligned+0x12>
 8009130:	f000 fba6 	bl	8009880 <_sbrk_r>
 8009134:	6030      	str	r0, [r6, #0]
 8009136:	4621      	mov	r1, r4
 8009138:	4628      	mov	r0, r5
 800913a:	f000 fba1 	bl	8009880 <_sbrk_r>
 800913e:	1c43      	adds	r3, r0, #1
 8009140:	d103      	bne.n	800914a <sbrk_aligned+0x26>
 8009142:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009146:	4620      	mov	r0, r4
 8009148:	bd70      	pop	{r4, r5, r6, pc}
 800914a:	1cc4      	adds	r4, r0, #3
 800914c:	f024 0403 	bic.w	r4, r4, #3
 8009150:	42a0      	cmp	r0, r4
 8009152:	d0f8      	beq.n	8009146 <sbrk_aligned+0x22>
 8009154:	1a21      	subs	r1, r4, r0
 8009156:	4628      	mov	r0, r5
 8009158:	f000 fb92 	bl	8009880 <_sbrk_r>
 800915c:	3001      	adds	r0, #1
 800915e:	d1f2      	bne.n	8009146 <sbrk_aligned+0x22>
 8009160:	e7ef      	b.n	8009142 <sbrk_aligned+0x1e>
 8009162:	bf00      	nop
 8009164:	20002330 	.word	0x20002330

08009168 <_malloc_r>:
 8009168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800916c:	1ccd      	adds	r5, r1, #3
 800916e:	f025 0503 	bic.w	r5, r5, #3
 8009172:	3508      	adds	r5, #8
 8009174:	2d0c      	cmp	r5, #12
 8009176:	bf38      	it	cc
 8009178:	250c      	movcc	r5, #12
 800917a:	2d00      	cmp	r5, #0
 800917c:	4606      	mov	r6, r0
 800917e:	db01      	blt.n	8009184 <_malloc_r+0x1c>
 8009180:	42a9      	cmp	r1, r5
 8009182:	d904      	bls.n	800918e <_malloc_r+0x26>
 8009184:	230c      	movs	r3, #12
 8009186:	6033      	str	r3, [r6, #0]
 8009188:	2000      	movs	r0, #0
 800918a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800918e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009264 <_malloc_r+0xfc>
 8009192:	f000 f869 	bl	8009268 <__malloc_lock>
 8009196:	f8d8 3000 	ldr.w	r3, [r8]
 800919a:	461c      	mov	r4, r3
 800919c:	bb44      	cbnz	r4, 80091f0 <_malloc_r+0x88>
 800919e:	4629      	mov	r1, r5
 80091a0:	4630      	mov	r0, r6
 80091a2:	f7ff ffbf 	bl	8009124 <sbrk_aligned>
 80091a6:	1c43      	adds	r3, r0, #1
 80091a8:	4604      	mov	r4, r0
 80091aa:	d158      	bne.n	800925e <_malloc_r+0xf6>
 80091ac:	f8d8 4000 	ldr.w	r4, [r8]
 80091b0:	4627      	mov	r7, r4
 80091b2:	2f00      	cmp	r7, #0
 80091b4:	d143      	bne.n	800923e <_malloc_r+0xd6>
 80091b6:	2c00      	cmp	r4, #0
 80091b8:	d04b      	beq.n	8009252 <_malloc_r+0xea>
 80091ba:	6823      	ldr	r3, [r4, #0]
 80091bc:	4639      	mov	r1, r7
 80091be:	4630      	mov	r0, r6
 80091c0:	eb04 0903 	add.w	r9, r4, r3
 80091c4:	f000 fb5c 	bl	8009880 <_sbrk_r>
 80091c8:	4581      	cmp	r9, r0
 80091ca:	d142      	bne.n	8009252 <_malloc_r+0xea>
 80091cc:	6821      	ldr	r1, [r4, #0]
 80091ce:	1a6d      	subs	r5, r5, r1
 80091d0:	4629      	mov	r1, r5
 80091d2:	4630      	mov	r0, r6
 80091d4:	f7ff ffa6 	bl	8009124 <sbrk_aligned>
 80091d8:	3001      	adds	r0, #1
 80091da:	d03a      	beq.n	8009252 <_malloc_r+0xea>
 80091dc:	6823      	ldr	r3, [r4, #0]
 80091de:	442b      	add	r3, r5
 80091e0:	6023      	str	r3, [r4, #0]
 80091e2:	f8d8 3000 	ldr.w	r3, [r8]
 80091e6:	685a      	ldr	r2, [r3, #4]
 80091e8:	bb62      	cbnz	r2, 8009244 <_malloc_r+0xdc>
 80091ea:	f8c8 7000 	str.w	r7, [r8]
 80091ee:	e00f      	b.n	8009210 <_malloc_r+0xa8>
 80091f0:	6822      	ldr	r2, [r4, #0]
 80091f2:	1b52      	subs	r2, r2, r5
 80091f4:	d420      	bmi.n	8009238 <_malloc_r+0xd0>
 80091f6:	2a0b      	cmp	r2, #11
 80091f8:	d917      	bls.n	800922a <_malloc_r+0xc2>
 80091fa:	1961      	adds	r1, r4, r5
 80091fc:	42a3      	cmp	r3, r4
 80091fe:	6025      	str	r5, [r4, #0]
 8009200:	bf18      	it	ne
 8009202:	6059      	strne	r1, [r3, #4]
 8009204:	6863      	ldr	r3, [r4, #4]
 8009206:	bf08      	it	eq
 8009208:	f8c8 1000 	streq.w	r1, [r8]
 800920c:	5162      	str	r2, [r4, r5]
 800920e:	604b      	str	r3, [r1, #4]
 8009210:	4630      	mov	r0, r6
 8009212:	f000 f82f 	bl	8009274 <__malloc_unlock>
 8009216:	f104 000b 	add.w	r0, r4, #11
 800921a:	1d23      	adds	r3, r4, #4
 800921c:	f020 0007 	bic.w	r0, r0, #7
 8009220:	1ac2      	subs	r2, r0, r3
 8009222:	bf1c      	itt	ne
 8009224:	1a1b      	subne	r3, r3, r0
 8009226:	50a3      	strne	r3, [r4, r2]
 8009228:	e7af      	b.n	800918a <_malloc_r+0x22>
 800922a:	6862      	ldr	r2, [r4, #4]
 800922c:	42a3      	cmp	r3, r4
 800922e:	bf0c      	ite	eq
 8009230:	f8c8 2000 	streq.w	r2, [r8]
 8009234:	605a      	strne	r2, [r3, #4]
 8009236:	e7eb      	b.n	8009210 <_malloc_r+0xa8>
 8009238:	4623      	mov	r3, r4
 800923a:	6864      	ldr	r4, [r4, #4]
 800923c:	e7ae      	b.n	800919c <_malloc_r+0x34>
 800923e:	463c      	mov	r4, r7
 8009240:	687f      	ldr	r7, [r7, #4]
 8009242:	e7b6      	b.n	80091b2 <_malloc_r+0x4a>
 8009244:	461a      	mov	r2, r3
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	42a3      	cmp	r3, r4
 800924a:	d1fb      	bne.n	8009244 <_malloc_r+0xdc>
 800924c:	2300      	movs	r3, #0
 800924e:	6053      	str	r3, [r2, #4]
 8009250:	e7de      	b.n	8009210 <_malloc_r+0xa8>
 8009252:	230c      	movs	r3, #12
 8009254:	6033      	str	r3, [r6, #0]
 8009256:	4630      	mov	r0, r6
 8009258:	f000 f80c 	bl	8009274 <__malloc_unlock>
 800925c:	e794      	b.n	8009188 <_malloc_r+0x20>
 800925e:	6005      	str	r5, [r0, #0]
 8009260:	e7d6      	b.n	8009210 <_malloc_r+0xa8>
 8009262:	bf00      	nop
 8009264:	20002334 	.word	0x20002334

08009268 <__malloc_lock>:
 8009268:	4801      	ldr	r0, [pc, #4]	@ (8009270 <__malloc_lock+0x8>)
 800926a:	f7ff bf0f 	b.w	800908c <__retarget_lock_acquire_recursive>
 800926e:	bf00      	nop
 8009270:	2000232c 	.word	0x2000232c

08009274 <__malloc_unlock>:
 8009274:	4801      	ldr	r0, [pc, #4]	@ (800927c <__malloc_unlock+0x8>)
 8009276:	f7ff bf0a 	b.w	800908e <__retarget_lock_release_recursive>
 800927a:	bf00      	nop
 800927c:	2000232c 	.word	0x2000232c

08009280 <__ssputs_r>:
 8009280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009284:	688e      	ldr	r6, [r1, #8]
 8009286:	461f      	mov	r7, r3
 8009288:	42be      	cmp	r6, r7
 800928a:	680b      	ldr	r3, [r1, #0]
 800928c:	4682      	mov	sl, r0
 800928e:	460c      	mov	r4, r1
 8009290:	4690      	mov	r8, r2
 8009292:	d82d      	bhi.n	80092f0 <__ssputs_r+0x70>
 8009294:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009298:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800929c:	d026      	beq.n	80092ec <__ssputs_r+0x6c>
 800929e:	6965      	ldr	r5, [r4, #20]
 80092a0:	6909      	ldr	r1, [r1, #16]
 80092a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092a6:	eba3 0901 	sub.w	r9, r3, r1
 80092aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092ae:	1c7b      	adds	r3, r7, #1
 80092b0:	444b      	add	r3, r9
 80092b2:	106d      	asrs	r5, r5, #1
 80092b4:	429d      	cmp	r5, r3
 80092b6:	bf38      	it	cc
 80092b8:	461d      	movcc	r5, r3
 80092ba:	0553      	lsls	r3, r2, #21
 80092bc:	d527      	bpl.n	800930e <__ssputs_r+0x8e>
 80092be:	4629      	mov	r1, r5
 80092c0:	f7ff ff52 	bl	8009168 <_malloc_r>
 80092c4:	4606      	mov	r6, r0
 80092c6:	b360      	cbz	r0, 8009322 <__ssputs_r+0xa2>
 80092c8:	6921      	ldr	r1, [r4, #16]
 80092ca:	464a      	mov	r2, r9
 80092cc:	f000 fae8 	bl	80098a0 <memcpy>
 80092d0:	89a3      	ldrh	r3, [r4, #12]
 80092d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80092d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092da:	81a3      	strh	r3, [r4, #12]
 80092dc:	6126      	str	r6, [r4, #16]
 80092de:	6165      	str	r5, [r4, #20]
 80092e0:	444e      	add	r6, r9
 80092e2:	eba5 0509 	sub.w	r5, r5, r9
 80092e6:	6026      	str	r6, [r4, #0]
 80092e8:	60a5      	str	r5, [r4, #8]
 80092ea:	463e      	mov	r6, r7
 80092ec:	42be      	cmp	r6, r7
 80092ee:	d900      	bls.n	80092f2 <__ssputs_r+0x72>
 80092f0:	463e      	mov	r6, r7
 80092f2:	6820      	ldr	r0, [r4, #0]
 80092f4:	4632      	mov	r2, r6
 80092f6:	4641      	mov	r1, r8
 80092f8:	f000 faa8 	bl	800984c <memmove>
 80092fc:	68a3      	ldr	r3, [r4, #8]
 80092fe:	1b9b      	subs	r3, r3, r6
 8009300:	60a3      	str	r3, [r4, #8]
 8009302:	6823      	ldr	r3, [r4, #0]
 8009304:	4433      	add	r3, r6
 8009306:	6023      	str	r3, [r4, #0]
 8009308:	2000      	movs	r0, #0
 800930a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800930e:	462a      	mov	r2, r5
 8009310:	f000 fad4 	bl	80098bc <_realloc_r>
 8009314:	4606      	mov	r6, r0
 8009316:	2800      	cmp	r0, #0
 8009318:	d1e0      	bne.n	80092dc <__ssputs_r+0x5c>
 800931a:	6921      	ldr	r1, [r4, #16]
 800931c:	4650      	mov	r0, sl
 800931e:	f7ff feb7 	bl	8009090 <_free_r>
 8009322:	230c      	movs	r3, #12
 8009324:	f8ca 3000 	str.w	r3, [sl]
 8009328:	89a3      	ldrh	r3, [r4, #12]
 800932a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800932e:	81a3      	strh	r3, [r4, #12]
 8009330:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009334:	e7e9      	b.n	800930a <__ssputs_r+0x8a>
	...

08009338 <_svfiprintf_r>:
 8009338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800933c:	4698      	mov	r8, r3
 800933e:	898b      	ldrh	r3, [r1, #12]
 8009340:	061b      	lsls	r3, r3, #24
 8009342:	b09d      	sub	sp, #116	@ 0x74
 8009344:	4607      	mov	r7, r0
 8009346:	460d      	mov	r5, r1
 8009348:	4614      	mov	r4, r2
 800934a:	d510      	bpl.n	800936e <_svfiprintf_r+0x36>
 800934c:	690b      	ldr	r3, [r1, #16]
 800934e:	b973      	cbnz	r3, 800936e <_svfiprintf_r+0x36>
 8009350:	2140      	movs	r1, #64	@ 0x40
 8009352:	f7ff ff09 	bl	8009168 <_malloc_r>
 8009356:	6028      	str	r0, [r5, #0]
 8009358:	6128      	str	r0, [r5, #16]
 800935a:	b930      	cbnz	r0, 800936a <_svfiprintf_r+0x32>
 800935c:	230c      	movs	r3, #12
 800935e:	603b      	str	r3, [r7, #0]
 8009360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009364:	b01d      	add	sp, #116	@ 0x74
 8009366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800936a:	2340      	movs	r3, #64	@ 0x40
 800936c:	616b      	str	r3, [r5, #20]
 800936e:	2300      	movs	r3, #0
 8009370:	9309      	str	r3, [sp, #36]	@ 0x24
 8009372:	2320      	movs	r3, #32
 8009374:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009378:	f8cd 800c 	str.w	r8, [sp, #12]
 800937c:	2330      	movs	r3, #48	@ 0x30
 800937e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800951c <_svfiprintf_r+0x1e4>
 8009382:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009386:	f04f 0901 	mov.w	r9, #1
 800938a:	4623      	mov	r3, r4
 800938c:	469a      	mov	sl, r3
 800938e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009392:	b10a      	cbz	r2, 8009398 <_svfiprintf_r+0x60>
 8009394:	2a25      	cmp	r2, #37	@ 0x25
 8009396:	d1f9      	bne.n	800938c <_svfiprintf_r+0x54>
 8009398:	ebba 0b04 	subs.w	fp, sl, r4
 800939c:	d00b      	beq.n	80093b6 <_svfiprintf_r+0x7e>
 800939e:	465b      	mov	r3, fp
 80093a0:	4622      	mov	r2, r4
 80093a2:	4629      	mov	r1, r5
 80093a4:	4638      	mov	r0, r7
 80093a6:	f7ff ff6b 	bl	8009280 <__ssputs_r>
 80093aa:	3001      	adds	r0, #1
 80093ac:	f000 80a7 	beq.w	80094fe <_svfiprintf_r+0x1c6>
 80093b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093b2:	445a      	add	r2, fp
 80093b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80093b6:	f89a 3000 	ldrb.w	r3, [sl]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	f000 809f 	beq.w	80094fe <_svfiprintf_r+0x1c6>
 80093c0:	2300      	movs	r3, #0
 80093c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093ca:	f10a 0a01 	add.w	sl, sl, #1
 80093ce:	9304      	str	r3, [sp, #16]
 80093d0:	9307      	str	r3, [sp, #28]
 80093d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80093d8:	4654      	mov	r4, sl
 80093da:	2205      	movs	r2, #5
 80093dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093e0:	484e      	ldr	r0, [pc, #312]	@ (800951c <_svfiprintf_r+0x1e4>)
 80093e2:	f7f6 ff05 	bl	80001f0 <memchr>
 80093e6:	9a04      	ldr	r2, [sp, #16]
 80093e8:	b9d8      	cbnz	r0, 8009422 <_svfiprintf_r+0xea>
 80093ea:	06d0      	lsls	r0, r2, #27
 80093ec:	bf44      	itt	mi
 80093ee:	2320      	movmi	r3, #32
 80093f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093f4:	0711      	lsls	r1, r2, #28
 80093f6:	bf44      	itt	mi
 80093f8:	232b      	movmi	r3, #43	@ 0x2b
 80093fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093fe:	f89a 3000 	ldrb.w	r3, [sl]
 8009402:	2b2a      	cmp	r3, #42	@ 0x2a
 8009404:	d015      	beq.n	8009432 <_svfiprintf_r+0xfa>
 8009406:	9a07      	ldr	r2, [sp, #28]
 8009408:	4654      	mov	r4, sl
 800940a:	2000      	movs	r0, #0
 800940c:	f04f 0c0a 	mov.w	ip, #10
 8009410:	4621      	mov	r1, r4
 8009412:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009416:	3b30      	subs	r3, #48	@ 0x30
 8009418:	2b09      	cmp	r3, #9
 800941a:	d94b      	bls.n	80094b4 <_svfiprintf_r+0x17c>
 800941c:	b1b0      	cbz	r0, 800944c <_svfiprintf_r+0x114>
 800941e:	9207      	str	r2, [sp, #28]
 8009420:	e014      	b.n	800944c <_svfiprintf_r+0x114>
 8009422:	eba0 0308 	sub.w	r3, r0, r8
 8009426:	fa09 f303 	lsl.w	r3, r9, r3
 800942a:	4313      	orrs	r3, r2
 800942c:	9304      	str	r3, [sp, #16]
 800942e:	46a2      	mov	sl, r4
 8009430:	e7d2      	b.n	80093d8 <_svfiprintf_r+0xa0>
 8009432:	9b03      	ldr	r3, [sp, #12]
 8009434:	1d19      	adds	r1, r3, #4
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	9103      	str	r1, [sp, #12]
 800943a:	2b00      	cmp	r3, #0
 800943c:	bfbb      	ittet	lt
 800943e:	425b      	neglt	r3, r3
 8009440:	f042 0202 	orrlt.w	r2, r2, #2
 8009444:	9307      	strge	r3, [sp, #28]
 8009446:	9307      	strlt	r3, [sp, #28]
 8009448:	bfb8      	it	lt
 800944a:	9204      	strlt	r2, [sp, #16]
 800944c:	7823      	ldrb	r3, [r4, #0]
 800944e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009450:	d10a      	bne.n	8009468 <_svfiprintf_r+0x130>
 8009452:	7863      	ldrb	r3, [r4, #1]
 8009454:	2b2a      	cmp	r3, #42	@ 0x2a
 8009456:	d132      	bne.n	80094be <_svfiprintf_r+0x186>
 8009458:	9b03      	ldr	r3, [sp, #12]
 800945a:	1d1a      	adds	r2, r3, #4
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	9203      	str	r2, [sp, #12]
 8009460:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009464:	3402      	adds	r4, #2
 8009466:	9305      	str	r3, [sp, #20]
 8009468:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800952c <_svfiprintf_r+0x1f4>
 800946c:	7821      	ldrb	r1, [r4, #0]
 800946e:	2203      	movs	r2, #3
 8009470:	4650      	mov	r0, sl
 8009472:	f7f6 febd 	bl	80001f0 <memchr>
 8009476:	b138      	cbz	r0, 8009488 <_svfiprintf_r+0x150>
 8009478:	9b04      	ldr	r3, [sp, #16]
 800947a:	eba0 000a 	sub.w	r0, r0, sl
 800947e:	2240      	movs	r2, #64	@ 0x40
 8009480:	4082      	lsls	r2, r0
 8009482:	4313      	orrs	r3, r2
 8009484:	3401      	adds	r4, #1
 8009486:	9304      	str	r3, [sp, #16]
 8009488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800948c:	4824      	ldr	r0, [pc, #144]	@ (8009520 <_svfiprintf_r+0x1e8>)
 800948e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009492:	2206      	movs	r2, #6
 8009494:	f7f6 feac 	bl	80001f0 <memchr>
 8009498:	2800      	cmp	r0, #0
 800949a:	d036      	beq.n	800950a <_svfiprintf_r+0x1d2>
 800949c:	4b21      	ldr	r3, [pc, #132]	@ (8009524 <_svfiprintf_r+0x1ec>)
 800949e:	bb1b      	cbnz	r3, 80094e8 <_svfiprintf_r+0x1b0>
 80094a0:	9b03      	ldr	r3, [sp, #12]
 80094a2:	3307      	adds	r3, #7
 80094a4:	f023 0307 	bic.w	r3, r3, #7
 80094a8:	3308      	adds	r3, #8
 80094aa:	9303      	str	r3, [sp, #12]
 80094ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094ae:	4433      	add	r3, r6
 80094b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80094b2:	e76a      	b.n	800938a <_svfiprintf_r+0x52>
 80094b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80094b8:	460c      	mov	r4, r1
 80094ba:	2001      	movs	r0, #1
 80094bc:	e7a8      	b.n	8009410 <_svfiprintf_r+0xd8>
 80094be:	2300      	movs	r3, #0
 80094c0:	3401      	adds	r4, #1
 80094c2:	9305      	str	r3, [sp, #20]
 80094c4:	4619      	mov	r1, r3
 80094c6:	f04f 0c0a 	mov.w	ip, #10
 80094ca:	4620      	mov	r0, r4
 80094cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094d0:	3a30      	subs	r2, #48	@ 0x30
 80094d2:	2a09      	cmp	r2, #9
 80094d4:	d903      	bls.n	80094de <_svfiprintf_r+0x1a6>
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d0c6      	beq.n	8009468 <_svfiprintf_r+0x130>
 80094da:	9105      	str	r1, [sp, #20]
 80094dc:	e7c4      	b.n	8009468 <_svfiprintf_r+0x130>
 80094de:	fb0c 2101 	mla	r1, ip, r1, r2
 80094e2:	4604      	mov	r4, r0
 80094e4:	2301      	movs	r3, #1
 80094e6:	e7f0      	b.n	80094ca <_svfiprintf_r+0x192>
 80094e8:	ab03      	add	r3, sp, #12
 80094ea:	9300      	str	r3, [sp, #0]
 80094ec:	462a      	mov	r2, r5
 80094ee:	4b0e      	ldr	r3, [pc, #56]	@ (8009528 <_svfiprintf_r+0x1f0>)
 80094f0:	a904      	add	r1, sp, #16
 80094f2:	4638      	mov	r0, r7
 80094f4:	f3af 8000 	nop.w
 80094f8:	1c42      	adds	r2, r0, #1
 80094fa:	4606      	mov	r6, r0
 80094fc:	d1d6      	bne.n	80094ac <_svfiprintf_r+0x174>
 80094fe:	89ab      	ldrh	r3, [r5, #12]
 8009500:	065b      	lsls	r3, r3, #25
 8009502:	f53f af2d 	bmi.w	8009360 <_svfiprintf_r+0x28>
 8009506:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009508:	e72c      	b.n	8009364 <_svfiprintf_r+0x2c>
 800950a:	ab03      	add	r3, sp, #12
 800950c:	9300      	str	r3, [sp, #0]
 800950e:	462a      	mov	r2, r5
 8009510:	4b05      	ldr	r3, [pc, #20]	@ (8009528 <_svfiprintf_r+0x1f0>)
 8009512:	a904      	add	r1, sp, #16
 8009514:	4638      	mov	r0, r7
 8009516:	f000 f879 	bl	800960c <_printf_i>
 800951a:	e7ed      	b.n	80094f8 <_svfiprintf_r+0x1c0>
 800951c:	08009c7c 	.word	0x08009c7c
 8009520:	08009c86 	.word	0x08009c86
 8009524:	00000000 	.word	0x00000000
 8009528:	08009281 	.word	0x08009281
 800952c:	08009c82 	.word	0x08009c82

08009530 <_printf_common>:
 8009530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009534:	4616      	mov	r6, r2
 8009536:	4698      	mov	r8, r3
 8009538:	688a      	ldr	r2, [r1, #8]
 800953a:	690b      	ldr	r3, [r1, #16]
 800953c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009540:	4293      	cmp	r3, r2
 8009542:	bfb8      	it	lt
 8009544:	4613      	movlt	r3, r2
 8009546:	6033      	str	r3, [r6, #0]
 8009548:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800954c:	4607      	mov	r7, r0
 800954e:	460c      	mov	r4, r1
 8009550:	b10a      	cbz	r2, 8009556 <_printf_common+0x26>
 8009552:	3301      	adds	r3, #1
 8009554:	6033      	str	r3, [r6, #0]
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	0699      	lsls	r1, r3, #26
 800955a:	bf42      	ittt	mi
 800955c:	6833      	ldrmi	r3, [r6, #0]
 800955e:	3302      	addmi	r3, #2
 8009560:	6033      	strmi	r3, [r6, #0]
 8009562:	6825      	ldr	r5, [r4, #0]
 8009564:	f015 0506 	ands.w	r5, r5, #6
 8009568:	d106      	bne.n	8009578 <_printf_common+0x48>
 800956a:	f104 0a19 	add.w	sl, r4, #25
 800956e:	68e3      	ldr	r3, [r4, #12]
 8009570:	6832      	ldr	r2, [r6, #0]
 8009572:	1a9b      	subs	r3, r3, r2
 8009574:	42ab      	cmp	r3, r5
 8009576:	dc26      	bgt.n	80095c6 <_printf_common+0x96>
 8009578:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800957c:	6822      	ldr	r2, [r4, #0]
 800957e:	3b00      	subs	r3, #0
 8009580:	bf18      	it	ne
 8009582:	2301      	movne	r3, #1
 8009584:	0692      	lsls	r2, r2, #26
 8009586:	d42b      	bmi.n	80095e0 <_printf_common+0xb0>
 8009588:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800958c:	4641      	mov	r1, r8
 800958e:	4638      	mov	r0, r7
 8009590:	47c8      	blx	r9
 8009592:	3001      	adds	r0, #1
 8009594:	d01e      	beq.n	80095d4 <_printf_common+0xa4>
 8009596:	6823      	ldr	r3, [r4, #0]
 8009598:	6922      	ldr	r2, [r4, #16]
 800959a:	f003 0306 	and.w	r3, r3, #6
 800959e:	2b04      	cmp	r3, #4
 80095a0:	bf02      	ittt	eq
 80095a2:	68e5      	ldreq	r5, [r4, #12]
 80095a4:	6833      	ldreq	r3, [r6, #0]
 80095a6:	1aed      	subeq	r5, r5, r3
 80095a8:	68a3      	ldr	r3, [r4, #8]
 80095aa:	bf0c      	ite	eq
 80095ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095b0:	2500      	movne	r5, #0
 80095b2:	4293      	cmp	r3, r2
 80095b4:	bfc4      	itt	gt
 80095b6:	1a9b      	subgt	r3, r3, r2
 80095b8:	18ed      	addgt	r5, r5, r3
 80095ba:	2600      	movs	r6, #0
 80095bc:	341a      	adds	r4, #26
 80095be:	42b5      	cmp	r5, r6
 80095c0:	d11a      	bne.n	80095f8 <_printf_common+0xc8>
 80095c2:	2000      	movs	r0, #0
 80095c4:	e008      	b.n	80095d8 <_printf_common+0xa8>
 80095c6:	2301      	movs	r3, #1
 80095c8:	4652      	mov	r2, sl
 80095ca:	4641      	mov	r1, r8
 80095cc:	4638      	mov	r0, r7
 80095ce:	47c8      	blx	r9
 80095d0:	3001      	adds	r0, #1
 80095d2:	d103      	bne.n	80095dc <_printf_common+0xac>
 80095d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095dc:	3501      	adds	r5, #1
 80095de:	e7c6      	b.n	800956e <_printf_common+0x3e>
 80095e0:	18e1      	adds	r1, r4, r3
 80095e2:	1c5a      	adds	r2, r3, #1
 80095e4:	2030      	movs	r0, #48	@ 0x30
 80095e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80095ea:	4422      	add	r2, r4
 80095ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80095f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80095f4:	3302      	adds	r3, #2
 80095f6:	e7c7      	b.n	8009588 <_printf_common+0x58>
 80095f8:	2301      	movs	r3, #1
 80095fa:	4622      	mov	r2, r4
 80095fc:	4641      	mov	r1, r8
 80095fe:	4638      	mov	r0, r7
 8009600:	47c8      	blx	r9
 8009602:	3001      	adds	r0, #1
 8009604:	d0e6      	beq.n	80095d4 <_printf_common+0xa4>
 8009606:	3601      	adds	r6, #1
 8009608:	e7d9      	b.n	80095be <_printf_common+0x8e>
	...

0800960c <_printf_i>:
 800960c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009610:	7e0f      	ldrb	r7, [r1, #24]
 8009612:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009614:	2f78      	cmp	r7, #120	@ 0x78
 8009616:	4691      	mov	r9, r2
 8009618:	4680      	mov	r8, r0
 800961a:	460c      	mov	r4, r1
 800961c:	469a      	mov	sl, r3
 800961e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009622:	d807      	bhi.n	8009634 <_printf_i+0x28>
 8009624:	2f62      	cmp	r7, #98	@ 0x62
 8009626:	d80a      	bhi.n	800963e <_printf_i+0x32>
 8009628:	2f00      	cmp	r7, #0
 800962a:	f000 80d2 	beq.w	80097d2 <_printf_i+0x1c6>
 800962e:	2f58      	cmp	r7, #88	@ 0x58
 8009630:	f000 80b9 	beq.w	80097a6 <_printf_i+0x19a>
 8009634:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009638:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800963c:	e03a      	b.n	80096b4 <_printf_i+0xa8>
 800963e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009642:	2b15      	cmp	r3, #21
 8009644:	d8f6      	bhi.n	8009634 <_printf_i+0x28>
 8009646:	a101      	add	r1, pc, #4	@ (adr r1, 800964c <_printf_i+0x40>)
 8009648:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800964c:	080096a5 	.word	0x080096a5
 8009650:	080096b9 	.word	0x080096b9
 8009654:	08009635 	.word	0x08009635
 8009658:	08009635 	.word	0x08009635
 800965c:	08009635 	.word	0x08009635
 8009660:	08009635 	.word	0x08009635
 8009664:	080096b9 	.word	0x080096b9
 8009668:	08009635 	.word	0x08009635
 800966c:	08009635 	.word	0x08009635
 8009670:	08009635 	.word	0x08009635
 8009674:	08009635 	.word	0x08009635
 8009678:	080097b9 	.word	0x080097b9
 800967c:	080096e3 	.word	0x080096e3
 8009680:	08009773 	.word	0x08009773
 8009684:	08009635 	.word	0x08009635
 8009688:	08009635 	.word	0x08009635
 800968c:	080097db 	.word	0x080097db
 8009690:	08009635 	.word	0x08009635
 8009694:	080096e3 	.word	0x080096e3
 8009698:	08009635 	.word	0x08009635
 800969c:	08009635 	.word	0x08009635
 80096a0:	0800977b 	.word	0x0800977b
 80096a4:	6833      	ldr	r3, [r6, #0]
 80096a6:	1d1a      	adds	r2, r3, #4
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	6032      	str	r2, [r6, #0]
 80096ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80096b4:	2301      	movs	r3, #1
 80096b6:	e09d      	b.n	80097f4 <_printf_i+0x1e8>
 80096b8:	6833      	ldr	r3, [r6, #0]
 80096ba:	6820      	ldr	r0, [r4, #0]
 80096bc:	1d19      	adds	r1, r3, #4
 80096be:	6031      	str	r1, [r6, #0]
 80096c0:	0606      	lsls	r6, r0, #24
 80096c2:	d501      	bpl.n	80096c8 <_printf_i+0xbc>
 80096c4:	681d      	ldr	r5, [r3, #0]
 80096c6:	e003      	b.n	80096d0 <_printf_i+0xc4>
 80096c8:	0645      	lsls	r5, r0, #25
 80096ca:	d5fb      	bpl.n	80096c4 <_printf_i+0xb8>
 80096cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096d0:	2d00      	cmp	r5, #0
 80096d2:	da03      	bge.n	80096dc <_printf_i+0xd0>
 80096d4:	232d      	movs	r3, #45	@ 0x2d
 80096d6:	426d      	negs	r5, r5
 80096d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096dc:	4859      	ldr	r0, [pc, #356]	@ (8009844 <_printf_i+0x238>)
 80096de:	230a      	movs	r3, #10
 80096e0:	e011      	b.n	8009706 <_printf_i+0xfa>
 80096e2:	6821      	ldr	r1, [r4, #0]
 80096e4:	6833      	ldr	r3, [r6, #0]
 80096e6:	0608      	lsls	r0, r1, #24
 80096e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80096ec:	d402      	bmi.n	80096f4 <_printf_i+0xe8>
 80096ee:	0649      	lsls	r1, r1, #25
 80096f0:	bf48      	it	mi
 80096f2:	b2ad      	uxthmi	r5, r5
 80096f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80096f6:	4853      	ldr	r0, [pc, #332]	@ (8009844 <_printf_i+0x238>)
 80096f8:	6033      	str	r3, [r6, #0]
 80096fa:	bf14      	ite	ne
 80096fc:	230a      	movne	r3, #10
 80096fe:	2308      	moveq	r3, #8
 8009700:	2100      	movs	r1, #0
 8009702:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009706:	6866      	ldr	r6, [r4, #4]
 8009708:	60a6      	str	r6, [r4, #8]
 800970a:	2e00      	cmp	r6, #0
 800970c:	bfa2      	ittt	ge
 800970e:	6821      	ldrge	r1, [r4, #0]
 8009710:	f021 0104 	bicge.w	r1, r1, #4
 8009714:	6021      	strge	r1, [r4, #0]
 8009716:	b90d      	cbnz	r5, 800971c <_printf_i+0x110>
 8009718:	2e00      	cmp	r6, #0
 800971a:	d04b      	beq.n	80097b4 <_printf_i+0x1a8>
 800971c:	4616      	mov	r6, r2
 800971e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009722:	fb03 5711 	mls	r7, r3, r1, r5
 8009726:	5dc7      	ldrb	r7, [r0, r7]
 8009728:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800972c:	462f      	mov	r7, r5
 800972e:	42bb      	cmp	r3, r7
 8009730:	460d      	mov	r5, r1
 8009732:	d9f4      	bls.n	800971e <_printf_i+0x112>
 8009734:	2b08      	cmp	r3, #8
 8009736:	d10b      	bne.n	8009750 <_printf_i+0x144>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	07df      	lsls	r7, r3, #31
 800973c:	d508      	bpl.n	8009750 <_printf_i+0x144>
 800973e:	6923      	ldr	r3, [r4, #16]
 8009740:	6861      	ldr	r1, [r4, #4]
 8009742:	4299      	cmp	r1, r3
 8009744:	bfde      	ittt	le
 8009746:	2330      	movle	r3, #48	@ 0x30
 8009748:	f806 3c01 	strble.w	r3, [r6, #-1]
 800974c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009750:	1b92      	subs	r2, r2, r6
 8009752:	6122      	str	r2, [r4, #16]
 8009754:	f8cd a000 	str.w	sl, [sp]
 8009758:	464b      	mov	r3, r9
 800975a:	aa03      	add	r2, sp, #12
 800975c:	4621      	mov	r1, r4
 800975e:	4640      	mov	r0, r8
 8009760:	f7ff fee6 	bl	8009530 <_printf_common>
 8009764:	3001      	adds	r0, #1
 8009766:	d14a      	bne.n	80097fe <_printf_i+0x1f2>
 8009768:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800976c:	b004      	add	sp, #16
 800976e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009772:	6823      	ldr	r3, [r4, #0]
 8009774:	f043 0320 	orr.w	r3, r3, #32
 8009778:	6023      	str	r3, [r4, #0]
 800977a:	4833      	ldr	r0, [pc, #204]	@ (8009848 <_printf_i+0x23c>)
 800977c:	2778      	movs	r7, #120	@ 0x78
 800977e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009782:	6823      	ldr	r3, [r4, #0]
 8009784:	6831      	ldr	r1, [r6, #0]
 8009786:	061f      	lsls	r7, r3, #24
 8009788:	f851 5b04 	ldr.w	r5, [r1], #4
 800978c:	d402      	bmi.n	8009794 <_printf_i+0x188>
 800978e:	065f      	lsls	r7, r3, #25
 8009790:	bf48      	it	mi
 8009792:	b2ad      	uxthmi	r5, r5
 8009794:	6031      	str	r1, [r6, #0]
 8009796:	07d9      	lsls	r1, r3, #31
 8009798:	bf44      	itt	mi
 800979a:	f043 0320 	orrmi.w	r3, r3, #32
 800979e:	6023      	strmi	r3, [r4, #0]
 80097a0:	b11d      	cbz	r5, 80097aa <_printf_i+0x19e>
 80097a2:	2310      	movs	r3, #16
 80097a4:	e7ac      	b.n	8009700 <_printf_i+0xf4>
 80097a6:	4827      	ldr	r0, [pc, #156]	@ (8009844 <_printf_i+0x238>)
 80097a8:	e7e9      	b.n	800977e <_printf_i+0x172>
 80097aa:	6823      	ldr	r3, [r4, #0]
 80097ac:	f023 0320 	bic.w	r3, r3, #32
 80097b0:	6023      	str	r3, [r4, #0]
 80097b2:	e7f6      	b.n	80097a2 <_printf_i+0x196>
 80097b4:	4616      	mov	r6, r2
 80097b6:	e7bd      	b.n	8009734 <_printf_i+0x128>
 80097b8:	6833      	ldr	r3, [r6, #0]
 80097ba:	6825      	ldr	r5, [r4, #0]
 80097bc:	6961      	ldr	r1, [r4, #20]
 80097be:	1d18      	adds	r0, r3, #4
 80097c0:	6030      	str	r0, [r6, #0]
 80097c2:	062e      	lsls	r6, r5, #24
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	d501      	bpl.n	80097cc <_printf_i+0x1c0>
 80097c8:	6019      	str	r1, [r3, #0]
 80097ca:	e002      	b.n	80097d2 <_printf_i+0x1c6>
 80097cc:	0668      	lsls	r0, r5, #25
 80097ce:	d5fb      	bpl.n	80097c8 <_printf_i+0x1bc>
 80097d0:	8019      	strh	r1, [r3, #0]
 80097d2:	2300      	movs	r3, #0
 80097d4:	6123      	str	r3, [r4, #16]
 80097d6:	4616      	mov	r6, r2
 80097d8:	e7bc      	b.n	8009754 <_printf_i+0x148>
 80097da:	6833      	ldr	r3, [r6, #0]
 80097dc:	1d1a      	adds	r2, r3, #4
 80097de:	6032      	str	r2, [r6, #0]
 80097e0:	681e      	ldr	r6, [r3, #0]
 80097e2:	6862      	ldr	r2, [r4, #4]
 80097e4:	2100      	movs	r1, #0
 80097e6:	4630      	mov	r0, r6
 80097e8:	f7f6 fd02 	bl	80001f0 <memchr>
 80097ec:	b108      	cbz	r0, 80097f2 <_printf_i+0x1e6>
 80097ee:	1b80      	subs	r0, r0, r6
 80097f0:	6060      	str	r0, [r4, #4]
 80097f2:	6863      	ldr	r3, [r4, #4]
 80097f4:	6123      	str	r3, [r4, #16]
 80097f6:	2300      	movs	r3, #0
 80097f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097fc:	e7aa      	b.n	8009754 <_printf_i+0x148>
 80097fe:	6923      	ldr	r3, [r4, #16]
 8009800:	4632      	mov	r2, r6
 8009802:	4649      	mov	r1, r9
 8009804:	4640      	mov	r0, r8
 8009806:	47d0      	blx	sl
 8009808:	3001      	adds	r0, #1
 800980a:	d0ad      	beq.n	8009768 <_printf_i+0x15c>
 800980c:	6823      	ldr	r3, [r4, #0]
 800980e:	079b      	lsls	r3, r3, #30
 8009810:	d413      	bmi.n	800983a <_printf_i+0x22e>
 8009812:	68e0      	ldr	r0, [r4, #12]
 8009814:	9b03      	ldr	r3, [sp, #12]
 8009816:	4298      	cmp	r0, r3
 8009818:	bfb8      	it	lt
 800981a:	4618      	movlt	r0, r3
 800981c:	e7a6      	b.n	800976c <_printf_i+0x160>
 800981e:	2301      	movs	r3, #1
 8009820:	4632      	mov	r2, r6
 8009822:	4649      	mov	r1, r9
 8009824:	4640      	mov	r0, r8
 8009826:	47d0      	blx	sl
 8009828:	3001      	adds	r0, #1
 800982a:	d09d      	beq.n	8009768 <_printf_i+0x15c>
 800982c:	3501      	adds	r5, #1
 800982e:	68e3      	ldr	r3, [r4, #12]
 8009830:	9903      	ldr	r1, [sp, #12]
 8009832:	1a5b      	subs	r3, r3, r1
 8009834:	42ab      	cmp	r3, r5
 8009836:	dcf2      	bgt.n	800981e <_printf_i+0x212>
 8009838:	e7eb      	b.n	8009812 <_printf_i+0x206>
 800983a:	2500      	movs	r5, #0
 800983c:	f104 0619 	add.w	r6, r4, #25
 8009840:	e7f5      	b.n	800982e <_printf_i+0x222>
 8009842:	bf00      	nop
 8009844:	08009c8d 	.word	0x08009c8d
 8009848:	08009c9e 	.word	0x08009c9e

0800984c <memmove>:
 800984c:	4288      	cmp	r0, r1
 800984e:	b510      	push	{r4, lr}
 8009850:	eb01 0402 	add.w	r4, r1, r2
 8009854:	d902      	bls.n	800985c <memmove+0x10>
 8009856:	4284      	cmp	r4, r0
 8009858:	4623      	mov	r3, r4
 800985a:	d807      	bhi.n	800986c <memmove+0x20>
 800985c:	1e43      	subs	r3, r0, #1
 800985e:	42a1      	cmp	r1, r4
 8009860:	d008      	beq.n	8009874 <memmove+0x28>
 8009862:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009866:	f803 2f01 	strb.w	r2, [r3, #1]!
 800986a:	e7f8      	b.n	800985e <memmove+0x12>
 800986c:	4402      	add	r2, r0
 800986e:	4601      	mov	r1, r0
 8009870:	428a      	cmp	r2, r1
 8009872:	d100      	bne.n	8009876 <memmove+0x2a>
 8009874:	bd10      	pop	{r4, pc}
 8009876:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800987a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800987e:	e7f7      	b.n	8009870 <memmove+0x24>

08009880 <_sbrk_r>:
 8009880:	b538      	push	{r3, r4, r5, lr}
 8009882:	4d06      	ldr	r5, [pc, #24]	@ (800989c <_sbrk_r+0x1c>)
 8009884:	2300      	movs	r3, #0
 8009886:	4604      	mov	r4, r0
 8009888:	4608      	mov	r0, r1
 800988a:	602b      	str	r3, [r5, #0]
 800988c:	f000 f84c 	bl	8009928 <_sbrk>
 8009890:	1c43      	adds	r3, r0, #1
 8009892:	d102      	bne.n	800989a <_sbrk_r+0x1a>
 8009894:	682b      	ldr	r3, [r5, #0]
 8009896:	b103      	cbz	r3, 800989a <_sbrk_r+0x1a>
 8009898:	6023      	str	r3, [r4, #0]
 800989a:	bd38      	pop	{r3, r4, r5, pc}
 800989c:	20002328 	.word	0x20002328

080098a0 <memcpy>:
 80098a0:	440a      	add	r2, r1
 80098a2:	4291      	cmp	r1, r2
 80098a4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80098a8:	d100      	bne.n	80098ac <memcpy+0xc>
 80098aa:	4770      	bx	lr
 80098ac:	b510      	push	{r4, lr}
 80098ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098b6:	4291      	cmp	r1, r2
 80098b8:	d1f9      	bne.n	80098ae <memcpy+0xe>
 80098ba:	bd10      	pop	{r4, pc}

080098bc <_realloc_r>:
 80098bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c0:	4680      	mov	r8, r0
 80098c2:	4615      	mov	r5, r2
 80098c4:	460c      	mov	r4, r1
 80098c6:	b921      	cbnz	r1, 80098d2 <_realloc_r+0x16>
 80098c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098cc:	4611      	mov	r1, r2
 80098ce:	f7ff bc4b 	b.w	8009168 <_malloc_r>
 80098d2:	b92a      	cbnz	r2, 80098e0 <_realloc_r+0x24>
 80098d4:	f7ff fbdc 	bl	8009090 <_free_r>
 80098d8:	2400      	movs	r4, #0
 80098da:	4620      	mov	r0, r4
 80098dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098e0:	f000 f81a 	bl	8009918 <_malloc_usable_size_r>
 80098e4:	4285      	cmp	r5, r0
 80098e6:	4606      	mov	r6, r0
 80098e8:	d802      	bhi.n	80098f0 <_realloc_r+0x34>
 80098ea:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80098ee:	d8f4      	bhi.n	80098da <_realloc_r+0x1e>
 80098f0:	4629      	mov	r1, r5
 80098f2:	4640      	mov	r0, r8
 80098f4:	f7ff fc38 	bl	8009168 <_malloc_r>
 80098f8:	4607      	mov	r7, r0
 80098fa:	2800      	cmp	r0, #0
 80098fc:	d0ec      	beq.n	80098d8 <_realloc_r+0x1c>
 80098fe:	42b5      	cmp	r5, r6
 8009900:	462a      	mov	r2, r5
 8009902:	4621      	mov	r1, r4
 8009904:	bf28      	it	cs
 8009906:	4632      	movcs	r2, r6
 8009908:	f7ff ffca 	bl	80098a0 <memcpy>
 800990c:	4621      	mov	r1, r4
 800990e:	4640      	mov	r0, r8
 8009910:	f7ff fbbe 	bl	8009090 <_free_r>
 8009914:	463c      	mov	r4, r7
 8009916:	e7e0      	b.n	80098da <_realloc_r+0x1e>

08009918 <_malloc_usable_size_r>:
 8009918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800991c:	1f18      	subs	r0, r3, #4
 800991e:	2b00      	cmp	r3, #0
 8009920:	bfbc      	itt	lt
 8009922:	580b      	ldrlt	r3, [r1, r0]
 8009924:	18c0      	addlt	r0, r0, r3
 8009926:	4770      	bx	lr

08009928 <_sbrk>:
 8009928:	4a04      	ldr	r2, [pc, #16]	@ (800993c <_sbrk+0x14>)
 800992a:	6811      	ldr	r1, [r2, #0]
 800992c:	4603      	mov	r3, r0
 800992e:	b909      	cbnz	r1, 8009934 <_sbrk+0xc>
 8009930:	4903      	ldr	r1, [pc, #12]	@ (8009940 <_sbrk+0x18>)
 8009932:	6011      	str	r1, [r2, #0]
 8009934:	6810      	ldr	r0, [r2, #0]
 8009936:	4403      	add	r3, r0
 8009938:	6013      	str	r3, [r2, #0]
 800993a:	4770      	bx	lr
 800993c:	20002338 	.word	0x20002338
 8009940:	20002340 	.word	0x20002340

08009944 <_init>:
 8009944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009946:	bf00      	nop
 8009948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800994a:	bc08      	pop	{r3}
 800994c:	469e      	mov	lr, r3
 800994e:	4770      	bx	lr

08009950 <_fini>:
 8009950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009952:	bf00      	nop
 8009954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009956:	bc08      	pop	{r3}
 8009958:	469e      	mov	lr, r3
 800995a:	4770      	bx	lr
