# RISC-V_Soc_Tape_out_week_1

# Verilog RTL Design and Synthesis â€“ Sky130 Workshop

Welcome, Evaluator.

This repository documents my progress through a 5-day workshop on **RTL Design and Synthesis** using open-source tools like **Icarus Verilog**, **GTKWave**, and **Yosys**. Each day focuses on specific concepts and practical labs related to digital design and synthesis using the Sky130 process.

---

## Weekly Progress Overview

### Day 1: Verilog RTL Design, Simulation & Introduction to Synthesis
- [âœ”ï¸ Week 1 Report](day1/week1/week1_report.md)
- Topics Covered:
  - Verilog RTL design
  - Testbench creation
  - Iverilog simulation
  - GTKWave waveform analysis
  - Introduction to Yosys synthesis
- Tools Used: `Iverilog`, `GTKWave`, `Yosys`

### Day 2: [Pending]
> *Coming soon...*

### Day 3: [Pending]
> *Coming soon...*

### Day 4: [Pending]
> *Coming soon...*

### Day 5: [Pending]
> *Coming soon...*

---

## Tools Used

| Tool        | Purpose                        |
|-------------|--------------------------------|
| Icarus Verilog | Verilog simulation         |
| GTKWave     | Waveform viewing               |
| Yosys       | RTL synthesis to gate-level    |
| Sky130      | Standard cell library          |

---

## ðŸ“‚ Repository Structure

