/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [16:0] _02_;
  wire [8:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [24:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_13z[3] ? celloutsig_1_15z : celloutsig_1_5z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[71]);
  assign celloutsig_1_5z = !(celloutsig_1_2z ? celloutsig_1_4z[17] : _00_);
  assign celloutsig_1_17z = ~(celloutsig_1_5z | celloutsig_1_12z);
  assign celloutsig_0_4z = in_data[95] | celloutsig_0_2z[15];
  assign celloutsig_1_2z = ~(_01_ ^ in_data[153]);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 17'h00000;
    else _02_ <= { in_data[20:7], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  reg [8:0] _11_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _11_ <= 9'h000;
    else _11_ <= celloutsig_1_0z[8:0];
  assign { _03_[8], _01_, _03_[6:1], _00_ } = _11_;
  reg [4:0] _12_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _12_ <= 5'h00;
    else _12_ <= { celloutsig_1_9z[21:18], celloutsig_1_17z };
  assign out_data[132:128] = _12_;
  assign celloutsig_0_0z = in_data[41:38] && in_data[38:35];
  assign celloutsig_1_8z = celloutsig_1_4z[5:0] && celloutsig_1_0z[10:5];
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_7z = celloutsig_1_0z[3] & ~(celloutsig_1_5z);
  assign celloutsig_1_9z = { celloutsig_1_3z[10:7], celloutsig_1_4z, celloutsig_1_8z } % { 1'h1, celloutsig_1_0z[5:1], celloutsig_1_7z, _03_[8], _01_, _03_[6:1], _00_, _03_[8], _01_, _03_[6:1], _00_ };
  assign celloutsig_1_0z = in_data[137:127] | in_data[169:159];
  assign celloutsig_1_15z = & in_data[169:155];
  assign celloutsig_0_6z = in_data[32:27] - _02_[7:2];
  assign celloutsig_1_3z = { celloutsig_1_0z[4:2], _03_[8], _01_, _03_[6:1], _00_, celloutsig_1_2z } - { _01_, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[8:0], celloutsig_1_0z } - { celloutsig_1_3z[4:3], _03_[8], _01_, _03_[6:1], _00_, _03_[8], _01_, _03_[6:1], _00_ };
  assign celloutsig_0_2z = { in_data[95:82], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - in_data[68:52];
  assign celloutsig_0_9z = _02_[12:2] ^ { celloutsig_0_6z[5:2], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_13z = celloutsig_1_3z[3:0] ^ celloutsig_1_9z[19:16];
  assign celloutsig_1_12z = ~((celloutsig_1_2z & celloutsig_1_9z[15]) | celloutsig_1_2z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z & celloutsig_0_1z) | (celloutsig_0_2z[14] & celloutsig_0_0z));
  assign { _03_[7], _03_[0] } = { _01_, _00_ };
  assign { out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
