###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        78358   # Number of WRITE/WRITEP commands
num_reads_done                 =       690175   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       537064   # Number of read row buffer hits
num_read_cmds                  =       690178   # Number of READ/READP commands
num_writes_done                =        78394   # Number of read requests issued
num_write_row_hits             =        45715   # Number of write row buffer hits
num_act_cmds                   =       186538   # Number of ACT commands
num_pre_cmds                   =       186511   # Number of PRE commands
num_ondemand_pres              =       164290   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9403314   # Cyles of rank active rank.0
rank_active_cycles.1           =      9097724   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       596686   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       902276   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       720574   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8404   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3363   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3740   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1435   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1390   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2247   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3550   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1186   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          975   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21745   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           37   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =          119   # Write cmd latency (cycles)
write_latency[80-99]           =          295   # Write cmd latency (cycles)
write_latency[100-119]         =          438   # Write cmd latency (cycles)
write_latency[120-139]         =          815   # Write cmd latency (cycles)
write_latency[140-159]         =         1161   # Write cmd latency (cycles)
write_latency[160-179]         =         1822   # Write cmd latency (cycles)
write_latency[180-199]         =         2458   # Write cmd latency (cycles)
write_latency[200-]            =        71179   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       276190   # Read request latency (cycles)
read_latency[40-59]            =        87471   # Read request latency (cycles)
read_latency[60-79]            =        98065   # Read request latency (cycles)
read_latency[80-99]            =        42938   # Read request latency (cycles)
read_latency[100-119]          =        32096   # Read request latency (cycles)
read_latency[120-139]          =        25715   # Read request latency (cycles)
read_latency[140-159]          =        16992   # Read request latency (cycles)
read_latency[160-179]          =        12994   # Read request latency (cycles)
read_latency[180-199]          =        10602   # Read request latency (cycles)
read_latency[200-]             =        87110   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.91163e+08   # Write energy
read_energy                    =   2.7828e+09   # Read energy
act_energy                     =  5.10368e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.86409e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.33092e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86767e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67698e+09   # Active standby energy rank.1
average_read_latency           =       108.79   # Average read request latency (cycles)
average_interarrival           =      13.0105   # Average request interarrival latency (cycles)
total_energy                   =  1.66531e+10   # Total energy (pJ)
average_power                  =      1665.31   # Average power (mW)
average_bandwidth              =      6.55846   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        82548   # Number of WRITE/WRITEP commands
num_reads_done                 =       755080   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       597151   # Number of read row buffer hits
num_read_cmds                  =       755083   # Number of READ/READP commands
num_writes_done                =        82596   # Number of read requests issued
num_write_row_hits             =        47790   # Number of write row buffer hits
num_act_cmds                   =       193511   # Number of ACT commands
num_pre_cmds                   =       193479   # Number of PRE commands
num_ondemand_pres              =       169386   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9260190   # Cyles of rank active rank.0
rank_active_cycles.1           =      9219418   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       739810   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       780582   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       790945   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7563   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3269   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3640   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1383   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1397   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2220   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3603   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1170   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          974   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21647   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           23   # Write cmd latency (cycles)
write_latency[40-59]           =           41   # Write cmd latency (cycles)
write_latency[60-79]           =          136   # Write cmd latency (cycles)
write_latency[80-99]           =          313   # Write cmd latency (cycles)
write_latency[100-119]         =          521   # Write cmd latency (cycles)
write_latency[120-139]         =          911   # Write cmd latency (cycles)
write_latency[140-159]         =         1223   # Write cmd latency (cycles)
write_latency[160-179]         =         1729   # Write cmd latency (cycles)
write_latency[180-199]         =         2253   # Write cmd latency (cycles)
write_latency[200-]            =        75398   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       282584   # Read request latency (cycles)
read_latency[40-59]            =        98104   # Read request latency (cycles)
read_latency[60-79]            =       104767   # Read request latency (cycles)
read_latency[80-99]            =        49875   # Read request latency (cycles)
read_latency[100-119]          =        36609   # Read request latency (cycles)
read_latency[120-139]          =        29095   # Read request latency (cycles)
read_latency[140-159]          =        19787   # Read request latency (cycles)
read_latency[160-179]          =        15661   # Read request latency (cycles)
read_latency[180-199]          =        12188   # Read request latency (cycles)
read_latency[200-]             =       106407   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.1208e+08   # Write energy
read_energy                    =  3.04449e+09   # Read energy
act_energy                     =  5.29446e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.55109e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74679e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77836e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75292e+09   # Active standby energy rank.1
average_read_latency           =      119.402   # Average read request latency (cycles)
average_interarrival           =      11.9359   # Average request interarrival latency (cycles)
total_energy                   =  1.69517e+10   # Total energy (pJ)
average_power                  =      1695.17   # Average power (mW)
average_bandwidth              =      7.14817   # Average bandwidth
