 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:16:47 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: operand_a[22]
              (input port clocked by clk)
  Endpoint: product[40]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mitchell_multiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_a[22] (in)                       0.00       0.00 f
  U499/ZN (NOR2_X1)                        0.06       0.06 r
  U512/ZN (NAND2_X1)                       0.04       0.10 f
  U389/ZN (AND2_X1)                        0.05       0.14 f
  U465/Z (BUF_X1)                          0.04       0.18 f
  U545/ZN (OAI22_X1)                       0.05       0.24 r
  U546/ZN (OR2_X1)                         0.05       0.29 r
  U695/ZN (INV_X1)                         0.03       0.31 f
  U696/ZN (NOR2_X1)                        0.05       0.36 r
  U355/ZN (AOI22_X2)                       0.05       0.42 f
  U733/ZN (NAND2_X1)                       0.04       0.46 r
  U734/ZN (AND2_X1)                        0.04       0.50 r
  U739/ZN (NAND4_X1)                       0.04       0.54 f
  U740/ZN (OAI211_X1)                      0.04       0.58 r
  U743/ZN (AND2_X1)                        0.04       0.62 r
  product[40] (out)                        0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.62


1
