Script started on 2023-11-25 13:32:56+00:00 [TERM="xterm-256color" TTY="/dev/pts/101" COLUMNS="80" LINES="24"]
[?2004h]0;azafeer@compute: ~/Desktop/test/pulp-master/fpgaazafeer@compute:~/Desktop/test/pulp-master/fpga$ make zcu102clean_zcu102[6Pzcu102
[?2004lmake -C pulp all BOARD=zcu102
make[1]: Entering directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp'
Setting environment variables for zcu102 board
FC_CLK_PERIOD_NS=100
CL_CLK_PERIOD_NS=100
PER_CLK_PERIOD_NS=100
make -C ips/xilinx_clk_mngr all BOARD=zcu102
make[2]: Entering directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr'
Setting environment variables for zcu102 board
FC_CLK_PERIOD_NS=100
CL_CLK_PERIOD_NS=100
PER_CLK_PERIOD_NS=100
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr'
make -C ips/xilinx_slow_clk_mngr all BOARD=zcu102
make[2]: Entering directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr'
Setting environment variables for zcu102 board
FC_CLK_PERIOD_NS=100
CL_CLK_PERIOD_NS=100
PER_CLK_PERIOD_NS=100
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr'
vivado -mode batch -source tcl/run.tcl

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tcl/run.tcl
# source tcl/common.tcl
## if [info exists ::env(BOARD)] {
##     set BOARD $::env(BOARD)
## } else {
##     puts "BOARD is not defined. Please include 'fpga-settings.mk' in your Makefile to setup necessary environment variables."
##     exit
## }
## if [info exists ::env(XILINX_BOARD)] {
##     set XILINX_BOARD $::env(XILINX_BOARD)
## }
## set partNumber $::env(XILINX_PART)
## set_msg_config -id {[Synth 8-3352]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-350]}          -new_severity "critical warning"
## set_msg_config -id {[Synth 8-2490]}         -new_severity "warning"
## set_msg_config -id {[Synth 8-2306]}         -new_severity "info"
## set_msg_config -id {[Synth 8-3331]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-3332]}         -new_severity "info"
## set_msg_config -id {[Synth 8-2715]}         -new_severity "error"
## set_msg_config -id {[Opt 31-35]}            -new_severity "info"
## set_msg_config -id {[Opt 31-32]}            -new_severity "info"
## set_msg_config -id {[Shape Builder 18-119]} -new_severity "warning"
## set_msg_config -id {[Filemgmt 20-742]}      -new_severity "error"
## set CPUS [exec getconf _NPROCESSORS_ONLN]
## if { ![info exists CPUS] } {
##   set CPUS 4
## }
# set PROJECT pulp-$BOARD
# set RTL ../../../rtl
# set CONSTRS constraints
# set FPGA_RTL rtl
# set FPGA_IPS ips
# create_project $PROJECT . -force -part $::env(XILINX_PART)
ERROR: [Project 1-161] Failed to remove the directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs'. The directory might be in use by some other process.
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 13:33:16 2023...
make[1]: *** [Makefile:13: all] Error 1
make[1]: Leaving directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp'
make: *** [Makefile:12: zcu102] Error 2
[?2004h]0;azafeer@compute: ~/Desktop/test/pulp-master/fpgaazafeer@compute:~/Desktop/test/pulp-master/fpga$ make zcu102
[?2004lmake -C pulp all BOARD=zcu102
make[1]: Entering directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp'
Setting environment variables for zcu102 board
FC_CLK_PERIOD_NS=100
CL_CLK_PERIOD_NS=100
PER_CLK_PERIOD_NS=100
make -C ips/xilinx_clk_mngr all BOARD=zcu102
make[2]: Entering directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr'
Setting environment variables for zcu102 board
FC_CLK_PERIOD_NS=100
CL_CLK_PERIOD_NS=100
PER_CLK_PERIOD_NS=100
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr'
make -C ips/xilinx_slow_clk_mngr all BOARD=zcu102
make[2]: Entering directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr'
Setting environment variables for zcu102 board
FC_CLK_PERIOD_NS=100
CL_CLK_PERIOD_NS=100
PER_CLK_PERIOD_NS=100
make[2]: Nothing to be done for 'all'.
make[2]: Leaving directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr'
vivado -mode batch -source tcl/run.tcl

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tcl/run.tcl
# source tcl/common.tcl
## if [info exists ::env(BOARD)] {
##     set BOARD $::env(BOARD)
## } else {
##     puts "BOARD is not defined. Please include 'fpga-settings.mk' in your Makefile to setup necessary environment variables."
##     exit
## }
## if [info exists ::env(XILINX_BOARD)] {
##     set XILINX_BOARD $::env(XILINX_BOARD)
## }
## set partNumber $::env(XILINX_PART)
## set_msg_config -id {[Synth 8-3352]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-350]}          -new_severity "critical warning"
## set_msg_config -id {[Synth 8-2490]}         -new_severity "warning"
## set_msg_config -id {[Synth 8-2306]}         -new_severity "info"
## set_msg_config -id {[Synth 8-3331]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-3332]}         -new_severity "info"
## set_msg_config -id {[Synth 8-2715]}         -new_severity "error"
## set_msg_config -id {[Opt 31-35]}            -new_severity "info"
## set_msg_config -id {[Opt 31-32]}            -new_severity "info"
## set_msg_config -id {[Shape Builder 18-119]} -new_severity "warning"
## set_msg_config -id {[Filemgmt 20-742]}      -new_severity "error"
## set CPUS [exec getconf _NPROCESSORS_ONLN]
## if { ![info exists CPUS] } {
##   set CPUS 4
## }
# set PROJECT pulp-$BOARD
# set RTL ../../../rtl
# set CONSTRS constraints
# set FPGA_RTL rtl
# set FPGA_IPS ips
# create_project $PROJECT . -force -part $::env(XILINX_PART)
# set_property board_part $XILINX_BOARD [current_project]
# source tcl/add_sources.tcl
## if {[info exists ::env(IPAPPROX)] && $::env(IPAPPROX) == 1 } {
##     # set up includes
##     source ../pulp/tcl/generated/ips_inc_dirs.tcl
##     set_property include_dirs $INCLUDE_DIRS [current_fileset]
##     set_property include_dirs $INCLUDE_DIRS [current_fileset -simset]
## 
##     # setup and add IP source files
##     source ../pulp/tcl/generated/ips_src_files.tcl
##     source ../pulp/tcl/generated/ips_add_files.tcl
## 
##     # setup and add RTL source files
##     source ../pulp/tcl/generated/rtl_src_files.tcl
##     source ../pulp/tcl/generated/rtl_add_files.tcl
## } else {
##     source ../pulp/tcl/generated/compile.tcl
## }
### set ROOT "/home/azafeer/Desktop/test/pulp-master"
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_clk_xilinx.sv \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/pulp_clock_gating_async.sv \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/cluster_clk_cells.sv \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/pulp_clk_cells.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/binary_to_gray.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cb_filter_pkg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cc_onehot.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cf_math_pkg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/clk_int_div.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/delta_counter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/ecc_pkg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/edge_propagator_tx.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/exp_backoff.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/gray_to_binary.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/isochronous_4phase_handshake.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/isochronous_spill_register.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/lfsr.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/lfsr_16bit.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/lfsr_8bit.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/mv_filter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/onehot_to_bin.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/plru_tree.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/popcount.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/rr_arb_tree.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/rstgen_bypass.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/serial_deglitch.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/shift_reg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_demux.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_filter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_fork.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_intf.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_join.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_mux.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sub_per_hash.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync_wedge.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/unread.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_reset_ctrlr_pkg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_4phase.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/addr_decode.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cb_filter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_2phase.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/counter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/ecc_decode.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/ecc_encode.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/edge_detect.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/lzc.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/max_counter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/rstgen.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_delay.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_fifo.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_fork_dynamic.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_reset_ctrlr.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fall_through_register.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/id_queue.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_to_mem.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_arbiter_flushable.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_register.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_xbar.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray_clearable.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase_clearable.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_arbiter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/stream_omega_net.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/clock_divider_counter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/find_first_one.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/generic_LFSR_8bit.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/generic_fifo.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/prioarbiter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync_wedge.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/rrarbiter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/clock_divider.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/fifo_v2.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/fifo_v1.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/edge_propagator_ack.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/edge_propagator.sv \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/edge_propagator_rx.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-ad7a655d31deb2af/hdl/defs_div_sqrt_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-ad7a655d31deb2af/hdl/iteration_div_sqrt_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-ad7a655d31deb2af/hdl/control_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-ad7a655d31deb2af/hdl/norm_div_sqrt_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-ad7a655d31deb2af/hdl/preprocess_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-ad7a655d31deb2af/hdl/nrbd_nrsc_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-ad7a655d31deb2af/hdl/div_sqrt_top_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-ad7a655d31deb2af/hdl/div_sqrt_mvp_wrapper.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/tcdm_interconnect/addr_dec_resp_mux.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/tcdm_interconnect/amo_shim.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/variable_latency_interconnect/addr_decoder.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/tcdm_interconnect/xbar.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/variable_latency_interconnect/simplex_xbar.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/tcdm_interconnect/clos_net.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/tcdm_interconnect/bfly_net.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/variable_latency_interconnect/full_duplex_xbar.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/tcdm_interconnect/tcdm_interconnect.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/variable_latency_interconnect/variable_latency_bfly_net.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/variable_latency_interconnect/variable_latency_interconnect.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/FanInPrimitive_Req.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/ArbitrationTree.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/MUX2_REQ.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/AddressDecoder_Resp.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/TestAndSet.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/RequestBlock2CH.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/RequestBlock1CH.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/FanInPrimitive_Resp.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/ResponseTree.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/ResponseBlock.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/AddressDecoder_Req.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/XBAR_TCDM.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/XBAR_TCDM_WRAPPER.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/TCDM_PIPE_REQ.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/TCDM_PIPE_RESP.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/grant_mask.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco/priority_Flag_Req.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/AddressDecoder_PE_Req.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/ArbitrationTree_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/RR_Flag_Req_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/MUX2_REQ_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/RequestBlock1CH_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/RequestBlock2CH_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/ResponseBlock_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/ResponseTree_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco/XBAR_PE.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_cast_multi.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_classifier.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_divsqrt_multi.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_opgroup_block.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_opgroup_fmt_slice.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_opgroup_multifmt_slice.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv \
###     $ROOT/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/hwpe_stream_interfaces.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/hwpe_stream_package.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_assign.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_buffer.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_demux_static.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_deserialize.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_fence.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_merge.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_mux_static.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_serialize.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_split.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/fifo/hwpe_stream_fifo_ctrl.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/fifo/hwpe_stream_fifo_scm.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_addressgen.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_addressgen_v2.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_addressgen_v3.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_sink_realign.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_source_realign.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_strbgen.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_streamer_queue.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_assign.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_mux.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_mux_static.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_reorder.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_reorder_static.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/fifo/hwpe_stream_fifo_earlystall.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/fifo/hwpe_stream_fifo_earlystall_sidech.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/fifo/hwpe_stream_fifo_scm_test_wrap.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/fifo/hwpe_stream_fifo_sidech.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/fifo/hwpe_stream_fifo.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_fifo_load_sidech.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_source.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_fifo.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_fifo_load.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/tcdm/hwpe_stream_tcdm_fifo_store.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/streamer/hwpe_stream_sink.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/l2_tcdm_demux.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/lint_2_apb.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/lint_2_axi.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/axi_2_lint/axi64_2_lint32.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/axi_2_lint/axi_read_ctrl.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/axi_2_lint/axi_write_ctrl.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/axi_2_lint/lint64_to_32.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/AddressDecoder_Req_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/ArbitrationTree_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/MUX2_REQ_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/RequestBlock_L2_1CH.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/RequestBlock_L2_2CH.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/ResponseBlock_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/ResponseTree_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/RR_Flag_Req_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_L2/XBAR_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_pkg.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_atop_filter.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_dst.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_src.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cut.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_delayer.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_demux.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_downsizer.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_id_prepend.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_isolate.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_join.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_demux.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_join.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_mailbox.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_mux.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_regs.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_to_apb.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_to_axi.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_modify_address.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_mux.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_serializer.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_err_slv.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_converter.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_multicut.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_to_axi_lite.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_xbar.sv \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/src/axi_xbar.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/axi_slice-4e4299f122d8400c/src/axi_single_slice.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-4e4299f122d8400c/src/axi_ar_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-4e4299f122d8400c/src/axi_aw_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-4e4299f122d8400c/src/axi_b_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-4e4299f122d8400c/src/axi_r_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-4e4299f122d8400c/src/axi_slice.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-4e4299f122d8400c/src/axi_w_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-4e4299f122d8400c/src/axi_slice_wrap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/apu_core_package.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/riscv_defines.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include/riscv_tracer_defines.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu_basic.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu_div.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_ex_stage.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_controller.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_hwloop_regs.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/register_file_test_wrap.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_L0_buffer.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_core.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_apu_disp.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_L0_buffer.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/common/hci_package.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/common/hci_interfaces.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_assign.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_cmd_queue.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_fifo.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_memmap_demux_interl.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_memmap_filter.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_mux_dynamic.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_mux_static.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_r_valid_filter.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_source.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_split.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/interco/hci_log_interconnect.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/interco/hci_log_interconnect_l2.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/interco/hci_new_log_interconnect.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/interco/hci_shallow_interconnect.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/mem/hci_mem_assign.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/core/hci_core_sink.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/interco/hci_hwpe_interconnect.sv \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl/hci_interconnect.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl/hwpe_ctrl_interfaces.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl/hwpe_ctrl_package.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl/hwpe_ctrl_regfile_latch.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl/hwpe_ctrl_seq_mult.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl/hwpe_ctrl_uloop.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl/hwpe_ctrl_regfile_latch_test_wrap.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl/hwpe_ctrl_regfile.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl/hwpe_ctrl_slave.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/Req_Arb_Node_icache_intc.sv \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/Resp_Arb_Node_icache_intc.sv \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/lint_mux.sv \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/DistributedArbitrationNetwork_Req_icache_intc.sv \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/DistributedArbitrationNetwork_Resp_icache_intc.sv \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/RoutingBlock_Req_icache_intc.sv \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/RoutingBlock_2ch_Req_icache_intc.sv \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/RoutingBlock_Resp_icache_intc.sv \
###     $ROOT/.bender/git/checkouts/icache-intc-442aeb937a2acea0/icache_intc.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1r_1w_all.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1r_1w_be.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1r_1w.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1r_1w_1row.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1r_1w_raw.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1w_multi_port_read.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1w_64b_multi_port_read_32b.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1w_64b_1r_32b.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_2r_1w_asymm.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_2r_1w_asymm_test_wrap.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_2r_2w.sv \
###     $ROOT/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_3r_2w.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_clk_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_event_counter.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_generic_fifo.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_shiftreg.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_apb_if.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_clk_div_cnt.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_ctrl.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_dc_fifo.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_ch_addrgen.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_tx_fifo.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_tx_fifo_dc.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_tx_fifo_mark.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_clkgen.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_tx_channels.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_rx_channels.sv \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_core.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_axi_module.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_lint_biu.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_lint_module.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_crc32.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_or1k_biu.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_or1k_module.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_or1k_status_reg.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_top.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/bytefifo.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/syncflop.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/syncreg.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_tap_top.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adv_dbg_if.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_axionly_top.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_lintonly_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb2per-d066b0686e04a03e/apb2per.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/adv_timer_apb_if.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/comparator.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/input_stage.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/lut_4x4.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/out_filter.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/prescaler.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/timer_cntrl.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/up_down_counter.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/timer_module.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/apb_adv_timer.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv \
###     $ROOT/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv \
###     $ROOT/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_to_fll.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_interrupt_cntrl-dd2e5ce27b208df0/apb_interrupt_cntrl.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_node-38396597780c7975/src/apb_node.sv \
###     $ROOT/.bender/git/checkouts/apb_node-38396597780c7975/src/apb_node_wrap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_busy_unit.sv \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_rd_channel.sv \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem.sv \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_tcdm_rd_if.sv \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_tcdm_synch.sv \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_tcdm_unit.sv \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_tcdm_wr_if.sv \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_trans_unit.sv \
###     $ROOT/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_wr_channel.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/axi2per-73355017779c4307/axi2per_req_channel.sv \
###     $ROOT/.bender/git/checkouts/axi2per-73355017779c4307/axi2per_res_channel.sv \
###     $ROOT/.bender/git/checkouts/axi2per-73355017779c4307/axi2per.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/cluster_control_unit/cluster_control_unit.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/HW_barrier_logic.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/event_unit_arbiter.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/event_unit_mux.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/event_unit_sm.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/interrupt_mask.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/HW_barrier.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/event_unit_input.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/event_unit.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/icache_ctrl_unit.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/mp_icache_ctrl_unit.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/new_icache_ctrl_unit.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/pri_icache_ctrl_unit.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/sp_icache_ctrl_unit.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/mmu_config_unit/mmu_config_unit.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/perf_counters_unit/perf_counters_unit.sv \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/tcdm_pipe_unit/tcdm_pipe_unit.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_dispatch.sv \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_mutex_unit.sv \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/interc_sw_evt_trig.sv \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/periph_FIFO_id.sv \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/soc_periph_fifo.sv \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_interface_mux.sv \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fp_iter_divsqrt_msv_wrapper_2_STAGE.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/AddressDecoder_Resp_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/FanInPrimitive_Req_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/FanInPrimitive_Resp_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/FPU_clock_gating.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/fpu_demux.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/LFSR_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/optimal_alloc.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/RR_Flag_Req_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/AddressDecoder_Req_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/ArbitrationTree_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/RequestBlock_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/ResponseTree_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/ResponseBlock_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/XBAR_FPU.sv \
###     $ROOT/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/shared_fpu_cluster.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/CTRL_UNIT/hier_icache_ctrl_unit.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/ram_ws_rs_data_scm.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/ram_ws_rs_tag_scm.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/RefillTracker_4.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/REP_buffer_4.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache_controller.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/refill_arbiter.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/register_file_1w_multi_port_read.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/CTRL_UNIT/hier_icache_ctrl_unit_wrap.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/AXI4_REFILL_Resp_Deserializer.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/register_file_1w_multi_port_read_test_wrap.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv \
###     $ROOT/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/TOP/icache_hier_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hwpe-datamover-example-a9b2d6689c13b9f9/rtl/datamover_engine.sv \
###     $ROOT/.bender/git/checkouts/hwpe-datamover-example-a9b2d6689c13b9f9/rtl/datamover_package.sv \
###     $ROOT/.bender/git/checkouts/hwpe-datamover-example-a9b2d6689c13b9f9/rtl/datamover_streamer.sv \
###     $ROOT/.bender/git/checkouts/hwpe-datamover-example-a9b2d6689c13b9f9/rtl/datamover_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_package.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_engine.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_fsm.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_streamer.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_ctrl.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_top.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/wrap/mac_top_wrap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_register_file_latch.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_register_file_fpga.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_pkg.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_alu.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_compressed_decoder.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_controller.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_counter.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_csr.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_decoder.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_fetch_fifo.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_load_store_unit.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_multdiv_fast.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_multdiv_slow.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_pmp.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_wb_stage.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_cs_registers.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_ex_block.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_id_stage.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_prefetch_buffer.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_if_stage.sv \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_core.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/icache_mp_128_pf-39146432607e09be/RTL/icache_bank_mp_128.sv \
###     $ROOT/.bender/git/checkouts/icache_mp_128_pf-39146432607e09be/RTL/icache_bank_mp_PF.sv \
###     $ROOT/.bender/git/checkouts/icache_mp_128_pf-39146432607e09be/RTL/merge_refill_cam_128_16.sv \
###     $ROOT/.bender/git/checkouts/icache_mp_128_pf-39146432607e09be/RTL/pf_miss_mux.sv \
###     $ROOT/.bender/git/checkouts/icache_mp_128_pf-39146432607e09be/RTL/prefetcher_if.sv \
###     $ROOT/.bender/git/checkouts/icache_mp_128_pf-39146432607e09be/RTL/central_controller_128.sv \
###     $ROOT/.bender/git/checkouts/icache_mp_128_pf-39146432607e09be/RTL/cache_controller_to_axi_128_PF.sv \
###     $ROOT/.bender/git/checkouts/icache_mp_128_pf-39146432607e09be/RTL/icache_top_mp_128_PF.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/bscell.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/jtag_axi_wrap.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/jtag_enable.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/jtag_enable_synch.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/jtagreg.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/jtag_rst_synch.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/jtag_sync.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/tap_top.v \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/misc/mchan_arbiter.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/misc/mchan_arb_primitive.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/misc/mchan_rr_flag_req.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_fsm.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_if.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_unit.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_allocator.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_queue.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_arbiter_wrap.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_unpack.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/twd_trans_queue.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/twd_trans_splitter.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_ar_buffer.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_aw_buffer.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_b_buffer.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_buffer.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_opc_buf.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_r_buffer.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_rx_if.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_tid_gen.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_tx_if.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_unit.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ext_unit/ext_w_buffer.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/tcdm_unit/tcdm_cmd_unpack.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/tcdm_unit/tcdm_rx_if.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/tcdm_unit/tcdm_synch.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/tcdm_unit/tcdm_tx_if.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/tcdm_unit/tcdm_unit.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/trans_unit/trans_aligner.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/trans_unit/trans_buffers.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/trans_unit/trans_unit.sv \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/top/mchan.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/per2axi-09e2f0897050514a/src/per2axi_busy_unit.sv \
###     $ROOT/.bender/git/checkouts/per2axi-09e2f0897050514a/src/per2axi_req_channel.sv \
###     $ROOT/.bender/git/checkouts/per2axi-09e2f0897050514a/src/per2axi_res_channel.sv \
###     $ROOT/.bender/git/checkouts/per2axi-09e2f0897050514a/src/per2axi.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/reg_intf.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/apb_to_reg.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/axi_to_reg.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/periph_to_reg.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/reg_cdc.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/reg_demux.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/reg_mux.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/reg_to_mem.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/reg_uniform.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/vendor/lowrisc_opentitan/src/prim_subreg.sv \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/axi_lite_to_reg.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_pkg.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/debug_rom/debug_rom.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/debug_rom/debug_rom_one_scratch.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_mem.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_top.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_obi_top.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dmi_cdc.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dmi_jtag.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dmi_jtag_tap.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_sba.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/timer_unit_counter.sv \
###     $ROOT/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/timer_unit_counter_presc.sv \
###     $ROOT/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/apb_timer_unit.sv \
###     $ROOT/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/timer_unit.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_camera-86b8118519db0f98/rtl/camera_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_camera-86b8118519db0f98/rtl/camera_if.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_external_per-3d0c2cf4ffbe1df6/rtl/udma_external_per_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_external_per-3d0c2cf4ffbe1df6/rtl/udma_traffic_gen_rx.sv \
###     $ROOT/.bender/git/checkouts/udma_external_per-3d0c2cf4ffbe1df6/rtl/udma_traffic_gen_tx.sv \
###     $ROOT/.bender/git/checkouts/udma_external_per-3d0c2cf4ffbe1df6/rtl/udma_external_per_top.sv \
###     $ROOT/.bender/git/checkouts/udma_external_per-3d0c2cf4ffbe1df6/rtl/udma_external_per_wrapper.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_bincu.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_rx_dataout.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_tx_datafetch.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/cdc_fifo_gray_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/graycode_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/clock_diff_out.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/clk_gen_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/onehot_to_bin_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/ddr_out.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_delay_line.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/read_clk_rwds.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/cmd_addr_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/ddr_in.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_reg_if_common.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_rxbuffer.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_txbuffer.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyperbus_mulid.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_unpack.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_cfg_outbuff.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_mux_generic.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_twd_trans_spliter.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_rr_flag_req.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_arbiter.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_arb_primitive.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/io_generic_fifo_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_dc_fifo_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_token_ring_fifo_din_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_token_ring_fifo_dout_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_token_ring_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_data_buffer_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_full_detector_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_synchronizer_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_cmd_queue.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_busy.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_busy_phy.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv \
###     $ROOT/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_control.sv \
###     $ROOT/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_top.sv \
### ]
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/cic_comb.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/cic_integrator.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_clk_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_rx_channel.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_tx_channel.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_ws_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/cic_top.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_clkws_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/pdm_top.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_txrx.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_ctrl.sv \
###     $ROOT/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_txrx.sv \
###     $ROOT/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_crc16.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_crc7.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/udma_sdio_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_cmd.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_data.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/udma_sdio_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_rx.sv \
###     $ROOT/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_tx.sv \
###     $ROOT/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/packages/pulp_cluster_package.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/axi2mem_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/axi2per_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_clock_gate.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_event_map.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_timer_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/dmac_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/hwpe_subsystem.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/instr_width_converter.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/per2axi_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/periph_demux.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/per_demux_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/periph_FIFO.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/tcdm_banks_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/xbar_pe_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_interconnect_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_peripherals.sv \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/core_demux.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/core_region.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/pulp_cluster.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pkg_soc_interconnect.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/axi64_2_lint32_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/lint_2_axi_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/contiguous_crossbar.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/interleaved_crossbar.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/tcdm_demux.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/boot_rom.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/l2_ram_multi_bank.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/lint_jtag_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/periph_bus_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_clk_rst_gen.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_event_arbiter.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_event_generator.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_event_queue.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/tcdm_error_slave.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_peripherals.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/fc/fc_demux.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/fc/fc_subsystem.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/fc/fc_hwpe.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/apb_clkdiv.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/apb_soc_ctrl.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/memory_models.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/glitch_free_clk_mux.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/scm_2048x32.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/scm_512x32.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/tcdm_arbiter_2x1.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/obi_pulp_adapter.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/fpga/pulp/rtl/fpga_clk_gen.sv \
###     $ROOT/fpga/pulp/rtl/fpga_slow_clk_gen.sv \
###     $ROOT/fpga/pulp/rtl/fpga_bootrom.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/pulp/cluster_domain.sv \
###     $ROOT/rtl/pulp/jtag_tap_top.sv \
###     $ROOT/rtl/pulp/pad_control.sv \
###     $ROOT/rtl/pulp/pad_frame.sv \
###     $ROOT/rtl/pulp/rtc_clock.sv \
###     $ROOT/rtl/pulp/rtc_date.sv \
###     $ROOT/rtl/pulp/soc_domain.sv \
###     $ROOT/rtl/pulp/safe_domain.sv \
###     $ROOT/rtl/pulp/pulp.sv \
### ]
### set_property include_dirs [list \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/include \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/include \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/vendor/lowrisc_ip/ip/prim/rtl \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/include \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/include \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/include \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl \
###     $ROOT/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl \
###     $ROOT/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl \
###     $ROOT/rtl/includes \
### ] [current_fileset]
### set_property include_dirs [list \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl \
###     $ROOT/.bender/git/checkouts/axi-d42e23417b564294/include \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco \
###     $ROOT/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/event_unit/include \
###     $ROOT/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include \
###     $ROOT/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include \
###     $ROOT/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl \
###     $ROOT/.bender/git/checkouts/hci-fdec9f801a620ca3/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-aaea72c1bd54a7f4/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl \
###     $ROOT/.bender/git/checkouts/ibex-71db63ed1d9e7444/vendor/lowrisc_ip/ip/prim/rtl \
###     $ROOT/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/include \
###     $ROOT/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/include \
###     $ROOT/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/include \
###     $ROOT/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl \
###     $ROOT/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl \
###     $ROOT/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl \
###     $ROOT/rtl/includes \
### ] [current_fileset -simset]
### set_property verilog_define [list \
###     TARGET_FPGA \
###     TARGET_SYNTHESIS \
###     TARGET_VIVADO \
###     TARGET_XILINX \
### ] [current_fileset]
### set_property verilog_define [list \
###     TARGET_FPGA \
###     TARGET_SYNTHESIS \
###     TARGET_VIVADO \
###     TARGET_XILINX \
### ] [current_fileset -simset]
# set DEFINES "FPGA_TARGET_XILINX=1 TARGET_FPGA=1 TARGET_XILINX=1 PULP_FPGA_EMUL=1 AXI4_XCHECK_OFF=1"
# if { $BOARD == "zcu102" } {
#     set DEFINES "$DEFINES zcu102=1"
# }
# set_property verilog_define $DEFINES [current_fileset]
# if [info exists ::env(FC_CLK_PERIOD_NS)] {
#     set FC_CLK_PERIOD_NS $::env(FC_CLK_PERIOD_NS)
# } else {
#     set FC_CLK_PERIOD_NS 10.000
# }
# set CLK_HALFPERIOD_NS [expr ${FC_CLK_PERIOD_NS} / 2.0]
# add_files -norecurse ../pulp-$BOARD/rtl/xilinx_pulp.v
# read_ip $FPGA_IPS/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2019.2/data/ip'.
read_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.070 ; gain = 19.875 ; free physical = 44458 ; free virtual = 102542
# read_ip $FPGA_IPS/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xci
# set_property top xilinx_pulp [current_fileset];
# update_compile_order -fileset sources_1
update_compile_order: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.984 ; gain = 25.914 ; free physical = 44457 ; free virtual = 102541
# add_files -fileset constrs_1 -norecurse ../pulp-$BOARD/$CONSTRS/$BOARD.xdc
# auto_detect_xpm
auto_detect_xpm: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1561.098 ; gain = 2.113 ; free physical = 44437 ; free virtual = 102522
# synth_design -rtl -name rtl_1 -gated_clock_conversion on -sfcu;
Command: synth_design -rtl -name rtl_1 -gated_clock_conversion on -sfcu
Starting synth_design
Using part: xczu9eg-ffvb1156-2-e
Top: xilinx_pulp
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/apb_soc_ctrl.sv:137]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:61]
WARNING: [Synth 8-1921] elaboration system task warning violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:63]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:66]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:68]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_merge with formal parameter declaration list [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_merge.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_split with formal parameter declaration list [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_split.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_split with formal parameter declaration list [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_split.sv:63]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/interleaved_crossbar.sv:48]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:252]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:253]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:254]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/pulp_cluster.sv:243]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:427]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:429]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:431]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:433]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:435]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:488]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:490]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:492]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:494]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:496]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_peripherals.sv:506]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:165]
WARNING: [Synth 8-1921] elaboration system task warning violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_dc_fifo.sv:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2478.051 ; gain = 13.938 ; free physical = 43490 ; free virtual = 101581
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_pulp' [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:22]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
INFO: [Synth 8-6157] synthesizing module 'pulp' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pulp.sv:14]
	Parameter CORE_TYPE_FC bound to: 0 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter USE_HWPE_CL bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_CLUSTER_SOC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_SOC_CLUSTER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_SOC_CLUSTER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_CLUSTER_SOC_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_CLUSTER_SOC_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_SOC_CLUSTER_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXI_CLUSTER_SOC_AW_WIDTH bound to: 80 - type: integer 
	Parameter AXI_CLUSTER_SOC_W_WIDTH bound to: 79 - type: integer 
	Parameter AXI_CLUSTER_SOC_R_WIDTH bound to: 80 - type: integer 
	Parameter AXI_CLUSTER_SOC_B_WIDTH bound to: 15 - type: integer 
	Parameter AXI_CLUSTER_SOC_AR_WIDTH bound to: 74 - type: integer 
	Parameter AXI_SOC_CLUSTER_AW_WIDTH bound to: 78 - type: integer 
	Parameter AXI_SOC_CLUSTER_W_WIDTH bound to: 43 - type: integer 
	Parameter AXI_SOC_CLUSTER_R_WIDTH bound to: 46 - type: integer 
	Parameter AXI_SOC_CLUSTER_B_WIDTH bound to: 13 - type: integer 
	Parameter AXI_SOC_CLUSTER_AR_WIDTH bound to: 72 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter EVENT_WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter CVP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CVP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pad_frame' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pad_functional_pu' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:31]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'pad_functional_pu' (3#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:31]
INFO: [Synth 8-6157] synthesizing module 'pad_functional_pd' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'pad_functional_pd' (4#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:12]
WARNING: [Synth 8-3848] Net in_gpios_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:159]
WARNING: [Synth 8-3848] Net in_i2c1_sda_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:160]
WARNING: [Synth 8-3848] Net in_i2c1_scl_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:161]
WARNING: [Synth 8-3848] Net in_hyper_dq1_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:170]
WARNING: [Synth 8-3848] Net bootsel_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'pad_frame' (5#1) [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:12]
INFO: [Synth 8-6157] synthesizing module 'safe_domain' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/safe_domain.sv:12]
	Parameter FLL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter FLL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pad_control' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:16]
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'pad_control' (6#1) [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpga_slow_clk_gen' [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/rtl/fpga_slow_clk_gen.sv:24]
	Parameter CLK_DIV_VALUE bound to: 256 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_slow_clk_mngr' [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/.Xil/Vivado-1286291-compute/realtime/xilinx_slow_clk_mngr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_slow_clk_mngr' (7#1) [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/.Xil/Vivado-1286291-compute/realtime/xilinx_slow_clk_mngr_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (8#1) [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'fpga_slow_clk_gen' (9#1) [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/rtl/fpga_slow_clk_gen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'safe_domain' (10#1) [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/safe_domain.sv:12]
INFO: [Synth 8-6157] synthesizing module 'soc_domain' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/soc_domain.sv:13]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter NB_CL_CORES bound to: 8 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 7 - type: integer 
	Parameter AXI_ID_INT_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_IN_WIDTH bound to: 8 - type: integer 
	Parameter AXI_STRB_OUT_WIDTH bound to: 4 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 80 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 15 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 74 - type: integer 
	Parameter C2S_R_WIDTH bound to: 80 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pulp_soc' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:16]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter USE_CLUSTER_EVENT bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 7 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH_IN bound to: 8 - type: integer 
	Parameter AXI_STRB_WIDTH_OUT bound to: 4 - type: integer 
	Parameter CDC_FIFOS_LOG_DEPTH bound to: 3 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NGPIO bound to: 32 - type: integer 
	Parameter NPAD bound to: 64 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
	Parameter NBIT_PADMUX bound to: 2 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 80 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_R_WIDTH bound to: 80 - type: integer 
	Parameter C2S_B_WIDTH bound to: 15 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 74 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter NB_L2_BANKS bound to: 4 - type: integer 
	Parameter L2_BANK_SIZE bound to: 32768 - type: integer 
	Parameter L2_MEM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter NB_L2_BANKS_PRI bound to: 2 - type: integer 
	Parameter ROM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter FC_CORE_CLUSTER_ID bound to: 6'b011111 
	Parameter CL_CORE_CLUSTER_ID bound to: 6'b000000 
	Parameter FC_CORE_CORE_ID bound to: 4'b0000 
	Parameter FC_CORE_MHARTID bound to: 11'b01111100000 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter SELECTABLE_HARTS bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter RI5CY_HARTINFO[zero1] bound to: 8'b00000000 
	Parameter RI5CY_HARTINFO[nscratch] bound to: 4'b0010 
	Parameter RI5CY_HARTINFO[zero0] bound to: 3'b000 
	Parameter RI5CY_HARTINFO[dataaccess] bound to: 1'b1 
	Parameter RI5CY_HARTINFO[datasize] bound to: 4'b0010 
	Parameter RI5CY_HARTINFO[dataaddr] bound to: 12'b001110000000 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_soc_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:379]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_per_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:381]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_cluster_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:383]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_dst' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_dst.sv:26]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'sync' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv:25]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'sync' (11#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/gray_to_binary.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (12#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/gray_to_binary.sv:15]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/binary_to_gray.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (13#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/binary_to_gray.sv:15]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (14#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (15#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (16#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (16#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (16#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (16#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_dst' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_dst.sv:26]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_src' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_src.sv:26]
	Parameter LogDepth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized2' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized2' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized2' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized2' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized3' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized3' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized3' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized3' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_src' (19#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_src.sv:26]
INFO: [Synth 8-6157] synthesizing module 'l2_ram_multi_bank' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/l2_ram_multi_bank.sv:13]
	Parameter NB_BANKS bound to: 4 - type: integer 
	Parameter BANK_SIZE_INTL_SRAM bound to: 32768 - type: integer 
	Parameter BANK_SIZE_PRI0 bound to: 32'b00000000000000000010000000000000 
	Parameter BANK_SIZE_PRI1 bound to: 32'b00000000000000000010000000000000 
	Parameter INTL_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter PRI0_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter PRI1_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001101 
INFO: [Synth 8-6157] synthesizing module 'tc_sram' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32768 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001111 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000100000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 1048576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 1048576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32768 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (20#1) [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (21#1) [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram' (22#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-6157] synthesizing module 'tc_sram__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32'b00000000000000000010000000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001101 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000001000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized0' [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 8192 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (22#1) [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized0' (22#1) [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram__parameterized0' (22#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'l2_ram_multi_bank' (23#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/l2_ram_multi_bank.sv:13]
INFO: [Synth 8-6157] synthesizing module 'boot_rom' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/boot_rom.sv:14]
	Parameter ROM_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_bootrom' [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/rtl/fpga_bootrom.sv:24]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_bootrom' (24#1) [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/rtl/fpga_bootrom.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'boot_rom' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/boot_rom.sv:14]
INFO: [Synth 8-6157] synthesizing module 'soc_peripherals' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_peripherals.sv:13]
	Parameter MEM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_CLUSTERS bound to: 1 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter NGPIO bound to: 32 - type: integer 
	Parameter NPAD bound to: 64 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
	Parameter NBIT_PADMUX bound to: 2 - type: integer 
	Parameter N_UART bound to: 1 - type: integer 
	Parameter N_SPI bound to: 1 - type: integer 
	Parameter N_I2C bound to: 2 - type: integer 
	Parameter UDMA_EVENTS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pulp_sync_wedge' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync_wedge.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pulp_sync' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync.sv:13]
	Parameter STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulp_sync' (26#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_gating' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/pulp_clk_cells.sv:38]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_gating' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_clk_xilinx.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_gating' (27#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_clk_xilinx.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_gating' (28#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/pulp_clk_cells.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'pulp_sync_wedge' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync_wedge.sv:13]
INFO: [Synth 8-6157] synthesizing module 'periph_bus_wrap' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/periph_bus_wrap.sv:14]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter NB_MASTER bound to: 11 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 11 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_node' (30#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_node-38396597780c7975/src/apb_node.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'apb_node_wrap' (31#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_node-38396597780c7975/src/apb_node_wrap.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'periph_bus_wrap' (32#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/periph_bus_wrap.sv:14]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'apb_fll_if' (33#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv:11]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PAD_NUM bound to: 32 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:276]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_dir_reg' and it is trimmed from '64' to '32' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:258]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_out_reg' and it is trimmed from '64' to '32' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:259]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_inten_reg' and it is trimmed from '64' to '32' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:260]
WARNING: [Synth 8-3936] Found unconnected internal register 's_clk_en_reg' and it is trimmed from '16' to '8' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:181]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_en_reg' and it is trimmed from '64' to '32' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:261]
INFO: [Synth 8-6155] done synthesizing module 'apb_gpio' (34#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:41]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter CAM_DATA_WIDTH bound to: 8 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_SPI bound to: 1 - type: integer 
	Parameter N_UART bound to: 1 - type: integer 
	Parameter N_I2C bound to: 2 - type: integer 
	Parameter N_HYPER bound to: 1 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter N_I2S bound to: 1 - type: integer 
	Parameter N_CAM bound to: 1 - type: integer 
	Parameter N_CSI2 bound to: 0 - type: integer 
	Parameter N_SDIO bound to: 1 - type: integer 
	Parameter N_JTAG bound to: 0 - type: integer 
	Parameter N_MRAM bound to: 0 - type: integer 
	Parameter N_FILTER bound to: 1 - type: integer 
	Parameter N_CH_HYPER bound to: 8 - type: integer 
	Parameter N_FPGA bound to: 0 - type: integer 
	Parameter N_EXT_PER bound to: 0 - type: integer 
	Parameter N_RX_CHANNELS bound to: 16 - type: integer 
	Parameter N_TX_CHANNELS bound to: 18 - type: integer 
	Parameter N_RX_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter N_TX_EXT_CHANNELS bound to: 2 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
	Parameter CH_ID_TX_UART bound to: 0 - type: integer 
	Parameter CH_ID_TX_SPIM bound to: 1 - type: integer 
	Parameter CH_ID_CMD_SPIM bound to: 2 - type: integer 
	Parameter CH_ID_TX_I2C bound to: 3 - type: integer 
	Parameter CH_ID_CMD_I2C bound to: 5 - type: integer 
	Parameter CH_ID_TX_SDIO bound to: 7 - type: integer 
	Parameter CH_ID_TX_I2S bound to: 8 - type: integer 
	Parameter CH_ID_TX_CAM bound to: 9 - type: integer 
	Parameter CH_ID_TX_HYPER bound to: 10 - type: integer 
	Parameter CH_ID_TX_EXT_PER bound to: 19 - type: integer 
	Parameter CH_ID_RX_UART bound to: 0 - type: integer 
	Parameter CH_ID_RX_SPIM bound to: 1 - type: integer 
	Parameter CH_ID_RX_I2C bound to: 2 - type: integer 
	Parameter CH_ID_RX_SDIO bound to: 4 - type: integer 
	Parameter CH_ID_RX_I2S bound to: 5 - type: integer 
	Parameter CH_ID_RX_CAM bound to: 6 - type: integer 
	Parameter CH_ID_RX_HYPER bound to: 7 - type: integer 
	Parameter CH_ID_RX_EXT_PER bound to: 16 - type: integer 
	Parameter STREAM_ID_FILTER bound to: 0 - type: integer 
	Parameter CH_ID_EXT_TX_FILTER bound to: 0 - type: integer 
	Parameter CH_ID_EXT_RX_FILTER bound to: 0 - type: integer 
	Parameter PER_ID_UART bound to: 0 - type: integer 
	Parameter PER_ID_SPIM bound to: 1 - type: integer 
	Parameter PER_ID_I2C bound to: 2 - type: integer 
	Parameter PER_ID_SDIO bound to: 4 - type: integer 
	Parameter PER_ID_I2S bound to: 5 - type: integer 
	Parameter PER_ID_CAM bound to: 6 - type: integer 
	Parameter PER_ID_FILTER bound to: 7 - type: integer 
	Parameter PER_ID_HYPER bound to: 8 - type: integer 
	Parameter PER_ID_EXT_PER bound to: 17 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_reg_if.sv:221]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrFull bound to: 3'b100 
	Parameter N bound to: 32'sb00000000000000000000000000000011 
	Parameter N bound to: 32'sb00000000000000000000000000000011 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrEmpty bound to: 3'b000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
WARNING: [Synth 8-7023] instance 'i_uart' of module 'udma_uart_top' has 43 connections declared, but only 41 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:450]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter REPLAY_BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_reg_if.sv:218]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter REPLAY_BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_ctrl.sv:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_ctrl.sv:337]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_ctrl.sv:637]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_txrx.sv:360]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_txrx.sv:503]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_reg_if.sv:205]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrFull bound to: 3'b100 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrEmpty bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv:326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv:326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv:332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv:332]
WARNING: [Synth 8-6014] Unused sequential element r_sample_wd_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_control.sv:476]
WARNING: [Synth 8-3848] Net err_o in module/entity udma_i2c_top does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_top.sv:85]
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_RX_LIN_CHANNELS bound to: 16 - type: integer 
	Parameter N_RX_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter N_TX_LIN_CHANNELS bound to: 18 - type: integer 
	Parameter N_TX_EXT_CHANNELS bound to: 2 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_REAL_TX_EXT_CHANNELS bound to: 3 - type: integer 
	Parameter N_REAL_PERIPHS bound to: 18 - type: integer 
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_LIN_CHANNELS bound to: 18 - type: integer 
	Parameter N_EXT_CHANNELS bound to: 3 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter DATASIZE_WIDTH bound to: 2 - type: integer 
	Parameter DEST_WIDTH bound to: 2 - type: integer 
	Parameter N_CHANNELS_TX bound to: 21 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter LOG_N_CHANNELS bound to: 5 - type: integer 
	Parameter INTFIFO_SIZE bound to: 28 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 21 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[4]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[3]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[2]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[1]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_tx_channels.sv:409]
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter N_LIN_CHANNELS bound to: 16 - type: integer 
	Parameter N_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter N_CHANNELS_RX bound to: 17 - type: integer 
	Parameter LOG_N_CHANNELS bound to: 5 - type: integer 
	Parameter DATASIZE_BITS bound to: 2 - type: integer 
	Parameter SOT_EOT_BITS bound to: 2 - type: integer 
	Parameter CURR_BYTES_BITS bound to: 2 - type: integer 
	Parameter INTFIFO_L2_SIZE bound to: 59 - type: integer 
	Parameter INTFIFO_FILTER_SIZE bound to: 38 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter INST_ID bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:137]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:132]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:154]
WARNING: [Synth 8-6014] Unused sequential element r_jump_src_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:78]
WARNING: [Synth 8-6014] Unused sequential element r_jump_dst_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:212]
WARNING: [Synth 8-6014] Unused sequential element r_do_jump_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:213]
WARNING: [Synth 8-6014] Unused sequential element r_err_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:214]
WARNING: [Synth 8-3848] Net in_stream_ready_o in module/entity udma_stream_unit does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:25]
WARNING: [Synth 8-3848] Net r_datasize in module/entity udma_stream_unit does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:53]
	Parameter N bound to: 17 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[4]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[3]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[2]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[1]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
	Parameter DATA_WIDTH bound to: 59 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_rx_channels.sv:468]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_PERIPHS bound to: 18 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_ctrl.sv:101]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/udma_sdio_reg_if.sv:251]
WARNING: [Synth 8-6014] Unused sequential element r_rsp_data_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/udma_sdio_reg_if.sv:209]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx.sv:137]
	Parameter STATUS_RSP_TIMEOUT bound to: 6'b000001 
	Parameter STATUS_RSP_WRONG_DIR bound to: 6'b000010 
	Parameter STATUS_RSP_BUSY_TIMEOUT bound to: 6'b000100 
	Parameter RSP_TYPE_NULL bound to: 3'b000 
	Parameter RSP_TYPE_48_CRC bound to: 3'b001 
	Parameter RSP_TYPE_48_NOCRC bound to: 3'b010 
	Parameter RSP_TYPE_136 bound to: 3'b011 
	Parameter RSP_TYPE_48_BSY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_cmd.sv:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_cmd.sv:190]
	Parameter STATUS_RSP_TIMEOUT bound to: 6'b000001 
	Parameter RSP_TYPE_NULL bound to: 3'b000 
	Parameter RSP_TYPE_48_CRC bound to: 3'b001 
	Parameter RSP_TYPE_48_NOCRC bound to: 3'b010 
	Parameter RSP_TYPE_136 bound to: 3'b011 
	Parameter RSP_TYPE_48_BSY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_data.sv:443]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BUFFER_WIDTH bound to: 4 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter MAX_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv:328]
WARNING: [Synth 8-6014] Unused sequential element r_per_pdm_clk_en_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv:241]
WARNING: [Synth 8-3848] Net cfg_slave_gen_clk_en_o in module/entity udma_i2s_reg_if does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv:103]
WARNING: [Synth 8-3848] Net cfg_master_gen_clk_en_o in module/entity udma_i2s_reg_if does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv:107]
	Parameter STAGES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_word_done_dly_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_rx_channel.sv:153]
	Parameter STAGES bound to: 5 - type: integer 
	Parameter ACC_WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/cic_top.sv:138]
WARNING: [Synth 8-6014] Unused sequential element r_store_ch3_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/pdm_top.sv:75]
WARNING: [Synth 8-3848] Net fifo_err_o in module/entity i2s_tx_channel does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_tx_channel.sv:33]
WARNING: [Synth 8-3848] Net s_slave_gen_clk_eni in module/entity udma_i2s_top does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_top.sv:115]
WARNING: [Synth 8-3848] Net s_master_gen_clk_eni in module/entity udma_i2s_top does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_top.sv:119]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_camera-86b8118519db0f98/rtl/camera_reg_if.sv:134]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_camera-86b8118519db0f98/rtl/camera_if.sv:232]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter.sv:246]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_reg_if.sv:194]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_reg_if.sv:376]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_tx_datafetch.sv:297]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:108]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:119]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_bincu.sv:79]
WARNING: [Synth 8-3848] Net output_datasize_o in module/entity udma_filter_bincu does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_bincu.sv:50]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_rx_dataout.sv:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_rx_dataout.sv:230]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_NB_CH bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv:189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_busy.sv:80]
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter N_MASTER bound to: 8 - type: integer 
	Parameter LOG_MASTER bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_reg_if_common.sv:107]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_twd_trans_spliter.sv:319]
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 8 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 4 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_unpack.sv:350]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter T_REG_W bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv:215]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv:357]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element check_reg_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_rxbuffer.sv:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BURST_WIDTH bound to: 20 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter WAIT_CYCLES bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:103]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:111]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:123]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:130]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:254]
	Parameter INIT bound to: 1'b0 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter BIT_WIDTH bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 7 - type: integer 
	Parameter N_PATH bound to: 8 - type: integer 
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000100 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter PTR_FULL bound to: 5'b10000 
	Parameter PTR_EMPTY bound to: 5'b00000 
	Parameter N bound to: 32'sb00000000000000000000000000000101 
	Parameter N bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:498]
WARNING: [Synth 8-3848] Net s_rx_ch_data[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[17] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[16] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[17] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[16] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[17] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[16] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[17] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[16] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter NB_CLUSTERS bound to: 1 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter JTAG_REG_SIZE bound to: 32'b00000000000000000000000000001000 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_pwr_reg_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/apb_soc_ctrl.sv:171]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXTSIG_NUM bound to: 32 - type: integer 
	Parameter TIMER_NBITS bound to: 16 - type: integer 
	Parameter N_TIMEREXTSIG bound to: 48 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/adv_timer_apb_if.sv:640]
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter N_EXTSIG bound to: 48 - type: integer 
	Parameter EXTSIG_NUM bound to: 48 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_EVNT_NUM bound to: 160 - type: integer 
	Parameter APB_EVNT_NUM bound to: 8 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter FC_EVENT_POS bound to: 7 - type: integer 
	Parameter EVNT_NUM bound to: 169 - type: integer 
	Parameter QUEUE_SIZE bound to: 2 - type: integer 
	Parameter EVNT_NUM bound to: 169 - type: integer 
	Parameter S bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_event_generator.sv:214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_event_generator.sv:325]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/apb_timer_unit.sv:110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/apb_timer_unit.sv:214]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter EVENT_ID_WIDTH bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 32 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter TB_RISCV bound to: 0 - type: integer 
	Parameter CORE_ID bound to: 4'b0000 
	Parameter CLUSTER_ID bound to: 6'b011111 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter USE_PMP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 0 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter DM_HaltAddress bound to: 437323776 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:677]
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter RDATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter DM_HaltAddress bound to: 437323776 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element addr_Q_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv:245]
WARNING: [Synth 8-6014] Unused sequential element addr_Q_reg[3] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv:245]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv:130]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv:249]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:134]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:134]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:140]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:153]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:153]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:258]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:258]
	Parameter N_REGS bound to: 2 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:57]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:60]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:117]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:151]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:167]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:211]
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 0 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:842]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:842]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:864]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:881]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:902]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:503]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:503]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:642]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:642]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:672]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:781]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:781]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:788]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:788]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:798]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:798]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:805]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:805]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:816]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:816]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 1 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter NUM_FP_WORDS bound to: 32 - type: integer 
	Parameter NUM_TOT_WORDS bound to: 32 - type: integer 
WARNING: [Synth 8-324] index 32 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 32 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 33 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 33 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 34 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 34 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 35 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 35 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 36 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 36 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 37 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 37 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 38 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 38 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 39 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 39 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 40 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 40 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 41 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 41 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 42 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 42 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 43 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 43 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 44 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 44 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 45 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 45 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 46 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 46 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 47 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 47 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 48 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 48 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 49 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 49 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 50 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 50 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 51 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 51 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 52 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 52 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 53 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 53 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 54 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 54 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 55 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 55 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 56 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 56 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 57 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 57 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 58 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 58 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 59 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 59 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 60 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 60 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 61 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 61 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 62 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 62 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 63 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 63 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-6014] Unused sequential element (null)[0].mem_fp_reg[0] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[1].mem_fp_reg[1] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[2].mem_fp_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[3].mem_fp_reg[3] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[4].mem_fp_reg[4] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[5].mem_fp_reg[5] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[6].mem_fp_reg[6] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[7].mem_fp_reg[7] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[8].mem_fp_reg[8] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[9].mem_fp_reg[9] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[10].mem_fp_reg[10] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[11].mem_fp_reg[11] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[12].mem_fp_reg[12] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[13].mem_fp_reg[13] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[14].mem_fp_reg[14] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[15].mem_fp_reg[15] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[16].mem_fp_reg[16] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[17].mem_fp_reg[17] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[18].mem_fp_reg[18] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[19].mem_fp_reg[19] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[20].mem_fp_reg[20] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[21].mem_fp_reg[21] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[22].mem_fp_reg[22] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[23].mem_fp_reg[23] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[24].mem_fp_reg[24] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[25].mem_fp_reg[25] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[26].mem_fp_reg[26] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[27].mem_fp_reg[27] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[28].mem_fp_reg[28] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[29].mem_fp_reg[29] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[30].mem_fp_reg[30] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[31].mem_fp_reg[31] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 0 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 0 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APUTYPE_DSP_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_INT_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_INT_DIV bound to: 0 - type: integer 
	Parameter APUTYPE_FP bound to: 0 - type: integer 
	Parameter APUTYPE_ADDSUB bound to: 0 - type: integer 
	Parameter APUTYPE_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_CAST bound to: 0 - type: integer 
	Parameter APUTYPE_MAC bound to: 0 - type: integer 
	Parameter APUTYPE_DIV bound to: 1 - type: integer 
	Parameter APUTYPE_SQRT bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:306]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:355]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:417]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:452]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:469]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:524]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:568]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:620]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1084]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1292]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1443]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1541]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1686]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1691]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1698]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1714]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1766]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1785]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1820]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1825]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1832]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1845]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1882]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1926]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2071]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2256]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2279]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2343]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2380]
	Parameter FPU bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:301]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:443]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:484]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:571]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:787]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:847]
WARNING: [Synth 8-6014] Unused sequential element boot_done_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:1082]
	Parameter PULP_SECURE bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv:79]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv:92]
	Parameter N_REGS bound to: 2 - type: integer 
	Parameter N_REG_BITS bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 0 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter Features[Width] bound to: 32 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b0 
	Parameter Features[FpFmtMask] bound to: 5'b10000 
	Parameter Features[IntFmtMask] bound to: 4'b0010 
	Parameter Implementation[PipeRegs][0][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b01 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv:235]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:45]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5858] RAM fmt_special_status_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv:621]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_divsqrt_multi.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_divsqrt_multi.sv:185]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter WIDTH bound to: 58 - type: integer 
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv:190]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv:228]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv:314]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 40 - type: integer 
	Parameter NUM_INT_STICKY bound to: 32 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:45]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_LOG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:158]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:345]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:428]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:545]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:610]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:647]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:666]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:669]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:669]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:705]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:708]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:728]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:748]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:769]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:870]
	Parameter LEN bound to: 32 - type: integer 
	Parameter NUM_LEVELS bound to: 5 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv:145]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv:354]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv:464]
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter N_EXT_CNT bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter USE_PMP bound to: 1 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter N_APU_CNT bound to: 4 - type: integer 
	Parameter N_PERF_COUNTERS bound to: 17 - type: integer 
	Parameter PERF_EXT_ID bound to: 12 - type: integer 
	Parameter PERF_APU_ID bound to: 13 - type: integer 
	Parameter MTVEC_MODE bound to: 2'b01 
	Parameter MAX_N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter MAX_N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PERF_REGS bound to: 17 - type: integer 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000100100000001000100100100 
WARNING: [Synth 8-153] case item 12'b00111011xxxx will never be executed [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:486]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:872]
	Parameter PER_ID_WIDTH bound to: 32 - type: integer 
	Parameter EVT_ID_WIDTH bound to: 8 - type: integer 
	Parameter ENA_SEC_IRQ bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter NR_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NR_L2_PORTS bound to: 4 - type: integer 
	Parameter AXI_IN_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_IN_DATA_WIDTH bound to: 32'sb00000000000000000000000001000000 
	Parameter AXI_IN_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_OUT_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_OUT_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NR_RULES_L2_DEMUX bound to: 3 - type: integer 
	Parameter L2_DEMUX_RULES bound to: 288'b000000000000000000000000000000010001110000000000000000000000000000011100000000010000000000000000000000000000000000000000000000010001101000000000000000000000000000011010000001000000000000000000000000000000000000000000000000100001110000000001000000000000000000011100000010010000000000000000 
	Parameter NR_RULES_INTERLEAVED_REGION bound to: 1 - type: integer 
	Parameter INTERLEAVED_ADDR_SPACE bound to: 96'b000000000000000000000000000000010001110000000001000000000000000000011100000010010000000000000000 
	Parameter NR_RULES_CONTIG_CROSSBAR bound to: 3 - type: integer 
	Parameter CONTIGUOUS_CROSSBAR_RULES bound to: 288'b000000000000000000000000000000000001110000000000000000000000000000011100000000001000000000000000000000000000000000000000000000010001110000000000100000000000000000011100000000010000000000000000000000000000000000000000000000100001101000000000000000000000000000011010000001000000000000000000 
	Parameter NR_RULES_AXI_CROSSBAR bound to: 2 - type: integer 
	Parameter AXI_CROSSBAR_RULES bound to: 192'b000000000000000000000000000000000001000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000010001101000010000000000000000000000011010010000000000000000000000 
	Parameter APB_BRIDGE_RULES bound to: 96'b000000000000000000000000000000000001101000010000000000000000000000011010010000000000000000000000 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter TCDM_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter TCDM_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter TCDM_BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter BUFF_DEPTH_SLICES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_OFFSET bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001010000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/axi_2_lint/lint64_to_32.sv:112]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/axi_2_lint/axi_read_ctrl.sv:148]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001001 
	Parameter NR_MASTER_PORTS_INTERLEAVED_ONLY bound to: 4 - type: integer 
	Parameter NR_ADDR_RULES_L2_DEMUX bound to: 3 - type: integer 
	Parameter NR_SLAVE_PORTS_INTERLEAVED bound to: 4 - type: integer 
	Parameter NR_ADDR_RULES_SLAVE_PORTS_INTLVD bound to: 1 - type: integer 
	Parameter NR_SLAVE_PORTS_CONTIG bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_RULES_SLAVE_PORTS_CONTIG bound to: 3 - type: integer 
	Parameter AXI_MASTER_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter NR_AXI_SLAVE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ADDR_RULES_AXI_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter AXI_SLAVE_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BUS_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_XBAR_CFG[NoSlvPorts] bound to: 9 - type: integer 
	Parameter AXI_XBAR_CFG[NoMstPorts] bound to: 2 - type: integer 
	Parameter AXI_XBAR_CFG[MaxMstTrans] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter AXI_XBAR_CFG[FallThrough] bound to: 1'b1 
	Parameter AXI_XBAR_CFG[LatencyMode] bound to: 10'b0000011010 
	Parameter AXI_XBAR_CFG[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[UniqueIds] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[AxiDataWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[NoAddrRules] bound to: 2 - type: integer 
	Parameter NR_OUTPUTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_MAP_RULES bound to: 3 - type: integer 
	Parameter SLAVE_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000011 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NR_OUTPUTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ADDR_MAP_RULES bound to: 1 - type: integer 
	Parameter SLAVE_SEL_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000010 
	Parameter NoRules bound to: 1 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ERROR_RESPONSE bound to: -1160065819 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter AUX_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
	Parameter REGISTERED_GRANT bound to: FALSE - type: string 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001101 
	Parameter NR_SLAVE_PORTS bound to: 4 - type: integer 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter PORT_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter REQ_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter RESP_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000000100001 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter NumOut bound to: 4 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumOut bound to: 4 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001001 
	Parameter NR_SLAVE_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_RULES bound to: 3 - type: integer 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NR_SLAVE_PORTS_INTERNAL bound to: 32'b00000000000000000000000000000100 
	Parameter PORT_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter REQ_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter RESP_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000000100001 
	Parameter DEFAULT_IDX bound to: 2'b11 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000100 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter NumOut bound to: 32'b00000000000000000000000000000100 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ERROR_RESPONSE bound to: -1160065819 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 9 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b1 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 32 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter AxiIdWidthMstPorts bound to: 32'b00000000000000000000000000000101 
	Parameter Cfg[NoSlvPorts] bound to: 9 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b1 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 32 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter ATOPs bound to: 1'b1 
	Parameter cfg_NoMstPorts bound to: 2 - type: integer 
	Parameter NoIndices bound to: 2 - type: integer 
	Parameter NoRules bound to: 2 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 1 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 1 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter SlvAxiIDWidth bound to: 1 - type: integer 
	Parameter NoSlvPorts bound to: 9 - type: integer 
	Parameter MaxWTrans bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000100 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 1 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NumIn bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_MAX_READ_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiUserWidth bound to: 6 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b1 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter UserWidth bound to: 6 - type: integer 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000101 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000101 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000100000 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter CntIdxWidth bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter CAPACITY bound to: 32'sb00000000000000000000000000000001 
	Parameter FULL_BW bound to: 1'b0 
	Parameter NIds bound to: 32'sb00000000000000000000000000100000 
	Parameter HtCapacity bound to: 32'sb00000000000000000000000000000001 
	Parameter HtIdxWidth bound to: 1 - type: integer 
	Parameter LdIdxWidth bound to: 1 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM head_tail_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM head_tail_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv:402]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv:188]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv:402]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv:272]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b1 
	Parameter NoApbSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter SelIdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter NoApbSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter RD bound to: 1'b0 
	Parameter WR bound to: 1'b1 
	Parameter SelIdxWidth bound to: 1 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter IdxWidth bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_to_apb.sv:294]
WARNING: [Synth 8-5858] RAM apb_req_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter IdcodeValue bound to: 613749187 - type: integer 
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 613749187 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:60]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:61]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:62]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:106]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:157]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:157]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:159]
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter ReadByteEnable bound to: 1'b0 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000001010 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000010000000000 
	Parameter DataEnd bound to: 8'b00000101 
	Parameter ProgBufEnd bound to: 8'b00100111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ReadByteEnable bound to: 1'b0 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter DbgAddressBits bound to: 32'b00000000000000000000000000001100 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000001010 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000010000000000 
	Parameter MaxAar bound to: 32'b00000000000000000000000000000011 
	Parameter HasSndScratch bound to: 1'b1 
	Parameter LoadBaseAddr bound to: 5'b01010 
	Parameter DataBaseAddr bound to: 12'b001110000000 
	Parameter DataEndAddr bound to: 12'b001110000111 
	Parameter ProgBufBaseAddr bound to: 12'b001101100000 
	Parameter ProgBufEndAddr bound to: 12'b001101111111 
	Parameter AbstractCmdBaseAddr bound to: 12'b001100111000 
	Parameter AbstractCmdEndAddr bound to: 12'b001101011111 
	Parameter WhereToAddr bound to: 12'b001100000000 
	Parameter FlagsBaseAddr bound to: 12'b010000000000 
	Parameter FlagsEndAddr bound to: 12'b011111111111 
	Parameter HaltedAddr bound to: 12'b000100000000 
	Parameter GoingAddr bound to: 12'b000100000100 
	Parameter ResumingAddr bound to: 12'b000100001000 
	Parameter ExceptionAddr bound to: 12'b000100001100 
	Parameter RomSize bound to: 32'b00000000000000000000000000010011 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_mem.sv:144]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/tap_top.v:515]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/tap_top.v:540]
	Parameter JTAGREGSIZE bound to: 9 - type: integer 
	Parameter SYNC bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_lint_biu.sv:372]
WARNING: [Synth 8-6014] Unused sequential element internal_register_select_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_lint_module.sv:222]
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb2per-d066b0686e04a03e/apb2per.sv:86]
WARNING: [Synth 8-5858] RAM hartinfo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter USE_HWPE_CL bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter TCDM_SIZE bound to: 65536 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 16 - type: integer 
	Parameter TCDM_BANK_SIZE bound to: 4096 - type: integer 
	Parameter TCDM_NUM_ROWS bound to: 1024 - type: integer 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter L0_BUFFER_FEATURE bound to: DISABLED - type: string 
	Parameter MULTICAST_FEATURE bound to: DISABLED - type: string 
	Parameter SHARED_ICACHE bound to: ENABLED - type: string 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUST_FPU bound to: 1 - type: integer 
	Parameter CLUST_FP_DIVSQRT bound to: 1 - type: integer 
	Parameter CLUST_SHARED_FP bound to: 2 - type: integer 
	Parameter CLUST_SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_S2C_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_C2S_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 7 - type: integer 
	Parameter AXI_STRB_S2C_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_C2S_WIDTH bound to: 8 - type: integer 
	Parameter DC_SLICE_BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 80 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 15 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 74 - type: integer 
	Parameter C2S_R_WIDTH bound to: 80 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter TEST_SET_BIT bound to: 20 - type: integer 
	Parameter ADDR_MEM_WIDTH bound to: 10 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_SPERIPHS bound to: 10 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter TCDM_SIZE bound to: 65536 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 16 - type: integer 
	Parameter TCDM_BANK_SIZE bound to: 4096 - type: integer 
	Parameter TCDM_NUM_ROWS bound to: 1024 - type: integer 
	Parameter HWPE_PRESENT bound to: 0 - type: integer 
	Parameter USE_HETEROGENEOUS_INTERCONNECT bound to: 1 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter L0_BUFFER_FEATURE bound to: DISABLED - type: string 
	Parameter MULTICAST_FEATURE bound to: DISABLED - type: string 
	Parameter SHARED_ICACHE bound to: ENABLED - type: string 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUST_FPU bound to: 1 - type: integer 
	Parameter CLUST_FP_DIVSQRT bound to: 1 - type: integer 
	Parameter CLUST_SHARED_FP bound to: 2 - type: integer 
	Parameter CLUST_SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_C2S_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_S2C_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 7 - type: integer 
	Parameter AXI_STRB_C2S_WIDTH bound to: 8 - type: integer 
	Parameter AXI_STRB_S2C_WIDTH bound to: 4 - type: integer 
	Parameter DC_SLICE_BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 80 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 15 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 74 - type: integer 
	Parameter C2S_R_WIDTH bound to: 80 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter ASYNC_C2S_AW_DATA_WIDTH bound to: 640 - type: integer 
	Parameter ASYNC_C2S_W_DATA_WIDTH bound to: 632 - type: integer 
	Parameter ASYNC_C2S_B_DATA_WIDTH bound to: 120 - type: integer 
	Parameter ASYNC_C2S_AR_DATA_WIDTH bound to: 592 - type: integer 
	Parameter ASYNC_C2S_R_DATA_WIDTH bound to: 640 - type: integer 
	Parameter ASYNC_S2C_AW_DATA_WIDTH bound to: 624 - type: integer 
	Parameter ASYNC_S2C_W_DATA_WIDTH bound to: 344 - type: integer 
	Parameter ASYNC_S2C_B_DATA_WIDTH bound to: 104 - type: integer 
	Parameter ASYNC_S2C_AR_DATA_WIDTH bound to: 576 - type: integer 
	Parameter ASYNC_S2C_R_DATA_WIDTH bound to: 368 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter TEST_SET_BIT bound to: 20 - type: integer 
	Parameter ADDR_MEM_WIDTH bound to: 10 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter NB_OUTSND_BURSTS bound to: 8 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter ASYNC_EVENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_L1_CUTS bound to: 32'b00000000000000000000000000010000 
	Parameter RW_MARGIN_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter FEATURE_STAT bound to: 1'b1 
	Parameter TCDM_ID_WIDTH bound to: 20 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 5 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter USE_PMP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 0 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter DM_HaltAddress bound to: 437323776 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 0 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:503]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:642]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:781]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:788]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:798]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:805]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:816]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter NUM_FP_WORDS bound to: 32 - type: integer 
	Parameter NUM_TOT_WORDS bound to: 64 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APUTYPE_DSP_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_INT_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_INT_DIV bound to: 0 - type: integer 
	Parameter APUTYPE_FP bound to: 0 - type: integer 
	Parameter APUTYPE_ADDSUB bound to: 0 - type: integer 
	Parameter APUTYPE_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_CAST bound to: 0 - type: integer 
	Parameter APUTYPE_MAC bound to: 0 - type: integer 
	Parameter APUTYPE_DIV bound to: 1 - type: integer 
	Parameter APUTYPE_SQRT bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter N_EXT_CNT bound to: 5 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 1 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter N_APU_CNT bound to: 4 - type: integer 
	Parameter N_PERF_COUNTERS bound to: 21 - type: integer 
	Parameter PERF_EXT_ID bound to: 12 - type: integer 
	Parameter PERF_APU_ID bound to: 17 - type: integer 
	Parameter MTVEC_MODE bound to: 2'b01 
	Parameter MAX_N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter MAX_N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PERF_REGS bound to: 21 - type: integer 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000100000000001000100100100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:745]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:872]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_ENABLE_BIT bound to: 4 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_ENABLE_BIT bound to: 4 - type: integer 
	Parameter FIFO_DW bound to: 69 - type: integer 
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter DW bound to: 32'b00000000000000000000000010000000 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter NumRegs bound to: 32'b00000000000000000000000000000100 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter DMA_NB_OUTSND_BURSTS bound to: 8 - type: integer 
	Parameter TCDM_SIZE bound to: 65536 - type: integer 
	Parameter NB_MASTER bound to: 3 - type: integer 
	Parameter NB_SLAVE bound to: 4 - type: integer 
	Parameter N_RULES bound to: 32'b00000000000000000000000000000011 
	Parameter MAX_TXNS_PER_SLV_PORT bound to: 8 - type: integer 
	Parameter AXI_XBAR_CFG[NoSlvPorts] bound to: 4 - type: integer 
	Parameter AXI_XBAR_CFG[NoMstPorts] bound to: 3 - type: integer 
	Parameter AXI_XBAR_CFG[MaxMstTrans] bound to: 8 - type: integer 
	Parameter AXI_XBAR_CFG[MaxSlvTrans] bound to: 16 - type: integer 
	Parameter AXI_XBAR_CFG[FallThrough] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[LatencyMode] bound to: 10'b0000000000 
	Parameter AXI_XBAR_CFG[AxiIdWidthSlvPorts] bound to: 5 - type: integer 
	Parameter AXI_XBAR_CFG[AxiIdUsedSlvPorts] bound to: 5 - type: integer 
	Parameter AXI_XBAR_CFG[UniqueIds] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[AxiDataWidth] bound to: 64 - type: integer 
	Parameter AXI_XBAR_CFG[NoAddrRules] bound to: 3 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 3 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 8 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 16 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b0000000000 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 3 - type: integer 
	Parameter AxiIdWidthMstPorts bound to: 32'b00000000000000000000000000000111 
	Parameter Cfg[NoSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 3 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 8 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 16 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b0000000000 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 3 - type: integer 
	Parameter ATOPs bound to: 1'b1 
	Parameter cfg_NoMstPorts bound to: 3 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000100 
	Parameter MaxTrans bound to: 8 - type: integer 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000011 
	Parameter AxiIdBits bound to: 5 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000011 
	Parameter NoCounters bound to: 32'b00000000000000000000000000100000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 8 - type: integer 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter SlvAxiIDWidth bound to: 5 - type: integer 
	Parameter NoSlvPorts bound to: 4 - type: integer 
	Parameter MaxWTrans bound to: 16 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000010 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000111 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 5 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000111 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NumIn bound to: 4 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 16 - type: integer 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 4 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_wr_channel.sv:165]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_rd_channel.sv:166]
	Parameter LD_BUFFER_SIZE bound to: 2 - type: integer 
	Parameter ST_BUFFER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100100 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000101011 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100111 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_tcdm_rd_if.sv:165]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001010000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter NB_MASTERS bound to: 2 - type: integer 
	Parameter ADDR_OFFSET bound to: 20 - type: integer 
	Parameter NB_MASTERS_LOG bound to: 1 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001110 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001110 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001110 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001110 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001101 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter HWPE_PRESENT bound to: 0 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 16 - type: integer 
	Parameter NB_SPERIPHS bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter TEST_SET_BIT bound to: 20 - type: integer 
	Parameter ADDR_MEM_WIDTH bound to: 10 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter USE_HETEROGENEOUS_INTERCONNECT bound to: 1 - type: integer 
	Parameter TCDM_ID_WIDTH bound to: 20 - type: integer 
	Parameter N_HWPE bound to: 0 - type: integer 
	Parameter N_CORE bound to: 8 - type: integer 
	Parameter N_DMA bound to: 4 - type: integer 
	Parameter N_EXT bound to: 32'b00000000000000000000000000000100 
	Parameter N_MEM bound to: 16 - type: integer 
	Parameter AWC bound to: 32 - type: integer 
	Parameter AWM bound to: 32'b00000000000000000000000000001100 
	Parameter DW_LIC bound to: 32 - type: integer 
	Parameter BW_LIC bound to: 32'b00000000000000000000000000001000 
	Parameter UW_LIC bound to: 32'b00000000000000000000000000000001 
	Parameter DW_SIC bound to: 32'b00000000000000000000000010000000 
	Parameter TS_BIT bound to: 20 - type: integer 
	Parameter IW bound to: 20 - type: integer 
	Parameter EXPFIFO bound to: 32'b00000000000000000000000000000000 
	Parameter DWH bound to: 32'b00000000000000000000000010000000 
	Parameter AWH bound to: 32 - type: integer 
	Parameter BWH bound to: 32'b00000000000000000000000000001000 
	Parameter WWH bound to: 32'b00000000000000000000000000100000 
	Parameter OWH bound to: 32'b00000000000000000000000000000001 
	Parameter UWH bound to: 32'b00000000000000000000000000000001 
	Parameter SEL_LIC bound to: 32'b00000000000000000000000000000000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter N_CH0 bound to: 8 - type: integer 
	Parameter N_CH1 bound to: 32'b00000000000000000000000000001000 
	Parameter N_MEM bound to: 16 - type: integer 
	Parameter AWC bound to: 32 - type: integer 
	Parameter AWM bound to: 32'b00000000000000000000000000001010 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter TS_BIT bound to: 20 - type: integer 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000010000 
	Parameter NumOut bound to: 16 - type: integer 
	Parameter AddrWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter AddrMemWidth bound to: 32'b00000000000000000000000000001010 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter ByteOffWidth bound to: 32'b00000000000000000000000000000010 
	Parameter Topology bound to: 2'b00 
	Parameter NumPar bound to: 32'b00000000000000000000000000000001 
	Parameter ClosConfig bound to: 32'b00000000000000000000000000000010 
	Parameter NumOutLog2 bound to: 32'b00000000000000000000000000000100 
	Parameter AggDataWidth bound to: 32'b00000000000000000000000000110000 
	Parameter NumIn bound to: 32'b00000000000000000000000000010000 
	Parameter NumOut bound to: 16 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000000110000 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumOut bound to: 16 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000000110000 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000010000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000110000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_SPERIPHS bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter HWPE_PRESENT bound to: 1'b1 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter ADDREXT bound to: 1'b0 
	Parameter PE_XBAR_N_INPS bound to: 32'b00000000000000000000000000001001 
	Parameter PE_XBAR_N_OUPS bound to: 10 - type: integer 
	Parameter PE_IDX_EXT bound to: 4'b1001 
	Parameter PE_IDX_ERR bound to: 4'b1010 
	Parameter N_OUP bound to: 10 - type: integer 
	Parameter LOG_N_OUP bound to: 32'b00000000000000000000000000000100 
	Parameter ONEHOT_WIDTH bound to: 10 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter N_INP bound to: 10 - type: integer 
	Parameter LOG_N_INP bound to: 4 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001001110 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_OUTSND_BURSTS bound to: 8 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter GLOBAL_TRANS_QUEUE_DEPTH bound to: 16 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter NB_OUTSND_TRANS bound to: 8 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter GLOBAL_TRANS_QUEUE_DEPTH bound to: 16 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter TRANS_ARBITER_WIDTH bound to: 80 - type: integer 
	Parameter TRANS_QUEUE_WIDTH bound to: 77 - type: integer 
	Parameter EXT_RX_CMD_QUEUE_WIDTH bound to: 71 - type: integer 
	Parameter EXT_TX_CMD_QUEUE_WIDTH bound to: 71 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter COMMAND_FIFO_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_fsm.sv:208]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_fsm.sv:345]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_fsm.sv:434]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 0 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 3 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 4 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 5 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 6 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 7 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 9 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 10 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 11 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 12 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 13 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 14 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 15 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 0 - type: integer 
	Parameter N_MASTER bound to: 16 - type: integer 
	Parameter LOG_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter N_MASTER bound to: 16 - type: integer 
	Parameter LOG_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_QUEUE_WIDTH bound to: 77 - type: integer 
	Parameter TRANS_QUEUE_DEPTH bound to: 16 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter LOG_TRANS_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter N_MASTER bound to: 16 - type: integer 
	Parameter LOG_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_mchan_len_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/twd_trans_splitter.sv:97]
	Parameter DATA_WIDTH bound to: 71 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_unpack.sv:400]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter EXT_TX_CMD_QUEUE_WIDTH bound to: 55 - type: integer 
	Parameter EXT_RX_CMD_QUEUE_WIDTH bound to: 71 - type: integer 
	Parameter DATA_WIDTH bound to: 55 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter NB_OUTSND_TRANS bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter OPC_BUF_WIDTH bound to: 41 - type: integer 
	Parameter OPC_BUF_DEPTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 79 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_CMD_QUEUE_WIDTH bound to: 38 - type: integer 
	Parameter TCDM_BEAT_QUEUE_WIDTH bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TX_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter RX_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000010111 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/trans_unit/trans_aligner.sv:371]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/trans_unit/trans_aligner.sv:436]
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter NB_SPERIPHS bound to: 10 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 16 - type: integer 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_DEMUX_MAPPED bound to: 1 - type: integer 
	Parameter NB_L1_CUTS bound to: 32'b00000000000000000000000000010000 
	Parameter RW_MARGIN_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter FEATURE_STAT bound to: 1'b1 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter OFFSET_1 bound to: 4 - type: integer 
	Parameter OFFSET_2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/cluster_control_unit/cluster_control_unit.sv:273]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/cluster_control_unit/cluster_control_unit.sv:309]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/timer_unit.sv:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/timer_unit.sv:285]
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_SW_EVT bound to: 8 - type: integer 
	Parameter NB_BARR bound to: 8 - type: integer 
	Parameter NB_HW_MUT bound to: 1 - type: integer 
	Parameter MUTEX_MSG_W bound to: 32 - type: integer 
	Parameter DISP_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter SOC_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_SW_EVT bound to: 8 - type: integer 
	Parameter NB_BARR bound to: 8 - type: integer 
	Parameter NB_HW_MUT bound to: 1 - type: integer 
	Parameter MUTEX_MSG_W bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:231]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:228]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:271]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:312]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:367]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:390]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wakeup_mask_irq_SP_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:496]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:87]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:95]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:132]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:140]
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter MUTEX_MSG_W bound to: 32 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_core_DP_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_mutex_unit.sv:107]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter BYTE_ENABLE_BIT bound to: 4 - type: integer 
	Parameter FIFO_DW bound to: 78 - type: integer 
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_BARR bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter LOG_NB_CORES bound to: 3 - type: integer 
	Parameter LOG_NB_BARR bound to: 3 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 8 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_interface_mux.sv:330]
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_SW_EVT bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter LOG_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter BASE_PERF_CNT bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/CTRL_UNIT/hier_icache_ctrl_unit.sv:578]
WARNING: [Synth 8-5856] 3D RAM perf_cnt_L1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM perf_cnt_L2_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter NB_FPNEW bound to: 4 - type: integer 
	Parameter FP_TYPE_WIDTH bound to: 3 - type: integer 
	Parameter NB_CORE_ARGS bound to: 3 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CORE_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter CORE_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter CORE_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter APU_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_FPNEW_ARGS bound to: 3 - type: integer 
	Parameter FPNEW_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FPNEW_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter FPNEW_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter APUTYPE_ID bound to: 1 - type: integer 
	Parameter FPNEWTYPE_ID bound to: 0 - type: integer 
	Parameter C_FPNEW_FMTBITS bound to: 3 - type: integer 
	Parameter C_FPNEW_IFMTBITS bound to: 2 - type: integer 
	Parameter C_ROUND_BITS bound to: 3 - type: integer 
	Parameter C_FPNEW_OPBITS bound to: 4 - type: integer 
	Parameter USE_FPU_OPT_ALLOC bound to: FALSE - type: string 
	Parameter USE_FPNEW_OPT_ALLOC bound to: TRUE - type: string 
	Parameter FPNEW_INTECO_TYPE bound to: SINGLE_INTERCO - type: string 
	Parameter APU_ID_WIDTH bound to: 8 - type: integer 
	Parameter FPNEW_ID_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FP_TYPE_WIDTH bound to: 3 - type: integer 
	Parameter NB_CORE_ARGS bound to: 3 - type: integer 
	Parameter CORE_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter CORE_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter CORE_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter APU_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_FPNEW_ARGS bound to: 3 - type: integer 
	Parameter FPNEW_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FPNEW_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter FPNEW_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter APU_ID bound to: 1 - type: integer 
	Parameter FPNEW_ID bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter APU_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
	Parameter MAX_COUNT bound to: 8 - type: integer 
	Parameter LOG_NB_CORES bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/FanInPrimitive_Req_FPU.sv:90]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MAX_COUNT bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000001 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000001 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000010 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000010 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000100 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000100 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000001000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000001000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000010000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000010000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000100000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000100000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000001000000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000001000000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000010000000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000010000000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter NB_APU_ARGS bound to: 3 - type: integer 
	Parameter APU_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter APU_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APU_ARGS bound to: 3 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APU_ARGS bound to: 3 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
	Parameter MAX_COUNT bound to: 8 - type: integer 
	Parameter LOG_NB_CORES bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_APU_ARGS bound to: 3 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/FanInPrimitive_Req_FPU.sv:90]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000001 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter FLAG_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG_NB_APUS bound to: 2 - type: integer 
	Parameter N_WIRE bound to: 2 - type: integer 
	Parameter FLAG_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000001 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000010 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000010 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000100 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000100 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 11 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000001000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000001000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 15 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000010000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000010000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 23 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000100000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000100000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 39 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000001000000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000001000000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 71 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000010000000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000010000000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 135 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_ARGS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FLAGS_IN_WIDTH bound to: 15 - type: integer 
	Parameter FLAGS_OUT_WIDTH bound to: 5 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_ARGS bound to: 3 - type: integer 
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FLAGS_IN_WIDTH bound to: 15 - type: integer 
	Parameter FLAGS_OUT_WIDTH bound to: 5 - type: integer 
	Parameter C_FPNEW_FMTBITS bound to: 3 - type: integer 
	Parameter C_FPNEW_IFMTBITS bound to: 2 - type: integer 
	Parameter C_ROUND_BITS bound to: 3 - type: integer 
	Parameter C_FPNEW_OPBITS bound to: 4 - type: integer 
	Parameter FP_DIVSQRT bound to: 0 - type: integer 
	Parameter C_DIV bound to: 2'b00 
	Parameter FPU_FEATURES[Width] bound to: 32 - type: integer 
	Parameter FPU_FEATURES[EnableVectors] bound to: 1'b0 
	Parameter FPU_FEATURES[EnableNanBox] bound to: 1'b0 
	Parameter FPU_FEATURES[FpFmtMask] bound to: 5'b10000 
	Parameter FPU_FEATURES[IntFmtMask] bound to: 4'b0010 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][0] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][1] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][2] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][3] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][4] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][0] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][1] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][2] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][3] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][4] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][0] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][1] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][2] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][3] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][4] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[PipeConfig] bound to: 2'b00 
	Parameter Features[Width] bound to: 32 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b0 
	Parameter Features[FpFmtMask] bound to: 5'b10000 
	Parameter Features[IntFmtMask] bound to: 4'b0010 
	Parameter Implementation[PipeRegs][0][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b00 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b00 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b00 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b00 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b00 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b00 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
WARNING: [Synth 8-5858] RAM fmt_special_status_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv:621]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b00 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 40 - type: integer 
	Parameter NUM_INT_STICKY bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NB_FPU bound to: 1 - type: integer 
	Parameter NB_FPNEW bound to: 4 - type: integer 
	Parameter FETCH_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PRI_FETCH_DATA_WIDTH bound to: 32 - type: integer 
	Parameter SH_FETCH_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter SH_NB_BANKS bound to: 8 - type: integer 
	Parameter SH_NB_WAYS bound to: 4 - type: integer 
	Parameter SH_CACHE_SIZE bound to: 4096 - type: integer 
	Parameter SH_CACHE_LINE bound to: 1 - type: integer 
	Parameter PRI_NB_WAYS bound to: 4 - type: integer 
	Parameter PRI_CACHE_SIZE bound to: 512 - type: integer 
	Parameter PRI_CACHE_LINE bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 5 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter AXI_ID_INT bound to: 2 - type: integer 
	Parameter ADDR_OFFSET bound to: 4 - type: integer 
	Parameter N_CH0 bound to: 8 - type: integer 
	Parameter N_CH1 bound to: 0 - type: integer 
	Parameter FETCH_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter FETCH_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REFILL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NB_WAYS bound to: 4 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 13 - type: integer 
	Parameter OFFSET bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter SCM_NUM_ROWS bound to: 8 - type: integer 
	Parameter SCM_TAG_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAG_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter SCM_DATA_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter SET_ID_LSB bound to: 4 - type: integer 
	Parameter SET_ID_MSB bound to: 6 - type: integer 
	Parameter TAG_LSB bound to: 7 - type: integer 
	Parameter TAG_MSB bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter N_READ bound to: 2 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter W_N_ROWS bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1r_1w.sv:39]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'DATA_BANK' of module 'register_file_1r_1w' has 8 connections declared, but only 7 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv:307]
WARNING: [Synth 8-7023] instance 'DATA_BANK' of module 'register_file_1r_1w' has 8 connections declared, but only 7 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv:307]
WARNING: [Synth 8-7023] instance 'DATA_BANK' of module 'register_file_1r_1w' has 8 connections declared, but only 7 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv:307]
WARNING: [Synth 8-7023] instance 'DATA_BANK' of module 'register_file_1r_1w' has 8 connections declared, but only 7 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv:307]
	Parameter FETCH_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter FETCH_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REFILL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NB_CORES bound to: 1 - type: integer 
	Parameter NB_WAYS bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter SCM_TAG_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter SCM_DATA_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter SCM_TAG_WIDTH bound to: 13 - type: integer 
	Parameter SCM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SET_ID_LSB bound to: 4 - type: integer 
	Parameter SET_ID_MSB bound to: 6 - type: integer 
	Parameter TAG_LSB bound to: 7 - type: integer 
	Parameter TAG_MSB bound to: 18 - type: integer 
	Parameter SEED bound to: 8'b00000000 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LogWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-6014] Unused sequential element eviction_counter_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache_controller.sv:228]
	Parameter FETCH_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REFILL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter data_width bound to: 128 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter be_width bound to: 16 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 0 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 4 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001000101 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 1 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 2 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 2 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 3 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 4 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 0 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 5 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 1 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 6 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 2 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/TOP/icache_hier_top.sv:549]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter N_CORES bound to: 8 - type: integer 
	Parameter N_AUX_CHANNEL bound to: 0 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter OFFSET bound to: 4 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter N_CORES bound to: 8 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_CORES bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000000001 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000000010 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000000100 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000001000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000010000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000100000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000001000000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000010000000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter SLV_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter MST_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter NO_SLV_PORTS bound to: 8 - type: integer 
	Parameter MAX_W_TRANS bound to: 1 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter SPILL_AW bound to: 1'b0 
	Parameter SPILL_W bound to: 1'b0 
	Parameter SPILL_B bound to: 1'b0 
	Parameter SPILL_AR bound to: 1'b0 
	Parameter SPILL_R bound to: 1'b0 
	Parameter SlvAxiIDWidth bound to: 2 - type: integer 
	Parameter NoSlvPorts bound to: 8 - type: integer 
	Parameter MaxWTrans bound to: 1 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000011 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 2 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000011 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NumIn bound to: 8 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 1 - type: integer 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 8 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter BankSize bound to: 1024 - type: integer 
	Parameter NbBanks bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddrWidth bound to: 32 - type: integer 
	Parameter BeWidth bound to: 4 - type: integer 
	Parameter IdWidth bound to: 20 - type: integer 
	Parameter NumWords bound to: 1024 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter ByteWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
	Parameter SimInit bound to: ones - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001010 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000000001000000000000000 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LogDepth bound to: 3 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LogDepth bound to: 3 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_SLV_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_MST_PORT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_MAX_READS bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000001 
	Parameter AxiSlvPortDataWidth bound to: 32 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 64 - type: integer 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000001 
	Parameter AxiSlvPortDataWidth bound to: 32 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 64 - type: integer 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter TranIdWidth bound to: 1 - type: integer 
	Parameter AxiSlvPortStrbWidth bound to: 4 - type: integer 
	Parameter AxiMstPortStrbWidth bound to: 8 - type: integer 
	Parameter AxiSlvPortMaxSize bound to: 2 - type: integer 
	Parameter AxiMstPortMaxSize bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:384]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:442]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:502]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:511]
	Parameter NumIn bound to: 32'b00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 1 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 1 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:620]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:629]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:588]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:678]
WARNING: [Synth 8-5858] RAM mst_ar_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM slv_r_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter NB_CORES bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'pad_jtag_tck' has an internal driver [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:178]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tdi' has an internal driver [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:179]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tms' has an internal driver [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:181]
WARNING: [Synth 8-7023] instance 'i_pulp' of module 'pulp' has 53 connections declared, but only 48 given [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:129]
WARNING: [Synth 8-3331] design periph_demux has unconnected port data_r_opc_i_MH
WARNING: [Synth 8-3331] design periph_demux has unconnected port data_r_opc_i_EU
WARNING: [Synth 8-3331] design generic_fifo__parameterized0 has unconnected port test_mode_i
WARNING: [Synth 8-3331] design core_demux has unconnected port data_r_gnt_i
WARNING: [Synth 8-3331] design tc_clk_gating has unconnected port en_i
WARNING: [Synth 8-3331] design tc_clk_gating has unconnected port test_en_i
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][31]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][30]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][29]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][28]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][27]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][26]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][25]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][24]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][23]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][22]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][21]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][20]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][19]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][18]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][17]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][16]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][15]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][14]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][13]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][12]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][11]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][10]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][9]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][8]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][7]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][6]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][5]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][4]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][3]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][2]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][1]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][0]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][31]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][30]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][29]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][28]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][27]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][26]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][25]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][24]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][23]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][22]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][21]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][20]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][19]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][18]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][17]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][16]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][15]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][14]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][13]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][12]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][11]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][10]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][9]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][8]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][7]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][6]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][5]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][4]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][3]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][2]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][1]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][0]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][31]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][30]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][29]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][28]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][27]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][26]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][25]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][24]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][23]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][22]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][21]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][20]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][19]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][18]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][17]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][16]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][15]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][14]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][13]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][12]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][11]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][10]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][9]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][8]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][7]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][6]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][5]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][4]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][3]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 3447.863 ; gain = 983.750 ; free physical = 42686 ; free virtual = 100803
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:37 . Memory (MB): peak = 3459.738 ; gain = 995.625 ; free physical = 42917 ; free virtual = 101034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:37 . Memory (MB): peak = 3459.738 ; gain = 995.625 ; free physical = 42917 ; free virtual = 101034
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.dcp' for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr'
INFO: [Project 1-454] Reading design checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.dcp' for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager'
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3690.113 ; gain = 4.000 ; free physical = 42275 ; free virtual = 100390
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'i_pulp/pad_frame_i/padinst_hyper_rwds1/iobuf_i' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_pulp/pad_frame_i/padinst_hyper_rwds1/iobuf_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'PULLUP' constraint because cell 'i_pulp/pad_frame_i/padinst_hyper_rwds1/iobuf_i' is not directly connected to top level port. 'PULLUP' is ignored by Vivado but preserved inside the database. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'i_pulp/pad_frame_i/padinst_hyper_rwds1/iobuf_i' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr_board.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr_board.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4959.707 ; gain = 26.750 ; free physical = 41104 ; free virtual = 99225
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pulp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pulp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_board.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_board.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pulp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pulp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 4975.582 ; gain = 15.875 ; free physical = 41088 ; free virtual = 99208
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: ref_clk). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:15]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulp/safe_domain_i/cam_pclk_o' matched to 'pin' objects. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:19]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulp/safe_domain_i/i2s_slave_sck_o' matched to 'pin' objects. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:20]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-507] No nets matched 'pad_reset_IBUF_inst/O'. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:45]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4975.582 ; gain = 0.000 ; free physical = 41065 ; free virtual = 99192
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xilinx_pulp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pulp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pulp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_late.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_late.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4975.582 ; gain = 0.000 ; free physical = 41317 ; free virtual = 99445
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 47 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:04:07 ; elapsed = 00:04:13 . Memory (MB): peak = 4975.582 ; gain = 2511.469 ; free physical = 41760 ; free virtual = 99886
605 Infos, 481 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:22 ; elapsed = 00:05:03 . Memory (MB): peak = 4975.582 ; gain = 3414.484 ; free physical = 41760 ; free virtual = 99886
# set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
# set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value -sfcu -objects [get_runs synth_1] ;
# launch_runs synth_1 -jobs $CPUS
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xci' is already up-to-date
[Sat Nov 25 13:40:03 2023] Launched synth_1...
Run output will be captured here: /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Nov 25 13:40:03 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log xilinx_pulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_pulp.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pulp.tcl -notrace
Command: synth_design -top xilinx_pulp -part xczu9eg-ffvb1156-2-e -flatten_hierarchy none -sfcu
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1315207 
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/apb_soc_ctrl.sv:137]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:61]
WARNING: [Synth 8-1921] elaboration system task warning violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:63]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:66]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:68]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/cluster_bus_wrap.sv:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_merge with formal parameter declaration list [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_merge.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_split with formal parameter declaration list [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_split.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_split with formal parameter declaration list [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/basic/hwpe_stream_split.sv:63]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/interleaved_crossbar.sv:48]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:252]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:253]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:254]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/pulp_cluster.sv:243]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:427]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:429]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:431]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:433]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:435]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:488]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:490]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:492]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:494]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:496]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_peripherals.sv:506]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:165]
WARNING: [Synth 8-1921] elaboration system task warning violates IEEE 1800 syntax [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_dc_fifo.sv:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2438.902 ; gain = 10.969 ; free physical = 40426 ; free virtual = 98545
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_pulp' [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:22]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
INFO: [Synth 8-6157] synthesizing module 'pulp' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pulp.sv:14]
	Parameter CORE_TYPE_FC bound to: 0 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter USE_HWPE_CL bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_CLUSTER_SOC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_SOC_CLUSTER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_SOC_CLUSTER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_CLUSTER_SOC_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_CLUSTER_SOC_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_SOC_CLUSTER_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXI_CLUSTER_SOC_AW_WIDTH bound to: 80 - type: integer 
	Parameter AXI_CLUSTER_SOC_W_WIDTH bound to: 79 - type: integer 
	Parameter AXI_CLUSTER_SOC_R_WIDTH bound to: 80 - type: integer 
	Parameter AXI_CLUSTER_SOC_B_WIDTH bound to: 15 - type: integer 
	Parameter AXI_CLUSTER_SOC_AR_WIDTH bound to: 74 - type: integer 
	Parameter AXI_SOC_CLUSTER_AW_WIDTH bound to: 78 - type: integer 
	Parameter AXI_SOC_CLUSTER_W_WIDTH bound to: 43 - type: integer 
	Parameter AXI_SOC_CLUSTER_R_WIDTH bound to: 46 - type: integer 
	Parameter AXI_SOC_CLUSTER_B_WIDTH bound to: 13 - type: integer 
	Parameter AXI_SOC_CLUSTER_AR_WIDTH bound to: 72 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter EVENT_WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter CVP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CVP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pad_frame' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pad_functional_pu' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:31]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'pad_functional_pu' (3#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:31]
INFO: [Synth 8-6157] synthesizing module 'pad_functional_pd' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'pad_functional_pd' (4#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/pad_functional_xilinx.sv:12]
WARNING: [Synth 8-3848] Net in_gpios_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:159]
WARNING: [Synth 8-3848] Net in_i2c1_sda_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:160]
WARNING: [Synth 8-3848] Net in_i2c1_scl_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:161]
WARNING: [Synth 8-3848] Net in_hyper_dq1_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:170]
WARNING: [Synth 8-3848] Net bootsel_o in module/entity pad_frame does not have driver. [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'pad_frame' (5#1) [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_frame.sv:12]
INFO: [Synth 8-6157] synthesizing module 'safe_domain' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/safe_domain.sv:12]
	Parameter FLL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter FLL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pad_control' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:16]
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'pad_control' (6#1) [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/pad_control.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpga_slow_clk_gen' [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/rtl/fpga_slow_clk_gen.sv:24]
	Parameter CLK_DIV_VALUE bound to: 256 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_slow_clk_mngr' [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/synth_1/.Xil/Vivado-1309435-compute/realtime/xilinx_slow_clk_mngr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_slow_clk_mngr' (7#1) [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/synth_1/.Xil/Vivado-1309435-compute/realtime/xilinx_slow_clk_mngr_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (8#1) [/cad/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'fpga_slow_clk_gen' (9#1) [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/rtl/fpga_slow_clk_gen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'safe_domain' (10#1) [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/safe_domain.sv:12]
INFO: [Synth 8-6157] synthesizing module 'soc_domain' [/home/azafeer/Desktop/test/pulp-master/rtl/pulp/soc_domain.sv:13]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter NB_CL_CORES bound to: 8 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 7 - type: integer 
	Parameter AXI_ID_INT_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_IN_WIDTH bound to: 8 - type: integer 
	Parameter AXI_STRB_OUT_WIDTH bound to: 4 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 80 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 15 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 74 - type: integer 
	Parameter C2S_R_WIDTH bound to: 80 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pulp_soc' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:16]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter USE_CLUSTER_EVENT bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 7 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH_IN bound to: 8 - type: integer 
	Parameter AXI_STRB_WIDTH_OUT bound to: 4 - type: integer 
	Parameter CDC_FIFOS_LOG_DEPTH bound to: 3 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NGPIO bound to: 32 - type: integer 
	Parameter NPAD bound to: 64 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
	Parameter NBIT_PADMUX bound to: 2 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 80 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_R_WIDTH bound to: 80 - type: integer 
	Parameter C2S_B_WIDTH bound to: 15 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 74 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter NB_L2_BANKS bound to: 4 - type: integer 
	Parameter L2_BANK_SIZE bound to: 32768 - type: integer 
	Parameter L2_MEM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter NB_L2_BANKS_PRI bound to: 2 - type: integer 
	Parameter ROM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter FC_CORE_CLUSTER_ID bound to: 6'b011111 
	Parameter CL_CORE_CLUSTER_ID bound to: 6'b000000 
	Parameter FC_CORE_CORE_ID bound to: 4'b0000 
	Parameter FC_CORE_MHARTID bound to: 11'b01111100000 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter SELECTABLE_HARTS bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter RI5CY_HARTINFO[zero1] bound to: 8'b00000000 
	Parameter RI5CY_HARTINFO[nscratch] bound to: 4'b0010 
	Parameter RI5CY_HARTINFO[zero0] bound to: 3'b000 
	Parameter RI5CY_HARTINFO[dataaccess] bound to: 1'b1 
	Parameter RI5CY_HARTINFO[datasize] bound to: 4'b0010 
	Parameter RI5CY_HARTINFO[dataaddr] bound to: 12'b001110000000 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_soc_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:379]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_per_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:381]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_cluster_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv:383]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_dst' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_dst.sv:26]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'sync' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv:25]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'sync' (11#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/gray_to_binary.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (12#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/gray_to_binary.sv:15]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/binary_to_gray.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (13#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/binary_to_gray.sv:15]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (14#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (15#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (16#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (16#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (16#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (16#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (17#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_dst' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_dst.sv:26]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_src' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_src.sv:26]
	Parameter LogDepth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized2' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized2' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized2' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized2' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized3' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized3' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized3' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized3' (18#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_src' (19#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_cdc_src.sv:26]
INFO: [Synth 8-6157] synthesizing module 'l2_ram_multi_bank' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/l2_ram_multi_bank.sv:13]
	Parameter NB_BANKS bound to: 4 - type: integer 
	Parameter BANK_SIZE_INTL_SRAM bound to: 32768 - type: integer 
	Parameter BANK_SIZE_PRI0 bound to: 32'b00000000000000000010000000000000 
	Parameter BANK_SIZE_PRI1 bound to: 32'b00000000000000000010000000000000 
	Parameter INTL_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter PRI0_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter PRI1_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001101 
INFO: [Synth 8-6157] synthesizing module 'tc_sram' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32768 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001111 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000100000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 1048576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 1048576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32768 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (20#1) [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (21#1) [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram' (22#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-6157] synthesizing module 'tc_sram__parameterized0' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32'b00000000000000000010000000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001101 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000001000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized0' [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 8192 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (22#1) [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized0' (22#1) [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram__parameterized0' (22#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'l2_ram_multi_bank' (23#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/l2_ram_multi_bank.sv:13]
INFO: [Synth 8-6157] synthesizing module 'boot_rom' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/boot_rom.sv:14]
	Parameter ROM_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_bootrom' [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/rtl/fpga_bootrom.sv:24]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_bootrom' (24#1) [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/rtl/fpga_bootrom.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'boot_rom' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/boot_rom.sv:14]
INFO: [Synth 8-6157] synthesizing module 'soc_peripherals' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_peripherals.sv:13]
	Parameter MEM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_CLUSTERS bound to: 1 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter NGPIO bound to: 32 - type: integer 
	Parameter NPAD bound to: 64 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
	Parameter NBIT_PADMUX bound to: 2 - type: integer 
	Parameter N_UART bound to: 1 - type: integer 
	Parameter N_SPI bound to: 1 - type: integer 
	Parameter N_I2C bound to: 2 - type: integer 
	Parameter UDMA_EVENTS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pulp_sync_wedge' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync_wedge.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pulp_sync' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync.sv:13]
	Parameter STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulp_sync' (26#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_gating' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/pulp_clk_cells.sv:38]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_gating' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_clk_xilinx.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_gating' (27#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_clk_xilinx.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_gating' (28#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/pulp_clk_cells.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'pulp_sync_wedge' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/deprecated/pulp_sync_wedge.sv:13]
INFO: [Synth 8-6157] synthesizing module 'periph_bus_wrap' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/periph_bus_wrap.sv:14]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (29#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb-e9f5172fecd19b49/src/apb_intf.sv:15]
	Parameter NB_MASTER bound to: 11 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 11 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_node' (30#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_node-38396597780c7975/src/apb_node.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'apb_node_wrap' (31#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_node-38396597780c7975/src/apb_node_wrap.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'periph_bus_wrap' (32#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/periph_bus_wrap.sv:14]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'apb_fll_if' (33#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/apb_fll_if.sv:11]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PAD_NUM bound to: 32 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:276]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_dir_reg' and it is trimmed from '64' to '32' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:258]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_out_reg' and it is trimmed from '64' to '32' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:259]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_inten_reg' and it is trimmed from '64' to '32' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:260]
WARNING: [Synth 8-3936] Found unconnected internal register 's_clk_en_reg' and it is trimmed from '16' to '8' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:181]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_en_reg' and it is trimmed from '64' to '32' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:261]
INFO: [Synth 8-6155] done synthesizing module 'apb_gpio' (34#1) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_gpio-9fda9c183aaff2a3/rtl/apb_gpio.sv:41]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter CAM_DATA_WIDTH bound to: 8 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_SPI bound to: 1 - type: integer 
	Parameter N_UART bound to: 1 - type: integer 
	Parameter N_I2C bound to: 2 - type: integer 
	Parameter N_HYPER bound to: 1 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter N_I2S bound to: 1 - type: integer 
	Parameter N_CAM bound to: 1 - type: integer 
	Parameter N_CSI2 bound to: 0 - type: integer 
	Parameter N_SDIO bound to: 1 - type: integer 
	Parameter N_JTAG bound to: 0 - type: integer 
	Parameter N_MRAM bound to: 0 - type: integer 
	Parameter N_FILTER bound to: 1 - type: integer 
	Parameter N_CH_HYPER bound to: 8 - type: integer 
	Parameter N_FPGA bound to: 0 - type: integer 
	Parameter N_EXT_PER bound to: 0 - type: integer 
	Parameter N_RX_CHANNELS bound to: 16 - type: integer 
	Parameter N_TX_CHANNELS bound to: 18 - type: integer 
	Parameter N_RX_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter N_TX_EXT_CHANNELS bound to: 2 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
	Parameter CH_ID_TX_UART bound to: 0 - type: integer 
	Parameter CH_ID_TX_SPIM bound to: 1 - type: integer 
	Parameter CH_ID_CMD_SPIM bound to: 2 - type: integer 
	Parameter CH_ID_TX_I2C bound to: 3 - type: integer 
	Parameter CH_ID_CMD_I2C bound to: 5 - type: integer 
	Parameter CH_ID_TX_SDIO bound to: 7 - type: integer 
	Parameter CH_ID_TX_I2S bound to: 8 - type: integer 
	Parameter CH_ID_TX_CAM bound to: 9 - type: integer 
	Parameter CH_ID_TX_HYPER bound to: 10 - type: integer 
	Parameter CH_ID_TX_EXT_PER bound to: 19 - type: integer 
	Parameter CH_ID_RX_UART bound to: 0 - type: integer 
	Parameter CH_ID_RX_SPIM bound to: 1 - type: integer 
	Parameter CH_ID_RX_I2C bound to: 2 - type: integer 
	Parameter CH_ID_RX_SDIO bound to: 4 - type: integer 
	Parameter CH_ID_RX_I2S bound to: 5 - type: integer 
	Parameter CH_ID_RX_CAM bound to: 6 - type: integer 
	Parameter CH_ID_RX_HYPER bound to: 7 - type: integer 
	Parameter CH_ID_RX_EXT_PER bound to: 16 - type: integer 
	Parameter STREAM_ID_FILTER bound to: 0 - type: integer 
	Parameter CH_ID_EXT_TX_FILTER bound to: 0 - type: integer 
	Parameter CH_ID_EXT_RX_FILTER bound to: 0 - type: integer 
	Parameter PER_ID_UART bound to: 0 - type: integer 
	Parameter PER_ID_SPIM bound to: 1 - type: integer 
	Parameter PER_ID_I2C bound to: 2 - type: integer 
	Parameter PER_ID_SDIO bound to: 4 - type: integer 
	Parameter PER_ID_I2S bound to: 5 - type: integer 
	Parameter PER_ID_CAM bound to: 6 - type: integer 
	Parameter PER_ID_FILTER bound to: 7 - type: integer 
	Parameter PER_ID_HYPER bound to: 8 - type: integer 
	Parameter PER_ID_EXT_PER bound to: 17 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_reg_if.sv:221]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrFull bound to: 3'b100 
	Parameter N bound to: 32'sb00000000000000000000000000000011 
	Parameter N bound to: 32'sb00000000000000000000000000000011 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrEmpty bound to: 3'b000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
WARNING: [Synth 8-7023] instance 'i_uart' of module 'udma_uart_top' has 43 connections declared, but only 41 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:450]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter REPLAY_BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_reg_if.sv:218]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter REPLAY_BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_ctrl.sv:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_ctrl.sv:337]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_ctrl.sv:637]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_txrx.sv:360]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_txrx.sv:503]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_reg_if.sv:205]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrFull bound to: 3'b100 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrEmpty bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv:326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv:326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv:332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv:332]
WARNING: [Synth 8-6014] Unused sequential element r_sample_wd_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_control.sv:476]
WARNING: [Synth 8-3848] Net err_o in module/entity udma_i2c_top does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_top.sv:85]
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_RX_LIN_CHANNELS bound to: 16 - type: integer 
	Parameter N_RX_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter N_TX_LIN_CHANNELS bound to: 18 - type: integer 
	Parameter N_TX_EXT_CHANNELS bound to: 2 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_REAL_TX_EXT_CHANNELS bound to: 3 - type: integer 
	Parameter N_REAL_PERIPHS bound to: 18 - type: integer 
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_LIN_CHANNELS bound to: 18 - type: integer 
	Parameter N_EXT_CHANNELS bound to: 3 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter DATASIZE_WIDTH bound to: 2 - type: integer 
	Parameter DEST_WIDTH bound to: 2 - type: integer 
	Parameter N_CHANNELS_TX bound to: 21 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter LOG_N_CHANNELS bound to: 5 - type: integer 
	Parameter INTFIFO_SIZE bound to: 28 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 21 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[4]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[3]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[2]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[1]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '21' to '20' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_tx_channels.sv:409]
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter N_LIN_CHANNELS bound to: 16 - type: integer 
	Parameter N_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter N_CHANNELS_RX bound to: 17 - type: integer 
	Parameter LOG_N_CHANNELS bound to: 5 - type: integer 
	Parameter DATASIZE_BITS bound to: 2 - type: integer 
	Parameter SOT_EOT_BITS bound to: 2 - type: integer 
	Parameter CURR_BYTES_BITS bound to: 2 - type: integer 
	Parameter INTFIFO_L2_SIZE bound to: 59 - type: integer 
	Parameter INTFIFO_FILTER_SIZE bound to: 38 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter INST_ID bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:137]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:132]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:154]
WARNING: [Synth 8-6014] Unused sequential element r_jump_src_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:78]
WARNING: [Synth 8-6014] Unused sequential element r_jump_dst_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:212]
WARNING: [Synth 8-6014] Unused sequential element r_do_jump_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:213]
WARNING: [Synth 8-6014] Unused sequential element r_err_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:214]
WARNING: [Synth 8-3848] Net in_stream_ready_o in module/entity udma_stream_unit does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:25]
WARNING: [Synth 8-3848] Net r_datasize in module/entity udma_stream_unit does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv:53]
	Parameter N bound to: 17 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[4]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[3]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[2]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[1]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '17' to '16' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv:64]
	Parameter DATA_WIDTH bound to: 59 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_rx_channels.sv:468]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_PERIPHS bound to: 18 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_ctrl.sv:101]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/udma_sdio_reg_if.sv:251]
WARNING: [Synth 8-6014] Unused sequential element r_rsp_data_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/udma_sdio_reg_if.sv:209]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx.sv:137]
	Parameter STATUS_RSP_TIMEOUT bound to: 6'b000001 
	Parameter STATUS_RSP_WRONG_DIR bound to: 6'b000010 
	Parameter STATUS_RSP_BUSY_TIMEOUT bound to: 6'b000100 
	Parameter RSP_TYPE_NULL bound to: 3'b000 
	Parameter RSP_TYPE_48_CRC bound to: 3'b001 
	Parameter RSP_TYPE_48_NOCRC bound to: 3'b010 
	Parameter RSP_TYPE_136 bound to: 3'b011 
	Parameter RSP_TYPE_48_BSY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_cmd.sv:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_cmd.sv:190]
	Parameter STATUS_RSP_TIMEOUT bound to: 6'b000001 
	Parameter RSP_TYPE_NULL bound to: 3'b000 
	Parameter RSP_TYPE_48_CRC bound to: 3'b001 
	Parameter RSP_TYPE_48_NOCRC bound to: 3'b010 
	Parameter RSP_TYPE_136 bound to: 3'b011 
	Parameter RSP_TYPE_48_BSY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_data.sv:443]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BUFFER_WIDTH bound to: 4 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter MAX_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv:328]
WARNING: [Synth 8-6014] Unused sequential element r_per_pdm_clk_en_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv:241]
WARNING: [Synth 8-3848] Net cfg_slave_gen_clk_en_o in module/entity udma_i2s_reg_if does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv:103]
WARNING: [Synth 8-3848] Net cfg_master_gen_clk_en_o in module/entity udma_i2s_reg_if does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv:107]
	Parameter STAGES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_word_done_dly_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_rx_channel.sv:153]
	Parameter STAGES bound to: 5 - type: integer 
	Parameter ACC_WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/cic_top.sv:138]
WARNING: [Synth 8-6014] Unused sequential element r_store_ch3_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/pdm_top.sv:75]
WARNING: [Synth 8-3848] Net fifo_err_o in module/entity i2s_tx_channel does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_tx_channel.sv:33]
WARNING: [Synth 8-3848] Net s_slave_gen_clk_eni in module/entity udma_i2s_top does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_top.sv:115]
WARNING: [Synth 8-3848] Net s_master_gen_clk_eni in module/entity udma_i2s_top does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_top.sv:119]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_camera-86b8118519db0f98/rtl/camera_reg_if.sv:134]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_camera-86b8118519db0f98/rtl/camera_if.sv:232]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter.sv:246]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_reg_if.sv:194]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_reg_if.sv:376]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_tx_datafetch.sv:297]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:108]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:119]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_bincu.sv:79]
WARNING: [Synth 8-3848] Net output_datasize_o in module/entity udma_filter_bincu does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_bincu.sv:50]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_rx_dataout.sv:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_rx_dataout.sv:230]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_NB_CH bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv:189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_busy.sv:80]
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter N_MASTER bound to: 8 - type: integer 
	Parameter LOG_MASTER bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_reg_if_common.sv:107]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_twd_trans_spliter.sv:319]
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 8 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 4 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_unpack.sv:350]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter T_REG_W bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv:215]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv:357]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element check_reg_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_rxbuffer.sv:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BURST_WIDTH bound to: 20 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter WAIT_CYCLES bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:103]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:111]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:123]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:130]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:254]
	Parameter INIT bound to: 1'b0 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter BIT_WIDTH bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 7 - type: integer 
	Parameter N_PATH bound to: 8 - type: integer 
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000100 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter PTR_FULL bound to: 5'b10000 
	Parameter PTR_EMPTY bound to: 5'b00000 
	Parameter N bound to: 32'sb00000000000000000000000000000101 
	Parameter N bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:498]
WARNING: [Synth 8-3848] Net s_rx_ch_data[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_data[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:227]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:215]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:216]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:220]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[10] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[8] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:221]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[17] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[16] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:207]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[17] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[16] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:208]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[17] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[16] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[11] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[9] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:196]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[17] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[16] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[15] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[14] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[13] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[12] in module/entity udma_subsystem does not have driver. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv:197]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter NB_CLUSTERS bound to: 1 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter JTAG_REG_SIZE bound to: 32'b00000000000000000000000000001000 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_pwr_reg_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/components/apb_soc_ctrl.sv:171]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXTSIG_NUM bound to: 32 - type: integer 
	Parameter TIMER_NBITS bound to: 16 - type: integer 
	Parameter N_TIMEREXTSIG bound to: 48 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb_adv_timer-ad83d91be9875631/rtl/adv_timer_apb_if.sv:640]
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter N_EXTSIG bound to: 48 - type: integer 
	Parameter EXTSIG_NUM bound to: 48 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_EVNT_NUM bound to: 160 - type: integer 
	Parameter APB_EVNT_NUM bound to: 8 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter FC_EVENT_POS bound to: 7 - type: integer 
	Parameter EVNT_NUM bound to: 169 - type: integer 
	Parameter QUEUE_SIZE bound to: 2 - type: integer 
	Parameter EVNT_NUM bound to: 169 - type: integer 
	Parameter S bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_event_generator.sv:214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_event_generator.sv:325]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/apb_timer_unit.sv:110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/apb_timer_unit.sv:214]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter EVENT_ID_WIDTH bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 32 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter TB_RISCV bound to: 0 - type: integer 
	Parameter CORE_ID bound to: 4'b0000 
	Parameter CLUSTER_ID bound to: 6'b011111 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter USE_PMP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 0 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter DM_HaltAddress bound to: 437323776 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:187]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_pmp.sv:677]
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter RDATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter DM_HaltAddress bound to: 437323776 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element addr_Q_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv:245]
WARNING: [Synth 8-6014] Unused sequential element addr_Q_reg[3] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_fetch_fifo.sv:245]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv:130]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_prefetch_buffer.sv:249]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:134]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:134]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:140]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:153]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:153]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:258]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_if_stage.sv:258]
	Parameter N_REGS bound to: 2 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:57]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:60]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:117]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:151]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:167]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_compressed_decoder.sv:211]
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 0 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:842]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:842]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:864]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:881]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:902]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:503]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:503]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:607]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:642]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:642]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:672]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:781]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:781]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:788]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:788]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:798]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:798]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:805]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:805]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:816]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:816]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 1 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter NUM_FP_WORDS bound to: 32 - type: integer 
	Parameter NUM_TOT_WORDS bound to: 32 - type: integer 
WARNING: [Synth 8-324] index 32 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 32 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 33 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 33 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 34 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 34 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 35 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 35 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 36 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 36 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 37 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 37 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 38 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 38 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 39 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 39 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 40 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 40 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 41 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 41 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 42 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 42 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 43 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 43 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 44 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 44 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 45 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 45 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 46 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 46 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 47 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 47 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 48 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 48 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 49 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 49 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 50 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 50 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 51 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 51 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 52 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 52 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 53 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 53 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 54 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 54 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 55 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 55 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 56 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 56 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 57 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 57 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 58 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 58 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 59 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 59 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 60 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 60 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 61 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 61 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 62 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 62 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-324] index 63 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:171]
WARNING: [Synth 8-324] index 63 out of range [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:173]
WARNING: [Synth 8-6014] Unused sequential element (null)[0].mem_fp_reg[0] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[1].mem_fp_reg[1] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[2].mem_fp_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[3].mem_fp_reg[3] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[4].mem_fp_reg[4] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[5].mem_fp_reg[5] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[6].mem_fp_reg[6] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[7].mem_fp_reg[7] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[8].mem_fp_reg[8] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[9].mem_fp_reg[9] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[10].mem_fp_reg[10] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[11].mem_fp_reg[11] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[12].mem_fp_reg[12] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[13].mem_fp_reg[13] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[14].mem_fp_reg[14] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[15].mem_fp_reg[15] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[16].mem_fp_reg[16] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[17].mem_fp_reg[17] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[18].mem_fp_reg[18] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[19].mem_fp_reg[19] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[20].mem_fp_reg[20] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[21].mem_fp_reg[21] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[22].mem_fp_reg[22] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[23].mem_fp_reg[23] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[24].mem_fp_reg[24] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[25].mem_fp_reg[25] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[26].mem_fp_reg[26] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[27].mem_fp_reg[27] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[28].mem_fp_reg[28] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[29].mem_fp_reg[29] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[30].mem_fp_reg[30] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
WARNING: [Synth 8-6014] Unused sequential element (null)[31].mem_fp_reg[31] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_register_file.sv:170]
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 0 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 0 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APUTYPE_DSP_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_INT_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_INT_DIV bound to: 0 - type: integer 
	Parameter APUTYPE_FP bound to: 0 - type: integer 
	Parameter APUTYPE_ADDSUB bound to: 0 - type: integer 
	Parameter APUTYPE_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_CAST bound to: 0 - type: integer 
	Parameter APUTYPE_MAC bound to: 0 - type: integer 
	Parameter APUTYPE_DIV bound to: 1 - type: integer 
	Parameter APUTYPE_SQRT bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:306]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:355]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:417]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:452]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:469]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:524]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:568]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:620]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1084]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1292]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1443]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1541]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1686]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1691]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1698]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1714]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1766]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1785]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1820]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1825]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1832]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1845]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1882]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:1926]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2071]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2256]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2279]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2343]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_decoder.sv:2380]
	Parameter FPU bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:301]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:443]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:484]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:571]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:787]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:847]
WARNING: [Synth 8-6014] Unused sequential element boot_done_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_controller.sv:1082]
	Parameter PULP_SECURE bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv:79]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_int_controller.sv:92]
	Parameter N_REGS bound to: 2 - type: integer 
	Parameter N_REG_BITS bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 0 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter Features[Width] bound to: 32 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b0 
	Parameter Features[FpFmtMask] bound to: 5'b10000 
	Parameter Features[IntFmtMask] bound to: 4'b0010 
	Parameter Implementation[PipeRegs][0][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b01 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv:235]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:45]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5858] RAM fmt_special_status_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv:621]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_divsqrt_multi.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_divsqrt_multi.sv:185]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter WIDTH bound to: 58 - type: integer 
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv:190]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv:228]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_noncomp.sv:314]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 40 - type: integer 
	Parameter NUM_INT_STICKY bound to: 32 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:45]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_rounding.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:366]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_LOG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:158]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:345]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:428]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:545]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:610]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:647]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:666]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:669]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:669]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:705]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:708]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:728]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:748]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:769]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu.sv:870]
	Parameter LEN bound to: 32 - type: integer 
	Parameter NUM_LEVELS bound to: 5 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv:145]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv:354]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_load_store_unit.sv:464]
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter N_EXT_CNT bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter USE_PMP bound to: 1 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter N_APU_CNT bound to: 4 - type: integer 
	Parameter N_PERF_COUNTERS bound to: 17 - type: integer 
	Parameter PERF_EXT_ID bound to: 12 - type: integer 
	Parameter PERF_APU_ID bound to: 13 - type: integer 
	Parameter MTVEC_MODE bound to: 2'b01 
	Parameter MAX_N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter MAX_N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PERF_REGS bound to: 17 - type: integer 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000100100000001000100100100 
WARNING: [Synth 8-153] case item 12'b00111011xxxx will never be executed [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:486]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:872]
	Parameter PER_ID_WIDTH bound to: 32 - type: integer 
	Parameter EVT_ID_WIDTH bound to: 8 - type: integer 
	Parameter ENA_SEC_IRQ bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter NR_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NR_L2_PORTS bound to: 4 - type: integer 
	Parameter AXI_IN_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_IN_DATA_WIDTH bound to: 32'sb00000000000000000000000001000000 
	Parameter AXI_IN_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_OUT_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_OUT_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NR_RULES_L2_DEMUX bound to: 3 - type: integer 
	Parameter L2_DEMUX_RULES bound to: 288'b000000000000000000000000000000010001110000000000000000000000000000011100000000010000000000000000000000000000000000000000000000010001101000000000000000000000000000011010000001000000000000000000000000000000000000000000000000100001110000000001000000000000000000011100000010010000000000000000 
	Parameter NR_RULES_INTERLEAVED_REGION bound to: 1 - type: integer 
	Parameter INTERLEAVED_ADDR_SPACE bound to: 96'b000000000000000000000000000000010001110000000001000000000000000000011100000010010000000000000000 
	Parameter NR_RULES_CONTIG_CROSSBAR bound to: 3 - type: integer 
	Parameter CONTIGUOUS_CROSSBAR_RULES bound to: 288'b000000000000000000000000000000000001110000000000000000000000000000011100000000001000000000000000000000000000000000000000000000010001110000000000100000000000000000011100000000010000000000000000000000000000000000000000000000100001101000000000000000000000000000011010000001000000000000000000 
	Parameter NR_RULES_AXI_CROSSBAR bound to: 2 - type: integer 
	Parameter AXI_CROSSBAR_RULES bound to: 192'b000000000000000000000000000000000001000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000010001101000010000000000000000000000011010010000000000000000000000 
	Parameter APB_BRIDGE_RULES bound to: 96'b000000000000000000000000000000000001101000010000000000000000000000011010010000000000000000000000 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter TCDM_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter TCDM_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter TCDM_BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter BUFF_DEPTH_SLICES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_OFFSET bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001010000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/axi_2_lint/lint64_to_32.sv:112]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/l2_tcdm_hybrid_interco-f03a86a7ac111e77/RTL/axi_2_lint/axi_read_ctrl.sv:148]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001001 
	Parameter NR_MASTER_PORTS_INTERLEAVED_ONLY bound to: 4 - type: integer 
	Parameter NR_ADDR_RULES_L2_DEMUX bound to: 3 - type: integer 
	Parameter NR_SLAVE_PORTS_INTERLEAVED bound to: 4 - type: integer 
	Parameter NR_ADDR_RULES_SLAVE_PORTS_INTLVD bound to: 1 - type: integer 
	Parameter NR_SLAVE_PORTS_CONTIG bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_RULES_SLAVE_PORTS_CONTIG bound to: 3 - type: integer 
	Parameter AXI_MASTER_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter NR_AXI_SLAVE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ADDR_RULES_AXI_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter AXI_SLAVE_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BUS_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_XBAR_CFG[NoSlvPorts] bound to: 9 - type: integer 
	Parameter AXI_XBAR_CFG[NoMstPorts] bound to: 2 - type: integer 
	Parameter AXI_XBAR_CFG[MaxMstTrans] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter AXI_XBAR_CFG[FallThrough] bound to: 1'b1 
	Parameter AXI_XBAR_CFG[LatencyMode] bound to: 10'b0000011010 
	Parameter AXI_XBAR_CFG[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[UniqueIds] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[AxiDataWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[NoAddrRules] bound to: 2 - type: integer 
	Parameter NR_OUTPUTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_MAP_RULES bound to: 3 - type: integer 
	Parameter SLAVE_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000011 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NR_OUTPUTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ADDR_MAP_RULES bound to: 1 - type: integer 
	Parameter SLAVE_SEL_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000010 
	Parameter NoRules bound to: 1 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ERROR_RESPONSE bound to: -1160065819 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter AUX_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
	Parameter REGISTERED_GRANT bound to: FALSE - type: string 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001101 
	Parameter NR_SLAVE_PORTS bound to: 4 - type: integer 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter PORT_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter REQ_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter RESP_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000000100001 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter NumOut bound to: 4 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumOut bound to: 4 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001001 
	Parameter NR_SLAVE_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_RULES bound to: 3 - type: integer 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NR_SLAVE_PORTS_INTERNAL bound to: 32'b00000000000000000000000000000100 
	Parameter PORT_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter REQ_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter RESP_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000000100001 
	Parameter DEFAULT_IDX bound to: 2'b11 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000100 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter NumOut bound to: 32'b00000000000000000000000000000100 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ERROR_RESPONSE bound to: -1160065819 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 9 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b1 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 32 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter AxiIdWidthMstPorts bound to: 32'b00000000000000000000000000000101 
	Parameter Cfg[NoSlvPorts] bound to: 9 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b1 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 32 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter ATOPs bound to: 1'b1 
	Parameter cfg_NoMstPorts bound to: 2 - type: integer 
	Parameter NoIndices bound to: 2 - type: integer 
	Parameter NoRules bound to: 2 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 1 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 1 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter SlvAxiIDWidth bound to: 1 - type: integer 
	Parameter NoSlvPorts bound to: 9 - type: integer 
	Parameter MaxWTrans bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000100 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 1 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NumIn bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_MAX_READ_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiUserWidth bound to: 6 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b1 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter UserWidth bound to: 6 - type: integer 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000101 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000101 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000100000 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter CntIdxWidth bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter CAPACITY bound to: 32'sb00000000000000000000000000000001 
	Parameter FULL_BW bound to: 1'b0 
	Parameter NIds bound to: 32'sb00000000000000000000000000100000 
	Parameter HtCapacity bound to: 32'sb00000000000000000000000000000001 
	Parameter HtIdxWidth bound to: 1 - type: integer 
	Parameter LdIdxWidth bound to: 1 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM head_tail_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM head_tail_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv:402]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv:188]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv:402]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_burst_splitter.sv:272]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b1 
	Parameter NoApbSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter SelIdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter NoApbSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter RD bound to: 1'b0 
	Parameter WR bound to: 1'b1 
	Parameter SelIdxWidth bound to: 1 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:114]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter IdxWidth bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_lite_to_apb.sv:294]
WARNING: [Synth 8-5858] RAM apb_req_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter IdcodeValue bound to: 613749187 - type: integer 
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 613749187 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dmi_jtag_tap.sv:260]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:60]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:61]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:62]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:106]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:157]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:157]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/cdc_2phase.sv:159]
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter ReadByteEnable bound to: 1'b0 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000001010 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000010000000000 
	Parameter DataEnd bound to: 8'b00000101 
	Parameter ProgBufEnd bound to: 8'b00100111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ReadByteEnable bound to: 1'b0 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter DbgAddressBits bound to: 32'b00000000000000000000000000001100 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000001010 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000010000000000 
	Parameter MaxAar bound to: 32'b00000000000000000000000000000011 
	Parameter HasSndScratch bound to: 1'b1 
	Parameter LoadBaseAddr bound to: 5'b01010 
	Parameter DataBaseAddr bound to: 12'b001110000000 
	Parameter DataEndAddr bound to: 12'b001110000111 
	Parameter ProgBufBaseAddr bound to: 12'b001101100000 
	Parameter ProgBufEndAddr bound to: 12'b001101111111 
	Parameter AbstractCmdBaseAddr bound to: 12'b001100111000 
	Parameter AbstractCmdEndAddr bound to: 12'b001101011111 
	Parameter WhereToAddr bound to: 12'b001100000000 
	Parameter FlagsBaseAddr bound to: 12'b010000000000 
	Parameter FlagsEndAddr bound to: 12'b011111111111 
	Parameter HaltedAddr bound to: 12'b000100000000 
	Parameter GoingAddr bound to: 12'b000100000100 
	Parameter ResumingAddr bound to: 12'b000100001000 
	Parameter ExceptionAddr bound to: 12'b000100001100 
	Parameter RomSize bound to: 32'b00000000000000000000000000010011 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_mem.sv:144]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/tap_top.v:515]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/jtag_pulp-5deebd21d33ee03d/src/tap_top.v:540]
	Parameter JTAGREGSIZE bound to: 9 - type: integer 
	Parameter SYNC bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_lint_biu.sv:372]
WARNING: [Synth 8-6014] Unused sequential element internal_register_select_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/adv_dbg_if-4a8e8ee83fb515d2/rtl/adbg_lint_module.sv:222]
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/apb2per-d066b0686e04a03e/apb2per.sv:86]
WARNING: [Synth 8-5858] RAM hartinfo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter USE_HWPE_CL bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter TCDM_SIZE bound to: 65536 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 16 - type: integer 
	Parameter TCDM_BANK_SIZE bound to: 4096 - type: integer 
	Parameter TCDM_NUM_ROWS bound to: 1024 - type: integer 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter L0_BUFFER_FEATURE bound to: DISABLED - type: string 
	Parameter MULTICAST_FEATURE bound to: DISABLED - type: string 
	Parameter SHARED_ICACHE bound to: ENABLED - type: string 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUST_FPU bound to: 1 - type: integer 
	Parameter CLUST_FP_DIVSQRT bound to: 1 - type: integer 
	Parameter CLUST_SHARED_FP bound to: 2 - type: integer 
	Parameter CLUST_SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_S2C_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_C2S_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 7 - type: integer 
	Parameter AXI_STRB_S2C_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_C2S_WIDTH bound to: 8 - type: integer 
	Parameter DC_SLICE_BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 80 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 15 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 74 - type: integer 
	Parameter C2S_R_WIDTH bound to: 80 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter TEST_SET_BIT bound to: 20 - type: integer 
	Parameter ADDR_MEM_WIDTH bound to: 10 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_SPERIPHS bound to: 10 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter TCDM_SIZE bound to: 65536 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 16 - type: integer 
	Parameter TCDM_BANK_SIZE bound to: 4096 - type: integer 
	Parameter TCDM_NUM_ROWS bound to: 1024 - type: integer 
	Parameter HWPE_PRESENT bound to: 0 - type: integer 
	Parameter USE_HETEROGENEOUS_INTERCONNECT bound to: 1 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter L0_BUFFER_FEATURE bound to: DISABLED - type: string 
	Parameter MULTICAST_FEATURE bound to: DISABLED - type: string 
	Parameter SHARED_ICACHE bound to: ENABLED - type: string 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUST_FPU bound to: 1 - type: integer 
	Parameter CLUST_FP_DIVSQRT bound to: 1 - type: integer 
	Parameter CLUST_SHARED_FP bound to: 2 - type: integer 
	Parameter CLUST_SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_C2S_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_S2C_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 7 - type: integer 
	Parameter AXI_STRB_C2S_WIDTH bound to: 8 - type: integer 
	Parameter AXI_STRB_S2C_WIDTH bound to: 4 - type: integer 
	Parameter DC_SLICE_BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 80 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 15 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 74 - type: integer 
	Parameter C2S_R_WIDTH bound to: 80 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter ASYNC_C2S_AW_DATA_WIDTH bound to: 640 - type: integer 
	Parameter ASYNC_C2S_W_DATA_WIDTH bound to: 632 - type: integer 
	Parameter ASYNC_C2S_B_DATA_WIDTH bound to: 120 - type: integer 
	Parameter ASYNC_C2S_AR_DATA_WIDTH bound to: 592 - type: integer 
	Parameter ASYNC_C2S_R_DATA_WIDTH bound to: 640 - type: integer 
	Parameter ASYNC_S2C_AW_DATA_WIDTH bound to: 624 - type: integer 
	Parameter ASYNC_S2C_W_DATA_WIDTH bound to: 344 - type: integer 
	Parameter ASYNC_S2C_B_DATA_WIDTH bound to: 104 - type: integer 
	Parameter ASYNC_S2C_AR_DATA_WIDTH bound to: 576 - type: integer 
	Parameter ASYNC_S2C_R_DATA_WIDTH bound to: 368 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter TEST_SET_BIT bound to: 20 - type: integer 
	Parameter ADDR_MEM_WIDTH bound to: 10 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter NB_OUTSND_BURSTS bound to: 8 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter ASYNC_EVENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_L1_CUTS bound to: 32'b00000000000000000000000000010000 
	Parameter RW_MARGIN_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter FEATURE_STAT bound to: 1'b1 
	Parameter TCDM_ID_WIDTH bound to: 20 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 5 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter USE_PMP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 0 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter DM_HaltAddress bound to: 437323776 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 0 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:503]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:642]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:781]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:788]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:798]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:805]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:816]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter Zfinx bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter NUM_FP_WORDS bound to: 32 - type: integer 
	Parameter NUM_TOT_WORDS bound to: 64 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APUTYPE_DSP_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_INT_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_INT_DIV bound to: 0 - type: integer 
	Parameter APUTYPE_FP bound to: 0 - type: integer 
	Parameter APUTYPE_ADDSUB bound to: 0 - type: integer 
	Parameter APUTYPE_MULT bound to: 0 - type: integer 
	Parameter APUTYPE_CAST bound to: 0 - type: integer 
	Parameter APUTYPE_MAC bound to: 0 - type: integer 
	Parameter APUTYPE_DIV bound to: 1 - type: integer 
	Parameter APUTYPE_SQRT bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_DSP_MULT bound to: 0 - type: integer 
	Parameter SHARED_INT_DIV bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter N_EXT_CNT bound to: 5 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 1 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter N_APU_CNT bound to: 4 - type: integer 
	Parameter N_PERF_COUNTERS bound to: 21 - type: integer 
	Parameter PERF_EXT_ID bound to: 12 - type: integer 
	Parameter PERF_APU_ID bound to: 17 - type: integer 
	Parameter MTVEC_MODE bound to: 2'b01 
	Parameter MAX_N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter MAX_N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PERF_REGS bound to: 21 - type: integer 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000100000000001000100100100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:745]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:872]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_ENABLE_BIT bound to: 4 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_ENABLE_BIT bound to: 4 - type: integer 
	Parameter FIFO_DW bound to: 69 - type: integer 
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter CORE_TYPE_CL bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter CORE_ID bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter REMAP_ADDRESS bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter WAPUTYPE bound to: 3 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter SHARED_FP bound to: 2 - type: integer 
	Parameter SHARED_FP_DIVSQRT bound to: 2 - type: integer 
	Parameter DEBUG_START_ADDR bound to: 437321728 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
	Parameter N_EXT_PERF_COUNTERS_ACTUAL bound to: 5 - type: integer 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter DW bound to: 32'b00000000000000000000000010000000 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000000001 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter NumRegs bound to: 32'b00000000000000000000000000000100 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter DMA_NB_OUTSND_BURSTS bound to: 8 - type: integer 
	Parameter TCDM_SIZE bound to: 65536 - type: integer 
	Parameter NB_MASTER bound to: 3 - type: integer 
	Parameter NB_SLAVE bound to: 4 - type: integer 
	Parameter N_RULES bound to: 32'b00000000000000000000000000000011 
	Parameter MAX_TXNS_PER_SLV_PORT bound to: 8 - type: integer 
	Parameter AXI_XBAR_CFG[NoSlvPorts] bound to: 4 - type: integer 
	Parameter AXI_XBAR_CFG[NoMstPorts] bound to: 3 - type: integer 
	Parameter AXI_XBAR_CFG[MaxMstTrans] bound to: 8 - type: integer 
	Parameter AXI_XBAR_CFG[MaxSlvTrans] bound to: 16 - type: integer 
	Parameter AXI_XBAR_CFG[FallThrough] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[LatencyMode] bound to: 10'b0000000000 
	Parameter AXI_XBAR_CFG[AxiIdWidthSlvPorts] bound to: 5 - type: integer 
	Parameter AXI_XBAR_CFG[AxiIdUsedSlvPorts] bound to: 5 - type: integer 
	Parameter AXI_XBAR_CFG[UniqueIds] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[AxiDataWidth] bound to: 64 - type: integer 
	Parameter AXI_XBAR_CFG[NoAddrRules] bound to: 3 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 3 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 8 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 16 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b0000000000 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 3 - type: integer 
	Parameter AxiIdWidthMstPorts bound to: 32'b00000000000000000000000000000111 
	Parameter Cfg[NoSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 3 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 8 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 16 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b0000000000 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 5 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 3 - type: integer 
	Parameter ATOPs bound to: 1'b1 
	Parameter cfg_NoMstPorts bound to: 3 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000100 
	Parameter MaxTrans bound to: 8 - type: integer 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000011 
	Parameter AxiIdBits bound to: 5 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000011 
	Parameter NoCounters bound to: 32'b00000000000000000000000000100000 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 8 - type: integer 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter SlvAxiIDWidth bound to: 5 - type: integer 
	Parameter NoSlvPorts bound to: 4 - type: integer 
	Parameter MaxWTrans bound to: 16 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000010 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000111 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 5 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000111 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NumIn bound to: 4 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 16 - type: integer 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 4 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_wr_channel.sv:165]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_rd_channel.sv:166]
	Parameter LD_BUFFER_SIZE bound to: 2 - type: integer 
	Parameter ST_BUFFER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100100 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000101011 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100111 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_tcdm_rd_if.sv:165]
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001010000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001010000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 7 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 7 - type: integer 
	Parameter NB_MASTERS bound to: 2 - type: integer 
	Parameter ADDR_OFFSET bound to: 20 - type: integer 
	Parameter NB_MASTERS_LOG bound to: 1 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001000 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001110 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001110 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001110 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001110 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001101 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter HWPE_PRESENT bound to: 0 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 16 - type: integer 
	Parameter NB_SPERIPHS bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter TEST_SET_BIT bound to: 20 - type: integer 
	Parameter ADDR_MEM_WIDTH bound to: 10 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter USE_HETEROGENEOUS_INTERCONNECT bound to: 1 - type: integer 
	Parameter TCDM_ID_WIDTH bound to: 20 - type: integer 
	Parameter N_HWPE bound to: 0 - type: integer 
	Parameter N_CORE bound to: 8 - type: integer 
	Parameter N_DMA bound to: 4 - type: integer 
	Parameter N_EXT bound to: 32'b00000000000000000000000000000100 
	Parameter N_MEM bound to: 16 - type: integer 
	Parameter AWC bound to: 32 - type: integer 
	Parameter AWM bound to: 32'b00000000000000000000000000001100 
	Parameter DW_LIC bound to: 32 - type: integer 
	Parameter BW_LIC bound to: 32'b00000000000000000000000000001000 
	Parameter UW_LIC bound to: 32'b00000000000000000000000000000001 
	Parameter DW_SIC bound to: 32'b00000000000000000000000010000000 
	Parameter TS_BIT bound to: 20 - type: integer 
	Parameter IW bound to: 20 - type: integer 
	Parameter EXPFIFO bound to: 32'b00000000000000000000000000000000 
	Parameter DWH bound to: 32'b00000000000000000000000010000000 
	Parameter AWH bound to: 32 - type: integer 
	Parameter BWH bound to: 32'b00000000000000000000000000001000 
	Parameter WWH bound to: 32'b00000000000000000000000000100000 
	Parameter OWH bound to: 32'b00000000000000000000000000000001 
	Parameter UWH bound to: 32'b00000000000000000000000000000001 
	Parameter SEL_LIC bound to: 32'b00000000000000000000000000000000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter WW bound to: 32'b00000000000000000000000000100000 
	Parameter OW bound to: 32'b00000000000000000000000000100000 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter N_CH0 bound to: 8 - type: integer 
	Parameter N_CH1 bound to: 32'b00000000000000000000000000001000 
	Parameter N_MEM bound to: 16 - type: integer 
	Parameter AWC bound to: 32 - type: integer 
	Parameter AWM bound to: 32'b00000000000000000000000000001010 
	Parameter DW bound to: 32 - type: integer 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter TS_BIT bound to: 20 - type: integer 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000010000 
	Parameter NumOut bound to: 16 - type: integer 
	Parameter AddrWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter AddrMemWidth bound to: 32'b00000000000000000000000000001010 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter ByteOffWidth bound to: 32'b00000000000000000000000000000010 
	Parameter Topology bound to: 2'b00 
	Parameter NumPar bound to: 32'b00000000000000000000000000000001 
	Parameter ClosConfig bound to: 32'b00000000000000000000000000000010 
	Parameter NumOutLog2 bound to: 32'b00000000000000000000000000000100 
	Parameter AggDataWidth bound to: 32'b00000000000000000000000000110000 
	Parameter NumIn bound to: 32'b00000000000000000000000000010000 
	Parameter NumOut bound to: 16 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000000110000 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumOut bound to: 16 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000000110000 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000010000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000110000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000010000 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 20 - type: integer 
	Parameter UW bound to: 32'b00000000000000000000000000000001 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_SPERIPHS bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter HWPE_PRESENT bound to: 1'b1 
	Parameter CLUSTER_ALIAS_BASE bound to: 12'b000000000000 
	Parameter ADDREXT bound to: 1'b0 
	Parameter PE_XBAR_N_INPS bound to: 32'b00000000000000000000000000001001 
	Parameter PE_XBAR_N_OUPS bound to: 10 - type: integer 
	Parameter PE_IDX_EXT bound to: 4'b1001 
	Parameter PE_IDX_ERR bound to: 4'b1010 
	Parameter N_OUP bound to: 10 - type: integer 
	Parameter LOG_N_OUP bound to: 32'b00000000000000000000000000000100 
	Parameter ONEHOT_WIDTH bound to: 10 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter N_INP bound to: 10 - type: integer 
	Parameter LOG_N_INP bound to: 4 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001001110 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_OUTSND_BURSTS bound to: 8 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter GLOBAL_TRANS_QUEUE_DEPTH bound to: 16 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter NB_OUTSND_TRANS bound to: 8 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter GLOBAL_TRANS_QUEUE_DEPTH bound to: 16 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter TRANS_ARBITER_WIDTH bound to: 80 - type: integer 
	Parameter TRANS_QUEUE_WIDTH bound to: 77 - type: integer 
	Parameter EXT_RX_CMD_QUEUE_WIDTH bound to: 71 - type: integer 
	Parameter EXT_TX_CMD_QUEUE_WIDTH bound to: 71 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter COMMAND_FIFO_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter PE_ID_WIDTH bound to: 9 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_fsm.sv:208]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_fsm.sv:345]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/ctrl_fsm.sv:434]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 0 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 3 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 4 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 5 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 6 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 7 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 9 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 10 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 11 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 12 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 13 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 14 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TRANS_SID bound to: 15 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter NB_TRANSFERS bound to: 16 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 0 - type: integer 
	Parameter N_MASTER bound to: 16 - type: integer 
	Parameter LOG_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter N_MASTER bound to: 16 - type: integer 
	Parameter LOG_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_QUEUE_WIDTH bound to: 77 - type: integer 
	Parameter TRANS_QUEUE_DEPTH bound to: 16 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter LOG_TRANS_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter NB_CTRLS bound to: 10 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 62 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 4 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter N_MASTER bound to: 16 - type: integer 
	Parameter LOG_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 31 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 31 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_mchan_len_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/twd_trans_splitter.sv:97]
	Parameter DATA_WIDTH bound to: 71 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 256 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_CMD_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_unpack.sv:400]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter EXT_TX_CMD_QUEUE_WIDTH bound to: 55 - type: integer 
	Parameter EXT_RX_CMD_QUEUE_WIDTH bound to: 71 - type: integer 
	Parameter DATA_WIDTH bound to: 55 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter NB_OUTSND_TRANS bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter OPC_BUF_WIDTH bound to: 41 - type: integer 
	Parameter OPC_BUF_DEPTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 79 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TCDM_CMD_QUEUE_WIDTH bound to: 38 - type: integer 
	Parameter TCDM_BEAT_QUEUE_WIDTH bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 16 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
	Parameter TX_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter RX_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000010111 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter MCHAN_LEN_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/trans_unit/trans_aligner.sv:371]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/trans_unit/trans_aligner.sv:436]
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter NB_SPERIPHS bound to: 10 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 16 - type: integer 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_DEMUX_MAPPED bound to: 1 - type: integer 
	Parameter NB_L1_CUTS bound to: 32'b00000000000000000000000000010000 
	Parameter RW_MARGIN_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter FEATURE_STAT bound to: 1'b1 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter OFFSET_1 bound to: 4 - type: integer 
	Parameter OFFSET_2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/cluster_control_unit/cluster_control_unit.sv:273]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/cluster_control_unit/cluster_control_unit.sv:309]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/timer_unit.sv:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/timer_unit-7ee4cd321dafe5e2/rtl/timer_unit.sv:285]
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_SW_EVT bound to: 8 - type: integer 
	Parameter NB_BARR bound to: 8 - type: integer 
	Parameter NB_HW_MUT bound to: 1 - type: integer 
	Parameter MUTEX_MSG_W bound to: 32 - type: integer 
	Parameter DISP_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter SOC_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_SW_EVT bound to: 8 - type: integer 
	Parameter NB_BARR bound to: 8 - type: integer 
	Parameter NB_HW_MUT bound to: 1 - type: integer 
	Parameter MUTEX_MSG_W bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:231]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:228]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:271]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:312]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:367]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:390]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wakeup_mask_irq_SP_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_core.sv:496]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:87]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:95]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:132]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_barrier_unit.sv:140]
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter MUTEX_MSG_W bound to: 32 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_core_DP_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_mutex_unit.sv:107]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter BYTE_ENABLE_BIT bound to: 4 - type: integer 
	Parameter FIFO_DW bound to: 78 - type: integer 
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_BARR bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 9 - type: integer 
	Parameter LOG_NB_CORES bound to: 3 - type: integer 
	Parameter LOG_NB_BARR bound to: 3 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 8 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/event_unit_interface_mux.sv:330]
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_SW_EVT bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter LOG_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter BASE_PERF_CNT bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/CTRL_UNIT/hier_icache_ctrl_unit.sv:578]
WARNING: [Synth 8-5856] 3D RAM perf_cnt_L1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM perf_cnt_L2_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter NB_FPNEW bound to: 4 - type: integer 
	Parameter FP_TYPE_WIDTH bound to: 3 - type: integer 
	Parameter NB_CORE_ARGS bound to: 3 - type: integer 
	Parameter CORE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CORE_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter CORE_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter CORE_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter APU_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_FPNEW_ARGS bound to: 3 - type: integer 
	Parameter FPNEW_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FPNEW_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter FPNEW_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter APUTYPE_ID bound to: 1 - type: integer 
	Parameter FPNEWTYPE_ID bound to: 0 - type: integer 
	Parameter C_FPNEW_FMTBITS bound to: 3 - type: integer 
	Parameter C_FPNEW_IFMTBITS bound to: 2 - type: integer 
	Parameter C_ROUND_BITS bound to: 3 - type: integer 
	Parameter C_FPNEW_OPBITS bound to: 4 - type: integer 
	Parameter USE_FPU_OPT_ALLOC bound to: FALSE - type: string 
	Parameter USE_FPNEW_OPT_ALLOC bound to: TRUE - type: string 
	Parameter FPNEW_INTECO_TYPE bound to: SINGLE_INTERCO - type: string 
	Parameter APU_ID_WIDTH bound to: 8 - type: integer 
	Parameter FPNEW_ID_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FP_TYPE_WIDTH bound to: 3 - type: integer 
	Parameter NB_CORE_ARGS bound to: 3 - type: integer 
	Parameter CORE_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter CORE_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter CORE_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter APU_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter NB_FPNEW_ARGS bound to: 3 - type: integer 
	Parameter FPNEW_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FPNEW_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter FPNEW_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter APU_ID bound to: 1 - type: integer 
	Parameter FPNEW_ID bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter APU_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
	Parameter MAX_COUNT bound to: 8 - type: integer 
	Parameter LOG_NB_CORES bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_APU_ARGS bound to: 2 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/FanInPrimitive_Req_FPU.sv:90]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MAX_COUNT bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000001 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000001 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000010 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000010 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000100 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000100 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000001000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000001000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000010000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000010000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000100000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000100000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000001000000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000001000000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000010000000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 1 - type: integer 
	Parameter USE_OPT_ALLOC bound to: FALSE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000010000000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter NB_APU_ARGS bound to: 3 - type: integer 
	Parameter APU_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter APU_DSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_USFLAGS_CPU bound to: 5 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APU_ARGS bound to: 3 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APU_ARGS bound to: 3 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
	Parameter MAX_COUNT bound to: 8 - type: integer 
	Parameter LOG_NB_CORES bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_APU_ARGS bound to: 3 - type: integer 
	Parameter APU_OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter FLAG_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/RTL/FanInPrimitive_Req_FPU.sv:90]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000001 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter FLAG_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG_NB_APUS bound to: 2 - type: integer 
	Parameter N_WIRE bound to: 2 - type: integer 
	Parameter FLAG_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000001 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000010 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000010 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 9 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000100 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000000100 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 11 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000001000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000001000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 15 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000010000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000010000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 23 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000100000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000000100000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 39 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000001000000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000001000000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 71 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RFLAG_WIDTH bound to: 5 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000010000000 
	Parameter LFSR_SEED bound to: 32'b00000000000000000000000000000111 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter USE_OPT_ALLOC bound to: TRUE - type: string 
	Parameter ID bound to: 32'b00000000000000000000000010000000 
	Parameter SEED bound to: 32'b00000000000000000000000000000111 
	Parameter LOG_SLAVE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter SEED bound to: 135 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter NB_APUS bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_ARGS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter FLAGS_IN_WIDTH bound to: 15 - type: integer 
	Parameter FLAGS_OUT_WIDTH bound to: 5 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter NB_ARGS bound to: 3 - type: integer 
	Parameter OPCODE_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FLAGS_IN_WIDTH bound to: 15 - type: integer 
	Parameter FLAGS_OUT_WIDTH bound to: 5 - type: integer 
	Parameter C_FPNEW_FMTBITS bound to: 3 - type: integer 
	Parameter C_FPNEW_IFMTBITS bound to: 2 - type: integer 
	Parameter C_ROUND_BITS bound to: 3 - type: integer 
	Parameter C_FPNEW_OPBITS bound to: 4 - type: integer 
	Parameter FP_DIVSQRT bound to: 0 - type: integer 
	Parameter C_DIV bound to: 2'b00 
	Parameter FPU_FEATURES[Width] bound to: 32 - type: integer 
	Parameter FPU_FEATURES[EnableVectors] bound to: 1'b0 
	Parameter FPU_FEATURES[EnableNanBox] bound to: 1'b0 
	Parameter FPU_FEATURES[FpFmtMask] bound to: 5'b10000 
	Parameter FPU_FEATURES[IntFmtMask] bound to: 4'b0010 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][0] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][1] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][2] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][3] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][4] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][0] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][1] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][2] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][3] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][4] bound to: 2'b00 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][0] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][1] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][2] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][3] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][4] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[PipeConfig] bound to: 2'b00 
	Parameter Features[Width] bound to: 32 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b0 
	Parameter Features[FpFmtMask] bound to: 5'b10000 
	Parameter Features[IntFmtMask] bound to: 4'b0010 
	Parameter Implementation[PipeRegs][0][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b00 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b00 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b00 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b00 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b00 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b00 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
WARNING: [Synth 8-5858] RAM fmt_special_status_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv:621]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter FmtUnitTypes bound to: 10'b0000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b00 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b00 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 40 - type: integer 
	Parameter NUM_INT_STICKY bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_pkg.sv:87]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NB_FPU bound to: 1 - type: integer 
	Parameter NB_FPNEW bound to: 4 - type: integer 
	Parameter FETCH_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PRI_FETCH_DATA_WIDTH bound to: 32 - type: integer 
	Parameter SH_FETCH_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NB_CORES bound to: 8 - type: integer 
	Parameter SH_NB_BANKS bound to: 8 - type: integer 
	Parameter SH_NB_WAYS bound to: 4 - type: integer 
	Parameter SH_CACHE_SIZE bound to: 4096 - type: integer 
	Parameter SH_CACHE_LINE bound to: 1 - type: integer 
	Parameter PRI_NB_WAYS bound to: 4 - type: integer 
	Parameter PRI_CACHE_SIZE bound to: 512 - type: integer 
	Parameter PRI_CACHE_LINE bound to: 1 - type: integer 
	Parameter AXI_ID bound to: 5 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter AXI_ID_INT bound to: 2 - type: integer 
	Parameter ADDR_OFFSET bound to: 4 - type: integer 
	Parameter N_CH0 bound to: 8 - type: integer 
	Parameter N_CH1 bound to: 0 - type: integer 
	Parameter FETCH_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter FETCH_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REFILL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NB_WAYS bound to: 4 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 13 - type: integer 
	Parameter OFFSET bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter SCM_NUM_ROWS bound to: 8 - type: integer 
	Parameter SCM_TAG_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAG_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter SCM_DATA_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter SET_ID_LSB bound to: 4 - type: integer 
	Parameter SET_ID_MSB bound to: 6 - type: integer 
	Parameter TAG_LSB bound to: 7 - type: integer 
	Parameter TAG_MSB bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter N_READ bound to: 2 - type: integer 
	Parameter N_WRITE bound to: 1 - type: integer 
	Parameter W_N_ROWS bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/scm-4e831bf16b340475/fpga_scm/register_file_1r_1w.sv:39]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'DATA_BANK' of module 'register_file_1r_1w' has 8 connections declared, but only 7 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv:307]
WARNING: [Synth 8-7023] instance 'DATA_BANK' of module 'register_file_1r_1w' has 8 connections declared, but only 7 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv:307]
WARNING: [Synth 8-7023] instance 'DATA_BANK' of module 'register_file_1r_1w' has 8 connections declared, but only 7 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv:307]
WARNING: [Synth 8-7023] instance 'DATA_BANK' of module 'register_file_1r_1w' has 8 connections declared, but only 7 given [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache.sv:307]
	Parameter FETCH_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter FETCH_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REFILL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NB_CORES bound to: 1 - type: integer 
	Parameter NB_WAYS bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter SCM_TAG_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter SCM_DATA_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter SCM_TAG_WIDTH bound to: 13 - type: integer 
	Parameter SCM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SET_ID_LSB bound to: 4 - type: integer 
	Parameter SET_ID_MSB bound to: 6 - type: integer 
	Parameter TAG_LSB bound to: 7 - type: integer 
	Parameter TAG_MSB bound to: 18 - type: integer 
	Parameter SEED bound to: 8'b00000000 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LogWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-6014] Unused sequential element eviction_counter_reg was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1_CACHE/pri_icache_controller.sv:228]
	Parameter FETCH_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REFILL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter data_width bound to: 128 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter be_width bound to: 16 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter addr_width bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter BLOCK_RAM bound to: 1 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 0 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 4 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ID_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001000101 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 1 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 2 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 2 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 3 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 4 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 0 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 5 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 1 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element word_offset_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:277]
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 6 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 2 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fetch_req_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:308]
WARNING: [Synth 8-6014] Unused sequential element fetch_addr_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
WARNING: [Synth 8-6014] Unused sequential element fetch_ID_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:310]
WARNING: [Synth 8-6014] Unused sequential element hit_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:321]
WARNING: [Synth 8-6014] Unused sequential element index_reg[2] was removed.  [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/L1.5_CACHE/share_icache_controller.sv:289]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter CACHE_ID bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter L2_SIZE bound to: 524288 - type: integer 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter WAY_SIZE bound to: 128 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter DATARAM_NROWS bound to: 8 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_NROWS bound to: 8 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter SET_ASSOCIATIVE bound to: 4 - type: integer 
	Parameter CACHE_LINE bound to: 1 - type: integer 
	Parameter CACHE_SIZE bound to: 512 - type: integer 
	Parameter N_BANKS bound to: 8 - type: integer 
	Parameter AXI_ADDR bound to: 32 - type: integer 
	Parameter AXI_DATA bound to: 64 - type: integer 
	Parameter AXI_ID bound to: 2 - type: integer 
	Parameter AXI_USER bound to: 6 - type: integer 
	Parameter ICACHE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ICACHE_ID_WIDTH bound to: 8 - type: integer 
	Parameter ICACHE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TAGRAM_DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATARAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATARAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATARAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter CACHE_ID bound to: 3 - type: integer 
	Parameter TAGRAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DIRECT_MAPPED_FEATURE bound to: DISABLED - type: string 
	Parameter USE_REDUCED_TAG bound to: TRUE - type: string 
	Parameter REDUCE_TAG_WIDTH bound to: 9 - type: integer 
	Parameter N_ROWS bound to: 8 - type: integer 
	Parameter OFFSET_BIT bound to: 4 - type: integer 
	Parameter INDEX_LSB_SH bound to: 7 - type: integer 
	Parameter INDEX_MSB_SH bound to: 9 - type: integer 
	Parameter INDEX_LSB_PRI bound to: 4 - type: integer 
	Parameter INDEX_MSB_PRI bound to: 6 - type: integer 
	Parameter TAG_LSB_SH bound to: 10 - type: integer 
	Parameter TAG_LSB_PRI bound to: 7 - type: integer 
	Parameter TAG_MSB_PRI bound to: 18 - type: integer 
	Parameter TAG_MSB_SH bound to: 18 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/hier-icache-fa9462fd6a0f0398/RTL/TOP/icache_hier_top.sv:549]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter N_CORES bound to: 8 - type: integer 
	Parameter N_AUX_CHANNEL bound to: 0 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter OFFSET bound to: 4 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter N_CORES bound to: 8 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_CORES bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000000001 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000000010 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000000100 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000001000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000010000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000000100000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000001000000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter UID_WIDTH bound to: 8 - type: integer 
	Parameter UID bound to: 32'b00000000000000000000000010000000 
	Parameter N_CACHE_BANKS bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEST_WIDTH bound to: 3 - type: integer 
	Parameter SLV_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter MST_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter NO_SLV_PORTS bound to: 8 - type: integer 
	Parameter MAX_W_TRANS bound to: 1 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter SPILL_AW bound to: 1'b0 
	Parameter SPILL_W bound to: 1'b0 
	Parameter SPILL_B bound to: 1'b0 
	Parameter SPILL_AR bound to: 1'b0 
	Parameter SPILL_R bound to: 1'b0 
	Parameter SlvAxiIDWidth bound to: 2 - type: integer 
	Parameter NoSlvPorts bound to: 8 - type: integer 
	Parameter MaxWTrans bound to: 1 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000011 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 2 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000011 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NumIn bound to: 8 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 1 - type: integer 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 8 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter BankSize bound to: 1024 - type: integer 
	Parameter NbBanks bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddrWidth bound to: 32 - type: integer 
	Parameter BeWidth bound to: 4 - type: integer 
	Parameter IdWidth bound to: 20 - type: integer 
	Parameter NumWords bound to: 1024 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter ByteWidth bound to: 32'b00000000000000000000000000001000 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
	Parameter SimInit bound to: ones - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001010 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000000001000000000000000 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/cad/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LogDepth bound to: 3 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LogDepth bound to: 3 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_SLV_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_MST_PORT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_MAX_READS bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000001 
	Parameter AxiSlvPortDataWidth bound to: 32 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 64 - type: integer 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxReads bound to: 32'b00000000000000000000000000000001 
	Parameter AxiSlvPortDataWidth bound to: 32 - type: integer 
	Parameter AxiMstPortDataWidth bound to: 64 - type: integer 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter TranIdWidth bound to: 1 - type: integer 
	Parameter AxiSlvPortStrbWidth bound to: 4 - type: integer 
	Parameter AxiMstPortStrbWidth bound to: 8 - type: integer 
	Parameter AxiSlvPortMaxSize bound to: 2 - type: integer 
	Parameter AxiMstPortMaxSize bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:384]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:442]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:502]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:511]
	Parameter NumIn bound to: 32'b00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 1 - type: integer 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NumIn bound to: 32'b00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 1 - type: integer 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter AxiIdWidth bound to: 5 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 5 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:620]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:629]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:588]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi-d42e23417b564294/src/axi_dw_upsizer.sv:678]
WARNING: [Synth 8-5858] RAM mst_ar_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM slv_r_tran_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter NB_CORES bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'pad_jtag_tck' has an internal driver [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:178]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tdi' has an internal driver [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:179]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tms' has an internal driver [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:181]
WARNING: [Synth 8-7023] instance 'i_pulp' of module 'pulp' has 53 connections declared, but only 48 given [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/rtl/xilinx_pulp.v:129]
WARNING: [Synth 8-3331] design periph_demux has unconnected port data_r_opc_i_MH
WARNING: [Synth 8-3331] design periph_demux has unconnected port data_r_opc_i_EU
WARNING: [Synth 8-3331] design generic_fifo__parameterized0 has unconnected port test_mode_i
WARNING: [Synth 8-3331] design core_demux has unconnected port data_r_gnt_i
WARNING: [Synth 8-3331] design tc_clk_gating has unconnected port en_i
WARNING: [Synth 8-3331] design tc_clk_gating has unconnected port test_en_i
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][31]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][30]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][29]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][28]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][27]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][26]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][25]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][24]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][23]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][22]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][21]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][20]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][19]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][18]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][17]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][16]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][15]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][14]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][13]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][12]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][11]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][10]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][9]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][8]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][7]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][6]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][5]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][4]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][3]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][2]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][1]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[15][0]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][31]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][30]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][29]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][28]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][27]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][26]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][25]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][24]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][23]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][22]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][21]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][20]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][19]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][18]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][17]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][16]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][15]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][14]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][13]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][12]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][11]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][10]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][9]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][8]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][7]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][6]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][5]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][4]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][3]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][2]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][1]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[14][0]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][31]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][30]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][29]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][28]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][27]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][26]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][25]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][24]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][23]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][22]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][21]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][20]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][19]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][18]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][17]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][16]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][15]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][14]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][13]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][12]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][11]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][10]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][9]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][8]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][7]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][6]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][5]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][4]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][3]
WARNING: [Synth 8-3331] design riscv_cs_registers__parameterized0 has unconnected port pmp_addr_o[13][2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 3409.238 ; gain = 981.305 ; free physical = 39626 ; free virtual = 97770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:37 . Memory (MB): peak = 3421.113 ; gain = 993.180 ; free physical = 39864 ; free virtual = 98008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:37 . Memory (MB): peak = 3421.113 ; gain = 993.180 ; free physical = 39864 ; free virtual = 98008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3641.105 ; gain = 19.000 ; free physical = 39197 ; free virtual = 97352
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr/xilinx_clk_mngr_in_context.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4486.621 ; gain = 20.812 ; free physical = 38484 ; free virtual = 96638
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr/xilinx_clk_mngr_in_context.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager'
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_in_context.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr'
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_in_context.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr'
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: ref_clk). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:15]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulp/safe_domain_i/cam_pclk_o' matched to 'pin' objects. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:19]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulp/safe_domain_i/i2s_slave_sck_o' matched to 'pin' objects. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:20]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-507] No nets matched 'pad_jtag_tck_IBUF_inst/O'. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'pad_reset_IBUF_inst/O'. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:45]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4540.621 ; gain = 54.000 ; free physical = 38485 ; free virtual = 96634
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xilinx_pulp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pulp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pulp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4543.590 ; gain = 0.000 ; free physical = 38461 ; free virtual = 96613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 47 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4543.590 ; gain = 0.000 ; free physical = 38458 ; free virtual = 96611
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:29 ; elapsed = 00:03:25 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 39733 ; free virtual = 97878
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'apb_fll_if'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'udma_stream_unit'
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_arg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_stopcmd_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_stopcmd_arg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_clk_div_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sdio_txrx_cmd'
INFO: [Synth 8-5544] ROM "s_crc_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_crc_clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_crc_shift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_shift_cmd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_shift_resp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_start_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sdio_txrx_data'
INFO: [Synth 8-5546] ROM "s_crc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_crc_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_crc_intx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_rx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_sddata_oen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sdio_txrx'
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_datasize" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_datasize" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_master_sel_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'i2s_tx_channel'
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg_ll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg_ur" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg_filter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_vsync_polarity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'udma_filter_reg_if'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'udma_filter_tx_datafetch'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:135]
INFO: [Synth 8-5544] ROM "s_en_opb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sum_acc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_mulb_opb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_mulb_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_mulb_opa" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sum_inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sum_opb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'udma_filter_rx_dataout'
INFO: [Synth 8-5546] ROM "r_t_latency_access" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_en_latency_additional" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_t_cs_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_t_read_write_recovery" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_t_rwds_delay_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_t_variable_latency_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_n_hyperdevice" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_mem_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_page_bound" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'hyper_twd_trans_spliter'
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'hyper_unpack'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv:264]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv:246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv:215]
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'udma_hyper_ctrl'
INFO: [Synth 8-4471] merging register 'busy_reg' into 'valid16_reg' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_txbuffer.sv:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv:617]
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_hyper_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_hyper_intreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_ext_act" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_ext_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_ext_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_l2_act" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_l2_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_l2_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'udma_hyper_busy'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/io_generic_fifo_hyper.sv:73]
INFO: [Synth 8-5546] ROM "s_rx_valid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_err_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'udma_uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'udma_uart_rx'
INFO: [Synth 8-5546] ROM "r_cmd_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_datasize" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_generic_fifo.sv:72]
INFO: [Synth 8-802] inferred FSM for state register 'r_cnt_state_reg' in module 'udma_spim_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udma_spim_ctrl'
INFO: [Synth 8-5544] ROM "is_cmd_cfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_sot" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_snc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_wai" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_dum" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_txd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_rxd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_ful" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_rxc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_rpt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_rpe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_eot" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_txrx.sv:199]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'udma_spim_txrx'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'udma_spim_txrx'
INFO: [Synth 8-5546] ROM "r_cmd_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_do_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'udma_i2c_bus_ctrl'
INFO: [Synth 8-5546] ROM "sda_chk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_oen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl_oen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'udma_i2c_control'
INFO: [Synth 8-5544] ROM "s_div_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sample_div" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "udma_cmd_ready_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_en_bus_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_read_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_rx_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_div_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sample_div" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "udma_cmd_ready_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_en_bus_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_read_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_rx_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_corestatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_pad_fun0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'riscv_prefetch_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'hwlp_CS_reg' in module 'riscv_prefetch_buffer'
INFO: [Synth 8-5587] ROM size for "check_fprm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "regb_used_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "fp_op_group" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "apu_lat_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:607]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:557]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv:406]
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "C_BIAS_AONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_HALF_BIAS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi'
INFO: [Synth 8-5544] ROM "fmt_shift_compensation" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_width3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_opgroup3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_alu_div.sv:107]
INFO: [Synth 8-802] inferred FSM for state register 'State_SP_reg' in module 'riscv_alu_div'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv:316]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv:316]
INFO: [Synth 8-802] inferred FSM for state register 'mulh_CS_reg' in module 'riscv_mult'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'riscv_load_store_unit'
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stoptime]' into 'dcsr_q_reg[stopcount]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:917]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[mprven]' into 'dcsr_q_reg[stopcount]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:917]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[nmip]' into 'dcsr_q_reg[stopcount]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:917]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_write_ctrl'
INFO: [Synth 8-5544] ROM "BRESP_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_read_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'lint_2_axi'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'tap_state_q_reg' in module 'dmi_jtag_tap'
INFO: [Synth 8-5544] ROM "update_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_logic_reset_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dmi_jtag'
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[ackhavereset]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[zero1]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[hasel]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[setresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[clrresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess128]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:588]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess64]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:588]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess16]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:588]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess8]' into 'dmcontrol_q_reg[hartreset]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/riscv-dbg-d1510f6d3bbea38a/src/dm_csrs.sv:588]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_sba'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_mem'
INFO: [Synth 8-802] inferred FSM for state register 'lint_fsm_state_reg' in module 'adbg_lint_biu'
INFO: [Synth 8-802] inferred FSM for state register 'module_state_reg' in module 'adbg_lint_module'
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_inhibit_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'offset_fsm_cs_reg' in module 'tcdm_arbiter_2x1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:85]
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:85]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized7'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_busy_unit.sv:39]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/axi2mem-e6a6085b4dfb755a/axi2mem_busy_unit.sv:54]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/per2axi-09e2f0897050514a/src/per2axi_busy_unit.sv:39]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/per2axi-09e2f0897050514a/src/per2axi_busy_unit.sv:54]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/fifo_v3.sv:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_queue.sv:82]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_queue.sv:82]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/trans_queue.sv:82]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'twd_trans_splitter'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'trans_unpack'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized9'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/mchan-1903412f92cb4b0c/rtl/ctrl_unit/synch_unit.sv:231]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'ext_tx_if'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'ext_rx_if'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'tcdm_cmd_unpack'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'tcdm_tx_if'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'trans_aligner'
INFO: [Synth 8-5544] ROM "data_pop_gnt_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'boot_cs_reg' in module 'cluster_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'timer_unit'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'core_clock_CS_reg' in module 'event_unit_core'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'hier_icache_ctrl_unit'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'fpu_demux'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'fp_iter_divsqrt_msv_wrapper_2_STAGE'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/fpnew-3f06cec0e0e04d73/src/fpnew_fma_multi.sv:406]
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fmt_shift_compensation" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_width7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_opgroup7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'pri_icache_controller'
INFO: [Synth 8-802] inferred FSM for state register 'PRE_CS_reg' in module 'pri_icache_controller'
INFO: [Synth 8-5544] ROM "counter_FLUSH_NS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG_we_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flush_set_ID_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_is_bypassed_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'refill_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'share_icache_controller'
INFO: [Synth 8-5544] ROM "sel_rdata_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG_write_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_be_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_rready_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_ack_disable_icache_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_sel_flush_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'share_icache_controller__parameterized0'
INFO: [Synth 8-5544] ROM "sel_rdata_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG_write_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_be_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_rready_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_ack_disable_icache_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_sel_flush_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'share_icache_controller__parameterized1'
INFO: [Synth 8-5544] ROM "sel_rdata_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TAG_write_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_be_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_rready_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_ack_disable_icache_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_sel_flush_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'share_icache_controller__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'share_icache_controller__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'share_icache_controller__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'share_icache_controller__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'share_icache_controller__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter__parameterized2'
INFO: [Synth 8-5587] ROM size for "check_fprm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "regb_used_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "fp_op_group" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "apu_lat_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:607]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_id_stage.sv:557]
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[upie]' into 'mstatus_q_reg[uie]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:899]
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[mprv]' into 'mstatus_q_reg[uie]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:899]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stoptime]' into 'dcsr_q_reg[stopcount]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:917]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[mprven]' into 'dcsr_q_reg[stopcount]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:917]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[nmip]' into 'dcsr_q_reg[stopcount]' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_cs_registers.sv:917]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'core_demux'
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                            00000
             CVP2_PHASE1 |                             0001 |                            00011
             CVP2_PHASE2 |                             0010 |                            00100
             CVP1_PHASE1 |                             0011 |                            00001
             CVP1_PHASE2 |                             0100 |                            00010
             CVP3_PHASE1 |                             0101 |                            00101
             CVP3_PHASE2 |                             0110 |                            00110
            BBGEN_PHASE1 |                             0111 |                            00111
            BBGEN_PHASE2 |                             1000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'apb_fll_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
             ST_BUF_TRAN |                               01 |                               01
             ST_BUF_WAIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'udma_stream_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0000 |                             0000
             ST_TX_START |                             0001 |                             0011
               ST_TX_DIR |                             0010 |                             0101
             ST_TX_SHIFT |                             0011 |                             0110
               ST_TX_CRC |                             0100 |                             0111
              ST_TX_STOP |                             0101 |                             0100
             ST_RX_START |                             0110 |                             1000
               ST_RX_DIR |                             0111 |                             1010
             ST_RX_SHIFT |                             1000 |                             1011
               ST_RX_CRC |                             1001 |                             1100
            ST_WAIT_BUSY |                             1010 |                             0010
                 ST_WAIT |                             1011 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sdio_txrx_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0000 |                            00000
             ST_RX_START |                             0001 |                            01010
             ST_RX_SHIFT |                             0010 |                            01100
               ST_RX_CRC |                             0011 |                            01101
             ST_TX_START |                             0100 |                            00010
             ST_TX_SHIFT |                             0101 |                            00100
               ST_TX_CRC |                             0110 |                            00101
               ST_TX_END |                             0111 |                            00110
           ST_TX_CRCSTAT |                             1000 |                            00111
              ST_TX_BUSY |                             1001 |                            01000
       ST_TX_DELAY_START |                             1010 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sdio_txrx_data'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ST_CMD_ONLY |                               00 |                               00
            ST_WAIT_LAST |                               01 |                               01
             ST_WAIT_EOT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sdio_txrx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_START |                               00 |                               00
               ST_SAMPLE |                               01 |                               01
                 ST_WAIT |                               10 |                               10
              ST_RUNNING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'i2s_tx_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
               ST_SAMPLE |                               01 |                               01
                 ST_BUSY |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'udma_filter_reg_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                               00
              ST_RUNNING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'udma_filter_tx_datafetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                               00
              ST_RUNNING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'udma_filter_rx_dataout'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STANDBY |                               00 | 00000000000000000000000000000000
                   SETUP |                               01 | 00000000000000000000000000000001
             TRANSACTION |                               10 | 00000000000000000000000000000010
                     END |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'hyper_twd_trans_spliter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STANDBY |                               00 | 00000000000000000000000000000000
                   SETUP |                               01 | 00000000000000000000000000000001
             TRANSACTION |                               10 | 00000000000000000000000000000010
                     END |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'hyper_unpack'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 | 00000000000000000000000000000000
                   SETUP |                              001 | 00000000000000000000000000000001
                   REG_W |                              010 | 00000000000000000000000000000010
         READTRANSACTION |                              011 | 00000000000000000000000000000100
        WRITETRANSACTION |                              100 | 00000000000000000000000000000011
                     END |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'udma_hyper_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'en_sync_reg' [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/clock_diff_out.sv:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                  ISSUED |                               01 | 00000000000000000000000000000001
                    BUSY |                               10 | 00000000000000000000000000000010
                     END |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'udma_hyper_busy'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
                  PARITY |                              011 |                              011
          STOP_BIT_FIRST |                              100 |                              100
           STOP_BIT_LAST |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'udma_uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
                  PARITY |                              011 |                              011
                STOP_BIT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'udma_uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_CNT_IDLE |                               00 |                               00
           S_CNT_RUNNING |                               01 |                               01
                  iSTATE |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_cnt_state_reg' using encoding 'sequential' in module 'udma_spim_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              WAIT_CYCLE |                              001 |                              101
               WAIT_DONE |                              010 |                              001
              WAIT_EVENT |                              011 |                              011
              WAIT_CHECK |                              100 |                              010
               DO_REPEAT |                              101 |                              100
                CLEAR_CS |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'udma_spim_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                                0 |                             0000
              RX_RECEIVE |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'udma_spim_txrx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                             0000
            TX_WAIT_DATA |                               01 |                             0010
                 TX_SEND |                               10 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'udma_spim_txrx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00000 |                            00000
          S_START_PHASE1 |                            00001 |                            00001
          S_START_PHASE2 |                            00010 |                            00010
          S_START_PHASE3 |                            00011 |                            00011
          S_START_PHASE4 |                            00100 |                            00100
           S_STOP_PHASE1 |                            00101 |                            00101
           S_STOP_PHASE2 |                            00110 |                            00110
           S_STOP_PHASE3 |                            00111 |                            00111
           S_STOP_PHASE4 |                            01000 |                            01000
             S_WR_PHASE1 |                            01001 |                            10001
             S_WR_PHASE2 |                            01010 |                            10010
             S_WR_PHASE3 |                            01011 |                            10011
             S_WR_PHASE4 |                            01100 |                            10100
             S_RD_PHASE1 |                            01101 |                            01001
             S_RD_PHASE2 |                            01110 |                            01010
             S_RD_PHASE3 |                            01111 |                            01011
             S_RD_PHASE4 |                            10000 |                            01100
           S_WAIT_PHASE1 |                            10001 |                            01101
           S_WAIT_PHASE2 |                            10010 |                            01110
           S_WAIT_PHASE3 |                            10011 |                            01111
           S_WAIT_PHASE4 |                            10100 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'udma_i2c_bus_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          ST_WAIT_IN_CMD |                             0000 |                             0000
             ST_GET_WAIT |                             0001 |                             1001
             ST_CMD_DONE |                             0010 |                             0010
              ST_WAIT_EV |                             0011 |                             0001
                 ST_READ |                             0100 |                             0011
           ST_STORE_DATA |                             0101 |                             0110
           ST_WRITE_BYTE |                             0110 |                             0101
                ST_WRITE |                             0111 |                             0100
             ST_GET_DATA |                             1000 |                             1000
              ST_GET_RPT |                             1001 |                             1011
             ST_SKIP_CMD |                             1010 |                             0111
              ST_GET_CFG |                             1011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'udma_i2c_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                WAIT_GNT |                              001 |                              001
             WAIT_RVALID |                              010 |                              010
            WAIT_ABORTED |                              011 |                              011
               WAIT_JUMP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'riscv_prefetch_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               HWLP_NONE |                              000 |                              000
HWLP_UNALIGNED_COMPRESSED |                              001 |                              100
          HWLP_UNALIGNED |                              010 |                              101
                 HWLP_IN |                              011 |                              001
           HWLP_FETCHING |                              100 |                              010
               HWLP_DONE |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hwlp_CS_reg' using encoding 'sequential' in module 'riscv_prefetch_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  DIVIDE |                              010 |                               01
                  FINISH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_SP_reg' using encoding 'one-hot' in module 'riscv_alu_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   STEP0 |                              001 |                              001
                   STEP1 |                              010 |                              010
                   STEP2 |                              011 |                              011
                  FINISH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mulh_CS_reg' using encoding 'sequential' in module 'riscv_mult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
    WAIT_RVALID_EX_STALL |                               01 |                               10
           IDLE_EX_STALL |                               10 |                               11
             WAIT_RVALID |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'riscv_load_store_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
      WAIT_W_GRANT_VALID |                              001 |                              011
                   BURST |                              010 |                              010
           DISPATCH_RESP |                              011 |                              001
                   ERROR |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_write_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 BURST_R |                              001 |                              010
       WAIT_BURST_RREADY |                              010 |                              110
        WAIT_BURST_GRANT |                              011 |                              101
            LAST_BURST_R |                              100 |                              100
        WAIT_LAST_RREADY |                              101 |                              111
                SINGLE_R |                              110 |                              001
             WAIT_RREADY |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_read_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              WRITE_DATA |                              001 |                              010
              WRITE_ADDR |                              010 |                              011
              WRITE_WAIT |                              011 |                              100
               READ_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'lint_2_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RunTestIdle |                 0000000000000001 |                             0001
            SelectDrScan |                 0000000000000010 |                             0010
            SelectIrScan |                 0000000000000100 |                             1001
          TestLogicReset |                 0000000000001000 |                             0000
               CaptureIr |                 0000000000010000 |                             1010
                 ShiftIr |                 0000000000100000 |                             1011
                 Exit1Ir |                 0000000001000000 |                             1100
                 PauseIr |                 0000000010000000 |                             1101
                 Exit2Ir |                 0000000100000000 |                             1110
                UpdateIr |                 0000001000000000 |                             1111
               CaptureDr |                 0000010000000000 |                             0011
                 ShiftDr |                 0000100000000000 |                             0100
                 Exit1Dr |                 0001000000000000 |                             0101
                 PauseDr |                 0010000000000000 |                             0110
                 Exit2Dr |                 0100000000000000 |                             0111
                UpdateDr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_q_reg' using encoding 'one-hot' in module 'dmi_jtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
           WaitReadValid |                              010 |                              010
                   Write |                              011 |                              011
          WaitWriteValid |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE0 |                              010 |                              011
                 iSTATE3 |                              011 |                              010
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_sba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                  S_DATA |                               01 |                               01
                  S_RESP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lint_fsm_state_reg' using encoding 'sequential' in module 'adbg_lint_biu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_idle |                             0000 |                             0000
            STATE_Rbegin |                             0001 |                             0001
            STATE_Rready |                             0010 |                             0010
           STATE_Rstatus |                             0011 |                             0011
            STATE_Rburst |                             0100 |                             0100
              STATE_Rcrc |                             0101 |                             1001
            STATE_Wready |                             0110 |                             0101
             STATE_Wwait |                             0111 |                             0110
            STATE_Wburst |                             1000 |                             0111
              STATE_Wcrc |                             1001 |                             1010
            STATE_Wmatch |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'module_state_reg' using encoding 'sequential' in module 'adbg_lint_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              WAIT_GNT_0 |                              001 |                              001
            WAIT_VALID_0 |                              010 |                              011
              WAIT_GNT_1 |                              011 |                              010
            WAIT_VALID_1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'offset_fsm_cs_reg' using encoding 'sequential' in module 'tcdm_arbiter_2x1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                                0 |                               00
               TRANS_RUN |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'twd_trans_splitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                                0 |                               00
               TRANS_RUN |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'trans_unpack'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                               00 |                               00
               TRANS_ACK |                               01 |                               01
               TRANS_RUN |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'ext_tx_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                                0 |                               00
               TRANS_RUN |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'ext_rx_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                                0 |                               00
               TRANS_RUN |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'tcdm_cmd_unpack'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               TRANS_RUN |                                0 |                               00
           TRANS_STALLED |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'tcdm_tx_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                       0000000001 |                             0000
             TRANS_FIRST |                       0000000010 |                             0001
            TRANS_SECOND |                       0000000100 |                             0010
            TRANS_SSLAST |                       0000001000 |                             0111
             TRANS_THIRD |                       0000010000 |                             0011
               POP_STALL |                       0000100000 |                             0110
               TRANS_RUN |                       0001000000 |                             0100
              PUSH_STALL |                       0010000000 |                             0101
             TRANS_SLAST |                       0100000000 |                             1000
              TRANS_LAST |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'trans_aligner'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               00 |                               00
                    BOOT |                               01 |                               01
              WAIT_FETCH |                               10 |                               10
                   LIMBO |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'boot_cs_reg' using encoding 'sequential' in module 'cluster_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                                0 |                               00
               TRANS_RUN |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'timer_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ACTIVE |                               00 |                               00
                   SLEEP |                               01 |                               01
         IRQ_WHILE_SLEEP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'core_clock_CS_reg' using encoding 'sequential' in module 'event_unit_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
          DISABLE_ICACHE |                              001 |                              010
           ENABLE_ICACHE |                              010 |                              001
      FLUSH_ICACHE_CHECK |                              011 |                              011
        SEL_FLUSH_ICACHE |                              100 |                              100
         CLEAR_STAT_REGS |                              101 |                              101
        ENABLE_STAT_REGS |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'hier_icache_ctrl_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
         WAIT_APU_RVALID |                             0010 |                               01
          FPNEW_INFLIGHT |                             0100 |                               10
                   ERROR |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'fpu_demux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                INIT_FPU |                              010 |                               10
                 RUNNING |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'fp_iter_divsqrt_msv_wrapper_2_STAGE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             PRE_DISABLE |                              000 |                              000
                PRE_IDLE |                              001 |                              001
          PRE_TAG_LOOKUP |                              010 |                              010
     PRE_WAIT_REFILL_GNT |                              011 |                              011
    PRE_WAIT_REFILL_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PRE_CS_reg' using encoding 'sequential' in module 'pri_icache_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0000 |                             0000
           BYPASS_REFILL |                             0001 |                             0001
 BYPASS_WAIT_REFILL_DONE |                             0010 |                             0010
            FLUSH_ICACHE |                             0011 |                             1001
            IDLE_ENABLED |                             0100 |                             0111
            FLUSH_SET_ID |                             0101 |                             1010
              TAG_LOOKUP |                             0110 |                             1000
         WAIT_REFILL_GNT |                             0111 |                             0101
        WAIT_REFILL_DONE |                             1000 |                             0110
         CONFLICT_REFILL |                             1001 |                             0011
           WAIT_PREFETCH |                             1010 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'pri_icache_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
             WAIT_REFILL |                               01 |                              001
           WAIT_PREFETCH |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'refill_arbiter'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"register_file_1r_1w:/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "register_file_1r_1w:/block_ram_gen.MemContent_int_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0101 |                             0000
WAIT_EMPTYING_DIS_ICACHE |                             1010 |                             0001
              INVALIDATE |                             0100 |                             0010
         OPERATIVE_STATE |                             0000 |                             0011
            SERVE_REFILL |                             0010 |                             0101
            DO_SEL_FLUSH |                             0011 |                             1011
    WAIT_CRITICAL_REFILL |                             0110 |                             0110
   SERVE_CRITICAL_REFILL |                             0001 |                             0111
     DISPATCH_CRITICAL_1 |                             1011 |                             1001
     DISPATCH_CRITICAL_2 |                             1001 |                             1010
        REQUEST_A_REFILL |                             0111 |                             0100
 SERVE_CRITICAL_REFILL_2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'share_icache_controller'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"register_file_1r_1w__parameterized1:/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "register_file_1r_1w__parameterized1:/block_ram_gen.MemContent_int_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0101 |                             0000
WAIT_EMPTYING_DIS_ICACHE |                             1010 |                             0001
              INVALIDATE |                             0100 |                             0010
         OPERATIVE_STATE |                             0000 |                             0011
            SERVE_REFILL |                             0010 |                             0101
            DO_SEL_FLUSH |                             0011 |                             1011
    WAIT_CRITICAL_REFILL |                             0110 |                             0110
   SERVE_CRITICAL_REFILL |                             0001 |                             0111
     DISPATCH_CRITICAL_1 |                             1011 |                             1001
     DISPATCH_CRITICAL_2 |                             1001 |                             1010
        REQUEST_A_REFILL |                             0111 |                             0100
 SERVE_CRITICAL_REFILL_2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'share_icache_controller__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0101 |                             0000
WAIT_EMPTYING_DIS_ICACHE |                             1010 |                             0001
              INVALIDATE |                             0100 |                             0010
         OPERATIVE_STATE |                             0000 |                             0011
            SERVE_REFILL |                             0010 |                             0101
            DO_SEL_FLUSH |                             0011 |                             1011
    WAIT_CRITICAL_REFILL |                             0110 |                             0110
   SERVE_CRITICAL_REFILL |                             0001 |                             0111
     DISPATCH_CRITICAL_1 |                             1011 |                             1001
     DISPATCH_CRITICAL_2 |                             1001 |                             1010
        REQUEST_A_REFILL |                             0111 |                             0100
 SERVE_CRITICAL_REFILL_2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'share_icache_controller__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0101 |                             0000
WAIT_EMPTYING_DIS_ICACHE |                             1010 |                             0001
              INVALIDATE |                             0100 |                             0010
         OPERATIVE_STATE |                             0000 |                             0011
            SERVE_REFILL |                             0010 |                             0101
            DO_SEL_FLUSH |                             0011 |                             1011
    WAIT_CRITICAL_REFILL |                             0110 |                             0110
   SERVE_CRITICAL_REFILL |                             0001 |                             0111
     DISPATCH_CRITICAL_1 |                             1011 |                             1001
     DISPATCH_CRITICAL_2 |                             1001 |                             1010
        REQUEST_A_REFILL |                             0111 |                             0100
 SERVE_CRITICAL_REFILL_2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'share_icache_controller__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0101 |                             0000
WAIT_EMPTYING_DIS_ICACHE |                             1010 |                             0001
              INVALIDATE |                             0100 |                             0010
         OPERATIVE_STATE |                             0000 |                             0011
            SERVE_REFILL |                             0010 |                             0101
            DO_SEL_FLUSH |                             0011 |                             1011
    WAIT_CRITICAL_REFILL |                             0110 |                             0110
   SERVE_CRITICAL_REFILL |                             0001 |                             0111
     DISPATCH_CRITICAL_1 |                             1011 |                             1001
     DISPATCH_CRITICAL_2 |                             1001 |                             1010
        REQUEST_A_REFILL |                             0111 |                             0100
 SERVE_CRITICAL_REFILL_2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'share_icache_controller__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0101 |                             0000
WAIT_EMPTYING_DIS_ICACHE |                             1010 |                             0001
              INVALIDATE |                             0100 |                             0010
         OPERATIVE_STATE |                             0000 |                             0011
            SERVE_REFILL |                             0010 |                             0101
            DO_SEL_FLUSH |                             0011 |                             1011
    WAIT_CRITICAL_REFILL |                             0110 |                             0110
   SERVE_CRITICAL_REFILL |                             0001 |                             0111
     DISPATCH_CRITICAL_1 |                             1011 |                             1001
     DISPATCH_CRITICAL_2 |                             1001 |                             1010
        REQUEST_A_REFILL |                             0111 |                             0100
 SERVE_CRITICAL_REFILL_2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'share_icache_controller__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0101 |                             0000
WAIT_EMPTYING_DIS_ICACHE |                             1010 |                             0001
              INVALIDATE |                             0100 |                             0010
         OPERATIVE_STATE |                             0000 |                             0011
            SERVE_REFILL |                             0010 |                             0101
            DO_SEL_FLUSH |                             0011 |                             1011
    WAIT_CRITICAL_REFILL |                             0110 |                             0110
   SERVE_CRITICAL_REFILL |                             0001 |                             0111
     DISPATCH_CRITICAL_1 |                             1011 |                             1001
     DISPATCH_CRITICAL_2 |                             1001 |                             1010
        REQUEST_A_REFILL |                             0111 |                             0100
 SERVE_CRITICAL_REFILL_2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'share_icache_controller__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         DISABLED_ICACHE |                             0101 |                             0000
WAIT_EMPTYING_DIS_ICACHE |                             1010 |                             0001
              INVALIDATE |                             0100 |                             0010
         OPERATIVE_STATE |                             0000 |                             0011
            SERVE_REFILL |                             0010 |                             0101
            DO_SEL_FLUSH |                             0011 |                             1011
    WAIT_CRITICAL_REFILL |                             0110 |                             0110
   SERVE_CRITICAL_REFILL |                             0001 |                             0111
     DISPATCH_CRITICAL_1 |                             1011 |                             1001
     DISPATCH_CRITICAL_2 |                             1001 |                             1010
        REQUEST_A_REFILL |                             0111 |                             0100
 SERVE_CRITICAL_REFILL_2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'share_icache_controller__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                               00 |                               00
           TRANS_PENDING |                               01 |                               01
           TRANS_GRANTED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'core_demux'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:09 ; elapsed = 00:05:27 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 34634 ; free virtual = 92824
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[0].i_clk_mux' (hyperbus_mux_generic) to 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[2].i_clk_mux'
INFO: [Synth 8-223] decloning instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[0].i_clk_mux' (hyperbus_mux_generic) to 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[4].i_clk_mux'
INFO: [Synth 8-223] decloning instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[0].i_clk_mux' (hyperbus_mux_generic) to 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[6].i_clk_mux'

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |pad_frame__GC0                                    |           1|        72|
|2     |udma_cmd_queue                                    |           8|      6072|
|3     |udma_hyperbus_mulid__GC0                          |           1|     24047|
|4     |io_tx_fifo__parameterized1__1__GU                 |           1|       590|
|5     |udma_core                                         |           1|     36418|
|6     |udma_subsystem__GCB1                              |           1|      8808|
|7     |udma_subsystem__GCB2                              |           1|     17423|
|8     |udma_subsystem__GCB3                              |           1|     33378|
|9     |soc_peripherals__GCB0                             |           1|     40517|
|10    |soc_peripherals__GCB1                             |           1|     11880|
|11    |riscv_pmp__GB0                                    |           1|     43829|
|12    |riscv_pmp__GB1                                    |           1|     10791|
|13    |div_sqrt_top_mvp                                  |           2|     22609|
|14    |fpnew_divsqrt_multi__GC0                          |           1|       272|
|15    |fpnew_opgroup_multifmt_slice__parameterized0__GC0 |           1|       367|
|16    |fpnew_opgroup_block__parameterized0__GC0          |           1|       279|
|17    |fpnew_top__GC0                                    |           1|     13440|
|18    |riscv_ex_stage__GC0                               |           1|     10035|
|19    |riscv_cs_registers                                |           1|     27663|
|20    |riscv_core__GCB1                                  |           1|     23567|
|21    |fc_subsystem__GC0                                 |           1|      2969|
|22    |soc_interconnect__GB0                             |           1|     33884|
|23    |soc_interconnect__GB1                             |           1|      8755|
|24    |soc_interconnect__GB2                             |           1|     32727|
|25    |soc_interconnect_wrap__GC0                        |           1|     17248|
|26    |dm_csrs__GB0                                      |           1|     38290|
|27    |muxpart__1215_dm_csrs                             |           1|     12276|
|28    |dm_csrs__GB2                                      |           1|     11253|
|29    |dm_mem__GB0                                       |           1|     43145|
|30    |dm_mem__GB1                                       |           1|     15348|
|31    |dm_sba                                            |           1|       528|
|32    |pulp_soc__GC0                                     |           1|     13479|
|33    |hci_interconnect                                  |           1|     25600|
|34    |xbar_pe_wrap                                      |           1|     14510|
|35    |ctrl_unit__GB0                                    |           1|     38168|
|36    |ctrl_unit__GB1                                    |           1|     15693|
|37    |ctrl_unit__GB2                                    |           1|     17044|
|38    |ctrl_unit__GB3                                    |           1|     18063|
|39    |mchan__GC0                                        |           1|     24663|
|40    |event_unit_top__GB0                               |           1|     42027|
|41    |event_unit_top__GB1                               |           1|     20870|
|42    |cluster_peripherals__GC0                          |           1|     16754|
|43    |fp_iter_divsqrt_msv_wrapper_2_STAGE__GC0          |           1|       390|
|44    |fpnew_wrapper                                     |           4|     13880|
|45    |shared_fpu_cluster__GC0                           |           1|      9458|
|46    |icache_hier_top__GB0                              |           1|     31281|
|47    |icache_hier_top__GB1                              |           1|     20045|
|48    |icache_hier_top__GB2                              |           1|     30185|
|49    |icache_hier_top__GB3                              |           1|     35236|
|50    |riscv_core__parameterized0__GBM0                  |           1|     28399|
|51    |riscv_ex_stage__parameterized0                    |           1|     10032|
|52    |riscv_core__parameterized0__GBM2                  |           1|     18183|
|53    |core_region__GC0                                  |           1|      1461|
|54    |core_region__parameterized0__GC0                  |           1|      1461|
|55    |core_region__parameterized1__GC0                  |           1|      1461|
|56    |core_region__parameterized2__GC0                  |           1|      1461|
|57    |core_region__parameterized3__GC0                  |           1|      1461|
|58    |core_region__parameterized4__GC0                  |           1|      1461|
|59    |core_region__parameterized5__GC0                  |           1|      1461|
|60    |core_region__parameterized6__GC0                  |           1|      1461|
|61    |cluster_bus_wrap                                  |           1|     39360|
|62    |pulp_cluster__GCB1                                |           1|      7689|
|63    |axi2mem_wrap                                      |           1|     12113|
|64    |axi_dw_converter_intf                             |           1|     30910|
|65    |pulp_cluster__GCB4                                |           1|      9360|
|66    |safe_domain                                       |           1|       112|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 6     
	   3 Input    128 Bit       Adders := 3     
	   3 Input     77 Bit       Adders := 5     
	   2 Input     76 Bit       Adders := 5     
	   3 Input     59 Bit       Adders := 6     
	   2 Input     54 Bit       Adders := 2     
	   2 Input     51 Bit       Adders := 5     
	   3 Input     51 Bit       Adders := 5     
	   2 Input     37 Bit       Adders := 9     
	   3 Input     33 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 594   
	   3 Input     32 Bit       Adders := 28    
	   5 Input     32 Bit       Adders := 9     
	   8 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 44    
	   3 Input     20 Bit       Adders := 39    
	   2 Input     20 Bit       Adders := 12    
	   2 Input     19 Bit       Adders := 55    
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 22    
	   3 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 35    
	   3 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 4     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 4     
	   4 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 278   
	   7 Input     10 Bit       Adders := 5     
	   4 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 14    
	   6 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 38    
	   2 Input      7 Bit       Adders := 15    
	   2 Input      6 Bit       Adders := 50    
	   3 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 37    
	   4 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 132   
	   3 Input      4 Bit       Adders := 296   
	   2 Input      3 Bit       Adders := 277   
	   3 Input      3 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 741   
	   3 Input      2 Bit       Adders := 180   
	   7 Input      2 Bit       Adders := 1     
	   6 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 288   
+---XORs : 
	   2 Input     32 Bit         XORs := 33    
	   2 Input     17 Bit         XORs := 9     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 69    
	   2 Input      3 Bit         XORs := 48    
	   2 Input      1 Bit         XORs := 109   
	   4 Input      1 Bit         XORs := 16    
+---XORs : 
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 62    
	                3 Bit    Wide XORs := 110   
	                2 Bit    Wide XORs := 110   
+---Registers : 
	             1024 Bit    Registers := 3     
	              256 Bit    Registers := 4     
	              215 Bit    Registers := 8     
	              211 Bit    Registers := 64    
	              136 Bit    Registers := 1     
	              128 Bit    Registers := 72    
	               83 Bit    Registers := 4     
	               80 Bit    Registers := 28    
	               79 Bit    Registers := 28    
	               78 Bit    Registers := 16    
	               77 Bit    Registers := 16    
	               74 Bit    Registers := 26    
	               72 Bit    Registers := 32    
	               71 Bit    Registers := 6     
	               69 Bit    Registers := 32    
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 27    
	               62 Bit    Registers := 8     
	               59 Bit    Registers := 4     
	               58 Bit    Registers := 2     
	               57 Bit    Registers := 2     
	               55 Bit    Registers := 2     
	               53 Bit    Registers := 4     
	               51 Bit    Registers := 60    
	               46 Bit    Registers := 10    
	               43 Bit    Registers := 14    
	               41 Bit    Registers := 17    
	               39 Bit    Registers := 4     
	               38 Bit    Registers := 9     
	               36 Bit    Registers := 8     
	               34 Bit    Registers := 8     
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 1323  
	               31 Bit    Registers := 8     
	               28 Bit    Registers := 4     
	               25 Bit    Registers := 34    
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 4     
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 18    
	               20 Bit    Registers := 158   
	               19 Bit    Registers := 88    
	               17 Bit    Registers := 19    
	               16 Bit    Registers := 158   
	               15 Bit    Registers := 28    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 82    
	               12 Bit    Registers := 46    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 84    
	                9 Bit    Registers := 73    
	                8 Bit    Registers := 400   
	                7 Bit    Registers := 29    
	                6 Bit    Registers := 236   
	                5 Bit    Registers := 192   
	                4 Bit    Registers := 622   
	                3 Bit    Registers := 368   
	                2 Bit    Registers := 1726  
	                1 Bit    Registers := 2872  
+---Multipliers : 
	                32x32  Multipliers := 10    
+---RAMs : 
	            1024K Bit         RAMs := 4     
	             256K Bit         RAMs := 2     
	              32K Bit         RAMs := 16    
	             1024 Bit         RAMs := 64    
	              104 Bit         RAMs := 64    
	               80 Bit         RAMs := 32    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 14    
	   4 Input   1024 Bit        Muxes := 1     
	  29 Input    256 Bit        Muxes := 3     
	   9 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    211 Bit        Muxes := 7     
	   2 Input    136 Bit        Muxes := 1     
	  12 Input    128 Bit        Muxes := 16    
	   2 Input    128 Bit        Muxes := 156   
	   4 Input    128 Bit        Muxes := 16    
	   5 Input    128 Bit        Muxes := 3     
	   4 Input     83 Bit        Muxes := 1     
	   4 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 19    
	   4 Input     79 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 4     
	   2 Input     78 Bit        Muxes := 94    
	   2 Input     76 Bit        Muxes := 10    
	   4 Input     74 Bit        Muxes := 2     
	   2 Input     74 Bit        Muxes := 5     
	   2 Input     72 Bit        Muxes := 4     
	   2 Input     71 Bit        Muxes := 3     
	   2 Input     69 Bit        Muxes := 104   
	   2 Input     65 Bit        Muxes := 10    
	  25 Input     64 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 95    
	  30 Input     64 Bit        Muxes := 1     
	  31 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 5     
	   5 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 5     
	   2 Input     62 Bit        Muxes := 144   
	   4 Input     62 Bit        Muxes := 4     
	   4 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 142   
	   4 Input     58 Bit        Muxes := 6     
	   2 Input     57 Bit        Muxes := 36    
	   3 Input     57 Bit        Muxes := 2     
	   4 Input     57 Bit        Muxes := 4     
	  17 Input     57 Bit        Muxes := 2     
	   8 Input     57 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 3     
	   4 Input     54 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 4     
	   2 Input     53 Bit        Muxes := 34    
	   4 Input     52 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 8     
	   3 Input     52 Bit        Muxes := 2     
	   4 Input     51 Bit        Muxes := 15    
	   2 Input     51 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 241   
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 4     
	   2 Input     39 Bit        Muxes := 2     
	   4 Input     38 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 58    
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 16    
	   4 Input     33 Bit        Muxes := 22    
	   2 Input     32 Bit        Muxes := 3006  
	   4 Input     32 Bit        Muxes := 482   
	  11 Input     32 Bit        Muxes := 25    
	   3 Input     32 Bit        Muxes := 159   
	   6 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 5     
	  25 Input     32 Bit        Muxes := 5     
	  32 Input     32 Bit        Muxes := 1     
	  47 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 25    
	  17 Input     32 Bit        Muxes := 32    
	   5 Input     32 Bit        Muxes := 172   
	  29 Input     32 Bit        Muxes := 4     
	  31 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	  12 Input     32 Bit        Muxes := 8     
	  23 Input     32 Bit        Muxes := 8     
	   5 Input     31 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 19    
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 46    
	   2 Input     25 Bit        Muxes := 4     
	   4 Input     25 Bit        Muxes := 8     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 25    
	   2 Input     23 Bit        Muxes := 92    
	   4 Input     23 Bit        Muxes := 25    
	   5 Input     23 Bit        Muxes := 20    
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 3     
	   4 Input     21 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 177   
	   4 Input     20 Bit        Muxes := 6     
	   6 Input     20 Bit        Muxes := 2     
	  15 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 183   
	   4 Input     19 Bit        Muxes := 6     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 52    
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 156   
	   7 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 18    
	  12 Input     16 Bit        Muxes := 10    
	  10 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  29 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 10    
	  17 Input     16 Bit        Muxes := 4     
	   4 Input     15 Bit        Muxes := 10    
	   2 Input     15 Bit        Muxes := 46    
	   2 Input     14 Bit        Muxes := 22    
	   2 Input     13 Bit        Muxes := 83    
	  11 Input     13 Bit        Muxes := 8     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 29    
	   4 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 210   
	   4 Input     10 Bit        Muxes := 7     
	   3 Input     10 Bit        Muxes := 5     
	  10 Input     10 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 14    
	  12 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 110   
	  11 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 11    
	   8 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1118  
	   4 Input      8 Bit        Muxes := 70    
	  12 Input      8 Bit        Muxes := 14    
	   6 Input      8 Bit        Muxes := 5     
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 45    
	   7 Input      8 Bit        Muxes := 14    
	   3 Input      8 Bit        Muxes := 18    
	  10 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 68    
	   4 Input      7 Bit        Muxes := 7     
	   8 Input      7 Bit        Muxes := 9     
	   7 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 502   
	  12 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 22    
	   9 Input      6 Bit        Muxes := 10    
	   5 Input      6 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 36    
	   3 Input      6 Bit        Muxes := 26    
	  10 Input      6 Bit        Muxes := 9     
	  19 Input      6 Bit        Muxes := 18    
	   7 Input      6 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 500   
	  28 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 10    
	   9 Input      5 Bit        Muxes := 24    
	   7 Input      5 Bit        Muxes := 17    
	   4 Input      5 Bit        Muxes := 28    
	   3 Input      5 Bit        Muxes := 63    
	  33 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 24    
	  21 Input      5 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 2     
	  20 Input      5 Bit        Muxes := 9     
	  29 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 9     
	  19 Input      5 Bit        Muxes := 9     
	  16 Input      5 Bit        Muxes := 10    
	  24 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 66    
	   2 Input      4 Bit        Muxes := 2048  
	   5 Input      4 Bit        Muxes := 64    
	   7 Input      4 Bit        Muxes := 10    
	  10 Input      4 Bit        Muxes := 10    
	   6 Input      4 Bit        Muxes := 19    
	   3 Input      4 Bit        Muxes := 98    
	  32 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 10    
	  11 Input      4 Bit        Muxes := 31    
	  18 Input      4 Bit        Muxes := 10    
	  22 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 75    
	   8 Input      4 Bit        Muxes := 20    
	  43 Input      4 Bit        Muxes := 9     
	  45 Input      4 Bit        Muxes := 9     
	  21 Input      4 Bit        Muxes := 10    
	  17 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 8     
	  12 Input      4 Bit        Muxes := 16    
	  33 Input      4 Bit        Muxes := 8     
	  34 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1330  
	   4 Input      3 Bit        Muxes := 114   
	   9 Input      3 Bit        Muxes := 30    
	   6 Input      3 Bit        Muxes := 28    
	   8 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 104   
	  12 Input      3 Bit        Muxes := 36    
	  20 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 54    
	   5 Input      3 Bit        Muxes := 167   
	  29 Input      3 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 9     
	  19 Input      3 Bit        Muxes := 81    
	  43 Input      3 Bit        Muxes := 9     
	  16 Input      3 Bit        Muxes := 9     
	  38 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 10    
	  22 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 2781  
	   7 Input      2 Bit        Muxes := 89    
	   4 Input      2 Bit        Muxes := 245   
	   5 Input      2 Bit        Muxes := 53    
	  15 Input      2 Bit        Muxes := 10    
	  14 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 434   
	   8 Input      2 Bit        Muxes := 16    
	  11 Input      2 Bit        Muxes := 3     
	  20 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 318   
	  16 Input      2 Bit        Muxes := 54    
	  45 Input      2 Bit        Muxes := 36    
	  43 Input      2 Bit        Muxes := 36    
	  41 Input      2 Bit        Muxes := 9     
	  19 Input      2 Bit        Muxes := 160   
	  24 Input      2 Bit        Muxes := 9     
	   9 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12587 
	   4 Input      1 Bit        Muxes := 945   
	   3 Input      1 Bit        Muxes := 1099  
	  16 Input      1 Bit        Muxes := 256   
	  10 Input      1 Bit        Muxes := 63    
	   6 Input      1 Bit        Muxes := 1127  
	  14 Input      1 Bit        Muxes := 11    
	  15 Input      1 Bit        Muxes := 161   
	  11 Input      1 Bit        Muxes := 206   
	  21 Input      1 Bit        Muxes := 142   
	   5 Input      1 Bit        Muxes := 598   
	   9 Input      1 Bit        Muxes := 168   
	  12 Input      1 Bit        Muxes := 174   
	   8 Input      1 Bit        Muxes := 101   
	   7 Input      1 Bit        Muxes := 292   
	  13 Input      1 Bit        Muxes := 2     
	  24 Input      1 Bit        Muxes := 22    
	  28 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 6     
	  30 Input      1 Bit        Muxes := 22    
	  47 Input      1 Bit        Muxes := 42    
	  48 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 36    
	  29 Input      1 Bit        Muxes := 35    
	  43 Input      1 Bit        Muxes := 54    
	  19 Input      1 Bit        Muxes := 550   
	  45 Input      1 Bit        Muxes := 63    
	  41 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpga_slow_clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udma_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module io_generic_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module udma_ch_addrgen__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_tx_channels 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   4 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module udma_arbiter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module io_generic_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               59 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     59 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_generic_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     38 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module udma_ch_addrgen__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module io_generic_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_tx_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udma_stream_unit 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
Module udma_rx_channels 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module udma_apb_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module udma_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module pulp_clock_gating_async__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module io_generic_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_tx_fifo__parameterized1__1__GU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udma_hyper_reg_if_mulid 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 19    
Module udma_hyper_busy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module io_generic_fifo_hyper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              211 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module hyper_rr_flag_req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module hyper_arb_primitive__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module udma_hyper_reg_if_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 9     
Module hyper_twd_trans_spliter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module dc_data_buffer_hyper 
Detailed RTL Component Info : 
+---Registers : 
	              215 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring_hyper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector_hyper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring_hyper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module dc_data_buffer_hyper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               83 Bit    Registers := 4     
+---Muxes : 
	   4 Input     83 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dc_token_ring_hyper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dc_synchronizer_hyper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector_hyper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring_hyper__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dc_synchronizer_hyper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module udma_cfg_outbuff 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module hyper_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
Module udma_hyper_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   6 Input     20 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module udma_hyper_busy_phy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module udma_rxbuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module dc_data_buffer_hyper__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring_hyper__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector_hyper__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring_hyper__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module udma_txbuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module dc_data_buffer_hyper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring_hyper__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector_hyper__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring_hyper__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ddr_out__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cmd_addr_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
Module hyperbus_mux_generic__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hyperbus_mux_generic__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hyperbus_mux_generic__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hyperbus_mux_generic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module binary_to_gray_hyper__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
Module binary_to_gray_hyper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
Module gray_to_binary_hyper__1 
Detailed RTL Component Info : 
+---XORs : 
	                5 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary_hyper 
Detailed RTL Component Info : 
+---XORs : 
	                5 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module cdc_fifo_gray_hyper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                5 Bit    Registers := 8     
Module read_clk_rwds 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ddr_out__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hyperbus_phy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	  15 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 31    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 11    
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module clk_gen_hyper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module udma_i2c_reg_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	  11 Input      1 Bit        Muxes := 16    
Module io_generic_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__23 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__22 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__21 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__20 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module io_generic_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__19 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__18 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__17 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__16 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__15 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__14 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__13 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__12 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udma_i2c_bus_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 7     
Module udma_i2c_control__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	  12 Input      8 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 16    
Module pulp_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_i2c_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	  11 Input      1 Bit        Muxes := 16    
Module io_generic_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__24 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module io_generic_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__11 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__10 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udma_i2c_bus_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 7     
Module udma_i2c_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	  12 Input      8 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 16    
Module pulp_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_tx__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_sdio_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  13 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 8     
Module pulp_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module udma_clk_div_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udma_clkgen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module pulp_sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sdio_crc7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_txrx_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              136 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    136 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	  12 Input      6 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 13    
Module sdio_crc16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_crc16__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_crc16__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_crc16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_txrx_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 3     
	  11 Input      9 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  11 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 16    
Module sdio_txrx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 7     
Module io_generic_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__31 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__30 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__29 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__28 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__27 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__32 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__25 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__26 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module udma_spim_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 15    
Module pulp_sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module udma_clk_div_cnt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udma_clkgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module gray_to_binary__7 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__6 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__5 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__4 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module io_generic_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__11 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__10 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__9 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__8 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module io_generic_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__3 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__12 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__1 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__2 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module edge_propagator_tx__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module io_generic_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module udma_spim_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	  10 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  10 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 120   
	  11 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 43    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 36    
Module udma_spim_txrx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module pulp_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_uart_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 12    
	  13 Input      1 Bit        Muxes := 2     
Module io_generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__47 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__46 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__45 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__44 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udma_uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module gray_to_binary__parameterized0__39 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__37 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__38 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udma_uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 14    
Module pulp_sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_uart_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udma_filter_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 20    
	               19 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 22    
Module io_generic_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_tx_fifo_mark__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module udma_filter_tx_datafetch__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
Module io_generic_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_tx_fifo_mark 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module udma_filter_tx_datafetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
Module udma_filter_au 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udma_filter_bincu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module io_generic_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module udma_filter_rx_dataout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 10    
Module udma_filter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
Module camera_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 11    
Module gray_to_binary__15 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__16 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__13 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__14 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module sync__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module camera_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module pulp_sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_i2s_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 17    
Module io_generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__43 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__42 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__41 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__40 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__35 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__36 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__33 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__34 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module i2s_clk_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module i2s_clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module pulp_sync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module i2s_ws_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module i2s_ws_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module i2s_clkws_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module i2s_rx_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cic_integrator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module cic_integrator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module cic_integrator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module cic_integrator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module cic_integrator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module varcic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pdm_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 9     
Module i2s_tx_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 9     
Module i2s_txrx 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udma_subsystem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_generator 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	  29 Input    256 Bit        Muxes := 3     
	   9 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module apb_node 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 20    
Module apb_fll_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  22 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
Module apb_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 32    
	                2 Bit    Registers := 32    
+---Muxes : 
	  25 Input     64 Bit        Muxes := 6     
	  25 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module apb_soc_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 64    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  30 Input     64 Bit        Muxes := 1     
	  31 Input     64 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	  30 Input      1 Bit        Muxes := 22    
Module adv_timer_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 32    
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 28    
+---Muxes : 
	  47 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  47 Input      1 Bit        Muxes := 42    
	   2 Input      1 Bit        Muxes := 42    
	  48 Input      1 Bit        Muxes := 4     
Module timer_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module apb_adv_timer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module pulp_sync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module timer_unit_counter_presc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter_presc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module apb_timer_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 21    
Module riscv_pmp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  20 Input     32 Bit        Muxes := 16    
	  17 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 32    
	   4 Input     16 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 8     
Module lzc__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module preprocess_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               53 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     52 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module iteration_div_sqrt_mvp__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module control_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 71    
	   4 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 4     
	   3 Input     57 Bit        Muxes := 1     
	   4 Input     57 Bit        Muxes := 2     
	  17 Input     57 Bit        Muxes := 1     
	   8 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
Module norm_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 14    
	   2 Input     53 Bit        Muxes := 17    
	   2 Input     52 Bit        Muxes := 4     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module fpnew_divsqrt_multi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
Module lzc__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module lzc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module lzc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma_multi 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   7 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 4     
	   4 Input     23 Bit        Muxes := 3     
	   5 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 18    
Module fpnew_opgroup_multifmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
Module lzc__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module lzc__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module fpnew_noncomp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 14    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module fpnew_opgroup_fmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module lzc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   6 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 5     
	   5 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module fpnew_top 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
Module riscv_apu_disp__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module riscv_alu_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module alu_popcnt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 16    
Module alu_ff__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_alu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 19    
	   4 Input     32 Bit        Muxes := 2     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 36    
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	   6 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module riscv_mult__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     17 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
Module riscv_ex_stage 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module riscv_cs_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 17    
+---Registers : 
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 19    
	   2 Input     32 Bit        Muxes := 14    
	   3 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 3     
	  29 Input     32 Bit        Muxes := 4     
	  31 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	  29 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  29 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 20    
	  29 Input      1 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 62    
	   3 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 9     
Module riscv_fetch_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 62    
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module riscv_prefetch_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module riscv_hwloop_controller__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module riscv_compressed_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module riscv_if_stage__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module riscv_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 93    
Module register_file_test_wrap 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	  43 Input      4 Bit        Muxes := 1     
	  45 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 3     
	  19 Input      3 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	  43 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 6     
	  15 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	  45 Input      2 Bit        Muxes := 4     
	  43 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	  41 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 12    
	   7 Input      2 Bit        Muxes := 2     
	  24 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  43 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 37    
	  19 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	  45 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 2     
Module riscv_controller__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  19 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  19 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 13    
	   9 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module riscv_int_controller 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module riscv_hwloop_regs__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module riscv_id_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module riscv_load_store_unit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
Module riscv_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module apb_interrupt_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 228   
	   4 Input      1 Bit        Muxes := 32    
Module lint_2_axi__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module addr_decode__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module lzc__parameterized5__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spill_register_flushable__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module spill_register_flushable__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spill_register_flushable__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module spill_register_flushable__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_xbar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 18    
Module lint_2_axi__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module addr_decode__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_demux__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module tcdm_error_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_decode__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_demux__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module tcdm_error_slave__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_decode__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_demux__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module tcdm_error_slave__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tcdm_error_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_decode__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_demux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module tcdm_error_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module lzc__parameterized5__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__13 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__15 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__16 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module addr_decode__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_dec_resp_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module lzc__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     74 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     74 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     79 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     80 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_write_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module lint64_to_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module axi_read_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 8     
Module lint64_to_32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 9     
Module delta_counter__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module fifo_v3__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module rr_arb_tree__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
Module axi_demux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id_queue 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module delta_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_burst_splitter_counters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_burst_splitter_ax_chan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module id_queue__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module delta_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_burst_splitter_counters__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_burst_splitter_ax_chan__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module axi_burst_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module rr_arb_tree__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_to_apb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module soc_interconnect_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_v3__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dm_csrs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 18    
	   7 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   7 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module dm_sba 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module debug_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dm_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 9     
	   4 Input   1024 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 29    
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module gray_to_binary__37 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__38 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sync__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__35 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__36 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               79 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module sync__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__33 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__34 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__31 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__32 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module sync__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__29 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__30 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__27 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__28 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               78 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__25 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__26 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               43 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__23 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__24 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module sync__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__21 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__22 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               72 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__19 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__20 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 1     
Module sync__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module l2_ram_multi_bank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 6     
Module boot_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gray_to_binary__17 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__18 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module pulp_sync__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pulp_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpga_clk_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module dmi_jtag_tap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 4     
Module cdc_2phase_src 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cdc_2phase_dst 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cdc_2phase_src__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cdc_2phase_dst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dmi_jtag 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module tap_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 6     
Module bscell__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module jtag_tap_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module adbg_lint_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module adbg_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module adbg_lint_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 6     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module adbg_lintonly_top 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_arbiter_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 9     
Module apb2per 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module pulp_soc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_decode__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__127 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__126 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__125 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__124 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__123 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__122 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__121 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__120 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__119 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__118 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__117 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__116 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__115 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__114 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__113 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__112 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__111 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__110 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__109 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__108 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__107 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__106 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__105 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__104 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__103 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__102 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__101 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__100 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__99 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__98 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__97 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__96 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module delta_counter__parameterized2__95 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__94 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__93 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__92 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__91 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__90 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__89 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__88 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__87 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__86 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__85 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__84 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__83 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__82 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__81 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__80 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module fifo_v3__parameterized17__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module lzc__parameterized3__23 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__22 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__21 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__20 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module axi_demux__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_v3__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized19__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__191 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__190 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__189 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__188 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__187 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__186 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__185 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__184 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__183 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__182 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__181 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__180 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__179 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__178 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__177 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__176 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__175 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__174 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__173 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__172 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__171 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__170 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__169 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__168 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__167 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__166 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__165 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__164 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__163 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__162 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__161 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__160 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module delta_counter__parameterized2__159 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__158 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__157 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__156 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__155 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__154 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__153 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__152 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__151 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__150 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__149 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__148 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__147 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__146 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__145 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__144 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__143 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__142 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__141 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__140 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__139 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__138 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__137 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__136 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__135 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__134 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__133 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__132 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__131 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__130 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__129 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__128 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module fifo_v3__parameterized17__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module lzc__parameterized3__27 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__26 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__25 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__24 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module axi_demux__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_v3__parameterized4__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized19__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__255 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__254 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__253 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__252 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__251 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__250 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__249 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__248 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__247 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__246 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__245 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__244 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__243 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__242 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__241 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__240 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__239 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__238 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__237 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__236 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__235 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__234 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__233 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__232 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__231 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__230 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__229 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__228 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__227 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__226 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__225 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__224 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module delta_counter__parameterized2__223 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__222 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__221 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__220 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__219 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__218 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__217 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__216 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__215 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__214 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__213 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__212 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__211 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__210 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__209 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__208 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__207 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__206 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__205 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__204 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__203 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__202 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__201 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__200 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__199 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__198 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__197 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__196 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__195 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__194 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__193 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__192 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module fifo_v3__parameterized17__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module lzc__parameterized3__31 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__30 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__29 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__28 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module axi_demux__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_v3__parameterized4__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized19__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module delta_counter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 32    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 64    
Module fifo_v3__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module lzc__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module axi_demux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_v3__parameterized4__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module lzc__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized20__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module lzc__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module axi_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__19 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__18 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized20__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module lzc__parameterized3__17 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__16 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module axi_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_v3__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module lzc__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module axi_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module axi_xbar__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
Module cluster_bus_wrap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
Module generic_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axi2mem_wr_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module generic_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axi2mem_rd_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module axi2mem_tcdm_rd_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module generic_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module axi2mem_tcdm_rd_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi2mem_tcdm_wr_if__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi2mem_tcdm_wr_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi2mem_busy_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized21__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized21__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized22__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized23__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized24__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module addr_dec_resp_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module lzc__parameterized10__3 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__5 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__4 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__7 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__6 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__9 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__8 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__11 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__10 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__13 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__12 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__15 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__14 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__17 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__16 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__19 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__18 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__21 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__20 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__23 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__22 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__25 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__24 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__27 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__26 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__29 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__28 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__31 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__30 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__19 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__18 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__21 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__20 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__23 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__22 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__25 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__24 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__27 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__26 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__29 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__28 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__31 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__30 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__33 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__32 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__35 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__34 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__17 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xbar_pe_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 36    
Module ctrl_fsm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module mchan_rr_flag_req__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module mchan_arb_primitive__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module ctrl_fsm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module mchan_rr_flag_req__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module mchan_arb_primitive__parameterized1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twd_trans_queue__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 72    
	   4 Input     62 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 76    
Module mchan_rr_flag_req__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module mchan_arb_primitive__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twd_trans_queue 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 72    
	   4 Input     62 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 76    
Module ctrl_fsm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ctrl_fsm__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ctrl_fsm__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module twd_trans_splitter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 4     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module twd_trans_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 4     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module ctrl_fsm__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module trans_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               77 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 36    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 48    
Module ctrl_fsm__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ctrl_fsm__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ctrl_fsm__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ctrl_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module trans_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module mchan_rr_flag_req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module mchan_arb_primitive__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module trans_allocator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 32    
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 98    
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1135  
	  15 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 18    
Module synch_unit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module synch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 16    
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module trans_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module generic_fifo__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               55 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ext_tx_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
Module ext_rx_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ext_tid_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 1     
Module ext_tid_gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 1     
Module ext_opc_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ext_opc_buf 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ext_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_fifo__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module tcdm_cmd_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module tcdm_cmd_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized15__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized15__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module tcdm_tx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module generic_fifo__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module tcdm_tx_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module tcdm_rx_if__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module tcdm_rx_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_fifo__parameterized2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module trans_aligner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 16    
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 15    
	   8 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 7     
Module trans_aligner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 16    
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 15    
	   8 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 7     
Module generic_fifo__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ff1_loop__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ff1_loop__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ff1_loop__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ff1_loop__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ff1_loop__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ff1_loop__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ff1_loop__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ff1_loop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module event_unit_interface_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 34    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   5 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
Module interc_sw_evt_trig 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 24    
Module soc_periph_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module fl1_loop__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 29    
Module event_unit_core__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module fl1_loop__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 29    
Module event_unit_core__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module fl1_loop__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 29    
Module event_unit_core__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module fl1_loop__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 29    
Module event_unit_core__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module fl1_loop__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 29    
Module event_unit_core__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module hw_barrier_unit__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module hw_barrier_unit__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module hw_barrier_unit__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module hw_barrier_unit__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module hw_barrier_unit__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module hw_barrier_unit__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module hw_barrier_unit__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module hw_barrier_unit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module ff1_loop__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module hw_mutex_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module fl1_loop__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 29    
Module event_unit_core__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module fl1_loop__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 29    
Module event_unit_core__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module fl1_loop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 29    
Module event_unit_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   5 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module hw_dispatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 11    
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 40    
Module cluster_control_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 26    
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module timer_unit_counter_presc__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter_presc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
	  11 Input      1 Bit        Muxes := 8     
Module hier_icache_ctrl_unit 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     32 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 13    
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
Module fp_iter_divsqrt_msv_wrapper_2_STAGE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module lzc__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma_multi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   7 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 4     
	   4 Input     23 Bit        Muxes := 3     
	   5 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 18    
Module fpnew_opgroup_multifmt_slice__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
Module lzc__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module lzc__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module lzc__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module fpnew_noncomp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 14    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module fpnew_opgroup_fmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module lzc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   6 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 5     
	   5 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module fpnew_top__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
Module RR_Flag_Req_FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module FanInPrimitive_Req_FPU__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module optimal_alloc 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input      2 Bit       Adders := 1     
	   6 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
Module RR_Flag_Req_FPU__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module FanInPrimitive_Req_FPU__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module RR_Flag_Req_FPU__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module FanInPrimitive_Req_FPU__parameterized0__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module RR_Flag_Req_FPU__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module FanInPrimitive_Req_FPU__parameterized0__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module RR_Flag_Req_FPU__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module FanInPrimitive_Req_FPU__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Req_FPU__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LFSR_FPU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module FanInPrimitive_Resp_FPU__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LFSR_FPU__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module FanInPrimitive_Resp_FPU__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LFSR_FPU__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module FanInPrimitive_Resp_FPU__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LFSR_FPU__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module FanInPrimitive_Resp_FPU__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LFSR_FPU__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module FanInPrimitive_Resp_FPU__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LFSR_FPU__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module FanInPrimitive_Resp_FPU__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LFSR_FPU__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module FanInPrimitive_Resp_FPU__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FanInPrimitive_Resp_FPU__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module LFSR_FPU__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module FPU_clock_gating 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 10    
+---Registers : 
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module fpu_demux__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
Module fpu_demux__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
Module fpu_demux__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
Module fpu_demux__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
Module fpu_demux__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
Module fpu_demux__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
Module fpu_demux__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
Module fpu_demux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
Module lfsr_8bit__4 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module generic_fifo__parameterized20__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RefillTracker_4__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module share_icache_controller__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized29__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module register_file_1r_1w__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module share_icache__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
Module axi_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module lfsr_8bit__3 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module generic_fifo__parameterized20__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RefillTracker_4__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module share_icache_controller__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized29__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module register_file_1r_1w__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module share_icache__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit__2 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module generic_fifo__parameterized20__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RefillTracker_4__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module share_icache_controller__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized29__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module register_file_1r_1w__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module share_icache__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module generic_fifo__parameterized20__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RefillTracker_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module share_icache_controller__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized29__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module register_file_1r_1w__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module share_icache__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit__7 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module pri_icache_controller__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
Module refill_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module lfsr_8bit__6 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module generic_fifo__parameterized20__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RefillTracker_4__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module share_icache_controller__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized29__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module register_file_1r_1w__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module share_icache__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit__5 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module generic_fifo__parameterized20__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RefillTracker_4__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module share_icache_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized29__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module register_file_1r_1w__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module share_icache 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit__9 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module pri_icache_controller__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
Module refill_arbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module lfsr_8bit__10 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module pri_icache_controller__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
Module refill_arbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module DistributedArbitrationNetwork_Req_icache_intc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Req_Arb_Node_icache_intc__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module DistributedArbitrationNetwork_Req_icache_intc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Req_Arb_Node_icache_intc__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module DistributedArbitrationNetwork_Req_icache_intc__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Req_Arb_Node_icache_intc__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module DistributedArbitrationNetwork_Req_icache_intc__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Req_Arb_Node_icache_intc__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module DistributedArbitrationNetwork_Req_icache_intc__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Req_Arb_Node_icache_intc__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module DistributedArbitrationNetwork_Req_icache_intc__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Req_Arb_Node_icache_intc__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module DistributedArbitrationNetwork_Req_icache_intc__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Req_Arb_Node_icache_intc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Req_Arb_Node_icache_intc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module DistributedArbitrationNetwork_Req_icache_intc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Resp_Arb_Node_icache_intc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module Resp_Arb_Node_icache_intc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module lfsr_8bit__8 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module generic_fifo__parameterized20__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RefillTracker_4__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module share_icache_controller__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized29__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module register_file_1r_1w__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module share_icache__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module generic_fifo__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module RefillTracker_4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module share_icache_controller__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module register_file_1r_1w__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module share_icache__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfsr_8bit__12 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module pri_icache_controller__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
Module refill_arbiter__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__39 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__38 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__37 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__36 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__35 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__34 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__33 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module lfsr_8bit__13 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module pri_icache_controller__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
Module refill_arbiter__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__47 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__46 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__45 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__44 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__43 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__42 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__41 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__40 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module lfsr_8bit__14 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module pri_icache_controller__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
Module refill_arbiter__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__55 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__54 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__53 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__52 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__51 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__50 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__49 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__48 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module lfsr_8bit__15 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module pri_icache_controller__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
Module refill_arbiter__7 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__63 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__62 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__61 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__60 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__59 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__58 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__57 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__56 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module lfsr_8bit__11 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module pri_icache_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
Module refill_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module register_file_1r_1w__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              104 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register_file_1r_1w__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module icache_hier_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module rr_arb_tree__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module spill_register_flushable__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rr_arb_tree__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module spill_register_flushable__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
Module axi_demux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module axi_dw_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 6     
	   3 Input    128 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 14    
	   3 Input     32 Bit       Adders := 19    
	   2 Input      8 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 18    
	   3 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 12    
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 92    
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module riscv_apu_disp 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module riscv_alu_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module alu_popcnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 16    
Module alu_ff 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 19    
	   4 Input     32 Bit        Muxes := 2     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 36    
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	   6 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module riscv_mult 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     17 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
Module riscv_ex_stage__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module riscv_register_file__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 66    
	   2 Input      1 Bit        Muxes := 189   
Module register_file_test_wrap__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module riscv_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	  43 Input      4 Bit        Muxes := 1     
	  45 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 3     
	  19 Input      3 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	  43 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 6     
	  15 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	  45 Input      2 Bit        Muxes := 4     
	  43 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	  41 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 12    
	   7 Input      2 Bit        Muxes := 2     
	  24 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  43 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 28    
	  19 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	  45 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 2     
Module riscv_controller 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  19 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  19 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 13    
	   9 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module riscv_int_controller__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module riscv_hwloop_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module riscv_id_stage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module riscv_fetch_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 62    
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module riscv_prefetch_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module riscv_hwloop_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module riscv_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module riscv_if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module riscv_load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
Module riscv_cs_registers__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 21    
+---Registers : 
	               32 Bit    Registers := 5     
	               21 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 24    
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	  23 Input     32 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	  19 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 42    
	  19 Input      1 Bit        Muxes := 1     
Module riscv_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module generic_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module periph_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module generic_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module periph_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module generic_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module periph_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module generic_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module periph_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module generic_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module periph_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module generic_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module periph_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module generic_fifo__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module periph_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core_demux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module periph_demux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module gray_to_binary__57 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__58 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
Module sync__185 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__186 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__187 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__188 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__55 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__56 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
Module sync__181 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__182 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__183 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__184 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__53 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__54 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__177 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__178 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__179 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__180 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__51 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__52 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
Module sync__173 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__174 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__175 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__176 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__49 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__50 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__169 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__170 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__171 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__172 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               46 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module tcdm_banks_wrap 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 16    
Module gray_to_binary__47 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__48 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__165 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__166 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__167 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__168 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__45 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__46 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__161 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__162 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__163 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__164 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               79 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__43 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__44 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module sync__157 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__158 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__159 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__160 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__41 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__42 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__153 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__154 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__155 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__156 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               74 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__39 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__40 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sync__149 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__150 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__151 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__152 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module per_demux_wrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi2per_req_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi2per_res_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_v3__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized21__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rstgen_bypass 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module per2axi_req_channel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module per2axi_res_channel 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module per2axi_busy_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized25__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gray_to_binary__59 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__189 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__190 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__191 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module edge_propagator_tx__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module edge_propagator_tx 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cluster_clock_gate 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module pulp_sync__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/i_i2c_gen[1].i_i2c/u_reg_if/r_busy_reg' (FDCE) to 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/i_i2c_gen[1].i_i2c/u_reg_if/r_al_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[1].i_i2c /u_reg_if/r_al_reg)
INFO: [Synth 8-3886] merging instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/i_i2c_gen[0].i_i2c/u_reg_if/r_busy_reg' (FDCE) to 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/i_i2c_gen[0].i_i2c/u_reg_if/r_al_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[0].i_i2c /u_reg_if/r_al_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/\FC_CORE.lFC_CORE /ex_stage_i/i_fpnew_bulk/\gen_operation_groups[1].i_opgroup_block /\gen_merged_slice.i_multifmt_slice /\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi /i_0/result_is_fp8_q_reg)
INFO: [Synth 8-3886] merging instance 'i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/i_0/i_arbiter/gen_arbiter.rr_q_reg[2]' (FDCE) to 'i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/i_0/i_arbiter/gen_arbiter.rr_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/i_0/i_arbiter/gen_arbiter.rr_q_reg[1]' (FDCE) to 'i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/i_0/i_arbiter/gen_arbiter.rr_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/\FC_CORE.lFC_CORE /ex_stage_i/i_fpnew_bulk/\gen_operation_groups[1].i_opgroup_block /i_0/i_arbiter/\gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][5]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][5]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][5]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][5]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][5]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][5]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][5]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][5]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][6]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][6]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][6]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][6]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][6]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][6]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][6]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][6]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][7]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][7]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][7]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][7]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][7]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][7]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][7]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][7]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][8]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][8]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][8]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][8]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][8]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][8]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][8]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][8]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][9]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][9]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][9]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][9]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][9]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][9]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][9]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][9]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][10]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][10]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][10]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][10]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][10]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][10]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][10]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][10]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][43]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][43]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][43]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][43]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][43]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][43]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][43]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][43]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][44]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][44]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][44]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][44]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][44]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][44]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][44]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][44]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][45]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][45]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][45]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][45]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][45]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][45]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][45]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][45]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][46]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][46]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][46]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][46]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][46]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][46]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][46]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][46]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][47]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][47]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][47]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][47]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][47]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][47]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][47]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][47]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][48]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][48]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[6][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][48]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[5][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][48]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[4][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][48]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[3][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][48]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[2][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][48]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][48]' (FDCE) to 'i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q_reg[0][71]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[7][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[6][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[5][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[4][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[3][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[2][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[1][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[0][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/per2axi_wrap_i/per2axi_i/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/axi2per_wrap_i/axi2per_i/r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/axi2per_wrap_i/axi2per_i/r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/axi2per_wrap_i/axi2per_i/b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/cluster_domain_i/cluster_i/i_1/axi2per_wrap_i/axi2per_i/b_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/\mem_q_reg[0][1] )
WARNING: [Synth 8-3332] Sequential element (iobuf_i) is unused and will be removed from module pad_functional_pu__10.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[1].i_i2c /i_i2c_control/bus_controller/\r_sync_scl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/\FC_CORE.lFC_CORE /ex_stage_i/i_fpnew_bulk/\gen_operation_groups[1].i_opgroup_block /\gen_merged_slice.i_multifmt_slice /\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi /i_0/\result_aux_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hyper_unpack_i/\page_bound_length_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reg_if/\r_t_rwds_delay_line_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/\genblk2[0].i_stream_unit /\r_rd_ptr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_tx_channels/\r_grant_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/\genblk2[0].i_stream_unit /i_fifo/i_fifo/\pointer_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/\genblk2[0].i_stream_unit /i_fifo/i_fifo/\pointer_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/u_filter_fifo/\pointer_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/u_filter_fifo/\pointer_out_reg[1] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:148]
DSP Report: Generating DSP s_mac0, operation Mode is: A*B.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: Generating DSP s_mac0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: Generating DSP s_mac0, operation Mode is: A*B.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: Generating DSP s_mac0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_camera_if/\r_r_pix_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_filter/i_reg_if/\r_filter_rx_len2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_filter/i_reg_if/\r_filter_rx_len1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_filter/i_reg_if/\r_filter_rx_len0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_camera_if/\r_data_filter_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (apb_fll_if_i/\r_bbgen_lock_sync0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[17][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[18][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[19][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[20][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[21][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[22][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[23][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[24][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[25][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[26][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[27][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[28][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[29][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[30][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_soc_ctrl/r_sel_hyper_axi_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_evnt_gen/\r_err_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_evnt_gen/\r_err_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_evnt_gen/\r_err_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_evnt_gen/\r_err_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (apb_fll_if_i/\r_bbgen_lock_sync0_reg[3] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[3]) is unused and will be removed from module apb_fll_if.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv:233]
DSP Report: Generating DSP short_mul, operation Mode is: A*B.
DSP Report: operator short_mul is absorbed into DSP short_mul.
DSP Report: Generating DSP short_mac, operation Mode is: PCIN+A:B+C.
DSP Report: operator short_mac is absorbed into DSP short_mac.
DSP Report: Generating DSP dot_short_mul[1], operation Mode is: A*B.
DSP Report: operator dot_short_mul[1] is absorbed into DSP dot_short_mul[1].
DSP Report: Generating DSP dot_short_result, operation Mode is: C+A*B.
DSP Report: operator dot_short_result is absorbed into DSP dot_short_result.
DSP Report: operator dot_short_mul[0] is absorbed into DSP dot_short_result.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "fp_op_group" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[0].i_axi_err_slv /i_w_fifo/\mem_q_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[0].i_axi_err_slv /i_w_fifo/\mem_q_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[0].i_axi_err_slv /i_w_fifo/\mem_q_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[0].i_axi_err_slv /i_w_fifo/\mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[1].i_axi_err_slv /i_w_fifo/\mem_q_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[1].i_axi_err_slv /i_w_fifo/\mem_q_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[1].i_axi_err_slv /i_w_fifo/\mem_q_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[1].i_axi_err_slv /i_w_fifo/\mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[2].i_axi_err_slv /i_w_fifo/\mem_q_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[2].i_axi_err_slv /i_w_fifo/\mem_q_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[2].i_axi_err_slv /i_w_fifo/\mem_q_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[2].i_axi_err_slv /i_w_fifo/\mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[3].i_axi_err_slv /i_w_fifo/\mem_q_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[3].i_axi_err_slv /i_w_fifo/\mem_q_reg[2][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag/block_ram_gen.MemContent_int_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "'.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut/block_ram_gen.MemContent_int_reg "
INFO: [Synth 8-5587] ROM size for "fp_op_group" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[2]) is unused and will be removed from module riscv_prefetch_buffer.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/riscv_mult.sv:233]
DSP Report: Generating DSP short_mul, operation Mode is: A*B.
DSP Report: operator short_mul is absorbed into DSP short_mul.
DSP Report: Generating DSP short_mac, operation Mode is: PCIN+A:B+C.
DSP Report: operator short_mac is absorbed into DSP short_mac.
DSP Report: Generating DSP dot_short_mul[1], operation Mode is: A*B.
DSP Report: operator dot_short_mul[1] is absorbed into DSP dot_short_mul[1].
DSP Report: Generating DSP dot_short_result, operation Mode is: C+A*B.
DSP Report: operator dot_short_result is absorbed into DSP dot_short_result.
DSP Report: operator dot_short_mul[0] is absorbed into DSP dot_short_result.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design axi2mem_wrap has port tcdm_master[3]\.boffs[0][0] driven by constant 0
WARNING: [Synth 8-3917] design axi2mem_wrap has port tcdm_master[3]\.lrdy driven by constant 1
WARNING: [Synth 8-3917] design axi2mem_wrap has port tcdm_master[2]\.boffs[0][0] driven by constant 0
WARNING: [Synth 8-3917] design axi2mem_wrap has port tcdm_master[2]\.lrdy driven by constant 1
WARNING: [Synth 8-3917] design axi2mem_wrap has port tcdm_master[1]\.boffs[0][0] driven by constant 0
WARNING: [Synth 8-3917] design axi2mem_wrap has port tcdm_master[1]\.lrdy driven by constant 1
WARNING: [Synth 8-3917] design axi2mem_wrap has port tcdm_master[0]\.boffs[0][0] driven by constant 0
WARNING: [Synth 8-3917] design axi2mem_wrap has port tcdm_master[0]\.lrdy driven by constant 1
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[1]) is unused and will be removed from module generic_fifo__parameterized7.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[0]) is unused and will be removed from module generic_fifo__parameterized7.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:47 ; elapsed = 00:12:31 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 33850 ; free virtual = 92376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+---------------------+---------------+----------------+
|Module Name   | RTL Object          | Depth x Width | Implemented As | 
+--------------+---------------------+---------------+----------------+
|riscv_decoder | alu_operator_o      | 256x6         | LUT            | 
|debug_rom     | mem                 | 32x55         | LUT            | 
|ctrl_fsm      | ctrl_targ_r_valid_o | 32x1          | LUT            | 
|riscv_decoder | alu_operator_o      | 256x6         | LUT            | 
+--------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                     | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst                                                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 2,2,2,2         | 
|l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst                                                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 2,2,2,2         | 
|l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst                                                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 8,8,8,8         | 
|l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst                                                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 8,8,8,8         | 
|l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst                                                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 8,8,8,8         | 
|l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst                                                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 8,8,8,8         | 
|\Main_Icache[6].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[6].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[6].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[6].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[5].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[5].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[5].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[5].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[4].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[4].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[4].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[4].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[3].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[3].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[3].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[3].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[2].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[2].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[2].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[0].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[0].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[0].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[0].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[1].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[1].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[1].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[0].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[0].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[0].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[2].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[2].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[2].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[2].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[7].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[7].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[7].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[6].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[6].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[6].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[5].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[5].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[5].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[4].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[4].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[4].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[3].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[3].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[3].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[0].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[1].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[2].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[3].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[4].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[5].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[6].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[7].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[8].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[9].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[10].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[11].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[12].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[13].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[14].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[15].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|udma_filter_au  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|udma_filter_au  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|udma_filter_au  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|udma_filter_au  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma_multi | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma_multi | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | PCIN+A:B+C     | 14     | 18     | 33     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|riscv_mult      | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | C+A*B          | 17     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|riscv_mult      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma_multi | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma_multi | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | PCIN+A:B+C     | 14     | 18     | 33     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|riscv_mult      | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | C+A*B          | 17     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|riscv_mult      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_mult      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |pad_frame__GC0                                    |           1|        15|
|2     |udma_cmd_queue                                    |           8|      3968|
|3     |udma_hyperbus_mulid__GC0                          |           1|     18449|
|4     |io_tx_fifo__parameterized1__1__GU                 |           1|       437|
|5     |udma_core                                         |           1|     22260|
|6     |udma_subsystem__GCB1                              |           1|      5361|
|7     |udma_subsystem__GCB2                              |           1|      9674|
|8     |udma_subsystem__GCB3                              |           1|     23903|
|9     |soc_peripherals__GCB0                             |           1|     17933|
|10    |soc_peripherals__GCB1                             |           1|      8411|
|11    |riscv_pmp__GB0                                    |           1|     11222|
|12    |riscv_pmp__GB1                                    |           1|      2939|
|13    |div_sqrt_top_mvp                                  |           2|      8215|
|14    |fpnew_divsqrt_multi__GC0                          |           1|       166|
|15    |fpnew_opgroup_multifmt_slice__parameterized0__GC0 |           1|       177|
|16    |fpnew_opgroup_block__parameterized0__GC0          |           1|       122|
|17    |fpnew_top__GC0                                    |           1|      6699|
|18    |riscv_ex_stage__GC0                               |           1|     10135|
|19    |riscv_cs_registers                                |           1|      9879|
|20    |riscv_core__GCB1                                  |           1|     14305|
|21    |fc_subsystem__GC0                                 |           1|      1598|
|22    |soc_interconnect__GB0                             |           1|     21774|
|23    |soc_interconnect__GB1                             |           1|      3528|
|24    |soc_interconnect__GB2                             |           1|     28970|
|25    |soc_interconnect_wrap__GC0                        |           1|      9356|
|26    |dm_csrs__GB0                                      |           1|     24246|
|27    |muxpart__1215_dm_csrs                             |           1|     12276|
|28    |dm_csrs__GB2                                      |           1|     11253|
|29    |dm_mem__GB0                                       |           1|      7778|
|30    |dm_mem__GB1                                       |           1|      2168|
|31    |dm_sba                                            |           1|       179|
|32    |pulp_soc__GC0                                     |           1|     10870|
|33    |hci_interconnect                                  |           1|     24432|
|34    |xbar_pe_wrap                                      |           1|     12491|
|35    |ctrl_unit__GB0                                    |           1|     22167|
|36    |ctrl_unit__GB1                                    |           1|     11162|
|37    |ctrl_unit__GB2                                    |           1|      7514|
|38    |ctrl_unit__GB3                                    |           1|     14636|
|39    |mchan__GC0                                        |           1|     10461|
|40    |event_unit_top__GB0                               |           1|     22292|
|41    |event_unit_top__GB1                               |           1|     13307|
|42    |cluster_peripherals__GC0                          |           1|     13382|
|43    |fp_iter_divsqrt_msv_wrapper_2_STAGE__GC0          |           1|       189|
|44    |fpnew_wrapper                                     |           4|      6764|
|45    |shared_fpu_cluster__GC0                           |           1|     19833|
|46    |icache_hier_top__GB0                              |           1|     20220|
|47    |icache_hier_top__GB1                              |           1|     13390|
|48    |icache_hier_top__GB2                              |           1|     41759|
|49    |icache_hier_top__GB3                              |           1|     26090|
|50    |riscv_core__parameterized0__GBM0                  |           8|     18533|
|51    |riscv_ex_stage__parameterized0                    |           8|     10334|
|52    |riscv_core__parameterized0__GBM2                  |           8|     11020|
|53    |core_region__GC0                                  |           1|       835|
|54    |core_region__parameterized0__GC0                  |           1|       835|
|55    |core_region__parameterized1__GC0                  |           1|       835|
|56    |core_region__parameterized2__GC0                  |           1|       835|
|57    |core_region__parameterized3__GC0                  |           1|       835|
|58    |core_region__parameterized4__GC0                  |           1|       835|
|59    |core_region__parameterized5__GC0                  |           1|       835|
|60    |core_region__parameterized6__GC0                  |           1|       835|
|61    |cluster_bus_wrap                                  |           1|     25350|
|62    |pulp_cluster__GCB1                                |           1|      6956|
|63    |axi2mem_wrap                                      |           1|      4432|
|64    |axi_dw_converter_intf                             |           1|      7731|
|65    |pulp_cluster__GCB4                                |           1|      5443|
|66    |safe_domain                                       |           1|        43|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'i_clk_rst_gen/i_fpga_clk_gen/per_clk_o' to 'i_pulp/soc_domain_i/pulp_soc_i/i_0/s_periph_clk'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/periph_clk_i' to 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/i_0/phy_clk_i'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr_clk/clk90_o' to pin 'ddr_clk/r_clk90_o_reg/Q'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/periph_clk_i' to 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/i_0/phy_clk_i'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:51 ; elapsed = 00:14:19 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 33035 ; free virtual = 91794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper' with timing assertions on input pin 'periph_clk_i'
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_r_state_reg[1]) is unused and will be removed from module udma_stream_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_r_state_reg[0]) is unused and will be removed from module udma_stream_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_boot_cs_reg[1]) is unused and will be removed from module cluster_control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_boot_cs_reg[0]) is unused and will be removed from module cluster_control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CS_reg[3]) is unused and will be removed from module fpu_demux__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CS_reg[3]) is unused and will be removed from module fpu_demux__2.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CS_reg[3]) is unused and will be removed from module fpu_demux__3.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CS_reg[3]) is unused and will be removed from module fpu_demux__4.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CS_reg[3]) is unused and will be removed from module fpu_demux__5.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CS_reg[3]) is unused and will be removed from module fpu_demux__6.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CS_reg[3]) is unused and will be removed from module fpu_demux__7.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CS_reg[3]) is unused and will be removed from module fpu_demux.
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper' with timing assertions on input pin 'periph_clk_i'
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter__parameterized1__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter__parameterized1__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter__parameterized1__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[0]) is unused and will be removed from module lint_2_axi__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[1]) is unused and will be removed from module lint_2_axi__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[1]) is unused and will be removed from module lint_2_axi__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[1]) is unused and will be removed from module lint_2_axi.
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper' with timing assertions on input pin 'periph_clk_i'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper' with timing assertions on input pin 'periph_clk_i'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper' with timing assertions on input pin 'periph_clk_i'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper' with timing assertions on input pin 'periph_clk_i'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper' with timing assertions on input pin 'periph_clk_i'
INFO: [Synth 8-620] skipping equivalence-propagation across instance 'i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper' with timing assertions on input pin 'periph_clk_i'
INFO: [Synth 8-5556] The block RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5556] The block RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5556] The block RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5556] The block RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5556] The block RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5556] The block RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:17:37 ; elapsed = 00:19:14 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 32621 ; free virtual = 91456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                     | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst              | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 2,2,2,2         | 
|i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst              | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 2,2,2,2         | 
|i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst              | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 8,8,8,8         | 
|i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst              | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 8,8,8,8         | 
|i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst              | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 8,8,8,8         | 
|i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst              | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 8,8,8,8         | 
|\Main_Icache[6].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[6].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[6].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[6].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[6].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[5].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[5].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[5].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[5].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[5].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[4].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[4].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[4].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[4].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[4].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[3].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[3].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[3].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[3].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[3].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[2].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[2].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[2].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[2].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[1].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[0].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[0].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[0].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[0].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[0].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[1].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[1].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[1].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[1].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[0].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[0].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[0].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[0].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[7].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[2].i_main_shared_icache /\DATA_RAM_WAY[0].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[2].i_main_shared_icache /\DATA_RAM_WAY[1].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[2].i_main_shared_icache /\DATA_RAM_WAY[2].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[2].i_main_shared_icache /\DATA_RAM_WAY[3].DATA_RAM /scm_data                                                       | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[0].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[1].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[2].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\Main_Icache[2].i_main_shared_icache /\TAG_RAM_WAY[3].TAG_RAM /scm_tag                                                          | block_ram_gen.MemContent_int_reg                 | 8 x 10(READ_FIRST)     | W |   | 8 x 10(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[7].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[7].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[7].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[7].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[6].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[6].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[6].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[6].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[5].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[5].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[5].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[5].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[4].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[4].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[4].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[4].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[0].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[1].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[2].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[0].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_TAG_WAY_[3].TAG_BANK /\CUT[1].bram_cut                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 13(READ_FIRST)     | W |   | 8 x 13(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|\PRI_ICACHE[3].i_pri_icache /\_DATA_WAY_[0].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[3].i_pri_icache /\_DATA_WAY_[1].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[3].i_pri_icache /\_DATA_WAY_[2].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|\PRI_ICACHE[3].i_pri_icache /\_DATA_WAY_[3].DATA_BANK                                                                           | block_ram_gen.MemContent_int_reg                 | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[0].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[1].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[2].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[3].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[4].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[5].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[6].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[7].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[8].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[9].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[10].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[11].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[12].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[13].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[14].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/\banks_gen[15].i_bank /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |pad_frame__GC0                                    |           1|        11|
|2     |udma_cmd_queue                                    |           8|      3953|
|3     |udma_hyperbus_mulid__GC0                          |           1|     18088|
|4     |io_tx_fifo__parameterized1__1__GU                 |           1|       437|
|5     |udma_core                                         |           1|     11769|
|6     |udma_subsystem__GCB1                              |           1|      5361|
|7     |udma_subsystem__GCB2                              |           1|      9536|
|8     |udma_subsystem__GCB3                              |           1|     23778|
|9     |soc_peripherals__GCB0                             |           1|     15504|
|10    |soc_peripherals__GCB1                             |           1|      8287|
|11    |riscv_pmp__GB0                                    |           1|     11222|
|12    |riscv_pmp__GB1                                    |           1|      2939|
|13    |div_sqrt_top_mvp                                  |           2|      6734|
|14    |fpnew_divsqrt_multi__GC0                          |           1|       163|
|15    |fpnew_opgroup_multifmt_slice__parameterized0__GC0 |           1|       177|
|16    |fpnew_opgroup_block__parameterized0__GC0          |           1|       122|
|17    |fpnew_top__GC0                                    |           1|      6686|
|18    |riscv_ex_stage__GC0                               |           1|     10141|
|19    |riscv_cs_registers                                |           1|      9796|
|20    |riscv_core__GCB1                                  |           1|     14277|
|21    |fc_subsystem__GC0                                 |           1|      1574|
|22    |soc_interconnect__GB0                             |           1|     10130|
|23    |soc_interconnect__GB1                             |           1|      2649|
|24    |soc_interconnect__GB2                             |           1|      9758|
|25    |soc_interconnect_wrap__GC0                        |           1|      6804|
|26    |dm_csrs__GB0                                      |           1|      8684|
|27    |dm_mem__GB0                                       |           1|      6756|
|28    |dm_mem__GB1                                       |           1|      2168|
|29    |dm_sba                                            |           1|       153|
|30    |pulp_soc__GC0                                     |           1|      9155|
|31    |hci_interconnect                                  |           1|     18898|
|32    |xbar_pe_wrap                                      |           1|      7704|
|33    |ctrl_unit__GB0                                    |           1|     20346|
|34    |ctrl_unit__GB1                                    |           1|     11152|
|35    |ctrl_unit__GB2                                    |           1|      7314|
|36    |ctrl_unit__GB3                                    |           1|     14635|
|37    |mchan__GC0                                        |           1|     10401|
|38    |event_unit_top__GB0                               |           1|     19607|
|39    |event_unit_top__GB1                               |           1|     12753|
|40    |cluster_peripherals__GC0                          |           1|     13253|
|41    |fp_iter_divsqrt_msv_wrapper_2_STAGE__GC0          |           1|       189|
|42    |fpnew_wrapper                                     |           1|      6771|
|43    |shared_fpu_cluster__GC0                           |           1|     18610|
|44    |icache_hier_top__GB0                              |           1|     18829|
|45    |icache_hier_top__GB1                              |           1|     13384|
|46    |icache_hier_top__GB2                              |           1|     41274|
|47    |icache_hier_top__GB3                              |           1|     26087|
|48    |riscv_core__parameterized0__GBM0                  |           8|     13172|
|49    |riscv_ex_stage__parameterized0                    |           8|     10336|
|50    |riscv_core__parameterized0__GBM2                  |           1|     11003|
|51    |core_region__GC0                                  |           1|       835|
|52    |core_region__parameterized0__GC0                  |           1|       835|
|53    |core_region__parameterized1__GC0                  |           1|       835|
|54    |core_region__parameterized2__GC0                  |           1|       835|
|55    |core_region__parameterized3__GC0                  |           1|       835|
|56    |core_region__parameterized4__GC0                  |           1|       835|
|57    |core_region__parameterized5__GC0                  |           1|       835|
|58    |core_region__parameterized6__GC0                  |           1|       835|
|59    |cluster_bus_wrap                                  |           1|     16228|
|60    |pulp_cluster__GCB1                                |           1|      4811|
|61    |axi2mem_wrap                                      |           1|      3766|
|62    |axi_dw_converter_intf                             |           1|      3333|
|63    |pulp_cluster__GCB4                                |           1|      5413|
|64    |safe_domain                                       |           1|        39|
|65    |riscv_core__parameterized0__GBM2__1               |           1|     11005|
|66    |riscv_core__parameterized0__GBM2__2               |           1|     11003|
|67    |riscv_core__parameterized0__GBM2__3               |           1|     11005|
|68    |riscv_core__parameterized0__GBM2__4               |           1|     11003|
|69    |riscv_core__parameterized0__GBM2__5               |           1|     11005|
|70    |riscv_core__parameterized0__GBM2__6               |           1|     11003|
|71    |riscv_core__parameterized0__GBM2__7               |           1|     11005|
|72    |fpnew_wrapper__1                                  |           1|      6759|
|73    |fpnew_wrapper__2                                  |           2|      6747|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[3].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[3].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[3].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[3].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[0].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[1].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[2].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[3].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[4].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[5].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[6].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[7].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[8].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[9].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[10].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[11].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[12].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[13].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[14].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/i_0/tcdm_banks_i/banks_gen[15].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
warning: ./.Xil/Vivado-1309435-compute/realtime/tmp///parallel_timing.xdc:26: incorrect set of required parameters for "create_generated_clock"
---------------------------------------------------------------------
Usage:
  create_generated_clock
    [-help]
    [-name <String>]
    [-source <List>]
    [-edges <List>]
    [-divide_by <Int>]
    [-multiply_by <Int>]
    [-edge_shift <List>]
    [-duty_cycle <Float>]
    [-invert]
    port_pin_list
    [-add]
    [-master_clock <List>]
    [-combinational]
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]
warning: ./.Xil/Vivado-1309435-compute/realtime/tmp///parallel_timing.xdc:26: incorrect set of required parameters for "create_generated_clock"
---------------------------------------------------------------------
Usage:
  create_generated_clock
    [-help]
    [-name <String>]
    [-source <List>]
    [-edges <List>]
    [-divide_by <Int>]
    [-multiply_by <Int>]
    [-edge_shift <List>]
    [-duty_cycle <Float>]
    [-invert]
    port_pin_list
    [-add]
    [-master_clock <List>]
    [-combinational]
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/DATA_RAM_WAY[0].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/DATA_RAM_WAY[0].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/DATA_RAM_WAY[1].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/DATA_RAM_WAY[1].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/DATA_RAM_WAY[2].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/DATA_RAM_WAY[2].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/DATA_RAM_WAY[3].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/DATA_RAM_WAY[3].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/TAG_RAM_WAY[0].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/TAG_RAM_WAY[1].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/TAG_RAM_WAY[2].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[6].i_main_shared_icache/TAG_RAM_WAY[3].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/DATA_RAM_WAY[0].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/DATA_RAM_WAY[0].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/DATA_RAM_WAY[1].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/DATA_RAM_WAY[1].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/DATA_RAM_WAY[2].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/DATA_RAM_WAY[2].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/DATA_RAM_WAY[3].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/DATA_RAM_WAY[3].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/TAG_RAM_WAY[0].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/TAG_RAM_WAY[1].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/TAG_RAM_WAY[2].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[5].i_main_shared_icache/TAG_RAM_WAY[3].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/DATA_RAM_WAY[0].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/DATA_RAM_WAY[0].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/DATA_RAM_WAY[1].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/DATA_RAM_WAY[1].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/DATA_RAM_WAY[2].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/DATA_RAM_WAY[2].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/DATA_RAM_WAY[3].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/DATA_RAM_WAY[3].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/TAG_RAM_WAY[0].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/TAG_RAM_WAY[1].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/TAG_RAM_WAY[2].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[4].i_main_shared_icache/TAG_RAM_WAY[3].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/DATA_RAM_WAY[0].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/DATA_RAM_WAY[0].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/DATA_RAM_WAY[1].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/DATA_RAM_WAY[1].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/DATA_RAM_WAY[2].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/DATA_RAM_WAY[2].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/DATA_RAM_WAY[3].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/DATA_RAM_WAY[3].DATA_RAM/scm_data/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/TAG_RAM_WAY[0].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/TAG_RAM_WAY[1].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/TAG_RAM_WAY[2].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_0/Main_Icache[3].i_main_shared_icache/TAG_RAM_WAY[3].TAG_RAM/scm_tag/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_TAG_WAY_[0].TAG_BANK/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_TAG_WAY_[0].TAG_BANK/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_TAG_WAY_[1].TAG_BANK/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_TAG_WAY_[1].TAG_BANK/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_TAG_WAY_[2].TAG_BANK/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_TAG_WAY_[2].TAG_BANK/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_TAG_WAY_[3].TAG_BANK/CUT[0].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_TAG_WAY_[3].TAG_BANK/CUT[1].bram_cut/block_ram_gen.MemContent_int_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_DATA_WAY_[0].DATA_BANK/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_DATA_WAY_[0].DATA_BANK/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_DATA_WAY_[1].DATA_BANK/block_ram_gen.MemContent_int_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulp/cluster_domain_i/cluster_i/icache_top_i/i_1/PRI_ICACHE[2].i_pri_icache/_DATA_WAY_[1].DATA_BANK/block_ram_gen.MemContent_int_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: ./.Xil/Vivado-1309435-compute/realtime/tmp///parallel_timing.xdc:26: incorrect set of required parameters for "create_generated_clock"
---------------------------------------------------------------------
Usage:
  create_generated_clock
    [-help]
    [-name <String>]
    [-source <List>]
    [-edges <List>]
    [-divide_by <Int>]
    [-multiply_by <Int>]
    [-edge_shift <List>]
    [-duty_cycle <Float>]
    [-invert]
    port_pin_list
    [-add]
    [-master_clock <List>]
    [-combinational]
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
warning: ./.Xil/Vivado-1309435-compute/realtime/tmp///parallel_timing.xdc:26: incorrect set of required parameters for "create_generated_clock"
---------------------------------------------------------------------
Usage:
  create_generated_clock
    [-help]
    [-name <String>]
    [-source <List>]
    [-edges <List>]
    [-divide_by <Int>]
    [-multiply_by <Int>]
    [-edge_shift <List>]
    [-duty_cycle <Float>]
    [-invert]
    port_pin_list
    [-add]
    [-master_clock <List>]
    [-combinational]
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:20:33 ; elapsed = 00:22:40 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 29303 ; free virtual = 88120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |pad_frame__GC0                                    |           1|        11|
|2     |udma_cmd_queue                                    |           1|      2738|
|3     |udma_hyperbus_mulid__GC0                          |           1|      9420|
|4     |io_tx_fifo__parameterized1__1__GU                 |           1|       194|
|5     |udma_core                                         |           1|      4636|
|6     |udma_subsystem__GCB1                              |           1|      2730|
|7     |udma_subsystem__GCB2                              |           1|      5413|
|8     |udma_subsystem__GCB3                              |           1|     11637|
|9     |soc_peripherals__GCB0                             |           1|      8645|
|10    |soc_peripherals__GCB1                             |           1|      3717|
|11    |riscv_pmp__GB0                                    |           1|      3882|
|12    |riscv_pmp__GB1                                    |           1|       829|
|13    |div_sqrt_top_mvp                                  |           1|      2896|
|14    |fpnew_divsqrt_multi__GC0                          |           1|       135|
|15    |fpnew_opgroup_multifmt_slice__parameterized0__GC0 |           1|        37|
|16    |fpnew_opgroup_block__parameterized0__GC0          |           1|        39|
|17    |fpnew_top__GC0                                    |           1|      2934|
|18    |riscv_ex_stage__GC0                               |           1|      3350|
|19    |riscv_cs_registers                                |           1|      4076|
|20    |riscv_core__GCB1                                  |           1|      7085|
|21    |fc_subsystem__GC0                                 |           1|       547|
|22    |soc_interconnect__GB0                             |           1|      5495|
|23    |soc_interconnect__GB1                             |           1|      1556|
|24    |soc_interconnect__GB2                             |           1|      4616|
|25    |soc_interconnect_wrap__GC0                        |           1|      3261|
|26    |dm_csrs__GB0                                      |           1|      5136|
|27    |dm_mem__GB0                                       |           1|      1904|
|28    |dm_mem__GB1                                       |           1|       986|
|29    |dm_sba                                            |           1|        54|
|30    |pulp_soc__GC0                                     |           1|      5490|
|31    |hci_interconnect                                  |           1|      9754|
|32    |xbar_pe_wrap                                      |           1|      3251|
|33    |ctrl_unit__GB0                                    |           1|      8050|
|34    |ctrl_unit__GB1                                    |           1|      5570|
|35    |ctrl_unit__GB2                                    |           1|      3882|
|36    |ctrl_unit__GB3                                    |           1|      6596|
|37    |mchan__GC0                                        |           1|      5128|
|38    |event_unit_top__GB0                               |           1|      6727|
|39    |event_unit_top__GB1                               |           1|      3883|
|40    |cluster_peripherals__GC0                          |           1|      3672|
|41    |fp_iter_divsqrt_msv_wrapper_2_STAGE__GC0          |           1|       182|
|42    |fpnew_wrapper                                     |           1|      2922|
|43    |shared_fpu_cluster__GC0                           |           1|      4571|
|44    |icache_hier_top__GB0                              |           1|      8484|
|45    |icache_hier_top__GB1                              |           1|      5774|
|46    |icache_hier_top__GB2                              |           1|     15297|
|47    |icache_hier_top__GB3                              |           1|     10465|
|48    |riscv_core__parameterized0__GBM0                  |           8|      6748|
|49    |riscv_ex_stage__parameterized0                    |           8|      3338|
|50    |riscv_core__parameterized0__GBM2                  |           1|      3797|
|51    |core_region__GC0                                  |           1|       397|
|52    |core_region__parameterized0__GC0                  |           1|       397|
|53    |core_region__parameterized1__GC0                  |           1|       397|
|54    |core_region__parameterized2__GC0                  |           1|       397|
|55    |core_region__parameterized3__GC0                  |           1|       397|
|56    |core_region__parameterized4__GC0                  |           1|       397|
|57    |core_region__parameterized5__GC0                  |           1|       397|
|58    |core_region__parameterized6__GC0                  |           1|       397|
|59    |cluster_bus_wrap                                  |           1|      7000|
|60    |pulp_cluster__GCB1                                |           1|      3452|
|61    |axi2mem_wrap                                      |           1|      2109|
|62    |axi_dw_converter_intf                             |           1|      1715|
|63    |pulp_cluster__GCB4                                |           1|      3317|
|64    |safe_domain                                       |           1|        27|
|65    |riscv_core__parameterized0__GBM2__1               |           1|      3797|
|66    |riscv_core__parameterized0__GBM2__2               |           1|      3797|
|67    |riscv_core__parameterized0__GBM2__3               |           1|      3797|
|68    |riscv_core__parameterized0__GBM2__4               |           1|      3797|
|69    |riscv_core__parameterized0__GBM2__5               |           1|      3797|
|70    |riscv_core__parameterized0__GBM2__6               |           1|      3797|
|71    |riscv_core__parameterized0__GBM2__7               |           1|      3797|
|72    |fpnew_wrapper__1                                  |           1|      2918|
|73    |fpnew_wrapper__2                                  |           1|      2914|
|74    |udma_cmd_queue__1                                 |           1|      2738|
|75    |udma_cmd_queue__2                                 |           1|      2738|
|76    |udma_cmd_queue__3                                 |           1|      2738|
|77    |udma_cmd_queue__4                                 |           1|      2738|
|78    |udma_cmd_queue__5                                 |           1|      2738|
|79    |udma_cmd_queue__6                                 |           1|      2738|
|80    |udma_cmd_queue__7                                 |           1|      2738|
|81    |div_sqrt_top_mvp__1                               |           1|      2896|
|82    |fpnew_wrapper__3                                  |           1|      2914|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv:287]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver i_BUFGMUX:O [/home/azafeer/Desktop/test/pulp-master/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/fpga/tc_clk_xilinx.sv:60]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:21:53 ; elapsed = 00:24:23 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 29038 ; free virtual = 88094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:21:54 ; elapsed = 00:24:24 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 29035 ; free virtual = 88091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:23:05 ; elapsed = 00:25:39 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 29054 ; free virtual = 88100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sdio_crc16  | r_crc_reg[15] | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|sdio_crc16  | r_crc_reg[11] | 7      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|sdio_crc16  | r_crc_reg[4]  | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |xilinx_slow_clk_mngr |         1|
|2     |xilinx_clk_mngr      |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |xilinx_clk_mngr      |     1|
|2     |xilinx_slow_clk_mngr |     1|
|3     |BUFG                 |     1|
|4     |BUFGCE               |     1|
|5     |BUFGMUX              |     2|
|6     |CARRY8               |  5351|
|7     |DSP_ALU              |    76|
|8     |DSP_A_B_DATA         |    76|
|9     |DSP_C_DATA           |    58|
|10    |DSP_C_DATA_1         |    18|
|11    |DSP_MULTIPLIER       |    67|
|12    |DSP_MULTIPLIER_1     |     9|
|13    |DSP_M_DATA           |    76|
|14    |DSP_OUTPUT           |    76|
|15    |DSP_PREADD           |    76|
|16    |DSP_PREADD_DATA      |    67|
|17    |DSP_PREADD_DATA_1    |     9|
|18    |LUT1                 |  5832|
|19    |LUT2                 | 32365|
|20    |LUT3                 | 45618|
|21    |LUT4                 | 27880|
|22    |LUT5                 | 50455|
|23    |LUT6                 | 90902|
|24    |MUXF7                | 10671|
|25    |MUXF8                |  1032|
|26    |RAMB18E2             |    96|
|27    |RAMB36E2_3           |   128|
|28    |RAMB36E2_4           |    16|
|29    |RAMB36E2_5           |    24|
|30    |RAMB36E2_6           |    24|
|31    |RAMB36E2_7           |    96|
|32    |SRL16E               |    12|
|33    |FDCE                 | 92344|
|34    |FDPE                 |  2535|
|35    |FDRE                 |  5139|
|36    |LD                   |     1|
|37    |IBUF                 |     5|
|38    |IBUFGDS              |     1|
|39    |IOBUF                |    46|
|40    |OBUF                 |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
|      |Instance                                                                                                       |Module                                            |Cells  |
+------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
|1     |top                                                                                                            |                                                  | 371191|
|2     |  i_pulp                                                                                                       |pulp                                              | 371182|
|3     |    pad_frame_i                                                                                                |pad_frame                                         |     57|
|4     |      padinst_sdio_data0                                                                                       |pad_functional_pd__1                              |      1|
|5     |      padinst_sdio_data1                                                                                       |pad_functional_pd__2                              |      1|
|6     |      padinst_sdio_data2                                                                                       |pad_functional_pd__3                              |      1|
|7     |      padinst_sdio_data3                                                                                       |pad_functional_pd__4                              |      1|
|8     |      padinst_sdio_clk                                                                                         |pad_functional_pd__5                              |      1|
|9     |      padinst_sdio_cmd                                                                                         |pad_functional_pd__6                              |      1|
|10    |      padinst_spim_sck                                                                                         |pad_functional_pd__7                              |      1|
|11    |      padinst_spim_sdio0                                                                                       |pad_functional_pd__8                              |      1|
|12    |      padinst_spim_sdio1                                                                                       |pad_functional_pd__9                              |      1|
|13    |      padinst_spim_sdio2                                                                                       |pad_functional_pd__10                             |      1|
|14    |      padinst_spim_sdio3                                                                                       |pad_functional_pd__11                             |      1|
|15    |      padinst_spim_csn1                                                                                        |pad_functional_pd__12                             |      1|
|16    |      padinst_spim_csn0                                                                                        |pad_functional_pd__13                             |      1|
|17    |      padinst_i2s1_sdi                                                                                         |pad_functional_pd__14                             |      1|
|18    |      padinst_i2s0_ws                                                                                          |pad_functional_pd__15                             |      1|
|19    |      padinst_i2s0_sdi                                                                                         |pad_functional_pd__16                             |      1|
|20    |      padinst_i2s0_sck                                                                                         |pad_functional_pd__17                             |      1|
|21    |      padinst_cam_pclk                                                                                         |pad_functional_pd__18                             |      1|
|22    |      padinst_cam_hsync                                                                                        |pad_functional_pd__19                             |      1|
|23    |      padinst_cam_data0                                                                                        |pad_functional_pd__20                             |      1|
|24    |      padinst_cam_data1                                                                                        |pad_functional_pd__21                             |      1|
|25    |      padinst_cam_data2                                                                                        |pad_functional_pd__22                             |      1|
|26    |      padinst_cam_data3                                                                                        |pad_functional_pd__23                             |      1|
|27    |      padinst_cam_data4                                                                                        |pad_functional_pd__24                             |      1|
|28    |      padinst_cam_data5                                                                                        |pad_functional_pd__25                             |      1|
|29    |      padinst_cam_data6                                                                                        |pad_functional_pd__26                             |      1|
|30    |      padinst_cam_data7                                                                                        |pad_functional_pd__27                             |      1|
|31    |      padinst_cam_vsync                                                                                        |pad_functional_pd                                 |      1|
|32    |      padinst_uart_rx                                                                                          |pad_functional_pu__1                              |      1|
|33    |      padinst_uart_tx                                                                                          |pad_functional_pu__2                              |      1|
|34    |      padinst_i2c0_sda                                                                                         |pad_functional_pu__3                              |      1|
|35    |      padinst_i2c0_scl                                                                                         |pad_functional_pu__4                              |      1|
|36    |      padinst_hyper_csno0                                                                                      |pad_functional_pu__5                              |      1|
|37    |      padinst_hyper_csno1                                                                                      |pad_functional_pu__6                              |      1|
|38    |      padinst_hyper_ck                                                                                         |pad_functional_pu__7                              |      1|
|39    |      padinst_hyper_ckno                                                                                       |pad_functional_pu__8                              |      1|
|40    |      padinst_hyper_rwds0                                                                                      |pad_functional_pu__9                              |      1|
|41    |      padinst_hyper_resetn                                                                                     |pad_functional_pu__11                             |      1|
|42    |      \genblk1[0].padinst_hyper_dqio0                                                                          |pad_functional_pu__12                             |      1|
|43    |      \genblk1[1].padinst_hyper_dqio0                                                                          |pad_functional_pu__13                             |      1|
|44    |      \genblk1[2].padinst_hyper_dqio0                                                                          |pad_functional_pu__14                             |      1|
|45    |      \genblk1[3].padinst_hyper_dqio0                                                                          |pad_functional_pu__15                             |      1|
|46    |      \genblk1[4].padinst_hyper_dqio0                                                                          |pad_functional_pu__16                             |      1|
|47    |      \genblk1[5].padinst_hyper_dqio0                                                                          |pad_functional_pu__17                             |      1|
|48    |      \genblk1[6].padinst_hyper_dqio0                                                                          |pad_functional_pu__18                             |      1|
|49    |      \genblk1[7].padinst_hyper_dqio0                                                                          |pad_functional_pu                                 |      1|
|50    |    safe_domain_i                                                                                              |safe_domain                                       |     27|
|51    |      pad_control_i                                                                                            |pad_control                                       |      5|
|52    |      i_slow_clk_gen                                                                                           |fpga_slow_clk_gen                                 |     22|
|53    |    soc_domain_i                                                                                               |soc_domain                                        | 122658|
|54    |      pulp_soc_i                                                                                               |pulp_soc                                          | 122658|
|55    |        soc_peripherals_i                                                                                      |soc_peripherals                                   |  68286|
|56    |          i_udma                                                                                               |udma_subsystem                                    |  55954|
|57    |            i_udmacore                                                                                         |udma_core                                         |   4646|
|58    |              u_tx_channels                                                                                    |udma_tx_channels                                  |   2278|
|59    |                u_arbiter                                                                                      |udma_arbiter                                      |     68|
|60    |                u_fifo                                                                                         |io_generic_fifo__parameterized2                   |    154|
|61    |                \genblk1[0].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__17                               |    141|
|62    |                \genblk1[1].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__18                               |    141|
|63    |                \genblk1[2].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__19                               |    141|
|64    |                \genblk1[3].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__20                               |    141|
|65    |                \genblk1[4].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__21                               |    141|
|66    |                \genblk1[5].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__22                               |    141|
|67    |                \genblk1[6].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__23                               |    141|
|68    |                \genblk1[7].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__24                               |    141|
|69    |                \genblk1[8].u_tx_ch_ctrl                                                                       |udma_ch_addrgen__25                               |    141|
|70    |                \genblk1[10].u_tx_ch_ctrl                                                                      |udma_ch_addrgen__27                               |    134|
|71    |              u_rx_channels                                                                                    |udma_rx_channels                                  |   1961|
|72    |                u_arbiter                                                                                      |udma_arbiter__parameterized0                      |     43|
|73    |                u_fifo                                                                                         |io_generic_fifo__parameterized4                   |    299|
|74    |                \genblk1[0].u_rx_ch_ctrl                                                                       |udma_ch_addrgen__1                                |    143|
|75    |                \genblk1[1].u_rx_ch_ctrl                                                                       |udma_ch_addrgen__2                                |    143|
|76    |                \genblk1[2].u_rx_ch_ctrl                                                                       |udma_ch_addrgen__3                                |    143|
|77    |                \genblk1[3].u_rx_ch_ctrl                                                                       |udma_ch_addrgen__4                                |    143|
|78    |                \genblk1[4].u_rx_ch_ctrl                                                                       |udma_ch_addrgen__5                                |    143|
|79    |                \genblk1[5].u_rx_ch_ctrl                                                                       |udma_ch_addrgen__6                                |    143|
|80    |                \genblk1[6].u_rx_ch_ctrl                                                                       |udma_ch_addrgen__7                                |    143|
|81    |                \genblk1[7].u_rx_ch_ctrl                                                                       |udma_ch_addrgen__8                                |    136|
|82    |              u_apb_if                                                                                         |udma_apb_if                                       |    285|
|83    |              u_udma_ctrl                                                                                      |udma_ctrl                                         |    122|
|84    |            i_hyper                                                                                            |udma_hyper_top                                    |  31519|
|85    |              u_fifo                                                                                           |io_tx_fifo__parameterized1__1__GU                 |    194|
|86    |                i_fifo                                                                                         |io_generic_fifo__parameterized3__1                |    184|
|87    |              udma_hyperbus_i                                                                                  |udma_hyperbus_mulid                               |  31325|
|88    |                \genblk1[0].u_cmd_if                                                                           |udma_cmd_queue__1                                 |   2738|
|89    |                  u_reg_if                                                                                     |udma_hyper_reg_if_mulid__1                        |    376|
|90    |                  busy_detector                                                                                |udma_hyper_busy__1                                |     17|
|91    |                  twd_tran_fifo_i                                                                              |io_generic_fifo_hyper__1                          |   2344|
|92    |                \genblk1[1].u_cmd_if                                                                           |udma_cmd_queue__2                                 |   2738|
|93    |                  u_reg_if                                                                                     |udma_hyper_reg_if_mulid__2                        |    376|
|94    |                  busy_detector                                                                                |udma_hyper_busy__2                                |     17|
|95    |                  twd_tran_fifo_i                                                                              |io_generic_fifo_hyper__2                          |   2344|
|96    |                \genblk1[2].u_cmd_if                                                                           |udma_cmd_queue__3                                 |   2738|
|97    |                  u_reg_if                                                                                     |udma_hyper_reg_if_mulid__3                        |    376|
|98    |                  busy_detector                                                                                |udma_hyper_busy__3                                |     17|
|99    |                  twd_tran_fifo_i                                                                              |io_generic_fifo_hyper__3                          |   2344|
|100   |                \genblk1[3].u_cmd_if                                                                           |udma_cmd_queue__4                                 |   2738|
|101   |                  u_reg_if                                                                                     |udma_hyper_reg_if_mulid__4                        |    376|
|102   |                  busy_detector                                                                                |udma_hyper_busy__4                                |     17|
|103   |                  twd_tran_fifo_i                                                                              |io_generic_fifo_hyper__4                          |   2344|
|104   |                \genblk1[4].u_cmd_if                                                                           |udma_cmd_queue__5                                 |   2738|
|105   |                  u_reg_if                                                                                     |udma_hyper_reg_if_mulid__5                        |    376|
|106   |                  busy_detector                                                                                |udma_hyper_busy__5                                |     17|
|107   |                  twd_tran_fifo_i                                                                              |io_generic_fifo_hyper__5                          |   2344|
|108   |                \genblk1[5].u_cmd_if                                                                           |udma_cmd_queue__6                                 |   2738|
|109   |                  u_reg_if                                                                                     |udma_hyper_reg_if_mulid__6                        |    376|
|110   |                  busy_detector                                                                                |udma_hyper_busy__6                                |     17|
|111   |                  twd_tran_fifo_i                                                                              |io_generic_fifo_hyper__6                          |   2344|
|112   |                \genblk1[6].u_cmd_if                                                                           |udma_cmd_queue__7                                 |   2738|
|113   |                  u_reg_if                                                                                     |udma_hyper_reg_if_mulid__7                        |    376|
|114   |                  busy_detector                                                                                |udma_hyper_busy__7                                |     17|
|115   |                  twd_tran_fifo_i                                                                              |io_generic_fifo_hyper__7                          |   2344|
|116   |                \genblk1[7].u_cmd_if                                                                           |udma_cmd_queue                                    |   2738|
|117   |                  u_reg_if                                                                                     |udma_hyper_reg_if_mulid                           |    376|
|118   |                  busy_detector                                                                                |udma_hyper_busy                                   |     17|
|119   |                  twd_tran_fifo_i                                                                              |io_generic_fifo_hyper                             |   2344|
|120   |                arbiter_i                                                                                      |hyper_arbiter                                     |   1510|
|121   |                  RR_REQ                                                                                       |hyper_rr_flag_req                                 |      8|
|122   |                  \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.MCHAN_ARB_FAN_IN_REQ                            |hyper_arb_primitive__1                            |    216|
|123   |                  \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |hyper_arb_primitive__2                            |    215|
|124   |                  \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |hyper_arb_primitive__3                            |    215|
|125   |                  \BINARY_TREE.STAGE[2].INCR_VERT[0].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |hyper_arb_primitive__4                            |    214|
|126   |                  \BINARY_TREE.STAGE[2].INCR_VERT[1].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |hyper_arb_primitive__5                            |    214|
|127   |                  \BINARY_TREE.STAGE[2].INCR_VERT[2].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |hyper_arb_primitive__6                            |    214|
|128   |                  \BINARY_TREE.STAGE[2].INCR_VERT[3].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |hyper_arb_primitive                               |    214|
|129   |                u_reg_if                                                                                       |udma_hyper_reg_if_common                          |    157|
|130   |                hyper_twd_trans_spliter_i                                                                      |hyper_twd_trans_spliter                           |    934|
|131   |                u_dc_tran                                                                                      |udma_dc_fifo_hyper                                |   2242|
|132   |                  u_din                                                                                        |dc_token_ring_fifo_din_hyper                      |   2202|
|133   |                    buffer                                                                                     |dc_data_buffer_hyper                              |   2171|
|134   |                      WPRT_OH_BIN                                                                              |onehot_to_bin_hyper__3                            |      3|
|135   |                      RPRT_OH_BIN                                                                              |onehot_to_bin_hyper                               |      3|
|136   |                    write_tr                                                                                   |dc_token_ring_hyper                               |      9|
|137   |                    full                                                                                       |dc_full_detector_hyper                            |     12|
|138   |                      full_synch                                                                               |dc_synchronizer_hyper__1                          |      3|
|139   |                  u_dout                                                                                       |dc_token_ring_fifo_dout_hyper                     |     40|
|140   |                    read_tr                                                                                    |dc_token_ring_hyper__parameterized0               |      9|
|141   |                    empty_synch                                                                                |dc_synchronizer_hyper__parameterized0             |     17|
|142   |                u_dc_toduma                                                                                    |udma_dc_fifo_hyper__parameterized0                |    466|
|143   |                  u_din                                                                                        |dc_token_ring_fifo_din_hyper__parameterized0      |    445|
|144   |                    buffer                                                                                     |dc_data_buffer_hyper__parameterized0              |    424|
|145   |                      WPRT_OH_BIN                                                                              |onehot_to_bin_hyper__parameterized0__1            |      2|
|146   |                      RPRT_OH_BIN                                                                              |onehot_to_bin_hyper__parameterized0               |      2|
|147   |                    write_tr                                                                                   |dc_token_ring_hyper__parameterized1               |      5|
|148   |                    full                                                                                       |dc_full_detector_hyper__parameterized0            |     11|
|149   |                      full_synch                                                                               |dc_synchronizer_hyper                             |      3|
|150   |                  u_dout                                                                                       |dc_token_ring_fifo_dout_hyper__parameterized0     |     21|
|151   |                    read_tr                                                                                    |dc_token_ring_hyper__parameterized2               |      5|
|152   |                    empty_synch                                                                                |dc_synchronizer_hyper__parameterized1             |      9|
|153   |                udma_cfg_outbuff_i                                                                             |udma_cfg_outbuff                                  |    102|
|154   |                hyper_unpack_i                                                                                 |hyper_unpack                                      |    877|
|155   |                udma_hyper_ctrl_i                                                                              |udma_hyper_ctrl                                   |    558|
|156   |                udma_hyper_busy_phy_i                                                                          |udma_hyper_busy_phy                               |     12|
|157   |                udma_rx_buffer_i                                                                               |udma_rxbuffer                                     |    242|
|158   |                u_dc_rx                                                                                        |udma_dc_fifo_hyper__parameterized1__1             |    438|
|159   |                  u_din                                                                                        |dc_token_ring_fifo_din_hyper__parameterized1__1   |    398|
|160   |                    buffer                                                                                     |dc_data_buffer_hyper__parameterized1__1           |    367|
|161   |                      WPRT_OH_BIN                                                                              |onehot_to_bin_hyper__5                            |      3|
|162   |                      RPRT_OH_BIN                                                                              |onehot_to_bin_hyper__4                            |      3|
|163   |                    write_tr                                                                                   |dc_token_ring_hyper__2                            |      9|
|164   |                    full                                                                                       |dc_full_detector_hyper__2                         |     12|
|165   |                      full_synch                                                                               |dc_synchronizer_hyper__3                          |      3|
|166   |                  u_dout                                                                                       |dc_token_ring_fifo_dout_hyper__parameterized1__1  |     40|
|167   |                    read_tr                                                                                    |dc_token_ring_hyper__parameterized0__2            |      9|
|168   |                    empty_synch                                                                                |dc_synchronizer_hyper__parameterized0__2          |     17|
|169   |                udma_tx_buffer_i                                                                               |udma_txbuffer                                     |    185|
|170   |                u_dc_tx                                                                                        |udma_dc_fifo_hyper__parameterized1                |    438|
|171   |                  u_din                                                                                        |dc_token_ring_fifo_din_hyper__parameterized1      |    398|
|172   |                    buffer                                                                                     |dc_data_buffer_hyper__parameterized1              |    367|
|173   |                      WPRT_OH_BIN                                                                              |onehot_to_bin_hyper__1                            |      3|
|174   |                      RPRT_OH_BIN                                                                              |onehot_to_bin_hyper__2                            |      3|
|175   |                    write_tr                                                                                   |dc_token_ring_hyper__1                            |      9|
|176   |                    full                                                                                       |dc_full_detector_hyper__1                         |     12|
|177   |                      full_synch                                                                               |dc_synchronizer_hyper__2                          |      3|
|178   |                  u_dout                                                                                       |dc_token_ring_fifo_dout_hyper__parameterized1     |     40|
|179   |                    read_tr                                                                                    |dc_token_ring_hyper__parameterized0__1            |      9|
|180   |                    empty_synch                                                                                |dc_synchronizer_hyper__parameterized0__1          |     17|
|181   |                phy_i                                                                                          |hyperbus_phy                                      |   1253|
|182   |                  clock_diff_out_i                                                                             |clock_diff_out                                    |      4|
|183   |                  ddr_data_strb0                                                                               |ddr_out__1                                        |      4|
|184   |                  cmd_addr_gen                                                                                 |cmd_addr_gen                                      |     77|
|185   |                  i_read_clk_rwds                                                                              |read_clk_rwds                                     |    673|
|186   |                    ddrmux                                                                                     |pulp_clock_mux2__1                                |      1|
|187   |                      i_tc_clk_mux2                                                                            |tc_clk_mux2__1                                    |      1|
|188   |                    i_cdc_fifo_hyper                                                                           |cdc_fifo_gray_hyper                               |    644|
|189   |                      i_src_b2g                                                                                |binary_to_gray_hyper__1                           |      4|
|190   |                      i_dst_b2g                                                                                |binary_to_gray_hyper                              |      4|
|191   |                      i_src_g2b                                                                                |gray_to_binary_hyper__1                           |      4|
|192   |                      i_dst_g2b                                                                                |gray_to_binary_hyper                              |      4|
|193   |                  \ddr_out_bus_lower[0].ddr_data_lower                                                         |ddr_out__3                                        |      4|
|194   |                  \ddr_out_bus_lower[1].ddr_data_lower                                                         |ddr_out__4                                        |      4|
|195   |                  \ddr_out_bus_lower[2].ddr_data_lower                                                         |ddr_out__5                                        |      4|
|196   |                  \ddr_out_bus_lower[3].ddr_data_lower                                                         |ddr_out__6                                        |      4|
|197   |                  \ddr_out_bus_lower[4].ddr_data_lower                                                         |ddr_out__7                                        |      4|
|198   |                  \ddr_out_bus_lower[5].ddr_data_lower                                                         |ddr_out__8                                        |      4|
|199   |                  \ddr_out_bus_lower[6].ddr_data_lower                                                         |ddr_out__9                                        |      4|
|200   |                  \ddr_out_bus_lower[7].ddr_data_lower                                                         |ddr_out__10                                       |      4|
|201   |                ddr_clk                                                                                        |clk_gen_hyper                                     |      4|
|202   |            \i_i2c_gen[0].i_i2c                                                                                |udma_i2c_top__1                                   |   1373|
|203   |              u_reg_if                                                                                         |udma_i2c_reg_if__1                                |    245|
|204   |              u_cmd_fifo                                                                                       |io_tx_fifo__parameterized0__1                     |    103|
|205   |                i_fifo                                                                                         |io_generic_fifo__parameterized0__1                |     95|
|206   |              u_dc_cmd                                                                                         |udma_dc_fifo__parameterized1__1                   |    237|
|207   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized1__1                  |    237|
|208   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized6__1              |    116|
|209   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__23                |      2|
|210   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__22                |      2|
|211   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__11                |      2|
|212   |                    \gen_sync[0].i_sync                                                                        |sync__35                                          |      3|
|213   |                    \gen_sync[1].i_sync                                                                        |sync__34                                          |      3|
|214   |                    \gen_sync[2].i_sync                                                                        |sync__33                                          |      3|
|215   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized6__1              |    121|
|216   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__21                |      2|
|217   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__10                |      2|
|218   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__20                |      2|
|219   |                    i_spill_register                                                                           |spill_register__parameterized5__1                 |     75|
|220   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5__1       |     75|
|221   |                    \gen_sync[0].i_sync                                                                        |sync__32                                          |      3|
|222   |                    \gen_sync[1].i_sync                                                                        |sync__31                                          |      3|
|223   |                    \gen_sync[2].i_sync                                                                        |sync__30                                          |      3|
|224   |              i_i2c_tx_fifo                                                                                    |io_tx_fifo__1                                     |     46|
|225   |                i_fifo                                                                                         |io_generic_fifo__1                                |     38|
|226   |              i_dc_fifo_tx                                                                                     |udma_dc_fifo__3                                   |    125|
|227   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__3                                  |    125|
|228   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized4__3              |     60|
|229   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__19                |      2|
|230   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__18                |      2|
|231   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__9                 |      2|
|232   |                    \gen_sync[0].i_sync                                                                        |sync__29                                          |      3|
|233   |                    \gen_sync[1].i_sync                                                                        |sync__28                                          |      3|
|234   |                    \gen_sync[2].i_sync                                                                        |sync__27                                          |      3|
|235   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized4__3              |     65|
|236   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__17                |      2|
|237   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__8                 |      2|
|238   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__16                |      2|
|239   |                    i_spill_register                                                                           |spill_register__parameterized4__3                 |     33|
|240   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized4__3       |     33|
|241   |                    \gen_sync[0].i_sync                                                                        |sync__26                                          |      3|
|242   |                    \gen_sync[1].i_sync                                                                        |sync__25                                          |      3|
|243   |                    \gen_sync[2].i_sync                                                                        |sync__24                                          |      3|
|244   |              u_dc_fifo_rx                                                                                     |udma_dc_fifo__2                                   |    125|
|245   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__2                                  |    125|
|246   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized4__2              |     60|
|247   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__15                |      2|
|248   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__14                |      2|
|249   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__7                 |      2|
|250   |                    \gen_sync[0].i_sync                                                                        |sync__23                                          |      3|
|251   |                    \gen_sync[1].i_sync                                                                        |sync__22                                          |      3|
|252   |                    \gen_sync[2].i_sync                                                                        |sync__21                                          |      3|
|253   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized4__2              |     65|
|254   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__13                |      2|
|255   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__6                 |      2|
|256   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__12                |      2|
|257   |                    i_spill_register                                                                           |spill_register__parameterized4__2                 |     33|
|258   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized4__2       |     33|
|259   |                    \gen_sync[0].i_sync                                                                        |sync__20                                          |      3|
|260   |                    \gen_sync[1].i_sync                                                                        |sync__19                                          |      3|
|261   |                    \gen_sync[2].i_sync                                                                        |sync__18                                          |      3|
|262   |              i_i2c_control                                                                                    |udma_i2c_control__1                               |    437|
|263   |                bus_controller                                                                                 |udma_i2c_bus_ctrl__1                              |    161|
|264   |              u_eot_ep                                                                                         |edge_propagator__9                                |     11|
|265   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__9                            |     11|
|266   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__10                               |      6|
|267   |                    i_pulp_sync                                                                                |pulp_sync__10                                     |      3|
|268   |              \genblk1[0].i_event_sync                                                                         |edge_propagator__8                                |     11|
|269   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__8                            |     11|
|270   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__9                                |      6|
|271   |                    i_pulp_sync                                                                                |pulp_sync__9                                      |      3|
|272   |              \genblk1[1].i_event_sync                                                                         |edge_propagator__7                                |     11|
|273   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__7                            |     11|
|274   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__8                                |      6|
|275   |                    i_pulp_sync                                                                                |pulp_sync__8                                      |      3|
|276   |              \genblk1[2].i_event_sync                                                                         |edge_propagator__6                                |     11|
|277   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__6                            |     11|
|278   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__7                                |      6|
|279   |                    i_pulp_sync                                                                                |pulp_sync__7                                      |      3|
|280   |              \genblk1[3].i_event_sync                                                                         |edge_propagator__5                                |     11|
|281   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__5                            |     11|
|282   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__6                                |      6|
|283   |                    i_pulp_sync                                                                                |pulp_sync__6                                      |      3|
|284   |            \i_i2c_gen[1].i_i2c                                                                                |udma_i2c_top                                      |   1357|
|285   |              u_reg_if                                                                                         |udma_i2c_reg_if                                   |    245|
|286   |              u_cmd_fifo                                                                                       |io_tx_fifo__parameterized0__2                     |    103|
|287   |                i_fifo                                                                                         |io_generic_fifo__parameterized0__2                |     95|
|288   |              u_dc_cmd                                                                                         |udma_dc_fifo__parameterized1__2                   |    237|
|289   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized1__2                  |    237|
|290   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized6__2              |    116|
|291   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__7                 |      2|
|292   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__24                |      2|
|293   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__12                |      2|
|294   |                    \gen_sync[0].i_sync                                                                        |sync__10                                          |      3|
|295   |                    \gen_sync[1].i_sync                                                                        |sync__11                                          |      3|
|296   |                    \gen_sync[2].i_sync                                                                        |sync__36                                          |      3|
|297   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized6__2              |    121|
|298   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__5                 |      2|
|299   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__3                 |      2|
|300   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__6                 |      2|
|301   |                    i_spill_register                                                                           |spill_register__parameterized5__2                 |     75|
|302   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5__2       |     75|
|303   |                    \gen_sync[0].i_sync                                                                        |sync__7                                           |      3|
|304   |                    \gen_sync[1].i_sync                                                                        |sync__8                                           |      3|
|305   |                    \gen_sync[2].i_sync                                                                        |sync__9                                           |      3|
|306   |              i_i2c_tx_fifo                                                                                    |io_tx_fifo__2                                     |     46|
|307   |                i_fifo                                                                                         |io_generic_fifo__2                                |     38|
|308   |              i_dc_fifo_tx                                                                                     |udma_dc_fifo__1                                   |    125|
|309   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__1                                  |    125|
|310   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized4__1              |     60|
|311   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__11                |      2|
|312   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__10                |      2|
|313   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__5                 |      2|
|314   |                    \gen_sync[0].i_sync                                                                        |sync__17                                          |      3|
|315   |                    \gen_sync[1].i_sync                                                                        |sync__16                                          |      3|
|316   |                    \gen_sync[2].i_sync                                                                        |sync__15                                          |      3|
|317   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized4__1              |     65|
|318   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__9                 |      2|
|319   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__4                 |      2|
|320   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__8                 |      2|
|321   |                    i_spill_register                                                                           |spill_register__parameterized4__1                 |     33|
|322   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized4__1       |     33|
|323   |                    \gen_sync[0].i_sync                                                                        |sync__14                                          |      3|
|324   |                    \gen_sync[1].i_sync                                                                        |sync__13                                          |      3|
|325   |                    \gen_sync[2].i_sync                                                                        |sync__12                                          |      3|
|326   |              u_dc_fifo_rx                                                                                     |udma_dc_fifo__4                                   |    125|
|327   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__4                                  |    125|
|328   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized4__4              |     60|
|329   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__3                 |      2|
|330   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__4                 |      2|
|331   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__2                 |      2|
|332   |                    \gen_sync[0].i_sync                                                                        |sync__4                                           |      3|
|333   |                    \gen_sync[1].i_sync                                                                        |sync__5                                           |      3|
|334   |                    \gen_sync[2].i_sync                                                                        |sync__6                                           |      3|
|335   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized4__4              |     65|
|336   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__1                 |      2|
|337   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__1                 |      2|
|338   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__2                 |      2|
|339   |                    i_spill_register                                                                           |spill_register__parameterized4__4                 |     33|
|340   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized4__4       |     33|
|341   |                    \gen_sync[0].i_sync                                                                        |sync__1                                           |      3|
|342   |                    \gen_sync[1].i_sync                                                                        |sync__2                                           |      3|
|343   |                    \gen_sync[2].i_sync                                                                        |sync__3                                           |      3|
|344   |              i_i2c_control                                                                                    |udma_i2c_control                                  |    421|
|345   |                bus_controller                                                                                 |udma_i2c_bus_ctrl                                 |    140|
|346   |              u_eot_ep                                                                                         |edge_propagator__1                                |     11|
|347   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__1                            |     11|
|348   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__2                                |      6|
|349   |                    i_pulp_sync                                                                                |pulp_sync__2                                      |      3|
|350   |              \genblk1[0].i_event_sync                                                                         |edge_propagator__2                                |     11|
|351   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__2                            |     11|
|352   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__3                                |      6|
|353   |                    i_pulp_sync                                                                                |pulp_sync__3                                      |      3|
|354   |              \genblk1[1].i_event_sync                                                                         |edge_propagator__3                                |     11|
|355   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__3                            |     11|
|356   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__4                                |      6|
|357   |                    i_pulp_sync                                                                                |pulp_sync__4                                      |      3|
|358   |              \genblk1[2].i_event_sync                                                                         |edge_propagator__4                                |     11|
|359   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__4                            |     11|
|360   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__5                                |      6|
|361   |                    i_pulp_sync                                                                                |pulp_sync__5                                      |      3|
|362   |              \genblk1[3].i_event_sync                                                                         |edge_propagator__10                               |     11|
|363   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__10                           |     11|
|364   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__11                               |      6|
|365   |                    i_pulp_sync                                                                                |pulp_sync__11                                     |      3|
|366   |            i_sdio                                                                                             |udma_sdio_top                                     |   1983|
|367   |              error_int_sync                                                                                   |pulp_sync_wedge__21                               |      6|
|368   |                i_pulp_sync                                                                                    |pulp_sync__21                                     |      3|
|369   |              u_reg_if                                                                                         |udma_sdio_reg_if                                  |    348|
|370   |                i_edgeprop_soc                                                                                 |edge_propagator_tx__2                             |      5|
|371   |              u_clockgen                                                                                       |udma_clkgen                                       |     75|
|372   |                i_edge_prop                                                                                    |pulp_sync_wedge__13                               |      6|
|373   |                  i_pulp_sync                                                                                  |pulp_sync__13                                     |      3|
|374   |                i_clkdiv_cnt                                                                                   |udma_clk_div_cnt                                  |     47|
|375   |              i_start_sync                                                                                     |edge_propagator__16                               |     11|
|376   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__16                           |     11|
|377   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__19                               |      6|
|378   |                    i_pulp_sync                                                                                |pulp_sync__19                                     |      3|
|379   |              i_eot_sync                                                                                       |edge_propagator__17                               |     11|
|380   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__17                           |     11|
|381   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__12                               |      6|
|382   |                    i_pulp_sync                                                                                |pulp_sync__12                                     |      3|
|383   |              i_sdio_txrx                                                                                      |sdio_txrx                                         |    780|
|384   |                i_cmd_if                                                                                       |sdio_txrx_cmd                                     |    319|
|385   |                  i_cmd_crc                                                                                    |sdio_crc7                                         |     16|
|386   |                i_data_if                                                                                      |sdio_txrx_data                                    |    398|
|387   |                  \genblk1[0].i_data_crc                                                                       |sdio_crc16__1                                     |     23|
|388   |                  \genblk1[1].i_data_crc                                                                       |sdio_crc16__2                                     |     23|
|389   |                  \genblk1[2].i_data_crc                                                                       |sdio_crc16__3                                     |     23|
|390   |                  \genblk1[3].i_data_crc                                                                       |sdio_crc16                                        |     23|
|391   |              i_sdio_tx_fifo                                                                                   |io_tx_fifo__parameterized0__5                     |    118|
|392   |                i_fifo                                                                                         |io_generic_fifo__parameterized0__5                |    110|
|393   |              i_dc_fifo_tx                                                                                     |udma_dc_fifo__parameterized1__3                   |    316|
|394   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized1__3                  |    316|
|395   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized6__3              |    156|
|396   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__31                |      2|
|397   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__30                |      2|
|398   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__15                |      2|
|399   |                    \gen_sync[0].i_sync                                                                        |sync__71                                          |      3|
|400   |                    \gen_sync[1].i_sync                                                                        |sync__70                                          |      3|
|401   |                    \gen_sync[2].i_sync                                                                        |sync__69                                          |      3|
|402   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized6__3              |    160|
|403   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__29                |      2|
|404   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__14                |      2|
|405   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__28                |      2|
|406   |                    i_spill_register                                                                           |spill_register__parameterized5__6                 |    104|
|407   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5__6       |    104|
|408   |                    \gen_sync[0].i_sync                                                                        |sync__68                                          |      3|
|409   |                    \gen_sync[1].i_sync                                                                        |sync__67                                          |      3|
|410   |                    \gen_sync[2].i_sync                                                                        |sync__66                                          |      3|
|411   |              u_dc_fifo_rx                                                                                     |udma_dc_fifo__parameterized1__4                   |    317|
|412   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized1__4                  |    317|
|413   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized6__4              |    156|
|414   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__27                |      2|
|415   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__32                |      2|
|416   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__16                |      2|
|417   |                    \gen_sync[0].i_sync                                                                        |sync__48                                          |      3|
|418   |                    \gen_sync[1].i_sync                                                                        |sync__49                                          |      3|
|419   |                    \gen_sync[2].i_sync                                                                        |sync__72                                          |      3|
|420   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized6__4              |    161|
|421   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__25                |      2|
|422   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__13                |      2|
|423   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__26                |      2|
|424   |                    i_spill_register                                                                           |spill_register__parameterized5__7                 |    105|
|425   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5__7       |    105|
|426   |                    \gen_sync[0].i_sync                                                                        |sync__45                                          |      3|
|427   |                    \gen_sync[1].i_sync                                                                        |sync__46                                          |      3|
|428   |                    \gen_sync[2].i_sync                                                                        |sync__47                                          |      3|
|429   |            \i_spim_gen[0].i_spim                                                                              |udma_spim_top                                     |   3438|
|430   |              u_reg_if                                                                                         |udma_spim_reg_if                                  |    259|
|431   |              u_clockgen                                                                                       |udma_clkgen__1                                    |     75|
|432   |                i_edge_prop                                                                                    |pulp_sync_wedge__20                               |      6|
|433   |                  i_pulp_sync                                                                                  |pulp_sync__20                                     |      3|
|434   |                i_clkdiv_cnt                                                                                   |udma_clk_div_cnt__1                               |     47|
|435   |              u_dc_cmd                                                                                         |udma_dc_fifo__parameterized0__1                   |    518|
|436   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized0__1                  |    518|
|437   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized5__1              |    290|
|438   |                    i_rptr_g2b                                                                                 |gray_to_binary__7                                 |      3|
|439   |                    i_wptr_g2b                                                                                 |gray_to_binary__6                                 |      3|
|440   |                    i_wptr_b2g                                                                                 |binary_to_gray__3                                 |      3|
|441   |                    \gen_sync[0].i_sync                                                                        |sync__57                                          |      3|
|442   |                    \gen_sync[1].i_sync                                                                        |sync__56                                          |      3|
|443   |                    \gen_sync[2].i_sync                                                                        |sync__55                                          |      3|
|444   |                    \gen_sync[3].i_sync                                                                        |sync__54                                          |      3|
|445   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized5__1              |    228|
|446   |                    i_rptr_g2b                                                                                 |gray_to_binary__5                                 |      3|
|447   |                    i_rptr_b2g                                                                                 |binary_to_gray__2                                 |      3|
|448   |                    i_wptr_g2b                                                                                 |gray_to_binary__4                                 |      3|
|449   |                    i_spill_register                                                                           |spill_register__parameterized5__4                 |    102|
|450   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5__4       |    102|
|451   |                    \gen_sync[0].i_sync                                                                        |sync__53                                          |      3|
|452   |                    \gen_sync[1].i_sync                                                                        |sync__52                                          |      3|
|453   |                    \gen_sync[2].i_sync                                                                        |sync__51                                          |      3|
|454   |                    \gen_sync[3].i_sync                                                                        |sync__50                                          |      3|
|455   |              u_cmd_fifo                                                                                       |io_tx_fifo__parameterized0__3                     |    115|
|456   |                i_fifo                                                                                         |io_generic_fifo__parameterized0__3                |    107|
|457   |              u_dc_tx                                                                                          |udma_dc_fifo__parameterized0__2                   |    532|
|458   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized0__2                  |    532|
|459   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized5__2              |    298|
|460   |                    i_rptr_g2b                                                                                 |gray_to_binary__11                                |      3|
|461   |                    i_wptr_g2b                                                                                 |gray_to_binary__10                                |      3|
|462   |                    i_wptr_b2g                                                                                 |binary_to_gray__5                                 |      3|
|463   |                    \gen_sync[0].i_sync                                                                        |sync__65                                          |      3|
|464   |                    \gen_sync[1].i_sync                                                                        |sync__64                                          |      3|
|465   |                    \gen_sync[2].i_sync                                                                        |sync__63                                          |      3|
|466   |                    \gen_sync[3].i_sync                                                                        |sync__62                                          |      3|
|467   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized5__2              |    234|
|468   |                    i_rptr_g2b                                                                                 |gray_to_binary__9                                 |      3|
|469   |                    i_rptr_b2g                                                                                 |binary_to_gray__4                                 |      3|
|470   |                    i_wptr_g2b                                                                                 |gray_to_binary__8                                 |      3|
|471   |                    i_spill_register                                                                           |spill_register__parameterized5__5                 |    105|
|472   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5__5       |    105|
|473   |                    \gen_sync[0].i_sync                                                                        |sync__61                                          |      3|
|474   |                    \gen_sync[1].i_sync                                                                        |sync__60                                          |      3|
|475   |                    \gen_sync[2].i_sync                                                                        |sync__59                                          |      3|
|476   |                    \gen_sync[3].i_sync                                                                        |sync__58                                          |      3|
|477   |              u_fifo                                                                                           |io_tx_fifo__parameterized0__4                     |    118|
|478   |                i_fifo                                                                                         |io_generic_fifo__parameterized0__4                |    110|
|479   |              u_dc_rx                                                                                          |udma_dc_fifo__parameterized0                      |    531|
|480   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized0                     |    531|
|481   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized5                 |    297|
|482   |                    i_rptr_g2b                                                                                 |gray_to_binary__3                                 |      3|
|483   |                    i_wptr_g2b                                                                                 |gray_to_binary__12                                |      3|
|484   |                    i_wptr_b2g                                                                                 |binary_to_gray__6                                 |      3|
|485   |                    \gen_sync[0].i_sync                                                                        |sync__41                                          |      3|
|486   |                    \gen_sync[1].i_sync                                                                        |sync__42                                          |      3|
|487   |                    \gen_sync[2].i_sync                                                                        |sync__43                                          |      3|
|488   |                    \gen_sync[3].i_sync                                                                        |sync__44                                          |      3|
|489   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized5                 |    234|
|490   |                    i_rptr_g2b                                                                                 |gray_to_binary__1                                 |      3|
|491   |                    i_rptr_b2g                                                                                 |binary_to_gray__1                                 |      3|
|492   |                    i_wptr_g2b                                                                                 |gray_to_binary__2                                 |      3|
|493   |                    i_spill_register                                                                           |spill_register__parameterized5__3                 |    105|
|494   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5__3       |    105|
|495   |                    \gen_sync[0].i_sync                                                                        |sync__37                                          |      3|
|496   |                    \gen_sync[1].i_sync                                                                        |sync__38                                          |      3|
|497   |                    \gen_sync[2].i_sync                                                                        |sync__39                                          |      3|
|498   |                    \gen_sync[3].i_sync                                                                        |sync__40                                          |      3|
|499   |              u_spictrl                                                                                        |udma_spim_ctrl                                    |    682|
|500   |                i_edgeprop                                                                                     |edge_propagator_tx__1                             |      5|
|501   |                i_reply_buffer                                                                                 |io_generic_fifo__parameterized1                   |    290|
|502   |              u_txrx                                                                                           |udma_spim_txrx                                    |    553|
|503   |                u_clkinv_cpha                                                                                  |pulp_clock_inverter__1                            |      1|
|504   |                  i_tc_clk_inverter                                                                            |tc_clk_inverter__1                                |      1|
|505   |              u_eot_ep                                                                                         |edge_propagator__11                               |     11|
|506   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__11                           |     11|
|507   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__14                               |      6|
|508   |                    i_pulp_sync                                                                                |pulp_sync__14                                     |      3|
|509   |              \genblk1[0].u_eot_ep                                                                             |edge_propagator__12                               |     11|
|510   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__12                           |     11|
|511   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__15                               |      6|
|512   |                    i_pulp_sync                                                                                |pulp_sync__15                                     |      3|
|513   |              \genblk1[1].u_eot_ep                                                                             |edge_propagator__13                               |     11|
|514   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__13                           |     11|
|515   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__16                               |      6|
|516   |                    i_pulp_sync                                                                                |pulp_sync__16                                     |      3|
|517   |              \genblk1[2].u_eot_ep                                                                             |edge_propagator__14                               |     11|
|518   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__14                           |     11|
|519   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__17                               |      6|
|520   |                    i_pulp_sync                                                                                |pulp_sync__17                                     |      3|
|521   |              \genblk1[3].u_eot_ep                                                                             |edge_propagator__15                               |     11|
|522   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__15                           |     11|
|523   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__18                               |      6|
|524   |                    i_pulp_sync                                                                                |pulp_sync__18                                     |      3|
|525   |            \i_uart_gen[0].i_uart                                                                              |udma_uart_top                                     |    767|
|526   |              u_reg_if                                                                                         |udma_uart_reg_if                                  |    222|
|527   |              u_fifo                                                                                           |io_tx_fifo                                        |     46|
|528   |                i_fifo                                                                                         |io_generic_fifo                                   |     38|
|529   |              u_dc_fifo_tx                                                                                     |udma_dc_fifo__5                                   |    125|
|530   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__5                                  |    125|
|531   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized4__5              |     60|
|532   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__47                |      2|
|533   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__46                |      2|
|534   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__23                |      2|
|535   |                    \gen_sync[0].i_sync                                                                        |sync__103                                         |      3|
|536   |                    \gen_sync[1].i_sync                                                                        |sync__102                                         |      3|
|537   |                    \gen_sync[2].i_sync                                                                        |sync__101                                         |      3|
|538   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized4__5              |     65|
|539   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__45                |      2|
|540   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__22                |      2|
|541   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__44                |      2|
|542   |                    i_spill_register                                                                           |spill_register__parameterized4__5                 |     33|
|543   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized4__5       |     33|
|544   |                    \gen_sync[0].i_sync                                                                        |sync__100                                         |      3|
|545   |                    \gen_sync[1].i_sync                                                                        |sync__99                                          |      3|
|546   |                    \gen_sync[2].i_sync                                                                        |sync__98                                          |      3|
|547   |              u_uart_tx                                                                                        |udma_uart_tx                                      |     88|
|548   |              u_dc_fifo_rx                                                                                     |udma_dc_fifo                                      |    125|
|549   |                i_cdc_fifo                                                                                     |cdc_fifo_gray                                     |    125|
|550   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized4                 |     60|
|551   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__39                |      2|
|552   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0                    |      2|
|553   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0                    |      2|
|554   |                    \gen_sync[0].i_sync                                                                        |sync__90                                          |      3|
|555   |                    \gen_sync[1].i_sync                                                                        |sync__91                                          |      3|
|556   |                    \gen_sync[2].i_sync                                                                        |sync__104                                         |      3|
|557   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized4                 |     65|
|558   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__37                |      2|
|559   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__19                |      2|
|560   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__38                |      2|
|561   |                    i_spill_register                                                                           |spill_register__parameterized4__6                 |     33|
|562   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized4__6       |     33|
|563   |                    \gen_sync[0].i_sync                                                                        |sync__87                                          |      3|
|564   |                    \gen_sync[1].i_sync                                                                        |sync__88                                          |      3|
|565   |                    \gen_sync[2].i_sync                                                                        |sync__89                                          |      3|
|566   |              u_uart_rx                                                                                        |udma_uart_rx                                      |    105|
|567   |              i_ep_err_overflow                                                                                |edge_propagator__19                               |     11|
|568   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__19                           |     11|
|569   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__23                               |      6|
|570   |                    i_pulp_sync                                                                                |pulp_sync__23                                     |      3|
|571   |              i_ep_err_parity                                                                                  |edge_propagator__20                               |     11|
|572   |                i_edge_propagator_ack                                                                          |edge_propagator_ack__20                           |     11|
|573   |                  u_sync_clkb                                                                                  |pulp_sync_wedge__24                               |      6|
|574   |                    i_pulp_sync                                                                                |pulp_sync__24                                     |      3|
|575   |            i_filter                                                                                           |udma_filter                                       |   3077|
|576   |              i_reg_if                                                                                         |udma_filter_reg_if                                |    972|
|577   |              u_tx_ch_opa                                                                                      |udma_filter_tx_datafetch__1                       |    493|
|578   |                u_fifo                                                                                         |io_tx_fifo_mark__1                                |    223|
|579   |                  i_fifo                                                                                       |io_generic_fifo__parameterized6__1                |    194|
|580   |              u_tx_ch_opb                                                                                      |udma_filter_tx_datafetch                          |    458|
|581   |                u_fifo                                                                                         |io_tx_fifo_mark                                   |    194|
|582   |                  i_fifo                                                                                       |io_generic_fifo__parameterized6                   |    184|
|583   |              u_filter_au                                                                                      |udma_filter_au                                    |    471|
|584   |                s_mac0                                                                                         |s_mac0_funnel                                     |      8|
|585   |                s_mac0__0                                                                                      |s_mac0_funnel__1                                  |      8|
|586   |                s_mac0__1                                                                                      |s_mac0_funnel__2                                  |      8|
|587   |              u_filter_bincu                                                                                   |udma_filter_bincu                                 |     95|
|588   |              u_rx_ch                                                                                          |udma_filter_rx_dataout                            |    465|
|589   |                i_fifo                                                                                         |io_generic_fifo__parameterized3                   |    184|
|590   |            i_camera_if                                                                                        |camera_if                                         |   1205|
|591   |              u_reg_if                                                                                         |camera_reg_if                                     |    320|
|592   |              u_dc_fifo                                                                                        |udma_dc_fifo__parameterized2                      |    307|
|593   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized2                     |    307|
|594   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized7                 |    169|
|595   |                    i_rptr_g2b                                                                                 |gray_to_binary__15                                |      3|
|596   |                    i_wptr_g2b                                                                                 |gray_to_binary__16                                |      3|
|597   |                    i_wptr_b2g                                                                                 |binary_to_gray__8                                 |      3|
|598   |                    \gen_sync[0].i_sync                                                                        |sync__83                                          |      3|
|599   |                    \gen_sync[1].i_sync                                                                        |sync__84                                          |      3|
|600   |                    \gen_sync[2].i_sync                                                                        |sync__85                                          |      3|
|601   |                    \gen_sync[3].i_sync                                                                        |sync__86                                          |      3|
|602   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized7                 |    138|
|603   |                    i_rptr_g2b                                                                                 |gray_to_binary__13                                |      3|
|604   |                    i_rptr_b2g                                                                                 |binary_to_gray__7                                 |      3|
|605   |                    i_wptr_g2b                                                                                 |gray_to_binary__14                                |      3|
|606   |                    i_spill_register                                                                           |spill_register__parameterized6                    |     57|
|607   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized6          |     57|
|608   |                    \gen_sync[0].i_sync                                                                        |sync__79                                          |      3|
|609   |                    \gen_sync[1].i_sync                                                                        |sync__80                                          |      3|
|610   |                    \gen_sync[2].i_sync                                                                        |sync__81                                          |      3|
|611   |                    \gen_sync[3].i_sync                                                                        |sync__82                                          |      3|
|612   |            i_i2s_udma                                                                                         |udma_i2s_top                                      |   6583|
|613   |              u_reg_if                                                                                         |udma_i2s_reg_if                                   |    314|
|614   |                i_edgeprop                                                                                     |edge_propagator__18                               |     11|
|615   |                  i_edge_propagator_ack                                                                        |edge_propagator_ack__18                           |     11|
|616   |                    u_sync_clkb                                                                                |pulp_sync_wedge__22                               |      6|
|617   |                      i_pulp_sync                                                                              |pulp_sync__22                                     |      3|
|618   |              u_fifo                                                                                           |io_tx_fifo__parameterized0                        |     16|
|619   |                i_fifo                                                                                         |io_generic_fifo__parameterized0                   |      8|
|620   |              u_dc_fifo_tx                                                                                     |udma_dc_fifo__parameterized1__5                   |     55|
|621   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized1__5                  |     55|
|622   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized6__5              |     24|
|623   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__43                |      2|
|624   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__42                |      2|
|625   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__21                |      2|
|626   |                    \gen_sync[0].i_sync                                                                        |sync__97                                          |      3|
|627   |                    \gen_sync[1].i_sync                                                                        |sync__96                                          |      3|
|628   |                    \gen_sync[2].i_sync                                                                        |sync__95                                          |      3|
|629   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized6__5              |     31|
|630   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__41                |      2|
|631   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__20                |      2|
|632   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__40                |      2|
|633   |                    i_spill_register                                                                           |spill_register__parameterized5__8                 |      7|
|634   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5__8       |      7|
|635   |                    \gen_sync[0].i_sync                                                                        |sync__94                                          |      3|
|636   |                    \gen_sync[1].i_sync                                                                        |sync__93                                          |      3|
|637   |                    \gen_sync[2].i_sync                                                                        |sync__92                                          |      3|
|638   |              u_dc_fifo_rx                                                                                     |udma_dc_fifo__parameterized1                      |    317|
|639   |                i_cdc_fifo                                                                                     |cdc_fifo_gray__parameterized1                     |    317|
|640   |                  i_src                                                                                        |cdc_fifo_gray_src__parameterized6                 |    156|
|641   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__35                |      2|
|642   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__36                |      2|
|643   |                    i_wptr_b2g                                                                                 |binary_to_gray__parameterized0__18                |      2|
|644   |                    \gen_sync[0].i_sync                                                                        |sync__76                                          |      3|
|645   |                    \gen_sync[1].i_sync                                                                        |sync__77                                          |      3|
|646   |                    \gen_sync[2].i_sync                                                                        |sync__78                                          |      3|
|647   |                  i_dst                                                                                        |cdc_fifo_gray_dst__parameterized6                 |    161|
|648   |                    i_rptr_g2b                                                                                 |gray_to_binary__parameterized0__33                |      2|
|649   |                    i_rptr_b2g                                                                                 |binary_to_gray__parameterized0__17                |      2|
|650   |                    i_wptr_g2b                                                                                 |gray_to_binary__parameterized0__34                |      2|
|651   |                    i_spill_register                                                                           |spill_register__parameterized5                    |    105|
|652   |                      spill_register_flushable_i                                                               |spill_register_flushable__parameterized5          |    105|
|653   |                    \gen_sync[0].i_sync                                                                        |sync__73                                          |      3|
|654   |                    \gen_sync[1].i_sync                                                                        |sync__74                                          |      3|
|655   |                    \gen_sync[2].i_sync                                                                        |sync__75                                          |      3|
|656   |              i_clkws_gen                                                                                      |i2s_clkws_gen                                     |    209|
|657   |                i_clkgen0                                                                                      |i2s_clk_gen__1                                    |     72|
|658   |                i_clkgen1                                                                                      |i2s_clk_gen                                       |     72|
|659   |                i_master_en_sync                                                                               |pulp_sync__parameterized0__1                      |      3|
|660   |                i_slave_en_sync                                                                                |pulp_sync__parameterized0                         |      3|
|661   |                i_ws_gen_0                                                                                     |i2s_ws_gen__1                                     |     24|
|662   |                i_ws_gen_1                                                                                     |i2s_ws_gen                                        |     24|
|663   |              i_i2s_txrx                                                                                       |i2s_txrx                                          |   5672|
|664   |                i_i2s_slave                                                                                    |i2s_rx_channel                                    |    264|
|665   |                i_pdm                                                                                          |pdm_top                                           |   5339|
|666   |                  i_varcic                                                                                     |varcic                                            |   5306|
|667   |                    \cic_stages[0].cic_integrator_inst                                                         |cic_integrator__1                                 |    368|
|668   |                    \cic_stages[0].cic_comb_inst                                                               |cic_comb__1                                       |    675|
|669   |                    \cic_stages[1].cic_integrator_inst                                                         |cic_integrator__2                                 |    369|
|670   |                    \cic_stages[1].cic_comb_inst                                                               |cic_comb__2                                       |    675|
|671   |                    \cic_stages[2].cic_integrator_inst                                                         |cic_integrator__3                                 |    369|
|672   |                    \cic_stages[2].cic_comb_inst                                                               |cic_comb__3                                       |    675|
|673   |                    \cic_stages[3].cic_integrator_inst                                                         |cic_integrator__4                                 |    369|
|674   |                    \cic_stages[3].cic_comb_inst                                                               |cic_comb__4                                       |    675|
|675   |                    \cic_stages[4].cic_integrator_inst                                                         |cic_integrator                                    |    369|
|676   |                    \cic_stages[4].cic_comb_inst                                                               |cic_comb                                          |    675|
|677   |                i_i2s_master                                                                                   |i2s_tx_channel                                    |     35|
|678   |          u_evnt_gen                                                                                           |soc_event_generator                               |   5844|
|679   |            u_arbiter                                                                                          |soc_event_arbiter                                 |   2624|
|680   |            \genblk1[0].u_soc_event_queue                                                                      |soc_event_queue__1                                |      8|
|681   |            \genblk1[1].u_soc_event_queue                                                                      |soc_event_queue__2                                |      8|
|682   |            \genblk1[2].u_soc_event_queue                                                                      |soc_event_queue__3                                |      7|
|683   |            \genblk1[3].u_soc_event_queue                                                                      |soc_event_queue__4                                |      7|
|684   |            \genblk1[4].u_soc_event_queue                                                                      |soc_event_queue__5                                |      8|
|685   |            \genblk1[5].u_soc_event_queue                                                                      |soc_event_queue__6                                |      8|
|686   |            \genblk1[6].u_soc_event_queue                                                                      |soc_event_queue__7                                |      8|
|687   |            \genblk1[7].u_soc_event_queue                                                                      |soc_event_queue__8                                |      8|
|688   |            \genblk1[8].u_soc_event_queue                                                                      |soc_event_queue__9                                |      8|
|689   |            \genblk1[9].u_soc_event_queue                                                                      |soc_event_queue__10                               |      8|
|690   |            \genblk1[10].u_soc_event_queue                                                                     |soc_event_queue__11                               |      8|
|691   |            \genblk1[11].u_soc_event_queue                                                                     |soc_event_queue__12                               |      8|
|692   |            \genblk1[12].u_soc_event_queue                                                                     |soc_event_queue__13                               |      8|
|693   |            \genblk1[13].u_soc_event_queue                                                                     |soc_event_queue__14                               |      8|
|694   |            \genblk1[14].u_soc_event_queue                                                                     |soc_event_queue__15                               |      8|
|695   |            \genblk1[15].u_soc_event_queue                                                                     |soc_event_queue__16                               |      8|
|696   |            \genblk1[16].u_soc_event_queue                                                                     |soc_event_queue__17                               |      8|
|697   |            \genblk1[17].u_soc_event_queue                                                                     |soc_event_queue__18                               |      8|
|698   |            \genblk1[18].u_soc_event_queue                                                                     |soc_event_queue__19                               |      8|
|699   |            \genblk1[19].u_soc_event_queue                                                                     |soc_event_queue__20                               |      8|
|700   |            \genblk1[20].u_soc_event_queue                                                                     |soc_event_queue__21                               |      8|
|701   |            \genblk1[21].u_soc_event_queue                                                                     |soc_event_queue__22                               |      8|
|702   |            \genblk1[22].u_soc_event_queue                                                                     |soc_event_queue__23                               |      7|
|703   |            \genblk1[23].u_soc_event_queue                                                                     |soc_event_queue__24                               |      7|
|704   |            \genblk1[24].u_soc_event_queue                                                                     |soc_event_queue__25                               |      8|
|705   |            \genblk1[25].u_soc_event_queue                                                                     |soc_event_queue__26                               |      7|
|706   |            \genblk1[26].u_soc_event_queue                                                                     |soc_event_queue__27                               |      7|
|707   |            \genblk1[27].u_soc_event_queue                                                                     |soc_event_queue__28                               |      7|
|708   |            \genblk1[28].u_soc_event_queue                                                                     |soc_event_queue__29                               |      8|
|709   |            \genblk1[29].u_soc_event_queue                                                                     |soc_event_queue__30                               |      8|
|710   |            \genblk1[30].u_soc_event_queue                                                                     |soc_event_queue__31                               |      7|
|711   |            \genblk1[31].u_soc_event_queue                                                                     |soc_event_queue__32                               |      7|
|712   |            \genblk1[32].u_soc_event_queue                                                                     |soc_event_queue__33                               |      8|
|713   |            \genblk1[33].u_soc_event_queue                                                                     |soc_event_queue__34                               |      8|
|714   |            \genblk1[34].u_soc_event_queue                                                                     |soc_event_queue__35                               |      8|
|715   |            \genblk1[35].u_soc_event_queue                                                                     |soc_event_queue__36                               |      8|
|716   |            \genblk1[36].u_soc_event_queue                                                                     |soc_event_queue__37                               |      7|
|717   |            \genblk1[37].u_soc_event_queue                                                                     |soc_event_queue__38                               |      7|
|718   |            \genblk1[38].u_soc_event_queue                                                                     |soc_event_queue__39                               |      7|
|719   |            \genblk1[39].u_soc_event_queue                                                                     |soc_event_queue__40                               |      7|
|720   |            \genblk1[40].u_soc_event_queue                                                                     |soc_event_queue__41                               |      7|
|721   |            \genblk1[41].u_soc_event_queue                                                                     |soc_event_queue__42                               |      7|
|722   |            \genblk1[42].u_soc_event_queue                                                                     |soc_event_queue__43                               |      7|
|723   |            \genblk1[43].u_soc_event_queue                                                                     |soc_event_queue__44                               |      7|
|724   |            \genblk1[44].u_soc_event_queue                                                                     |soc_event_queue__45                               |      7|
|725   |            \genblk1[45].u_soc_event_queue                                                                     |soc_event_queue__46                               |      7|
|726   |            \genblk1[46].u_soc_event_queue                                                                     |soc_event_queue__47                               |      7|
|727   |            \genblk1[47].u_soc_event_queue                                                                     |soc_event_queue__48                               |      7|
|728   |            \genblk1[48].u_soc_event_queue                                                                     |soc_event_queue__49                               |      7|
|729   |            \genblk1[49].u_soc_event_queue                                                                     |soc_event_queue__50                               |      7|
|730   |            \genblk1[50].u_soc_event_queue                                                                     |soc_event_queue__51                               |      7|
|731   |            \genblk1[51].u_soc_event_queue                                                                     |soc_event_queue__52                               |      7|
|732   |            \genblk1[52].u_soc_event_queue                                                                     |soc_event_queue__53                               |      7|
|733   |            \genblk1[53].u_soc_event_queue                                                                     |soc_event_queue__54                               |      7|
|734   |            \genblk1[54].u_soc_event_queue                                                                     |soc_event_queue__55                               |      7|
|735   |            \genblk1[55].u_soc_event_queue                                                                     |soc_event_queue__56                               |      7|
|736   |            \genblk1[56].u_soc_event_queue                                                                     |soc_event_queue__57                               |      7|
|737   |            \genblk1[57].u_soc_event_queue                                                                     |soc_event_queue__58                               |      7|
|738   |            \genblk1[58].u_soc_event_queue                                                                     |soc_event_queue__59                               |      7|
|739   |            \genblk1[59].u_soc_event_queue                                                                     |soc_event_queue__60                               |      7|
|740   |            \genblk1[60].u_soc_event_queue                                                                     |soc_event_queue__61                               |      7|
|741   |            \genblk1[61].u_soc_event_queue                                                                     |soc_event_queue__62                               |      7|
|742   |            \genblk1[62].u_soc_event_queue                                                                     |soc_event_queue__63                               |      7|
|743   |            \genblk1[63].u_soc_event_queue                                                                     |soc_event_queue__64                               |      7|
|744   |            \genblk1[64].u_soc_event_queue                                                                     |soc_event_queue__65                               |      7|
|745   |            \genblk1[65].u_soc_event_queue                                                                     |soc_event_queue__66                               |      7|
|746   |            \genblk1[66].u_soc_event_queue                                                                     |soc_event_queue__67                               |      7|
|747   |            \genblk1[67].u_soc_event_queue                                                                     |soc_event_queue__68                               |      7|
|748   |            \genblk1[68].u_soc_event_queue                                                                     |soc_event_queue__69                               |      7|
|749   |            \genblk1[69].u_soc_event_queue                                                                     |soc_event_queue__70                               |      7|
|750   |            \genblk1[70].u_soc_event_queue                                                                     |soc_event_queue__71                               |      7|
|751   |            \genblk1[71].u_soc_event_queue                                                                     |soc_event_queue__72                               |      7|
|752   |            \genblk1[72].u_soc_event_queue                                                                     |soc_event_queue__73                               |      7|
|753   |            \genblk1[73].u_soc_event_queue                                                                     |soc_event_queue__74                               |      7|
|754   |            \genblk1[74].u_soc_event_queue                                                                     |soc_event_queue__75                               |      7|
|755   |            \genblk1[75].u_soc_event_queue                                                                     |soc_event_queue__76                               |      7|
|756   |            \genblk1[76].u_soc_event_queue                                                                     |soc_event_queue__77                               |      7|
|757   |            \genblk1[77].u_soc_event_queue                                                                     |soc_event_queue__78                               |      7|
|758   |            \genblk1[78].u_soc_event_queue                                                                     |soc_event_queue__79                               |      7|
|759   |            \genblk1[79].u_soc_event_queue                                                                     |soc_event_queue__80                               |      7|
|760   |            \genblk1[80].u_soc_event_queue                                                                     |soc_event_queue__81                               |      7|
|761   |            \genblk1[81].u_soc_event_queue                                                                     |soc_event_queue__82                               |      7|
|762   |            \genblk1[82].u_soc_event_queue                                                                     |soc_event_queue__83                               |      7|
|763   |            \genblk1[83].u_soc_event_queue                                                                     |soc_event_queue__84                               |      7|
|764   |            \genblk1[84].u_soc_event_queue                                                                     |soc_event_queue__85                               |      7|
|765   |            \genblk1[85].u_soc_event_queue                                                                     |soc_event_queue__86                               |      7|
|766   |            \genblk1[86].u_soc_event_queue                                                                     |soc_event_queue__87                               |      7|
|767   |            \genblk1[87].u_soc_event_queue                                                                     |soc_event_queue__88                               |      7|
|768   |            \genblk1[88].u_soc_event_queue                                                                     |soc_event_queue__89                               |      7|
|769   |            \genblk1[89].u_soc_event_queue                                                                     |soc_event_queue__90                               |      7|
|770   |            \genblk1[90].u_soc_event_queue                                                                     |soc_event_queue__91                               |      7|
|771   |            \genblk1[91].u_soc_event_queue                                                                     |soc_event_queue__92                               |      7|
|772   |            \genblk1[92].u_soc_event_queue                                                                     |soc_event_queue__93                               |      7|
|773   |            \genblk1[93].u_soc_event_queue                                                                     |soc_event_queue__94                               |      7|
|774   |            \genblk1[94].u_soc_event_queue                                                                     |soc_event_queue__95                               |      7|
|775   |            \genblk1[95].u_soc_event_queue                                                                     |soc_event_queue__96                               |      7|
|776   |            \genblk1[96].u_soc_event_queue                                                                     |soc_event_queue__97                               |      7|
|777   |            \genblk1[97].u_soc_event_queue                                                                     |soc_event_queue__98                               |      7|
|778   |            \genblk1[98].u_soc_event_queue                                                                     |soc_event_queue__99                               |      7|
|779   |            \genblk1[99].u_soc_event_queue                                                                     |soc_event_queue__100                              |      7|
|780   |            \genblk1[100].u_soc_event_queue                                                                    |soc_event_queue__101                              |      7|
|781   |            \genblk1[101].u_soc_event_queue                                                                    |soc_event_queue__102                              |      7|
|782   |            \genblk1[102].u_soc_event_queue                                                                    |soc_event_queue__103                              |      7|
|783   |            \genblk1[103].u_soc_event_queue                                                                    |soc_event_queue__104                              |      7|
|784   |            \genblk1[104].u_soc_event_queue                                                                    |soc_event_queue__105                              |      7|
|785   |            \genblk1[105].u_soc_event_queue                                                                    |soc_event_queue__106                              |      7|
|786   |            \genblk1[106].u_soc_event_queue                                                                    |soc_event_queue__107                              |      7|
|787   |            \genblk1[107].u_soc_event_queue                                                                    |soc_event_queue__108                              |      7|
|788   |            \genblk1[108].u_soc_event_queue                                                                    |soc_event_queue__109                              |      7|
|789   |            \genblk1[109].u_soc_event_queue                                                                    |soc_event_queue__110                              |      7|
|790   |            \genblk1[110].u_soc_event_queue                                                                    |soc_event_queue__111                              |      7|
|791   |            \genblk1[111].u_soc_event_queue                                                                    |soc_event_queue__112                              |      7|
|792   |            \genblk1[112].u_soc_event_queue                                                                    |soc_event_queue__113                              |      7|
|793   |            \genblk1[113].u_soc_event_queue                                                                    |soc_event_queue__114                              |      7|
|794   |            \genblk1[114].u_soc_event_queue                                                                    |soc_event_queue__115                              |      7|
|795   |            \genblk1[115].u_soc_event_queue                                                                    |soc_event_queue__116                              |      7|
|796   |            \genblk1[116].u_soc_event_queue                                                                    |soc_event_queue__117                              |      7|
|797   |            \genblk1[117].u_soc_event_queue                                                                    |soc_event_queue__118                              |      7|
|798   |            \genblk1[118].u_soc_event_queue                                                                    |soc_event_queue__119                              |      7|
|799   |            \genblk1[119].u_soc_event_queue                                                                    |soc_event_queue__120                              |      7|
|800   |            \genblk1[120].u_soc_event_queue                                                                    |soc_event_queue__121                              |      7|
|801   |            \genblk1[121].u_soc_event_queue                                                                    |soc_event_queue__122                              |      7|
|802   |            \genblk1[122].u_soc_event_queue                                                                    |soc_event_queue__123                              |      7|
|803   |            \genblk1[123].u_soc_event_queue                                                                    |soc_event_queue__124                              |      7|
|804   |            \genblk1[124].u_soc_event_queue                                                                    |soc_event_queue__125                              |      7|
|805   |            \genblk1[125].u_soc_event_queue                                                                    |soc_event_queue__126                              |      7|
|806   |            \genblk1[126].u_soc_event_queue                                                                    |soc_event_queue__127                              |      7|
|807   |            \genblk1[127].u_soc_event_queue                                                                    |soc_event_queue__128                              |      7|
|808   |            \genblk1[128].u_soc_event_queue                                                                    |soc_event_queue__129                              |      7|
|809   |            \genblk1[129].u_soc_event_queue                                                                    |soc_event_queue__130                              |      7|
|810   |            \genblk1[130].u_soc_event_queue                                                                    |soc_event_queue__131                              |      7|
|811   |            \genblk1[131].u_soc_event_queue                                                                    |soc_event_queue__132                              |      7|
|812   |            \genblk1[132].u_soc_event_queue                                                                    |soc_event_queue__133                              |      7|
|813   |            \genblk1[133].u_soc_event_queue                                                                    |soc_event_queue__134                              |      7|
|814   |            \genblk1[134].u_soc_event_queue                                                                    |soc_event_queue__135                              |      7|
|815   |            \genblk1[135].u_soc_event_queue                                                                    |soc_event_queue__136                              |      8|
|816   |            \genblk1[136].u_soc_event_queue                                                                    |soc_event_queue__137                              |      8|
|817   |            \genblk1[137].u_soc_event_queue                                                                    |soc_event_queue__138                              |      8|
|818   |            \genblk1[138].u_soc_event_queue                                                                    |soc_event_queue__139                              |      8|
|819   |            \genblk1[139].u_soc_event_queue                                                                    |soc_event_queue__140                              |      7|
|820   |            \genblk1[140].u_soc_event_queue                                                                    |soc_event_queue__141                              |      7|
|821   |            \genblk1[141].u_soc_event_queue                                                                    |soc_event_queue__142                              |      7|
|822   |            \genblk1[142].u_soc_event_queue                                                                    |soc_event_queue__143                              |      7|
|823   |            \genblk1[143].u_soc_event_queue                                                                    |soc_event_queue__144                              |      7|
|824   |            \genblk1[144].u_soc_event_queue                                                                    |soc_event_queue__145                              |      7|
|825   |            \genblk1[145].u_soc_event_queue                                                                    |soc_event_queue__146                              |      7|
|826   |            \genblk1[146].u_soc_event_queue                                                                    |soc_event_queue__147                              |      7|
|827   |            \genblk1[147].u_soc_event_queue                                                                    |soc_event_queue__148                              |      7|
|828   |            \genblk1[148].u_soc_event_queue                                                                    |soc_event_queue__149                              |      7|
|829   |            \genblk1[149].u_soc_event_queue                                                                    |soc_event_queue__150                              |      7|
|830   |            \genblk1[150].u_soc_event_queue                                                                    |soc_event_queue__151                              |      7|
|831   |            \genblk1[151].u_soc_event_queue                                                                    |soc_event_queue__152                              |      7|
|832   |            \genblk1[152].u_soc_event_queue                                                                    |soc_event_queue__153                              |      7|
|833   |            \genblk1[153].u_soc_event_queue                                                                    |soc_event_queue__154                              |      7|
|834   |            \genblk1[154].u_soc_event_queue                                                                    |soc_event_queue__155                              |      7|
|835   |            \genblk1[155].u_soc_event_queue                                                                    |soc_event_queue__156                              |      7|
|836   |            \genblk1[156].u_soc_event_queue                                                                    |soc_event_queue__157                              |      7|
|837   |            \genblk1[157].u_soc_event_queue                                                                    |soc_event_queue__158                              |      7|
|838   |            \genblk1[158].u_soc_event_queue                                                                    |soc_event_queue__159                              |      7|
|839   |            \genblk1[159].u_soc_event_queue                                                                    |soc_event_queue__160                              |      7|
|840   |            \genblk1[160].u_soc_event_queue                                                                    |soc_event_queue__161                              |      8|
|841   |            \genblk1[161].u_soc_event_queue                                                                    |soc_event_queue__162                              |      8|
|842   |            \genblk1[162].u_soc_event_queue                                                                    |soc_event_queue__163                              |      8|
|843   |            \genblk1[163].u_soc_event_queue                                                                    |soc_event_queue__164                              |      8|
|844   |            \genblk1[164].u_soc_event_queue                                                                    |soc_event_queue__165                              |      8|
|845   |            \genblk1[165].u_soc_event_queue                                                                    |soc_event_queue__166                              |      8|
|846   |            \genblk1[166].u_soc_event_queue                                                                    |soc_event_queue__167                              |      8|
|847   |            \genblk1[167].u_soc_event_queue                                                                    |soc_event_queue__168                              |      8|
|848   |            \genblk1[168].u_soc_event_queue                                                                    |soc_event_queue                                   |      8|
|849   |          periph_bus_i                                                                                         |periph_bus_wrap                                   |   1181|
|850   |            apb_node_wrap_i                                                                                    |apb_node_wrap                                     |   1181|
|851   |              apb_node_i                                                                                       |apb_node                                          |   1181|
|852   |          apb_fll_if_i                                                                                         |apb_fll_if                                        |     49|
|853   |          i_apb_gpio                                                                                           |apb_gpio                                          |    557|
|854   |          i_apb_soc_ctrl                                                                                       |apb_soc_ctrl                                      |    984|
|855   |          i_apb_adv_timer                                                                                      |apb_adv_timer                                     |   3036|
|856   |            u_apb_if                                                                                           |adv_timer_apb_if                                  |   1307|
|857   |            u_tim0                                                                                             |timer_module__xdcDup__1                           |    422|
|858   |              u_controller                                                                                     |timer_cntrl                                       |      6|
|859   |              u_in_stage                                                                                       |input_stage__xdcDup__1                            |     32|
|860   |              u_prescaler                                                                                      |prescaler                                         |     37|
|861   |              u_counter                                                                                        |up_down_counter                                   |    167|
|862   |              u_comp_ch0                                                                                       |comparator__16                                    |     45|
|863   |              u_comp_ch1                                                                                       |comparator__17                                    |     45|
|864   |              u_comp_ch2                                                                                       |comparator__18                                    |     45|
|865   |              u_comp_ch3                                                                                       |comparator                                        |     45|
|866   |            u_tim1                                                                                             |timer_module__xdcDup__2                           |    422|
|867   |              u_controller                                                                                     |timer_cntrl__6                                    |      6|
|868   |              u_in_stage                                                                                       |input_stage__xdcDup__2                            |     32|
|869   |              u_prescaler                                                                                      |prescaler__6                                      |     37|
|870   |              u_counter                                                                                        |up_down_counter__6                                |    167|
|871   |              u_comp_ch0                                                                                       |comparator__12                                    |     45|
|872   |              u_comp_ch1                                                                                       |comparator__13                                    |     45|
|873   |              u_comp_ch2                                                                                       |comparator__14                                    |     45|
|874   |              u_comp_ch3                                                                                       |comparator__15                                    |     45|
|875   |            u_tim2                                                                                             |timer_module__xdcDup__3                           |    422|
|876   |              u_controller                                                                                     |timer_cntrl__5                                    |      6|
|877   |              u_in_stage                                                                                       |input_stage__xdcDup__3                            |     32|
|878   |              u_prescaler                                                                                      |prescaler__5                                      |     37|
|879   |              u_counter                                                                                        |up_down_counter__5                                |    167|
|880   |              u_comp_ch0                                                                                       |comparator__8                                     |     45|
|881   |              u_comp_ch1                                                                                       |comparator__9                                     |     45|
|882   |              u_comp_ch2                                                                                       |comparator__10                                    |     45|
|883   |              u_comp_ch3                                                                                       |comparator__11                                    |     45|
|884   |            u_tim3                                                                                             |timer_module                                      |    422|
|885   |              u_controller                                                                                     |timer_cntrl__4                                    |      6|
|886   |              u_in_stage                                                                                       |input_stage                                       |     32|
|887   |              u_prescaler                                                                                      |prescaler__4                                      |     37|
|888   |              u_counter                                                                                        |up_down_counter__4                                |    167|
|889   |              u_comp_ch0                                                                                       |comparator__4                                     |     45|
|890   |              u_comp_ch1                                                                                       |comparator__5                                     |     45|
|891   |              u_comp_ch2                                                                                       |comparator__6                                     |     45|
|892   |              u_comp_ch3                                                                                       |comparator__7                                     |     45|
|893   |          i_ref_clk_sync                                                                                       |pulp_sync_wedge__xdcDup__1                        |      7|
|894   |            i_pulp_sync                                                                                        |pulp_sync__xdcDup__1                              |      3|
|895   |          i_apb_timer_unit                                                                                     |apb_timer_unit                                    |    673|
|896   |            prescaler_lo_i                                                                                     |timer_unit_counter_presc__1                       |     83|
|897   |            prescaler_hi_i                                                                                     |timer_unit_counter_presc__2                       |     83|
|898   |            counter_lo_i                                                                                       |timer_unit_counter__1                             |    108|
|899   |            counter_hi_i                                                                                       |timer_unit_counter__2                             |    108|
|900   |        fc_subsystem_i                                                                                         |fc_subsystem                                      |  25822|
|901   |          \FC_CORE.lFC_CORE                                                                                    |riscv_core                                        |  25275|
|902   |            \RISCY_PMP.pmp_unit_i                                                                              |riscv_pmp                                         |   4689|
|903   |            ex_stage_i                                                                                         |riscv_ex_stage                                    |   9415|
|904   |              i_fpnew_bulk                                                                                     |fpnew_top                                         |   6050|
|905   |                \gen_operation_groups[1].i_opgroup_block                                                       |fpnew_opgroup_block__parameterized0               |   3116|
|906   |                  \gen_merged_slice.i_multifmt_slice                                                           |fpnew_opgroup_multifmt_slice__parameterized0      |   3077|
|907   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi                          |fpnew_divsqrt_multi                               |   3040|
|908   |                      i_divsqrt_lei                                                                            |div_sqrt_top_mvp__1                               |   2905|
|909   |                        preprocess_U0                                                                          |preprocess_mvp__1                                 |    879|
|910   |                          LOD_Ua                                                                               |lzc__parameterized1__3                            |     54|
|911   |                          LOD_Ub                                                                               |lzc__parameterized1__2                            |     54|
|912   |                        nrbd_nrsc_U0                                                                           |nrbd_nrsc_mvp__1                                  |   1262|
|913   |                          control_U0                                                                           |control_mvp__1                                    |   1262|
|914   |                            \genblk4[0].iteration_div_sqrt                                                     |iteration_div_sqrt_mvp__5                         |     68|
|915   |                            \genblk4[1].iteration_div_sqrt                                                     |iteration_div_sqrt_mvp__4                         |     69|
|916   |                            \genblk4[2].iteration_div_sqrt                                                     |iteration_div_sqrt_mvp__3                         |     69|
|917   |                        fpu_norm_U0                                                                            |norm_div_sqrt_mvp__1                              |    764|
|918   |                  i_arbiter                                                                                    |rr_arb_tree__1                                    |     38|
|919   |                i_arbiter                                                                                      |rr_arb_tree__parameterized0                       |     96|
|920   |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__1                            |      3|
|921   |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__2                            |      2|
|922   |                \gen_operation_groups[0].i_opgroup_block                                                       |fpnew_opgroup_block                               |   1589|
|923   |                  \gen_merged_slice.i_multifmt_slice                                                           |fpnew_opgroup_multifmt_slice                      |   1551|
|924   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi                              |fpnew_fma_multi                                   |   1515|
|925   |                      i_lzc                                                                                    |lzc__1                                            |     52|
|926   |                      i_fpnew_rounding                                                                         |fpnew_rounding__1                                 |     16|
|927   |                      \fmt_init_inputs[0].active_format.i_fpnew_classifier                                     |fpnew_classifier__1                               |     46|
|928   |                      product                                                                                  |product_funnel                                    |      8|
|929   |                      product__0                                                                               |product_funnel__1                                 |      8|
|930   |                  i_arbiter                                                                                    |rr_arb_tree                                       |     37|
|931   |                \gen_operation_groups[2].i_opgroup_block                                                       |fpnew_opgroup_block__parameterized1               |    228|
|932   |                  i_arbiter                                                                                    |rr_arb_tree__3                                    |     35|
|933   |                  \gen_parallel_slices[0].active_format.i_fmt_slice                                            |fpnew_opgroup_fmt_slice                           |    191|
|934   |                    \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                      |fpnew_noncomp                                     |    157|
|935   |                      i_class_a                                                                                |fpnew_classifier__parameterized0__1               |     29|
|936   |                \gen_operation_groups[3].i_opgroup_block                                                       |fpnew_opgroup_block__parameterized2               |   1013|
|937   |                  \gen_merged_slice.i_multifmt_slice                                                           |fpnew_opgroup_multifmt_slice__parameterized1      |    975|
|938   |                    \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                             |fpnew_cast_multi                                  |    905|
|939   |                      i_lzc                                                                                    |lzc__parameterized2__1                            |     33|
|940   |                      i_fpnew_rounding                                                                         |fpnew_rounding__parameterized0__1                 |      6|
|941   |                      \fmt_init_inputs[0].active_format.i_fpnew_classifier                                     |fpnew_classifier__parameterized1__1               |     16|
|942   |                  i_arbiter                                                                                    |rr_arb_tree__2                                    |     37|
|943   |              apu_disp_i                                                                                       |riscv_apu_disp__1                                 |     80|
|944   |              alu_i                                                                                            |riscv_alu__1                                      |   2162|
|945   |                \int_div.div_i                                                                                 |riscv_alu_div__1                                  |    381|
|946   |                alu_popcnt_i                                                                                   |alu_popcnt__1                                     |     57|
|947   |                alu_ff_i                                                                                       |alu_ff__1                                         |     31|
|948   |              mult_i                                                                                           |riscv_mult__1                                     |   1000|
|949   |                short_mul                                                                                      |short_mul_funnel                                  |      8|
|950   |                short_mac                                                                                      |short_mac_funnel                                  |      8|
|951   |                \dot_short_mul[1]                                                                              |short_mul_funnel__1                               |      8|
|952   |                dot_short_result                                                                               |dot_short_result_funnel                           |      8|
|953   |                p_2_out                                                                                        |short_mul_funnel__2                               |      8|
|954   |                p_2_out__0                                                                                     |short_mul_funnel__3                               |      8|
|955   |                p_2_out__1                                                                                     |short_mul_funnel__4                               |      8|
|956   |            cs_registers_i                                                                                     |riscv_cs_registers                                |   4082|
|957   |            if_stage_i                                                                                         |riscv_if_stage__1                                 |   1336|
|958   |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer__1                          |    893|
|959   |                fifo_i                                                                                         |riscv_fetch_fifo__1                               |    707|
|960   |              hwloop_controller_i                                                                              |riscv_hwloop_controller__1                        |     78|
|961   |              compressed_decoder_i                                                                             |riscv_compressed_decoder__1                       |    153|
|962   |            id_stage_i                                                                                         |riscv_id_stage                                    |   5481|
|963   |              registers_i                                                                                      |register_file_test_wrap                           |   3299|
|964   |                riscv_register_file_i                                                                          |riscv_register_file                               |   3299|
|965   |              decoder_i                                                                                        |riscv_decoder                                     |    396|
|966   |              controller_i                                                                                     |riscv_controller__1                               |    195|
|967   |              int_controller_i                                                                                 |riscv_int_controller                              |     14|
|968   |              hwloop_regs_i                                                                                    |riscv_hwloop_regs__1                              |    333|
|969   |            load_store_unit_i                                                                                  |riscv_load_store_unit__1                          |    258|
|970   |          fc_eu_i                                                                                              |apb_interrupt_cntrl                               |    546|
|971   |            i_event_fifo                                                                                       |generic_fifo                                      |     89|
|972   |        i_soc_interconnect_wrap                                                                                |soc_interconnect_wrap                             |  14920|
|973   |          i_soc_interconnect                                                                                   |soc_interconnect                                  |  11667|
|974   |            \gen_tcdm_2_axi_bridge[8].i_lint2axi_bridge                                                        |lint2axi_wrap__1                                  |      6|
|975   |              i_lint_2_axi                                                                                     |lint_2_axi__1                                     |      6|
|976   |            \gen_tcdm_2_axi_bridge[7].i_lint2axi_bridge                                                        |lint2axi_wrap__2                                  |      6|
|977   |              i_lint_2_axi                                                                                     |lint_2_axi__2                                     |      6|
|978   |            \gen_tcdm_2_axi_bridge[6].i_lint2axi_bridge                                                        |lint2axi_wrap__3                                  |     18|
|979   |              i_lint_2_axi                                                                                     |lint_2_axi__3                                     |     17|
|980   |            i_axi_xbar                                                                                         |axi_xbar_intf                                     |   5381|
|981   |              i_xbar                                                                                           |axi_xbar                                          |   5381|
|982   |                \gen_slv_port_demux[0].i_axi_aw_decode                                                         |addr_decode__parameterized2__1                    |    109|
|983   |                \gen_slv_port_demux[0].i_axi_ar_decode                                                         |addr_decode__parameterized2__2                    |    109|
|984   |                \gen_slv_port_demux[0].i_axi_demux                                                             |axi_demux__1                                      |    163|
|985   |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                 |axi_demux_id_counters__3                          |     17|
|986   |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__7                                  |      5|
|987   |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__6                                  |      5|
|988   |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__2                          |     17|
|989   |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__5                                  |      5|
|990   |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__4                                  |      5|
|991   |                  \gen_demux.i_w_fifo                                                                          |fifo_v3__parameterized3__1                        |     13|
|992   |                  \gen_demux.i_b_mux                                                                           |rr_arb_tree__parameterized3__1                    |     27|
|993   |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__7                            |      2|
|994   |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__6                            |      2|
|995   |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4__1                    |     62|
|996   |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__5                            |      2|
|997   |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__4                            |      2|
|998   |                \gen_slv_port_demux[0].i_axi_err_slv                                                           |axi_err_slv__1                                    |    144|
|999   |                  i_atop_filter                                                                                |axi_atop_filter__1                                |     74|
|1000  |                    r_resp_cmd                                                                                 |stream_register__1                                |      9|
|1001  |                      i_fifo                                                                                   |fifo_v2__parameterized3__1                        |      7|
|1002  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__1                        |      7|
|1003  |                  i_w_fifo                                                                                     |fifo_v3__parameterized5__1                        |     10|
|1004  |                  i_b_fifo                                                                                     |fifo_v3__parameterized6__1                        |      8|
|1005  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7__1                        |     10|
|1006  |                  i_r_counter                                                                                  |counter__118                                      |     26|
|1007  |                    i_counter                                                                                  |delta_counter__parameterized0__1                  |     26|
|1008  |                \gen_slv_port_demux[1].i_axi_ar_decode                                                         |addr_decode__parameterized2__4                    |    109|
|1009  |                \gen_slv_port_demux[1].i_axi_demux                                                             |axi_demux__2                                      |     89|
|1010  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__4                          |     17|
|1011  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__9                                  |      5|
|1012  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__8                                  |      5|
|1013  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4__2                    |     62|
|1014  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__9                            |      2|
|1015  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__8                            |      2|
|1016  |                \gen_slv_port_demux[1].i_axi_err_slv                                                           |axi_err_slv__2                                    |     91|
|1017  |                  i_atop_filter                                                                                |axi_atop_filter__2                                |     45|
|1018  |                    r_resp_cmd                                                                                 |stream_register__2                                |      9|
|1019  |                      i_fifo                                                                                   |fifo_v2__parameterized3__2                        |      7|
|1020  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__2                        |      7|
|1021  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7__2                        |     10|
|1022  |                  i_r_counter                                                                                  |counter__119                                      |     26|
|1023  |                    i_counter                                                                                  |delta_counter__parameterized0__2                  |     26|
|1024  |                \gen_slv_port_demux[2].i_axi_ar_decode                                                         |addr_decode__parameterized2__6                    |     67|
|1025  |                \gen_slv_port_demux[2].i_axi_demux                                                             |axi_demux__3                                      |     89|
|1026  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__6                          |     17|
|1027  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__13                                 |      5|
|1028  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__12                                 |      5|
|1029  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4__3                    |     62|
|1030  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__13                           |      2|
|1031  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__12                           |      2|
|1032  |                \gen_slv_port_demux[2].i_axi_err_slv                                                           |axi_err_slv__3                                    |     91|
|1033  |                  i_atop_filter                                                                                |axi_atop_filter__3                                |     45|
|1034  |                    r_resp_cmd                                                                                 |stream_register__3                                |      9|
|1035  |                      i_fifo                                                                                   |fifo_v2__parameterized3__3                        |      7|
|1036  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__3                        |      7|
|1037  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7__3                        |     10|
|1038  |                  i_r_counter                                                                                  |counter__120                                      |     26|
|1039  |                    i_counter                                                                                  |delta_counter__parameterized0__3                  |     26|
|1040  |                \gen_slv_port_demux[3].i_axi_aw_decode                                                         |addr_decode__parameterized2__7                    |     67|
|1041  |                \gen_slv_port_demux[3].i_axi_ar_decode                                                         |addr_decode__parameterized2__8                    |     67|
|1042  |                \gen_slv_port_demux[3].i_axi_demux                                                             |axi_demux__4                                      |    131|
|1043  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                 |axi_demux_id_counters__9                          |     17|
|1044  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__19                                 |      5|
|1045  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__18                                 |      5|
|1046  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__8                          |     17|
|1047  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__17                                 |      5|
|1048  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__16                                 |      5|
|1049  |                  \gen_demux.i_w_fifo                                                                          |fifo_v3__parameterized3__4                        |     13|
|1050  |                  \gen_demux.i_b_mux                                                                           |rr_arb_tree__parameterized3__4                    |     27|
|1051  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__19                           |      2|
|1052  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__18                           |      2|
|1053  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4__4                    |     30|
|1054  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__17                           |      2|
|1055  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__16                           |      2|
|1056  |                \gen_slv_port_demux[3].i_axi_err_slv                                                           |axi_err_slv__4                                    |    143|
|1057  |                  i_atop_filter                                                                                |axi_atop_filter__4                                |     73|
|1058  |                    r_resp_cmd                                                                                 |stream_register__4                                |      9|
|1059  |                      i_fifo                                                                                   |fifo_v2__parameterized3__4                        |      7|
|1060  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__4                        |      7|
|1061  |                  i_w_fifo                                                                                     |fifo_v3__parameterized5__4                        |     10|
|1062  |                  i_b_fifo                                                                                     |fifo_v3__parameterized6__4                        |      8|
|1063  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7__4                        |     10|
|1064  |                  i_r_counter                                                                                  |counter__121                                      |     26|
|1065  |                    i_counter                                                                                  |delta_counter__parameterized0__4                  |     26|
|1066  |                \gen_slv_port_demux[4].i_axi_aw_decode                                                         |addr_decode__parameterized2__9                    |    109|
|1067  |                \gen_slv_port_demux[4].i_axi_ar_decode                                                         |addr_decode__parameterized2__10                   |    109|
|1068  |                \gen_slv_port_demux[4].i_axi_demux                                                             |axi_demux__5                                      |    163|
|1069  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                 |axi_demux_id_counters__11                         |     17|
|1070  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__23                                 |      5|
|1071  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__22                                 |      5|
|1072  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__10                         |     17|
|1073  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__21                                 |      5|
|1074  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__20                                 |      5|
|1075  |                  \gen_demux.i_w_fifo                                                                          |fifo_v3__parameterized3__5                        |     13|
|1076  |                  \gen_demux.i_b_mux                                                                           |rr_arb_tree__parameterized3__5                    |     27|
|1077  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__23                           |      2|
|1078  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__22                           |      2|
|1079  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4__5                    |     62|
|1080  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__21                           |      2|
|1081  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__20                           |      2|
|1082  |                \gen_slv_port_demux[4].i_axi_err_slv                                                           |axi_err_slv__5                                    |    144|
|1083  |                  i_atop_filter                                                                                |axi_atop_filter__5                                |     74|
|1084  |                    r_resp_cmd                                                                                 |stream_register__5                                |      9|
|1085  |                      i_fifo                                                                                   |fifo_v2__parameterized3__5                        |      7|
|1086  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__5                        |      7|
|1087  |                  i_w_fifo                                                                                     |fifo_v3__parameterized5__5                        |     10|
|1088  |                  i_b_fifo                                                                                     |fifo_v3__parameterized6__5                        |      8|
|1089  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7__5                        |     10|
|1090  |                  i_r_counter                                                                                  |counter__122                                      |     26|
|1091  |                    i_counter                                                                                  |delta_counter__parameterized0__5                  |     26|
|1092  |                \gen_slv_port_demux[5].i_axi_aw_decode                                                         |addr_decode__parameterized2__11                   |    109|
|1093  |                \gen_slv_port_demux[5].i_axi_ar_decode                                                         |addr_decode__parameterized2__12                   |    109|
|1094  |                \gen_slv_port_demux[5].i_axi_demux                                                             |axi_demux__6                                      |    131|
|1095  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                 |axi_demux_id_counters__13                         |     17|
|1096  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__27                                 |      5|
|1097  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__26                                 |      5|
|1098  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__12                         |     17|
|1099  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__25                                 |      5|
|1100  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__24                                 |      5|
|1101  |                  \gen_demux.i_w_fifo                                                                          |fifo_v3__parameterized3__6                        |     13|
|1102  |                  \gen_demux.i_b_mux                                                                           |rr_arb_tree__parameterized3__6                    |     27|
|1103  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__27                           |      2|
|1104  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__26                           |      2|
|1105  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4__6                    |     30|
|1106  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__25                           |      2|
|1107  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__24                           |      2|
|1108  |                \gen_slv_port_demux[5].i_axi_err_slv                                                           |axi_err_slv__6                                    |    143|
|1109  |                  i_atop_filter                                                                                |axi_atop_filter__6                                |     73|
|1110  |                    r_resp_cmd                                                                                 |stream_register__6                                |      9|
|1111  |                      i_fifo                                                                                   |fifo_v2__parameterized3__6                        |      7|
|1112  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__6                        |      7|
|1113  |                  i_w_fifo                                                                                     |fifo_v3__parameterized5__6                        |     10|
|1114  |                  i_b_fifo                                                                                     |fifo_v3__parameterized6__6                        |      8|
|1115  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7__6                        |     10|
|1116  |                  i_r_counter                                                                                  |counter__123                                      |     26|
|1117  |                    i_counter                                                                                  |delta_counter__parameterized0__6                  |     26|
|1118  |                \gen_slv_port_demux[6].i_axi_aw_decode                                                         |addr_decode__parameterized2__13                   |    109|
|1119  |                \gen_slv_port_demux[6].i_axi_ar_decode                                                         |addr_decode__parameterized2__14                   |    109|
|1120  |                \gen_slv_port_demux[6].i_axi_demux                                                             |axi_demux__7                                      |    131|
|1121  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                 |axi_demux_id_counters__15                         |     17|
|1122  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__31                                 |      5|
|1123  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__30                                 |      5|
|1124  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__14                         |     17|
|1125  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__29                                 |      5|
|1126  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__28                                 |      5|
|1127  |                  \gen_demux.i_w_fifo                                                                          |fifo_v3__parameterized3__7                        |     13|
|1128  |                  \gen_demux.i_b_mux                                                                           |rr_arb_tree__parameterized3__7                    |     27|
|1129  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__31                           |      2|
|1130  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__30                           |      2|
|1131  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4__7                    |     30|
|1132  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__29                           |      2|
|1133  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__28                           |      2|
|1134  |                \gen_slv_port_demux[6].i_axi_err_slv                                                           |axi_err_slv__7                                    |    143|
|1135  |                  i_atop_filter                                                                                |axi_atop_filter__7                                |     73|
|1136  |                    r_resp_cmd                                                                                 |stream_register__7                                |      9|
|1137  |                      i_fifo                                                                                   |fifo_v2__parameterized3__7                        |      7|
|1138  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__7                        |      7|
|1139  |                  i_w_fifo                                                                                     |fifo_v3__parameterized5__7                        |     10|
|1140  |                  i_b_fifo                                                                                     |fifo_v3__parameterized6__7                        |      8|
|1141  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7__7                        |     10|
|1142  |                  i_r_counter                                                                                  |counter__124                                      |     26|
|1143  |                    i_counter                                                                                  |delta_counter__parameterized0__7                  |     26|
|1144  |                \gen_slv_port_demux[7].i_axi_ar_decode                                                         |addr_decode__parameterized2__16                   |    109|
|1145  |                \gen_slv_port_demux[7].i_axi_demux                                                             |axi_demux__8                                      |     89|
|1146  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__16                         |     17|
|1147  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__33                                 |      5|
|1148  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__32                                 |      5|
|1149  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4__8                    |     62|
|1150  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__33                           |      2|
|1151  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__32                           |      2|
|1152  |                \gen_slv_port_demux[7].i_axi_err_slv                                                           |axi_err_slv__8                                    |     91|
|1153  |                  i_atop_filter                                                                                |axi_atop_filter__8                                |     45|
|1154  |                    r_resp_cmd                                                                                 |stream_register__8                                |      9|
|1155  |                      i_fifo                                                                                   |fifo_v2__parameterized3__8                        |      7|
|1156  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__8                        |      7|
|1157  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7__8                        |     10|
|1158  |                  i_r_counter                                                                                  |counter__125                                      |     26|
|1159  |                    i_counter                                                                                  |delta_counter__parameterized0__8                  |     26|
|1160  |                \gen_slv_port_demux[8].i_axi_ar_decode                                                         |addr_decode__parameterized2                       |    109|
|1161  |                \gen_slv_port_demux[8].i_axi_demux                                                             |axi_demux                                         |     89|
|1162  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters                             |     17|
|1163  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__1                                  |      5|
|1164  |                    \gen_counters[1].i_in_flight_cnt                                                           |delta_counter__36                                 |      5|
|1165  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized4                       |     62|
|1166  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized6__1                            |      2|
|1167  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized6__2                            |      2|
|1168  |                \gen_slv_port_demux[8].i_axi_err_slv                                                           |axi_err_slv                                       |     91|
|1169  |                  i_atop_filter                                                                                |axi_atop_filter                                   |     45|
|1170  |                    r_resp_cmd                                                                                 |stream_register__9                                |      9|
|1171  |                      i_fifo                                                                                   |fifo_v2__parameterized3__9                        |      7|
|1172  |                        i_fifo_v3                                                                              |fifo_v3__parameterized4__9                        |      7|
|1173  |                  i_r_fifo                                                                                     |fifo_v3__parameterized7                           |     10|
|1174  |                  i_r_counter                                                                                  |counter__126                                      |     26|
|1175  |                    i_counter                                                                                  |delta_counter__parameterized0__9                  |     26|
|1176  |                \gen_mst_port_mux[0].i_axi_mux                                                                 |axi_mux__1                                        |    920|
|1177  |                  \gen_mux.i_aw_arbiter                                                                        |rr_arb_tree__parameterized5__1                    |    179|
|1178  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized5__7                            |      4|
|1179  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized5__6                            |      3|
|1180  |                  \gen_mux.i_w_fifo                                                                            |fifo_v3__parameterized8__1                        |     42|
|1181  |                  \gen_mux.i_aw_spill_reg                                                                      |spill_register__parameterized12__1                |    117|
|1182  |                    spill_register_flushable_i                                                                 |spill_register_flushable__parameterized12__1      |    117|
|1183  |                  \gen_mux.i_w_spill_reg                                                                       |spill_register__parameterized13__1                |    117|
|1184  |                    spill_register_flushable_i                                                                 |spill_register_flushable__parameterized13__1      |    117|
|1185  |                  \gen_mux.i_ar_arbiter                                                                        |rr_arb_tree__parameterized6__1                    |    234|
|1186  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized5__5                            |      7|
|1187  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized5__4                            |      7|
|1188  |                  \gen_mux.i_ar_spill_reg                                                                      |spill_register__parameterized15__1                |    120|
|1189  |                    spill_register_flushable_i                                                                 |spill_register_flushable__parameterized15__1      |    120|
|1190  |                \gen_mst_port_mux[1].i_axi_mux                                                                 |axi_mux                                           |    891|
|1191  |                  \gen_mux.i_aw_arbiter                                                                        |rr_arb_tree__parameterized5                       |    179|
|1192  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized5__3                            |      4|
|1193  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized5__8                            |      3|
|1194  |                  \gen_mux.i_w_fifo                                                                            |fifo_v3__parameterized8                           |     42|
|1195  |                  \gen_mux.i_aw_spill_reg                                                                      |spill_register__parameterized12                   |    114|
|1196  |                    spill_register_flushable_i                                                                 |spill_register_flushable__parameterized12         |    114|
|1197  |                  \gen_mux.i_w_spill_reg                                                                       |spill_register__parameterized13                   |    108|
|1198  |                    spill_register_flushable_i                                                                 |spill_register_flushable__parameterized13         |    108|
|1199  |                  \gen_mux.i_ar_arbiter                                                                        |rr_arb_tree__parameterized6                       |    233|
|1200  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized5__1                            |      7|
|1201  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized5__2                            |      7|
|1202  |                  \gen_mux.i_ar_spill_reg                                                                      |spill_register__parameterized15                   |    117|
|1203  |                    spill_register_flushable_i                                                                 |spill_register_flushable__parameterized15         |    117|
|1204  |            \gen_tcdm_2_axi_bridge[5].i_lint2axi_bridge                                                        |lint2axi_wrap__4                                  |     18|
|1205  |              i_lint_2_axi                                                                                     |lint_2_axi__4                                     |     17|
|1206  |            \gen_tcdm_2_axi_bridge[4].i_lint2axi_bridge                                                        |lint2axi_wrap__5                                  |     18|
|1207  |              i_lint_2_axi                                                                                     |lint_2_axi__5                                     |     17|
|1208  |            \gen_tcdm_2_axi_bridge[3].i_lint2axi_bridge                                                        |lint2axi_wrap__6                                  |     18|
|1209  |              i_lint_2_axi                                                                                     |lint_2_axi__6                                     |     17|
|1210  |            \gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge                                                        |lint2axi_wrap__7                                  |     18|
|1211  |              i_lint_2_axi                                                                                     |lint_2_axi__7                                     |     17|
|1212  |            \gen_tcdm_2_axi_bridge[1].i_lint2axi_bridge                                                        |lint2axi_wrap__8                                  |      6|
|1213  |              i_lint_2_axi                                                                                     |lint_2_axi__8                                     |      6|
|1214  |            \gen_tcdm_2_axi_bridge[2].i_lint2axi_bridge                                                        |lint2axi_wrap                                     |      6|
|1215  |              i_lint_2_axi                                                                                     |lint_2_axi                                        |      6|
|1216  |            \gen_l2_demux[6].i_l2_demux                                                                        |tcdm_demux__1                                     |    340|
|1217  |              i_addr_decode                                                                                    |addr_decode__1                                    |    135|
|1218  |            \gen_l2_demux[7].i_l2_demux                                                                        |tcdm_demux__2                                     |    261|
|1219  |              i_addr_decode                                                                                    |addr_decode__2                                    |    135|
|1220  |            \gen_l2_demux[5].i_l2_demux                                                                        |tcdm_demux__3                                     |    340|
|1221  |              i_addr_decode                                                                                    |addr_decode__3                                    |    135|
|1222  |            \gen_l2_demux[4].i_l2_demux                                                                        |tcdm_demux__4                                     |    372|
|1223  |              i_addr_decode                                                                                    |addr_decode__4                                    |    135|
|1224  |            \gen_l2_demux[3].i_l2_demux                                                                        |tcdm_demux__5                                     |    243|
|1225  |              i_addr_decode                                                                                    |addr_decode__5                                    |     67|
|1226  |            \gen_l2_demux[8].i_l2_demux                                                                        |tcdm_demux__6                                     |    289|
|1227  |              i_addr_decode                                                                                    |addr_decode__6                                    |    163|
|1228  |            \gen_l2_demux[2].i_l2_demux                                                                        |tcdm_demux__7                                     |    190|
|1229  |              i_addr_decode                                                                                    |addr_decode__7                                    |     92|
|1230  |            \gen_l2_demux[1].i_l2_demux                                                                        |tcdm_demux__8                                     |    292|
|1231  |              i_addr_decode                                                                                    |addr_decode__8                                    |    163|
|1232  |            \gen_l2_demux[0].i_l2_demux                                                                        |tcdm_demux                                        |    400|
|1233  |              i_addr_decode                                                                                    |addr_decode__9                                    |    163|
|1234  |            i_contiguous_xbar                                                                                  |contiguous_crossbar                               |   2194|
|1235  |              i_xbar                                                                                           |xbar__parameterized0                              |    853|
|1236  |                \gen_inputs[0].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__14                             |     41|
|1237  |                \gen_inputs[1].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__15                             |     41|
|1238  |                \gen_inputs[2].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__16                             |     41|
|1239  |                \gen_inputs[3].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__17                             |      7|
|1240  |                \gen_inputs[4].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__18                             |     41|
|1241  |                \gen_inputs[5].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__19                             |      7|
|1242  |                \gen_inputs[6].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__20                             |      7|
|1243  |                \gen_inputs[7].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__21                             |     41|
|1244  |                \gen_inputs[8].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux                                 |     41|
|1245  |                \gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                                                  |rr_arb_tree__parameterized2__1                    |    235|
|1246  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized5__11                           |      7|
|1247  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized5__10                           |      7|
|1248  |                \gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                                                  |rr_arb_tree__parameterized2__2                    |    235|
|1249  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized5__13                           |      7|
|1250  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized5__12                           |      7|
|1251  |                \gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                                                  |rr_arb_tree__parameterized2__3                    |     58|
|1252  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized5__15                           |      7|
|1253  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized5__14                           |      7|
|1254  |                \gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                                                  |rr_arb_tree__parameterized2                       |     58|
|1255  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized5__9                            |      7|
|1256  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized5__16                           |      7|
|1257  |              \gen_addr_decoders[0].i_addr_decode                                                              |addr_decode__parameterized1__1                    |    163|
|1258  |              \gen_addr_decoders[1].i_addr_decode                                                              |addr_decode__parameterized1__2                    |    163|
|1259  |              \gen_addr_decoders[2].i_addr_decode                                                              |addr_decode__parameterized1__3                    |    100|
|1260  |              \gen_addr_decoders[3].i_addr_decode                                                              |addr_decode__parameterized1__4                    |    100|
|1261  |              \gen_addr_decoders[4].i_addr_decode                                                              |addr_decode__parameterized1__5                    |    163|
|1262  |              \gen_addr_decoders[5].i_addr_decode                                                              |addr_decode__parameterized1__6                    |    163|
|1263  |              \gen_addr_decoders[6].i_addr_decode                                                              |addr_decode__parameterized1__7                    |    163|
|1264  |              \gen_addr_decoders[7].i_addr_decode                                                              |addr_decode__parameterized1__8                    |    163|
|1265  |              \gen_addr_decoders[8].i_addr_decode                                                              |addr_decode__parameterized1                       |    163|
|1266  |            i_interleaved_xbar                                                                                 |interleaved_crossbar                              |   1251|
|1267  |              i_xbar                                                                                           |xbar                                              |   1251|
|1268  |                \gen_inputs[0].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__1                              |     41|
|1269  |                \gen_inputs[1].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__2                              |     41|
|1270  |                \gen_inputs[2].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__3                              |     41|
|1271  |                \gen_inputs[3].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__4                              |      7|
|1272  |                \gen_inputs[4].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__5                              |     41|
|1273  |                \gen_inputs[5].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__6                              |      7|
|1274  |                \gen_inputs[6].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__7                              |      7|
|1275  |                \gen_inputs[7].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__8                              |     41|
|1276  |                \gen_inputs[8].i_addr_dec_resp_mux                                                             |addr_dec_resp_mux__9                              |     41|
|1277  |                \gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                                                  |rr_arb_tree__parameterized1__1                    |    246|
|1278  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized4__3                            |      8|
|1279  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized4__2                            |      7|
|1280  |                \gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                                                  |rr_arb_tree__parameterized1__2                    |    246|
|1281  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized4__5                            |      8|
|1282  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized4__4                            |      7|
|1283  |                \gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                                                  |rr_arb_tree__parameterized1__3                    |    246|
|1284  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized4__7                            |      8|
|1285  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized4__6                            |      7|
|1286  |                \gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                                                  |rr_arb_tree__parameterized1                       |    246|
|1287  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized4__1                            |      8|
|1288  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized4                               |      7|
|1289  |          i_axi64_to_lint32                                                                                    |axi64_2_lint32_wrap                               |   2036|
|1290  |            axi64_2_lint32_i                                                                                   |axi64_2_lint32                                    |   2036|
|1291  |              Slave_aw_buffer                                                                                  |axi_aw_buffer                                     |    273|
|1292  |                i_axi_single_slice                                                                             |axi_single_slice                                  |    273|
|1293  |                  i_fifo                                                                                       |fifo                                              |    269|
|1294  |                    impl                                                                                       |fifo_v2                                           |    269|
|1295  |                      i_fifo_v3                                                                                |fifo_v3                                           |    269|
|1296  |              Slave_ar_buffer                                                                                  |axi_ar_buffer                                     |    273|
|1297  |                i_axi_single_slice                                                                             |axi_single_slice__1                               |    273|
|1298  |                  i_fifo                                                                                       |fifo__1                                           |    269|
|1299  |                    impl                                                                                       |fifo_v2__1                                        |    269|
|1300  |                      i_fifo_v3                                                                                |fifo_v3__1                                        |    269|
|1301  |              Slave_w_buffer                                                                                   |axi_w_buffer                                      |    393|
|1302  |                i_axi_single_slice                                                                             |axi_single_slice__parameterized0                  |    393|
|1303  |                  i_fifo                                                                                       |fifo__parameterized0                              |    389|
|1304  |                    impl                                                                                       |fifo_v2__parameterized0                           |    389|
|1305  |                      i_fifo_v3                                                                                |fifo_v3__parameterized0                           |    389|
|1306  |              Slave_r_buffer                                                                                   |axi_r_buffer                                      |    388|
|1307  |                i_axi_single_slice                                                                             |axi_single_slice__parameterized1                  |    388|
|1308  |                  i_fifo                                                                                       |fifo__parameterized1                              |    384|
|1309  |                    impl                                                                                       |fifo_v2__parameterized1                           |    384|
|1310  |                      i_fifo_v3                                                                                |fifo_v3__parameterized1                           |    384|
|1311  |              Slave_b_buffer                                                                                   |axi_b_buffer                                      |     63|
|1312  |                i_axi_single_slice                                                                             |axi_single_slice__parameterized2                  |     63|
|1313  |                  i_fifo                                                                                       |fifo__parameterized2                              |     59|
|1314  |                    impl                                                                                       |fifo_v2__parameterized2                           |     59|
|1315  |                      i_fifo_v3                                                                                |fifo_v3__parameterized2                           |     59|
|1316  |              i_axi_write_ctrl                                                                                 |axi_write_ctrl                                    |    151|
|1317  |              parallel_lint_write                                                                              |lint64_to_32__1                                   |     41|
|1318  |              i_axi_read_ctrl                                                                                  |axi_read_ctrl                                     |    279|
|1319  |              parallel_lint_read                                                                               |lint64_to_32                                      |    175|
|1320  |          i_axi_to_axi_lite                                                                                    |axi_to_axi_lite_intf                              |    748|
|1321  |            i_axi_to_axi_lite                                                                                  |axi_to_axi_lite                                   |    748|
|1322  |              i_axi_atop_filter                                                                                |axi_atop_filter__parameterized0                   |    114|
|1323  |                r_resp_cmd                                                                                     |stream_register__10                               |      9|
|1324  |                  i_fifo                                                                                       |fifo_v2__parameterized3__10                       |      7|
|1325  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized4__10                       |      7|
|1326  |              i_axi_burst_splitter                                                                             |axi_burst_splitter                                |    590|
|1327  |                i_demux_supported_vs_unsupported                                                               |axi_demux__parameterized0                         |    301|
|1328  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                 |axi_demux_id_counters__parameterized0__1          |     69|
|1329  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__99                                 |      5|
|1330  |                    \gen_counters[2].i_in_flight_cnt                                                           |delta_counter__97                                 |      5|
|1331  |                    \gen_counters[4].i_in_flight_cnt                                                           |delta_counter__95                                 |      5|
|1332  |                    \gen_counters[6].i_in_flight_cnt                                                           |delta_counter__93                                 |      5|
|1333  |                    \gen_counters[8].i_in_flight_cnt                                                           |delta_counter__91                                 |      5|
|1334  |                    \gen_counters[10].i_in_flight_cnt                                                          |delta_counter__89                                 |      5|
|1335  |                    \gen_counters[12].i_in_flight_cnt                                                          |delta_counter__87                                 |      5|
|1336  |                    \gen_counters[14].i_in_flight_cnt                                                          |delta_counter__85                                 |      5|
|1337  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                 |axi_demux_id_counters__parameterized0__2          |    137|
|1338  |                    \gen_counters[0].i_in_flight_cnt                                                           |delta_counter__37                                 |      5|
|1339  |                    \gen_counters[2].i_in_flight_cnt                                                           |delta_counter__39                                 |      5|
|1340  |                    \gen_counters[4].i_in_flight_cnt                                                           |delta_counter__41                                 |      5|
|1341  |                    \gen_counters[6].i_in_flight_cnt                                                           |delta_counter__43                                 |      5|
|1342  |                    \gen_counters[8].i_in_flight_cnt                                                           |delta_counter__45                                 |      5|
|1343  |                    \gen_counters[10].i_in_flight_cnt                                                          |delta_counter__47                                 |      5|
|1344  |                    \gen_counters[12].i_in_flight_cnt                                                          |delta_counter__49                                 |      5|
|1345  |                    \gen_counters[14].i_in_flight_cnt                                                          |delta_counter__51                                 |      5|
|1346  |                    \gen_counters[16].i_in_flight_cnt                                                          |delta_counter__53                                 |      5|
|1347  |                    \gen_counters[18].i_in_flight_cnt                                                          |delta_counter__55                                 |      5|
|1348  |                    \gen_counters[20].i_in_flight_cnt                                                          |delta_counter__57                                 |      5|
|1349  |                    \gen_counters[22].i_in_flight_cnt                                                          |delta_counter__59                                 |      5|
|1350  |                    \gen_counters[24].i_in_flight_cnt                                                          |delta_counter__61                                 |      5|
|1351  |                    \gen_counters[26].i_in_flight_cnt                                                          |delta_counter__63                                 |      5|
|1352  |                    \gen_counters[28].i_in_flight_cnt                                                          |delta_counter__65                                 |      5|
|1353  |                    \gen_counters[30].i_in_flight_cnt                                                          |delta_counter__67                                 |      5|
|1354  |                  \gen_demux.i_w_fifo                                                                          |fifo_v3__parameterized9                           |      8|
|1355  |                  \gen_demux.i_b_mux                                                                           |rr_arb_tree__parameterized7__1                    |     19|
|1356  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized7__5                            |      1|
|1357  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized7__6                            |      1|
|1358  |                  \gen_demux.i_r_mux                                                                           |rr_arb_tree__parameterized8                       |     53|
|1359  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized7__3                            |      1|
|1360  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized7__4                            |      1|
|1361  |                i_err_slv                                                                                      |axi_err_slv__parameterized0                       |     50|
|1362  |                  i_b_fifo                                                                                     |fifo_v3__parameterized11__1                       |      7|
|1363  |                  i_r_fifo                                                                                     |fifo_v3__parameterized12__1                       |      7|
|1364  |                  i_r_counter                                                                                  |counter__127                                      |     26|
|1365  |                    i_counter                                                                                  |delta_counter__parameterized0__10                 |     26|
|1366  |                i_axi_burst_splitter_aw_chan                                                                   |axi_burst_splitter_ax_chan                        |    107|
|1367  |                  i_axi_burst_splitter_counters                                                                |axi_burst_splitter_counters                       |     70|
|1368  |                    i_lzc                                                                                      |lzc__parameterized8__2                            |      1|
|1369  |                    i_idq                                                                                      |id_queue                                          |     19|
|1370  |                    \gen_cnt[0].i_cnt                                                                          |counter__parameterized0                           |     29|
|1371  |                      i_counter                                                                                |delta_counter__parameterized1                     |     29|
|1372  |                i_axi_burst_splitter_ar_chan                                                                   |axi_burst_splitter_ax_chan__parameterized0        |    107|
|1373  |                  i_axi_burst_splitter_counters                                                                |axi_burst_splitter_counters__1                    |     69|
|1374  |                    i_lzc                                                                                      |lzc__parameterized8__1                            |      1|
|1375  |                    i_idq                                                                                      |id_queue__1                                       |     23|
|1376  |                    \gen_cnt[0].i_cnt                                                                          |counter__parameterized0__1                        |     29|
|1377  |                      i_counter                                                                                |delta_counter__parameterized1__1                  |     29|
|1378  |              i_axi_to_axi_lite_id_reflect                                                                     |axi_to_axi_lite_id_reflect                        |     44|
|1379  |                i_aw_id_fifo                                                                                   |fifo_v3__parameterized10__1                       |     15|
|1380  |                i_ar_id_fifo                                                                                   |fifo_v3__parameterized10__2                       |     17|
|1381  |          i_axi_lite_to_apb                                                                                    |axi_lite_to_apb_intf                              |    463|
|1382  |            i_axi_lite_to_apb                                                                                  |axi_lite_to_apb                                   |    463|
|1383  |              \gen_req_ft_reg.i_req_ft_reg                                                                     |fall_through_register                             |    143|
|1384  |                i_fifo                                                                                         |fifo_v2__parameterized4                           |    139|
|1385  |                  i_fifo_v3                                                                                    |fifo_v3__parameterized13                          |    139|
|1386  |              \gen_resp_ft_reg.i_write_resp_ft_reg                                                             |fall_through_register__parameterized0             |     12|
|1387  |                i_fifo                                                                                         |fifo_v2__parameterized5                           |      8|
|1388  |                  i_fifo_v3                                                                                    |fifo_v3__parameterized14                          |      8|
|1389  |              \gen_resp_ft_reg.i_read_resp_ft_reg                                                              |fall_through_register__parameterized1             |     77|
|1390  |                i_fifo                                                                                         |fifo_v2__parameterized6                           |     73|
|1391  |                  i_fifo_v3                                                                                    |fifo_v3__parameterized15                          |     73|
|1392  |              i_req_arb                                                                                        |rr_arb_tree__parameterized9                       |     80|
|1393  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                               |lzc__parameterized7__1                            |      1|
|1394  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                               |lzc__parameterized7__2                            |      1|
|1395  |              i_apb_decode                                                                                     |addr_decode__parameterized3                       |     43|
|1396  |        i_dm_top                                                                                               |dm_top                                            |   8143|
|1397  |          i_dm_csrs                                                                                            |dm_csrs                                           |   5193|
|1398  |            i_fifo                                                                                             |fifo_v2__parameterized7                           |    110|
|1399  |              i_fifo_v3                                                                                        |fifo_v3__parameterized16                          |    110|
|1400  |          i_dm_sba                                                                                             |dm_sba                                            |     54|
|1401  |          i_dm_mem                                                                                             |dm_mem                                            |   2896|
|1402  |            \gen_rom_snd_scratch.i_debug_rom                                                                   |debug_rom                                         |     59|
|1403  |        axi_slave_cdc_i                                                                                        |axi_cdc_dst                                       |   1865|
|1404  |          i_cdc_fifo_gray_dst_aw                                                                               |cdc_fifo_gray_dst__1                              |    333|
|1405  |            i_rptr_g2b                                                                                         |gray_to_binary__37                                |      3|
|1406  |            i_rptr_b2g                                                                                         |binary_to_gray__19                                |      3|
|1407  |            i_wptr_g2b                                                                                         |gray_to_binary__38                                |      3|
|1408  |            i_spill_register                                                                                   |spill_register__1                                 |    156|
|1409  |              spill_register_flushable_i                                                                       |spill_register_flushable__1                       |    156|
|1410  |            \gen_sync[0].i_sync                                                                                |sync__145                                         |      3|
|1411  |            \gen_sync[1].i_sync                                                                                |sync__146                                         |      3|
|1412  |            \gen_sync[2].i_sync                                                                                |sync__147                                         |      3|
|1413  |            \gen_sync[3].i_sync                                                                                |sync__148                                         |      3|
|1414  |          i_cdc_fifo_gray_dst_w                                                                                |cdc_fifo_gray_dst__parameterized0                 |    480|
|1415  |            i_rptr_g2b                                                                                         |gray_to_binary__35                                |      3|
|1416  |            i_rptr_b2g                                                                                         |binary_to_gray__18                                |      3|
|1417  |            i_wptr_g2b                                                                                         |gray_to_binary__36                                |      3|
|1418  |            i_spill_register                                                                                   |spill_register__parameterized0                    |    228|
|1419  |              spill_register_flushable_i                                                                       |spill_register_flushable__parameterized0          |    228|
|1420  |            \gen_sync[0].i_sync                                                                                |sync__141                                         |      3|
|1421  |            \gen_sync[1].i_sync                                                                                |sync__142                                         |      3|
|1422  |            \gen_sync[2].i_sync                                                                                |sync__143                                         |      3|
|1423  |            \gen_sync[3].i_sync                                                                                |sync__144                                         |      3|
|1424  |          i_cdc_fifo_gray_src_b                                                                                |cdc_fifo_gray_src                                 |     98|
|1425  |            i_rptr_g2b                                                                                         |gray_to_binary__33                                |      3|
|1426  |            i_wptr_g2b                                                                                         |gray_to_binary__34                                |      3|
|1427  |            i_wptr_b2g                                                                                         |binary_to_gray__17                                |      3|
|1428  |            \gen_sync[0].i_sync                                                                                |sync__137                                         |      3|
|1429  |            \gen_sync[1].i_sync                                                                                |sync__138                                         |      3|
|1430  |            \gen_sync[2].i_sync                                                                                |sync__139                                         |      3|
|1431  |            \gen_sync[3].i_sync                                                                                |sync__140                                         |      3|
|1432  |          i_cdc_fifo_gray_dst_ar                                                                               |cdc_fifo_gray_dst__parameterized1                 |    336|
|1433  |            i_rptr_g2b                                                                                         |gray_to_binary__31                                |      3|
|1434  |            i_rptr_b2g                                                                                         |binary_to_gray__16                                |      3|
|1435  |            i_wptr_g2b                                                                                         |gray_to_binary__32                                |      3|
|1436  |            i_spill_register                                                                                   |spill_register__parameterized1                    |    156|
|1437  |              spill_register_flushable_i                                                                       |spill_register_flushable__parameterized1          |    156|
|1438  |            \gen_sync[0].i_sync                                                                                |sync__133                                         |      3|
|1439  |            \gen_sync[1].i_sync                                                                                |sync__134                                         |      3|
|1440  |            \gen_sync[2].i_sync                                                                                |sync__135                                         |      3|
|1441  |            \gen_sync[3].i_sync                                                                                |sync__136                                         |      3|
|1442  |          i_cdc_fifo_gray_src_r                                                                                |cdc_fifo_gray_src__parameterized0__1              |    618|
|1443  |            i_rptr_g2b                                                                                         |gray_to_binary__29                                |      3|
|1444  |            i_wptr_g2b                                                                                         |gray_to_binary__30                                |      3|
|1445  |            i_wptr_b2g                                                                                         |binary_to_gray__15                                |      3|
|1446  |            \gen_sync[0].i_sync                                                                                |sync__129                                         |      3|
|1447  |            \gen_sync[1].i_sync                                                                                |sync__130                                         |      3|
|1448  |            \gen_sync[2].i_sync                                                                                |sync__131                                         |      3|
|1449  |            \gen_sync[3].i_sync                                                                                |sync__132                                         |      3|
|1450  |        axi_master_cdc_i                                                                                       |axi_cdc_src                                       |   1340|
|1451  |          i_cdc_fifo_gray_src_aw                                                                               |cdc_fifo_gray_src__parameterized1                 |    330|
|1452  |            i_rptr_g2b                                                                                         |gray_to_binary__27                                |      3|
|1453  |            i_wptr_g2b                                                                                         |gray_to_binary__28                                |      3|
|1454  |            i_wptr_b2g                                                                                         |binary_to_gray__14                                |      3|
|1455  |            \gen_sync[0].i_sync                                                                                |sync__125                                         |      3|
|1456  |            \gen_sync[1].i_sync                                                                                |sync__126                                         |      3|
|1457  |            \gen_sync[2].i_sync                                                                                |sync__127                                         |      3|
|1458  |            \gen_sync[3].i_sync                                                                                |sync__128                                         |      3|
|1459  |          i_cdc_fifo_gray_src_w                                                                                |cdc_fifo_gray_src__parameterized2                 |    330|
|1460  |            i_rptr_g2b                                                                                         |gray_to_binary__25                                |      3|
|1461  |            i_wptr_g2b                                                                                         |gray_to_binary__26                                |      3|
|1462  |            i_wptr_b2g                                                                                         |binary_to_gray__13                                |      3|
|1463  |            \gen_sync[0].i_sync                                                                                |sync__121                                         |      3|
|1464  |            \gen_sync[1].i_sync                                                                                |sync__122                                         |      3|
|1465  |            \gen_sync[2].i_sync                                                                                |sync__123                                         |      3|
|1466  |            \gen_sync[3].i_sync                                                                                |sync__124                                         |      3|
|1467  |          i_cdc_fifo_gray_dst_b                                                                                |cdc_fifo_gray_dst__parameterized2                 |     72|
|1468  |            i_rptr_g2b                                                                                         |gray_to_binary__23                                |      3|
|1469  |            i_rptr_b2g                                                                                         |binary_to_gray__12                                |      3|
|1470  |            i_wptr_g2b                                                                                         |gray_to_binary__24                                |      3|
|1471  |            i_spill_register                                                                                   |spill_register__parameterized2                    |     24|
|1472  |              spill_register_flushable_i                                                                       |spill_register_flushable__parameterized2          |     24|
|1473  |            \gen_sync[0].i_sync                                                                                |sync__117                                         |      3|
|1474  |            \gen_sync[1].i_sync                                                                                |sync__118                                         |      3|
|1475  |            \gen_sync[2].i_sync                                                                                |sync__119                                         |      3|
|1476  |            \gen_sync[3].i_sync                                                                                |sync__120                                         |      3|
|1477  |          i_cdc_fifo_gray_src_ar                                                                               |cdc_fifo_gray_src__parameterized3                 |    338|
|1478  |            i_rptr_g2b                                                                                         |gray_to_binary__21                                |      3|
|1479  |            i_wptr_g2b                                                                                         |gray_to_binary__22                                |      3|
|1480  |            i_wptr_b2g                                                                                         |binary_to_gray__11                                |      3|
|1481  |            \gen_sync[0].i_sync                                                                                |sync__113                                         |      3|
|1482  |            \gen_sync[1].i_sync                                                                                |sync__114                                         |      3|
|1483  |            \gen_sync[2].i_sync                                                                                |sync__115                                         |      3|
|1484  |            \gen_sync[3].i_sync                                                                                |sync__116                                         |      3|
|1485  |          i_cdc_fifo_gray_dst_r                                                                                |cdc_fifo_gray_dst__parameterized3                 |    270|
|1486  |            i_rptr_g2b                                                                                         |gray_to_binary__19                                |      3|
|1487  |            i_rptr_b2g                                                                                         |binary_to_gray__10                                |      3|
|1488  |            i_wptr_g2b                                                                                         |gray_to_binary__20                                |      3|
|1489  |            i_spill_register                                                                                   |spill_register__parameterized3                    |    123|
|1490  |              spill_register_flushable_i                                                                       |spill_register_flushable__parameterized3          |    123|
|1491  |            \gen_sync[0].i_sync                                                                                |sync__109                                         |      3|
|1492  |            \gen_sync[1].i_sync                                                                                |sync__110                                         |      3|
|1493  |            \gen_sync[2].i_sync                                                                                |sync__111                                         |      3|
|1494  |            \gen_sync[3].i_sync                                                                                |sync__112                                         |      3|
|1495  |        l2_ram_i                                                                                               |l2_ram_multi_bank                                 |    658|
|1496  |          bank_sram_pri0_i                                                                                     |tc_sram__parameterized0__1                        |     54|
|1497  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized0__1               |     49|
|1498  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized0__1                |     49|
|1499  |          bank_sram_pri1_i                                                                                     |tc_sram__parameterized0                           |     54|
|1500  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized0                  |     49|
|1501  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized0                   |     49|
|1502  |          \CUTS[0].bank_i                                                                                      |tc_sram__1                                        |    132|
|1503  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__1                               |    127|
|1504  |              xpm_memory_base_inst                                                                             |xpm_memory_base__1                                |    127|
|1505  |          \CUTS[1].bank_i                                                                                      |tc_sram__2                                        |    132|
|1506  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__2                               |    127|
|1507  |              xpm_memory_base_inst                                                                             |xpm_memory_base__2                                |    127|
|1508  |          \CUTS[2].bank_i                                                                                      |tc_sram__3                                        |    132|
|1509  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__3                               |    127|
|1510  |              xpm_memory_base_inst                                                                             |xpm_memory_base__3                                |    127|
|1511  |          \CUTS[3].bank_i                                                                                      |tc_sram                                           |    132|
|1512  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram                                  |    127|
|1513  |              xpm_memory_base_inst                                                                             |xpm_memory_base                                   |    127|
|1514  |        i_event_cdc_src                                                                                        |cdc_fifo_gray_src__parameterized8                 |    106|
|1515  |          i_rptr_g2b                                                                                           |gray_to_binary__17                                |      3|
|1516  |          i_wptr_g2b                                                                                           |gray_to_binary__18                                |      3|
|1517  |          i_wptr_b2g                                                                                           |binary_to_gray__9                                 |      3|
|1518  |          \gen_sync[0].i_sync                                                                                  |sync__105                                         |      3|
|1519  |          \gen_sync[1].i_sync                                                                                  |sync__106                                         |      3|
|1520  |          \gen_sync[2].i_sync                                                                                  |sync__107                                         |      3|
|1521  |          \gen_sync[3].i_sync                                                                                  |sync__108                                         |      3|
|1522  |        ep_dma_pe_evt_i                                                                                        |edge_propagator_rx__1                             |      6|
|1523  |          i_sync_clkb                                                                                          |pulp_sync_wedge__26                               |      6|
|1524  |            i_pulp_sync                                                                                        |pulp_sync__26                                     |      3|
|1525  |        i_clk_rst_gen                                                                                          |soc_clk_rst_gen                                   |      5|
|1526  |          i_fpga_clk_gen                                                                                       |fpga_clk_gen                                      |      5|
|1527  |        i_dmi_jtag                                                                                             |dmi_jtag                                          |    547|
|1528  |          i_dmi_jtag_tap                                                                                       |dmi_jtag_tap                                      |    197|
|1529  |            i_tck_inv                                                                                          |cluster_clock_inverter                            |      1|
|1530  |              i_tc_clk_inverter                                                                                |tc_clk_inverter                                   |      1|
|1531  |            i_dft_tck_mux                                                                                      |pulp_clock_mux2                                   |      1|
|1532  |              i_tc_clk_mux2                                                                                    |tc_clk_mux2                                       |      1|
|1533  |          i_dmi_cdc                                                                                            |dmi_cdc                                           |    180|
|1534  |            i_cdc_req                                                                                          |cdc_2phase                                        |     97|
|1535  |              i_src                                                                                            |cdc_2phase_src                                    |     48|
|1536  |              i_dst                                                                                            |cdc_2phase_dst                                    |     49|
|1537  |            i_cdc_resp                                                                                         |cdc_2phase__parameterized0                        |     83|
|1538  |              i_src                                                                                            |cdc_2phase_src__parameterized0                    |     41|
|1539  |              i_dst                                                                                            |cdc_2phase_dst__parameterized0                    |     42|
|1540  |        jtag_tap_top_i                                                                                         |jtag_tap_top                                      |    208|
|1541  |          tap_top_i                                                                                            |tap_top                                           |    146|
|1542  |          confreg                                                                                              |jtagreg                                           |     45|
|1543  |            reg_bit_last                                                                                       |bscell__1                                         |      5|
|1544  |            reg_bit0                                                                                           |bscell__2                                         |      5|
|1545  |            \genblk1[1].reg_bit_mid                                                                            |bscell__3                                         |      5|
|1546  |            \genblk1[2].reg_bit_mid                                                                            |bscell__4                                         |      5|
|1547  |            \genblk1[3].reg_bit_mid                                                                            |bscell__5                                         |      5|
|1548  |            \genblk1[4].reg_bit_mid                                                                            |bscell__6                                         |      5|
|1549  |            \genblk1[5].reg_bit_mid                                                                            |bscell__7                                         |      5|
|1550  |            \genblk1[6].reg_bit_mid                                                                            |bscell__8                                         |      5|
|1551  |            \genblk1[7].reg_bit_mid                                                                            |bscell                                            |      5|
|1552  |        i_lint_jtag                                                                                            |lint_jtag_wrap                                    |    659|
|1553  |          dbg_module_i                                                                                         |adbg_lintonly_top                                 |    659|
|1554  |            i_dbg_lint                                                                                         |adbg_lint_module                                  |    596|
|1555  |              lint_biu_i                                                                                       |adbg_lint_biu                                     |    201|
|1556  |              lint_crc_i                                                                                       |adbg_crc32                                        |     66|
|1557  |        jtag_lint_arbiter_i                                                                                    |tcdm_arbiter_2x1                                  |     83|
|1558  |        apb2per_newdebug_i                                                                                     |apb2per                                           |      6|
|1559  |    cluster_domain_i                                                                                           |cluster_domain                                    | 248440|
|1560  |      cluster_i                                                                                                |pulp_cluster                                      | 248440|
|1561  |        cluster_bus_wrap_i                                                                                     |cluster_bus_wrap                                  |   7000|
|1562  |          i_xbar                                                                                               |axi_xbar_intf__parameterized0                     |   7000|
|1563  |            i_xbar                                                                                             |axi_xbar__parameterized0                          |   7000|
|1564  |              \gen_slv_port_demux[0].i_axi_aw_decode                                                           |addr_decode__10                                   |    154|
|1565  |              \gen_slv_port_demux[0].i_axi_ar_decode                                                           |addr_decode__11                                   |    154|
|1566  |              \gen_slv_port_demux[0].i_axi_demux                                                               |axi_demux__parameterized1__1                      |   1176|
|1567  |                \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                   |axi_demux_id_counters__parameterized1__3          |    457|
|1568  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__parameterized2__127                |      9|
|1569  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__parameterized2__126                |      9|
|1570  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__parameterized2__125                |      9|
|1571  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__parameterized2__124                |      9|
|1572  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__parameterized2__123                |      9|
|1573  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__parameterized2__122                |      9|
|1574  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__parameterized2__121                |      9|
|1575  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__parameterized2__120                |      9|
|1576  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__parameterized2__119                |      9|
|1577  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__parameterized2__118                |      9|
|1578  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__parameterized2__117                |      9|
|1579  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__parameterized2__116                |      9|
|1580  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__parameterized2__115                |      9|
|1581  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__parameterized2__114                |      9|
|1582  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__parameterized2__113                |      9|
|1583  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__parameterized2__112                |      9|
|1584  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__parameterized2__111                |      9|
|1585  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__parameterized2__110                |      9|
|1586  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__parameterized2__109                |      9|
|1587  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__parameterized2__108                |      9|
|1588  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__parameterized2__107                |      9|
|1589  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__parameterized2__106                |      9|
|1590  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__parameterized2__105                |      9|
|1591  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__parameterized2__104                |      9|
|1592  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__parameterized2__103                |      9|
|1593  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__parameterized2__102                |      9|
|1594  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__parameterized2__101                |      9|
|1595  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__parameterized2__100                |      9|
|1596  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__parameterized2__99                 |      9|
|1597  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__parameterized2__98                 |      9|
|1598  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__parameterized2__97                 |      9|
|1599  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter__parameterized2__96                 |      9|
|1600  |                \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                   |axi_demux_id_counters__parameterized1__2          |    445|
|1601  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__parameterized2__95                 |      9|
|1602  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__parameterized2__94                 |      9|
|1603  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__parameterized2__93                 |      9|
|1604  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__parameterized2__92                 |      9|
|1605  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__parameterized2__91                 |      9|
|1606  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__parameterized2__90                 |      9|
|1607  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__parameterized2__89                 |      9|
|1608  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__parameterized2__88                 |      9|
|1609  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__parameterized2__87                 |      9|
|1610  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__parameterized2__86                 |      9|
|1611  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__parameterized2__85                 |      9|
|1612  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__parameterized2__84                 |      9|
|1613  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__parameterized2__83                 |      9|
|1614  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__parameterized2__82                 |      9|
|1615  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__parameterized2__81                 |      9|
|1616  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__parameterized2__80                 |      9|
|1617  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__parameterized2__79                 |      9|
|1618  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__parameterized2__78                 |      9|
|1619  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__parameterized2__77                 |      9|
|1620  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__parameterized2__76                 |      9|
|1621  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__parameterized2__75                 |      9|
|1622  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__parameterized2__74                 |      9|
|1623  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__parameterized2__73                 |      9|
|1624  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__parameterized2__72                 |      9|
|1625  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__parameterized2__71                 |      9|
|1626  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__parameterized2__70                 |      9|
|1627  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__parameterized2__69                 |      9|
|1628  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__parameterized2__68                 |      9|
|1629  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__parameterized2__67                 |      9|
|1630  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__parameterized2__66                 |      9|
|1631  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__parameterized2__65                 |      9|
|1632  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter__parameterized2__64                 |      9|
|1633  |                \gen_demux.i_w_fifo                                                                            |fifo_v3__parameterized17__1                       |     56|
|1634  |                \gen_demux.i_b_mux                                                                             |rr_arb_tree__parameterized10__1                   |     44|
|1635  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__23                           |      3|
|1636  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__22                           |      2|
|1637  |                \gen_demux.i_r_mux                                                                             |rr_arb_tree__parameterized11__1                   |    144|
|1638  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__21                           |      3|
|1639  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__20                           |      2|
|1640  |              \gen_slv_port_demux[0].i_axi_err_slv                                                             |axi_err_slv__parameterized1__1                    |    246|
|1641  |                i_atop_filter                                                                                  |axi_atop_filter__parameterized1__1                |     86|
|1642  |                  r_resp_cmd                                                                                   |stream_register__11                               |      9|
|1643  |                    i_fifo                                                                                     |fifo_v2__parameterized3__11                       |      7|
|1644  |                      i_fifo_v3                                                                                |fifo_v3__parameterized4__11                       |      7|
|1645  |                i_w_fifo                                                                                       |fifo_v3__parameterized18__1                       |     48|
|1646  |                i_b_fifo                                                                                       |fifo_v3__parameterized11__2                       |     26|
|1647  |                i_r_fifo                                                                                       |fifo_v3__parameterized19__1                       |     44|
|1648  |                i_r_counter                                                                                    |counter__163                                      |     26|
|1649  |                  i_counter                                                                                    |delta_counter__parameterized0__11                 |     26|
|1650  |              \gen_slv_port_demux[1].i_axi_ar_decode                                                           |addr_decode__13                                   |    138|
|1651  |              \gen_slv_port_demux[1].i_axi_demux                                                               |axi_demux__parameterized1__2                      |    557|
|1652  |                \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                   |axi_demux_id_counters__parameterized1__4          |    403|
|1653  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__parameterized2__159                |      9|
|1654  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__parameterized2__158                |      9|
|1655  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__parameterized2__157                |      9|
|1656  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__parameterized2__156                |      9|
|1657  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__parameterized2__155                |      9|
|1658  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__parameterized2__154                |      9|
|1659  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__parameterized2__153                |      9|
|1660  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__parameterized2__152                |      9|
|1661  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__parameterized2__151                |      9|
|1662  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__parameterized2__150                |      9|
|1663  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__parameterized2__149                |      9|
|1664  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__parameterized2__148                |      9|
|1665  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__parameterized2__147                |      9|
|1666  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__parameterized2__146                |      9|
|1667  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__parameterized2__145                |      9|
|1668  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__parameterized2__144                |      9|
|1669  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__parameterized2__143                |      9|
|1670  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__parameterized2__142                |      9|
|1671  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__parameterized2__141                |      9|
|1672  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__parameterized2__140                |      9|
|1673  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__parameterized2__139                |      9|
|1674  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__parameterized2__138                |      9|
|1675  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__parameterized2__137                |      9|
|1676  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__parameterized2__136                |      9|
|1677  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__parameterized2__135                |      9|
|1678  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__parameterized2__134                |      9|
|1679  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__parameterized2__133                |      9|
|1680  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__parameterized2__132                |      9|
|1681  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__parameterized2__131                |      9|
|1682  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__parameterized2__130                |      9|
|1683  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__parameterized2__129                |      9|
|1684  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter__parameterized2__128                |      9|
|1685  |                \gen_demux.i_r_mux                                                                             |rr_arb_tree__parameterized11__2                   |    143|
|1686  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__25                           |      3|
|1687  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__24                           |      2|
|1688  |              \gen_slv_port_demux[1].i_axi_err_slv                                                             |axi_err_slv__parameterized1__2                    |    128|
|1689  |                i_atop_filter                                                                                  |axi_atop_filter__parameterized1__2                |     48|
|1690  |                  r_resp_cmd                                                                                   |stream_register__12                               |      9|
|1691  |                    i_fifo                                                                                     |fifo_v2__parameterized3__12                       |      7|
|1692  |                      i_fifo_v3                                                                                |fifo_v3__parameterized4__12                       |      7|
|1693  |                i_r_fifo                                                                                       |fifo_v3__parameterized19__2                       |     44|
|1694  |                i_r_counter                                                                                    |counter__164                                      |     26|
|1695  |                  i_counter                                                                                    |delta_counter__parameterized0__12                 |     26|
|1696  |              \gen_slv_port_demux[2].i_axi_aw_decode                                                           |addr_decode__14                                   |    154|
|1697  |              \gen_slv_port_demux[2].i_axi_ar_decode                                                           |addr_decode__15                                   |    154|
|1698  |              \gen_slv_port_demux[2].i_axi_demux                                                               |axi_demux__parameterized1__3                      |   1075|
|1699  |                \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                   |axi_demux_id_counters__parameterized1__7          |    404|
|1700  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__parameterized2__255                |      9|
|1701  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__parameterized2__254                |      9|
|1702  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__parameterized2__253                |      9|
|1703  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__parameterized2__252                |      9|
|1704  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__parameterized2__251                |      9|
|1705  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__parameterized2__250                |      9|
|1706  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__parameterized2__249                |      9|
|1707  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__parameterized2__248                |      9|
|1708  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__parameterized2__247                |      9|
|1709  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__parameterized2__246                |      9|
|1710  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__parameterized2__245                |      9|
|1711  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__parameterized2__244                |      9|
|1712  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__parameterized2__243                |      9|
|1713  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__parameterized2__242                |      9|
|1714  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__parameterized2__241                |      9|
|1715  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__parameterized2__240                |      9|
|1716  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__parameterized2__239                |      9|
|1717  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__parameterized2__238                |      9|
|1718  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__parameterized2__237                |      9|
|1719  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__parameterized2__236                |      9|
|1720  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__parameterized2__235                |      9|
|1721  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__parameterized2__234                |      9|
|1722  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__parameterized2__233                |      9|
|1723  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__parameterized2__232                |      9|
|1724  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__parameterized2__231                |      9|
|1725  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__parameterized2__230                |      9|
|1726  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__parameterized2__229                |      9|
|1727  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__parameterized2__228                |      9|
|1728  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__parameterized2__227                |      9|
|1729  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__parameterized2__226                |      9|
|1730  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__parameterized2__225                |      9|
|1731  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter__parameterized2__224                |      9|
|1732  |                \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                   |axi_demux_id_counters__parameterized1__6          |    399|
|1733  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__parameterized2__223                |      9|
|1734  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__parameterized2__222                |      9|
|1735  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__parameterized2__221                |      9|
|1736  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__parameterized2__220                |      9|
|1737  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__parameterized2__219                |      9|
|1738  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__parameterized2__218                |      9|
|1739  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__parameterized2__217                |      9|
|1740  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__parameterized2__216                |      9|
|1741  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__parameterized2__215                |      9|
|1742  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__parameterized2__214                |      9|
|1743  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__parameterized2__213                |      9|
|1744  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__parameterized2__212                |      9|
|1745  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__parameterized2__211                |      9|
|1746  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__parameterized2__210                |      9|
|1747  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__parameterized2__209                |      9|
|1748  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__parameterized2__208                |      9|
|1749  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__parameterized2__207                |      9|
|1750  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__parameterized2__206                |      9|
|1751  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__parameterized2__205                |      9|
|1752  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__parameterized2__204                |      9|
|1753  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__parameterized2__203                |      9|
|1754  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__parameterized2__202                |      9|
|1755  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__parameterized2__201                |      9|
|1756  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__parameterized2__200                |      9|
|1757  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__parameterized2__199                |      9|
|1758  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__parameterized2__198                |      9|
|1759  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__parameterized2__197                |      9|
|1760  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__parameterized2__196                |      9|
|1761  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__parameterized2__195                |      9|
|1762  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__parameterized2__194                |      9|
|1763  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__parameterized2__193                |      9|
|1764  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter__parameterized2__192                |      9|
|1765  |                \gen_demux.i_w_fifo                                                                            |fifo_v3__parameterized17__3                       |     56|
|1766  |                \gen_demux.i_b_mux                                                                             |rr_arb_tree__parameterized10__3                   |     43|
|1767  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__31                           |      3|
|1768  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__30                           |      2|
|1769  |                \gen_demux.i_r_mux                                                                             |rr_arb_tree__parameterized11__3                   |    143|
|1770  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__29                           |      3|
|1771  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__28                           |      2|
|1772  |              \gen_slv_port_demux[2].i_axi_err_slv                                                             |axi_err_slv__parameterized1__3                    |    270|
|1773  |                i_atop_filter                                                                                  |axi_atop_filter__parameterized1__3                |     84|
|1774  |                  r_resp_cmd                                                                                   |stream_register__13                               |      9|
|1775  |                    i_fifo                                                                                     |fifo_v2__parameterized3__13                       |      7|
|1776  |                      i_fifo_v3                                                                                |fifo_v3__parameterized4__13                       |      7|
|1777  |                i_w_fifo                                                                                       |fifo_v3__parameterized18__3                       |     42|
|1778  |                i_b_fifo                                                                                       |fifo_v3__parameterized11__4                       |     23|
|1779  |                i_r_fifo                                                                                       |fifo_v3__parameterized19__3                       |     79|
|1780  |                i_r_counter                                                                                    |counter__165                                      |     26|
|1781  |                  i_counter                                                                                    |delta_counter__parameterized0__13                 |     26|
|1782  |              \gen_slv_port_demux[3].i_axi_aw_decode                                                           |addr_decode__16                                   |    154|
|1783  |              \gen_slv_port_demux[3].i_axi_ar_decode                                                           |addr_decode                                       |    154|
|1784  |              \gen_slv_port_demux[3].i_axi_demux                                                               |axi_demux__parameterized1                         |   1135|
|1785  |                \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                   |axi_demux_id_counters__parameterized1__1          |    405|
|1786  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__parameterized2__63                 |      9|
|1787  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__parameterized2__62                 |      9|
|1788  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__parameterized2__61                 |      9|
|1789  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__parameterized2__60                 |      9|
|1790  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__parameterized2__59                 |      9|
|1791  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__parameterized2__58                 |      9|
|1792  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__parameterized2__57                 |      9|
|1793  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__parameterized2__56                 |      9|
|1794  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__parameterized2__55                 |      9|
|1795  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__parameterized2__54                 |      9|
|1796  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__parameterized2__53                 |      9|
|1797  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__parameterized2__52                 |      9|
|1798  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__parameterized2__51                 |      9|
|1799  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__parameterized2__50                 |      9|
|1800  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__parameterized2__49                 |      9|
|1801  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__parameterized2__48                 |      9|
|1802  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__parameterized2__47                 |      9|
|1803  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__parameterized2__46                 |      9|
|1804  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__parameterized2__45                 |      9|
|1805  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__parameterized2__44                 |      9|
|1806  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__parameterized2__43                 |      9|
|1807  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__parameterized2__42                 |      9|
|1808  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__parameterized2__41                 |      9|
|1809  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__parameterized2__40                 |      9|
|1810  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__parameterized2__39                 |      9|
|1811  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__parameterized2__38                 |      9|
|1812  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__parameterized2__37                 |      9|
|1813  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__parameterized2__36                 |      9|
|1814  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__parameterized2__35                 |      9|
|1815  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__parameterized2__34                 |      9|
|1816  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__parameterized2__33                 |      9|
|1817  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter__parameterized2__32                 |      9|
|1818  |                \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                   |axi_demux_id_counters__parameterized1             |    457|
|1819  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__parameterized2__1                  |      9|
|1820  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__parameterized2__2                  |      9|
|1821  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__parameterized2__3                  |      9|
|1822  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__parameterized2__4                  |      9|
|1823  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__parameterized2__5                  |      9|
|1824  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__parameterized2__6                  |      9|
|1825  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__parameterized2__7                  |      9|
|1826  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__parameterized2__8                  |      9|
|1827  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__parameterized2__9                  |      9|
|1828  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__parameterized2__10                 |      9|
|1829  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__parameterized2__11                 |      9|
|1830  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__parameterized2__12                 |      9|
|1831  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__parameterized2__13                 |      9|
|1832  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__parameterized2__14                 |      9|
|1833  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__parameterized2__15                 |      9|
|1834  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__parameterized2__16                 |      9|
|1835  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__parameterized2__17                 |      9|
|1836  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__parameterized2__18                 |      9|
|1837  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__parameterized2__19                 |      9|
|1838  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__parameterized2__20                 |      9|
|1839  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__parameterized2__21                 |      9|
|1840  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__parameterized2__22                 |      9|
|1841  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__parameterized2__23                 |      9|
|1842  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__parameterized2__24                 |      9|
|1843  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__parameterized2__25                 |      9|
|1844  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__parameterized2__26                 |      9|
|1845  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__parameterized2__27                 |      9|
|1846  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__parameterized2__28                 |      9|
|1847  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__parameterized2__29                 |      9|
|1848  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__parameterized2__30                 |      9|
|1849  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__parameterized2__31                 |      9|
|1850  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter__parameterized2                     |      9|
|1851  |                \gen_demux.i_w_fifo                                                                            |fifo_v3__parameterized17                          |     56|
|1852  |                \gen_demux.i_b_mux                                                                             |rr_arb_tree__parameterized10                      |     43|
|1853  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__11                           |      3|
|1854  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3                               |      2|
|1855  |                \gen_demux.i_r_mux                                                                             |rr_arb_tree__parameterized11                      |    144|
|1856  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__9                            |      3|
|1857  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__10                           |      2|
|1858  |              \gen_slv_port_demux[3].i_axi_err_slv                                                             |axi_err_slv__parameterized1                       |    276|
|1859  |                i_atop_filter                                                                                  |axi_atop_filter__parameterized1                   |     85|
|1860  |                  r_resp_cmd                                                                                   |stream_register__14                               |      9|
|1861  |                    i_fifo                                                                                     |fifo_v2__parameterized3__14                       |      7|
|1862  |                      i_fifo_v3                                                                                |fifo_v3__parameterized4__14                       |      7|
|1863  |                i_w_fifo                                                                                       |fifo_v3__parameterized18                          |     42|
|1864  |                i_b_fifo                                                                                       |fifo_v3__parameterized11__5                       |     23|
|1865  |                i_r_fifo                                                                                       |fifo_v3__parameterized19                          |     84|
|1866  |                i_r_counter                                                                                    |counter__169                                      |     26|
|1867  |                  i_counter                                                                                    |delta_counter__parameterized0__14                 |     26|
|1868  |              \gen_mst_port_mux[0].i_axi_mux                                                                   |axi_mux__parameterized0__1                        |    328|
|1869  |                \gen_mux.i_aw_arbiter                                                                          |rr_arb_tree__parameterized12__1                   |     57|
|1870  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__15                           |      2|
|1871  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__14                           |      2|
|1872  |                \gen_mux.i_w_fifo                                                                              |fifo_v3__parameterized20__1                       |     94|
|1873  |                \gen_mux.i_ar_arbiter                                                                          |rr_arb_tree__parameterized13__1                   |     84|
|1874  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__13                           |      3|
|1875  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__12                           |      2|
|1876  |              \gen_mst_port_mux[1].i_axi_mux                                                                   |axi_mux__parameterized0__2                        |    356|
|1877  |                \gen_mux.i_aw_arbiter                                                                          |rr_arb_tree__parameterized12__2                   |     66|
|1878  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__19                           |      2|
|1879  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__18                           |      2|
|1880  |                \gen_mux.i_w_fifo                                                                              |fifo_v3__parameterized20__2                       |     94|
|1881  |                \gen_mux.i_ar_arbiter                                                                          |rr_arb_tree__parameterized13__2                   |    103|
|1882  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__17                           |      3|
|1883  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__16                           |      2|
|1884  |              \gen_mst_port_mux[2].i_axi_mux                                                                   |axi_mux__parameterized0                           |    377|
|1885  |                \gen_mux.i_aw_arbiter                                                                          |rr_arb_tree__parameterized12                      |     76|
|1886  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__7                            |      2|
|1887  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__8                            |      2|
|1888  |                \gen_mux.i_w_fifo                                                                              |fifo_v3__parameterized20                          |     94|
|1889  |                \gen_mux.i_ar_arbiter                                                                          |rr_arb_tree__parameterized13                      |    114|
|1890  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized3__5                            |      3|
|1891  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized3__6                            |      2|
|1892  |        axi2mem_wrap_i                                                                                         |axi2mem_wrap                                      |   2106|
|1893  |          axi2mem_i                                                                                            |axi2mem                                           |   2106|
|1894  |            wr_channel_i                                                                                       |axi2mem_wr_channel                                |    193|
|1895  |              r_id_buf_i                                                                                       |generic_fifo__parameterized1                      |     83|
|1896  |            rd_channel_i                                                                                       |axi2mem_rd_channel                                |    193|
|1897  |              r_id_buf_i                                                                                       |generic_fifo__parameterized1__1                   |     83|
|1898  |            trans_unit_i                                                                                       |axi2mem_trans_unit                                |    517|
|1899  |              last_buffer_i                                                                                    |generic_fifo__parameterized4                      |     23|
|1900  |              \rd_buffer[0].rd_buffer_i                                                                        |generic_fifo__parameterized2__23                  |    117|
|1901  |              \rd_buffer[1].rd_buffer_i                                                                        |generic_fifo__parameterized2                      |    117|
|1902  |              \wr_buffer[0].wr_buffer_i                                                                        |generic_fifo__parameterized3__3                   |    129|
|1903  |              \wr_buffer[1].wr_buffer_i                                                                        |generic_fifo__parameterized3                      |    129|
|1904  |            tcdm_unit_i                                                                                        |axi2mem_tcdm_unit                                 |    474|
|1905  |              axi2mem_tcdm_synch_wr_i                                                                          |axi2mem_tcdm_synch                                |     38|
|1906  |                \synch[0].synch_i                                                                              |generic_fifo__parameterized8__1                   |     18|
|1907  |                \synch[1].synch_i                                                                              |generic_fifo__parameterized8                      |     18|
|1908  |              \tcdm_rd_queue[0].tcdm_rd_queue_i                                                                |generic_fifo__parameterized5__1                   |     66|
|1909  |              \tcdm_rd_queue[1].tcdm_rd_queue_i                                                                |generic_fifo__parameterized5                      |     66|
|1910  |              \tcdm_wr_queue[0].tcdm_wr_queue_i                                                                |generic_fifo__parameterized6__1                   |     63|
|1911  |              \tcdm_wr_queue[1].tcdm_wr_queue_i                                                                |generic_fifo__parameterized6                      |     66|
|1912  |              \tcdm_if_rd[0].tcdm_rd_if_i                                                                      |axi2mem_tcdm_rd_if__1                             |     95|
|1913  |                tcdm_cmd_queue_i                                                                               |generic_fifo__parameterized7__1                   |     22|
|1914  |              \tcdm_if_rd[1].tcdm_rd_if_i                                                                      |axi2mem_tcdm_rd_if                                |     72|
|1915  |              \tcdm_if_wr[0].tcdm_wr_if_i                                                                      |axi2mem_tcdm_wr_if__1                             |      4|
|1916  |              \tcdm_if_wr[1].tcdm_wr_if_i                                                                      |axi2mem_tcdm_wr_if                                |      4|
|1917  |            aw_buffer_i                                                                                        |axi_aw_buffer__parameterized0__1                  |    105|
|1918  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized3__2               |    105|
|1919  |                i_fifo                                                                                         |fifo__parameterized3__2                           |    101|
|1920  |                  impl                                                                                         |fifo_v2__parameterized8__2                        |    101|
|1921  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized21__2                       |    101|
|1922  |            ar_buffer_i                                                                                        |axi_ar_buffer__parameterized0__1                  |    117|
|1923  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized3__1               |    117|
|1924  |                i_fifo                                                                                         |fifo__parameterized3__1                           |    113|
|1925  |                  impl                                                                                         |fifo_v2__parameterized8__1                        |    113|
|1926  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized21__1                       |    113|
|1927  |            w_buffer_i                                                                                         |axi_w_buffer__parameterized0__1                   |    234|
|1928  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized4__1               |    234|
|1929  |                i_fifo                                                                                         |fifo__parameterized4__1                           |    230|
|1930  |                  impl                                                                                         |fifo_v2__parameterized9__1                        |    230|
|1931  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized22__1                       |    230|
|1932  |            r_buffer_i                                                                                         |axi_r_buffer__parameterized0__1                   |    234|
|1933  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized5__1               |    234|
|1934  |                i_fifo                                                                                         |fifo__parameterized5__1                           |    230|
|1935  |                  impl                                                                                         |fifo_v2__parameterized10__1                       |    230|
|1936  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized23__1                       |    230|
|1937  |            b_buffer_i                                                                                         |axi_b_buffer__parameterized0__1                   |     39|
|1938  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized6__1               |     39|
|1939  |                i_fifo                                                                                         |fifo__parameterized6__1                           |     35|
|1940  |                  impl                                                                                         |fifo_v2__parameterized11__1                       |     35|
|1941  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized24__1                       |     35|
|1942  |        cluster_interconnect_wrap_i                                                                            |cluster_interconnect_wrap                         |  13037|
|1943  |          \hci_gen.i_hci_interconnect                                                                          |hci_interconnect                                  |   9786|
|1944  |            \l1_interconnect_gen.i_log_interconnect                                                            |hci_log_interconnect                              |   9786|
|1945  |              i_tcdm_interconnect                                                                              |tcdm_interconnect                                 |   9786|
|1946  |                \gen_lic.i_xbar                                                                                |xbar__parameterized1                              |   9786|
|1947  |                  \gen_inputs[0].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__1              |    249|
|1948  |                  \gen_inputs[1].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__2              |    249|
|1949  |                  \gen_inputs[2].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__3              |    249|
|1950  |                  \gen_inputs[3].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__4              |    249|
|1951  |                  \gen_inputs[4].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__5              |    249|
|1952  |                  \gen_inputs[5].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__6              |    249|
|1953  |                  \gen_inputs[6].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__7              |    249|
|1954  |                  \gen_inputs[7].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__8              |    249|
|1955  |                  \gen_inputs[8].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__9              |    111|
|1956  |                  \gen_inputs[9].i_addr_dec_resp_mux                                                           |addr_dec_resp_mux__parameterized0__10             |    249|
|1957  |                  \gen_inputs[10].i_addr_dec_resp_mux                                                          |addr_dec_resp_mux__parameterized0__11             |     10|
|1958  |                  \gen_inputs[11].i_addr_dec_resp_mux                                                          |addr_dec_resp_mux__parameterized0__12             |     19|
|1959  |                  \gen_inputs[12].i_addr_dec_resp_mux                                                          |addr_dec_resp_mux__parameterized0__13             |    111|
|1960  |                  \gen_inputs[13].i_addr_dec_resp_mux                                                          |addr_dec_resp_mux__parameterized0__14             |    249|
|1961  |                  \gen_inputs[14].i_addr_dec_resp_mux                                                          |addr_dec_resp_mux__parameterized0__15             |     10|
|1962  |                  \gen_inputs[15].i_addr_dec_resp_mux                                                          |addr_dec_resp_mux__parameterized0                 |     19|
|1963  |                  \gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__1                   |    510|
|1964  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__3                           |     15|
|1965  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__2                           |     12|
|1966  |                  \gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__2                   |    367|
|1967  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__5                           |     10|
|1968  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__4                           |      9|
|1969  |                  \gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__3                   |    510|
|1970  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__7                           |     15|
|1971  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__6                           |     12|
|1972  |                  \gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__4                   |    367|
|1973  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__9                           |     10|
|1974  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__8                           |      9|
|1975  |                  \gen_outputs[4].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__5                   |    510|
|1976  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__11                          |     15|
|1977  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__10                          |     12|
|1978  |                  \gen_outputs[5].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__6                   |    367|
|1979  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__13                          |     10|
|1980  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__12                          |      9|
|1981  |                  \gen_outputs[6].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__7                   |    510|
|1982  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__15                          |     15|
|1983  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__14                          |     12|
|1984  |                  \gen_outputs[7].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__8                   |    367|
|1985  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__17                          |     10|
|1986  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__16                          |      9|
|1987  |                  \gen_outputs[8].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__9                   |    510|
|1988  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__19                          |     15|
|1989  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__18                          |     12|
|1990  |                  \gen_outputs[9].gen_rr_arb_tree.i_rr_arb_tree                                                |rr_arb_tree__parameterized14__10                  |    367|
|1991  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__21                          |     10|
|1992  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__20                          |      9|
|1993  |                  \gen_outputs[10].gen_rr_arb_tree.i_rr_arb_tree                                               |rr_arb_tree__parameterized14__11                  |    510|
|1994  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__23                          |     15|
|1995  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__22                          |     12|
|1996  |                  \gen_outputs[11].gen_rr_arb_tree.i_rr_arb_tree                                               |rr_arb_tree__parameterized14__12                  |    367|
|1997  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__25                          |     10|
|1998  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__24                          |      9|
|1999  |                  \gen_outputs[12].gen_rr_arb_tree.i_rr_arb_tree                                               |rr_arb_tree__parameterized14__13                  |    510|
|2000  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__27                          |     15|
|2001  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__26                          |     12|
|2002  |                  \gen_outputs[13].gen_rr_arb_tree.i_rr_arb_tree                                               |rr_arb_tree__parameterized14__14                  |    367|
|2003  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__29                          |     10|
|2004  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__28                          |      9|
|2005  |                  \gen_outputs[14].gen_rr_arb_tree.i_rr_arb_tree                                               |rr_arb_tree__parameterized14__15                  |    510|
|2006  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__31                          |     15|
|2007  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10__30                          |     12|
|2008  |                  \gen_outputs[15].gen_rr_arb_tree.i_rr_arb_tree                                               |rr_arb_tree__parameterized14                      |    367|
|2009  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                           |lzc__parameterized10__1                           |     10|
|2010  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                           |lzc__parameterized10                              |      9|
|2011  |          xbar_pe_inst                                                                                         |xbar_pe_wrap                                      |   3251|
|2012  |            \gen_pe_xbar_inps[0].i_req_demux                                                                   |stream_demux__1                                   |     11|
|2013  |            \gen_pe_xbar_inps[0].i_ohb                                                                         |onehot_to_bin__parameterized1__1                  |      3|
|2014  |            \gen_pe_xbar_inps[0].i_resp_mux                                                                    |stream_mux__1                                     |     99|
|2015  |            \gen_pe_xbar_inps[1].i_req_demux                                                                   |stream_demux__2                                   |     11|
|2016  |            \gen_pe_xbar_inps[1].i_ohb                                                                         |onehot_to_bin__parameterized1__2                  |      3|
|2017  |            \gen_pe_xbar_inps[1].i_resp_mux                                                                    |stream_mux__2                                     |     99|
|2018  |            \gen_pe_xbar_inps[2].i_req_demux                                                                   |stream_demux__3                                   |     11|
|2019  |            \gen_pe_xbar_inps[2].i_ohb                                                                         |onehot_to_bin__parameterized1__3                  |      3|
|2020  |            \gen_pe_xbar_inps[2].i_resp_mux                                                                    |stream_mux__3                                     |     99|
|2021  |            \gen_pe_xbar_inps[3].i_req_demux                                                                   |stream_demux__4                                   |     11|
|2022  |            \gen_pe_xbar_inps[3].i_ohb                                                                         |onehot_to_bin__parameterized1__4                  |      3|
|2023  |            \gen_pe_xbar_inps[3].i_resp_mux                                                                    |stream_mux__4                                     |     99|
|2024  |            \gen_pe_xbar_inps[4].i_req_demux                                                                   |stream_demux__5                                   |     11|
|2025  |            \gen_pe_xbar_inps[4].i_ohb                                                                         |onehot_to_bin__parameterized1__5                  |      3|
|2026  |            \gen_pe_xbar_inps[4].i_resp_mux                                                                    |stream_mux__5                                     |     99|
|2027  |            \gen_pe_xbar_inps[5].i_req_demux                                                                   |stream_demux__6                                   |     11|
|2028  |            \gen_pe_xbar_inps[5].i_ohb                                                                         |onehot_to_bin__parameterized1__6                  |      3|
|2029  |            \gen_pe_xbar_inps[5].i_resp_mux                                                                    |stream_mux__6                                     |     99|
|2030  |            \gen_pe_xbar_inps[6].i_req_demux                                                                   |stream_demux__7                                   |     11|
|2031  |            \gen_pe_xbar_inps[6].i_ohb                                                                         |onehot_to_bin__parameterized1__7                  |      3|
|2032  |            \gen_pe_xbar_inps[6].i_resp_mux                                                                    |stream_mux__7                                     |     99|
|2033  |            \gen_pe_xbar_inps[7].i_req_demux                                                                   |stream_demux__8                                   |     11|
|2034  |            \gen_pe_xbar_inps[7].i_ohb                                                                         |onehot_to_bin__parameterized1__8                  |      3|
|2035  |            \gen_pe_xbar_inps[7].i_resp_mux                                                                    |stream_mux__8                                     |     99|
|2036  |            \gen_pe_xbar_inps[8].i_req_demux                                                                   |stream_demux                                      |     11|
|2037  |            \gen_pe_xbar_inps[8].i_ohb                                                                         |onehot_to_bin__parameterized1                     |      3|
|2038  |            \gen_pe_xbar_inps[8].i_resp_mux                                                                    |stream_mux                                        |     99|
|2039  |            \gen_pe_xbar_oups[0].i_arb                                                                         |rr_arb_tree__parameterized15__1                   |    261|
|2040  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                                 |lzc__parameterized5__19                           |      7|
|2041  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                                 |lzc__parameterized5__18                           |      7|
|2042  |            \gen_pe_xbar_oups[1].i_arb                                                                         |rr_arb_tree__parameterized15__2                   |    261|
|2043  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                                 |lzc__parameterized5__21                           |      7|
|2044  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                                 |lzc__parameterized5__20                           |      7|
|2045  |            \gen_pe_xbar_oups[2].i_arb                                                                         |rr_arb_tree__parameterized15__3                   |    279|
|2046  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                                 |lzc__parameterized5__23                           |      7|
|2047  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                                 |lzc__parameterized5__22                           |      7|
|2048  |            \gen_pe_xbar_oups[4].i_arb                                                                         |rr_arb_tree__parameterized15__5                   |     62|
|2049  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                                 |lzc__parameterized5__27                           |      7|
|2050  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                                 |lzc__parameterized5__26                           |      7|
|2051  |            \gen_pe_xbar_oups[5].i_arb                                                                         |rr_arb_tree__parameterized15__6                   |    269|
|2052  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                                 |lzc__parameterized5__29                           |      7|
|2053  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                                 |lzc__parameterized5__28                           |      7|
|2054  |            \gen_pe_xbar_oups[6].i_arb                                                                         |rr_arb_tree__parameterized15__7                   |    254|
|2055  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                                 |lzc__parameterized5__31                           |      7|
|2056  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                                 |lzc__parameterized5__30                           |      7|
|2057  |            \gen_pe_xbar_oups[7].i_arb                                                                         |rr_arb_tree__parameterized15__8                   |    254|
|2058  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                                 |lzc__parameterized5__33                           |      7|
|2059  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                                 |lzc__parameterized5__32                           |      7|
|2060  |            \gen_pe_xbar_oups[9].i_arb                                                                         |rr_arb_tree__parameterized15                      |    413|
|2061  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                                 |lzc__parameterized5__17                           |      7|
|2062  |              \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                                 |lzc__parameterized5                               |      7|
|2063  |        dmac_wrap_i                                                                                            |dmac_wrap                                         |  29234|
|2064  |          mchan_i                                                                                              |mchan                                             |  29234|
|2065  |            ctrl_unit_i                                                                                        |ctrl_unit                                         |  24106|
|2066  |              \ctrl_if_bind[6].ctrl_if_i                                                                       |ctrl_if__1                                        |    637|
|2067  |                ctrl_fsm_i                                                                                     |ctrl_fsm__1                                       |    332|
|2068  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__3                   |    117|
|2069  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__1                   |     69|
|2070  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__2                   |    117|
|2071  |              trans_arbiter_i                                                                                  |trans_arbiter_wrap                                |    938|
|2072  |                arbiter_i                                                                                      |mchan_arbiter__parameterized0                     |    938|
|2073  |                  RR_REQ                                                                                       |mchan_rr_flag_req__3                              |     10|
|2074  |                  \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.MCHAN_ARB_FAN_IN_REQ                            |mchan_arb_primitive__parameterized0__1            |     87|
|2075  |                  \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized0__2            |     86|
|2076  |                  \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized0__3            |     83|
|2077  |                  \BINARY_TREE.STAGE[2].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized0__4            |     85|
|2078  |                  \BINARY_TREE.STAGE[2].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized0__5            |     85|
|2079  |                  \BINARY_TREE.STAGE[2].INCR_VERT[2].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized0__6            |     82|
|2080  |                  \BINARY_TREE.STAGE[3].INCR_VERT[0].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized0__8            |     84|
|2081  |                  \BINARY_TREE.STAGE[3].INCR_VERT[1].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized0__9            |     84|
|2082  |                  \BINARY_TREE.STAGE[3].INCR_VERT[2].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized0__10           |     84|
|2083  |                  \BINARY_TREE.STAGE[3].INCR_VERT[3].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized0__11           |     84|
|2084  |                  \BINARY_TREE.STAGE[3].INCR_VERT[4].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized0__12           |     84|
|2085  |              \ctrl_if_bind[7].ctrl_if_i                                                                       |ctrl_if__2                                        |    637|
|2086  |                ctrl_fsm_i                                                                                     |ctrl_fsm__2                                       |    332|
|2087  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__5                   |    117|
|2088  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__2                   |     69|
|2089  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__4                   |    117|
|2090  |              twd_ext_trans_queue_i                                                                            |twd_trans_queue__1                                |   2209|
|2091  |                twd_queue_arbiter_i                                                                            |mchan_arbiter__parameterized1__1                  |     39|
|2092  |                  RR_REQ                                                                                       |mchan_rr_flag_req__2                              |     10|
|2093  |                  \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.MCHAN_ARB_FAN_IN_REQ                            |mchan_arb_primitive__parameterized1__29           |      3|
|2094  |                  \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__28           |      3|
|2095  |                  \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__27           |      1|
|2096  |                  \BINARY_TREE.STAGE[2].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__26           |      3|
|2097  |                  \BINARY_TREE.STAGE[2].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__25           |      3|
|2098  |                  \BINARY_TREE.STAGE[2].INCR_VERT[2].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__24           |      1|
|2099  |                  \BINARY_TREE.STAGE[3].INCR_VERT[0].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__22           |      3|
|2100  |                  \BINARY_TREE.STAGE[3].INCR_VERT[1].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__21           |      3|
|2101  |                  \BINARY_TREE.STAGE[3].INCR_VERT[2].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__20           |      3|
|2102  |                  \BINARY_TREE.STAGE[3].INCR_VERT[3].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__19           |      3|
|2103  |                  \BINARY_TREE.STAGE[3].INCR_VERT[4].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__18           |      3|
|2104  |              twd_tcdm_trans_queue_i                                                                           |twd_trans_queue                                   |   1699|
|2105  |                twd_queue_arbiter_i                                                                            |mchan_arbiter__parameterized1                     |     39|
|2106  |                  RR_REQ                                                                                       |mchan_rr_flag_req__1                              |     10|
|2107  |                  \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.MCHAN_ARB_FAN_IN_REQ                            |mchan_arb_primitive__parameterized1__1            |      3|
|2108  |                  \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__2            |      3|
|2109  |                  \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__3            |      1|
|2110  |                  \BINARY_TREE.STAGE[2].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__4            |      3|
|2111  |                  \BINARY_TREE.STAGE[2].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__5            |      3|
|2112  |                  \BINARY_TREE.STAGE[2].INCR_VERT[2].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__parameterized1__6            |      1|
|2113  |                  \BINARY_TREE.STAGE[3].INCR_VERT[0].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__8            |      3|
|2114  |                  \BINARY_TREE.STAGE[3].INCR_VERT[1].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__9            |      3|
|2115  |                  \BINARY_TREE.STAGE[3].INCR_VERT[2].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__10           |      3|
|2116  |                  \BINARY_TREE.STAGE[3].INCR_VERT[3].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__11           |      3|
|2117  |                  \BINARY_TREE.STAGE[3].INCR_VERT[4].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__parameterized1__12           |      3|
|2118  |              \ctrl_if_bind[2].ctrl_if_i                                                                       |ctrl_if__3                                        |    637|
|2119  |                ctrl_fsm_i                                                                                     |ctrl_fsm__3                                       |    332|
|2120  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__7                   |    117|
|2121  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__3                   |     69|
|2122  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__6                   |    117|
|2123  |              \ctrl_if_bind[8].ctrl_if_i                                                                       |ctrl_if__4                                        |    646|
|2124  |                ctrl_fsm_i                                                                                     |ctrl_fsm__4                                       |    341|
|2125  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__9                   |    117|
|2126  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__4                   |     69|
|2127  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__8                   |    117|
|2128  |              \ctrl_if_bind[9].ctrl_if_i                                                                       |ctrl_if__5                                        |    647|
|2129  |                ctrl_fsm_i                                                                                     |ctrl_fsm__5                                       |    342|
|2130  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__1                   |    117|
|2131  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__5                   |     69|
|2132  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__10                  |    117|
|2133  |              rx_twd_trans_splitter_i                                                                          |twd_trans_splitter__1                             |   1110|
|2134  |              tx_twd_trans_splitter_i                                                                          |twd_trans_splitter                                |   1110|
|2135  |              \ctrl_if_bind[3].ctrl_if_i                                                                       |ctrl_if__6                                        |    638|
|2136  |                ctrl_fsm_i                                                                                     |ctrl_fsm__6                                       |    333|
|2137  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__11                  |    117|
|2138  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__6                   |     69|
|2139  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__12                  |    117|
|2140  |              trans_queue_i                                                                                    |trans_queue                                       |   2716|
|2141  |              \ctrl_if_bind[5].ctrl_if_i                                                                       |ctrl_if__7                                        |    638|
|2142  |                ctrl_fsm_i                                                                                     |ctrl_fsm__7                                       |    333|
|2143  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__15                  |    117|
|2144  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__7                   |     69|
|2145  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__14                  |    117|
|2146  |              \ctrl_if_bind[4].ctrl_if_i                                                                       |ctrl_if__8                                        |    637|
|2147  |                ctrl_fsm_i                                                                                     |ctrl_fsm__8                                       |    332|
|2148  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__17                  |    117|
|2149  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__8                   |     69|
|2150  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__16                  |    117|
|2151  |              \ctrl_if_bind[1].ctrl_if_i                                                                       |ctrl_if__9                                        |    637|
|2152  |                ctrl_fsm_i                                                                                     |ctrl_fsm__9                                       |    332|
|2153  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__19                  |    117|
|2154  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9__9                   |     69|
|2155  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__18                  |    117|
|2156  |              \ctrl_if_bind[0].ctrl_if_i                                                                       |ctrl_if                                           |    637|
|2157  |                ctrl_fsm_i                                                                                     |ctrl_fsm                                          |    332|
|2158  |                command_fifo_i                                                                                 |generic_fifo__parameterized2__13                  |    117|
|2159  |                tcdm_addr_fifo_i                                                                               |generic_fifo__parameterized9                      |     69|
|2160  |                ext_addr_fifo_i                                                                                |generic_fifo__parameterized2__20                  |    117|
|2161  |              tx_trans_unpack_i                                                                                |trans_unpack__1                                   |    435|
|2162  |              trans_allocator_i                                                                                |trans_allocator                                   |    898|
|2163  |                trans_manager_arbiter_i                                                                        |mchan_arbiter                                     |     39|
|2164  |                  RR_REQ                                                                                       |mchan_rr_flag_req                                 |     10|
|2165  |                  \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.MCHAN_ARB_FAN_IN_REQ                            |mchan_arb_primitive__1                            |      3|
|2166  |                  \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__2                            |      3|
|2167  |                  \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__3                            |      1|
|2168  |                  \BINARY_TREE.STAGE[2].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__4                            |      3|
|2169  |                  \BINARY_TREE.STAGE[2].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__5                            |      3|
|2170  |                  \BINARY_TREE.STAGE[2].INCR_VERT[2].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ                         |mchan_arb_primitive__6                            |      1|
|2171  |                  \BINARY_TREE.STAGE[3].INCR_VERT[0].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__8                            |      3|
|2172  |                  \BINARY_TREE.STAGE[3].INCR_VERT[1].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__9                            |      3|
|2173  |                  \BINARY_TREE.STAGE[3].INCR_VERT[2].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__10                           |      3|
|2174  |                  \BINARY_TREE.STAGE[3].INCR_VERT[3].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__11                           |      3|
|2175  |                  \BINARY_TREE.STAGE[3].INCR_VERT[4].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ                           |mchan_arb_primitive__12                           |      3|
|2176  |              \synch_unit_bind[6].synch_unit_i                                                                 |synch_unit__parameterized5                        |    356|
|2177  |              \synch_unit_bind[7].synch_unit_i                                                                 |synch_unit__parameterized6                        |    356|
|2178  |              \synch_unit_bind[8].synch_unit_i                                                                 |synch_unit__parameterized7                        |    356|
|2179  |              \synch_unit_bind[9].synch_unit_i                                                                 |synch_unit__parameterized8                        |    356|
|2180  |              \synch_unit_bind[10].synch_unit_i                                                                |synch_unit__parameterized9                        |    356|
|2181  |              \synch_unit_bind[11].synch_unit_i                                                                |synch_unit__parameterized10                       |    356|
|2182  |              \synch_unit_bind[12].synch_unit_i                                                                |synch_unit__parameterized11                       |    356|
|2183  |              \synch_unit_bind[13].synch_unit_i                                                                |synch_unit__parameterized12                       |    356|
|2184  |              \synch_unit_bind[14].synch_unit_i                                                                |synch_unit__parameterized13                       |    356|
|2185  |              \synch_unit_bind[15].synch_unit_i                                                                |synch_unit__parameterized14                       |    356|
|2186  |              \synch_unit_bind[5].synch_unit_i                                                                 |synch_unit__parameterized4                        |    356|
|2187  |              \synch_unit_bind[4].synch_unit_i                                                                 |synch_unit__parameterized3                        |    356|
|2188  |              \synch_unit_bind[3].synch_unit_i                                                                 |synch_unit__parameterized2                        |    356|
|2189  |              \synch_unit_bind[2].synch_unit_i                                                                 |synch_unit__parameterized1                        |    356|
|2190  |              \synch_unit_bind[1].synch_unit_i                                                                 |synch_unit__parameterized0                        |    356|
|2191  |              \synch_unit_bind[0].synch_unit_i                                                                 |synch_unit                                        |    356|
|2192  |              rx_trans_unpack_i                                                                                |trans_unpack                                      |    432|
|2193  |              rx_trans_queue_i                                                                                 |generic_fifo__parameterized10__1                  |    234|
|2194  |              tx_trans_queue_i                                                                                 |generic_fifo__parameterized10__2                  |    234|
|2195  |            ext_unit_i                                                                                         |ext_unit                                          |   1831|
|2196  |              tx_cmd_queue_i                                                                                   |generic_fifo__parameterized11                     |    162|
|2197  |              rx_cmd_queue_i                                                                                   |generic_fifo__parameterized10                     |    231|
|2198  |              ext_tx_if_i                                                                                      |ext_tx_if                                         |     73|
|2199  |              ext_rx_if_i                                                                                      |ext_rx_if                                         |     20|
|2200  |              tx_tid_gen_i                                                                                     |ext_tid_gen__1                                    |     31|
|2201  |              rx_tid_gen_i                                                                                     |ext_tid_gen                                       |     31|
|2202  |              rx_opc_buf_i                                                                                     |ext_opc_buf__1                                    |    460|
|2203  |              tx_opc_buf_i                                                                                     |ext_opc_buf                                       |     53|
|2204  |              aw_buffer_i                                                                                      |ext_aw_buffer                                     |    146|
|2205  |                buffer_i                                                                                       |ext_buffer                                        |    146|
|2206  |              ar_buffer_i                                                                                      |ext_ar_buffer                                     |    146|
|2207  |                buffer_i                                                                                       |ext_buffer__1                                     |    146|
|2208  |              w_buffer_i                                                                                       |ext_w_buffer                                      |    233|
|2209  |                buffer_i                                                                                       |ext_buffer__parameterized0                        |    233|
|2210  |              r_buffer_i                                                                                       |ext_r_buffer                                      |    218|
|2211  |                buffer_i                                                                                       |ext_buffer__parameterized1                        |    218|
|2212  |              b_buffer_i                                                                                       |ext_b_buffer                                      |     23|
|2213  |                buffer_i                                                                                       |ext_buffer__parameterized2                        |     23|
|2214  |            tcdm_unit_i                                                                                        |tcdm_unit                                         |   1100|
|2215  |              tcdm_tx_cmd_queue_i                                                                              |generic_fifo__parameterized14__1                  |    120|
|2216  |              tcdm_rx_cmd_queue_i                                                                              |generic_fifo__parameterized14                     |    120|
|2217  |              tcdm_tx_cmd_unpack_i                                                                             |tcdm_cmd_unpack__1                                |    124|
|2218  |              tcdm_rx_cmd_unpack_i                                                                             |tcdm_cmd_unpack                                   |    124|
|2219  |              tcdm_synch_tx_i                                                                                  |tcdm_synch__1                                     |     51|
|2220  |                \synch[0].synch_i                                                                              |generic_fifo__parameterized15__3                  |     32|
|2221  |                \synch[1].synch_i                                                                              |generic_fifo__parameterized15__2                  |     18|
|2222  |              tcdm_synch_rx_i                                                                                  |tcdm_synch                                        |     51|
|2223  |                \synch[0].synch_i                                                                              |generic_fifo__parameterized15__1                  |     32|
|2224  |                \synch[1].synch_i                                                                              |generic_fifo__parameterized15                     |     18|
|2225  |              \beat_queue_tx[0].tcdm_beat_queue_tx_i                                                           |generic_fifo__parameterized12__1                  |     78|
|2226  |              \beat_queue_tx[1].tcdm_beat_queue_tx_i                                                           |generic_fifo__parameterized12__2                  |     69|
|2227  |              \beat_queue_rx[0].tcdm_beat_queue_rx_i                                                           |generic_fifo__parameterized12__3                  |     78|
|2228  |              \beat_queue_rx[1].tcdm_beat_queue_rx_i                                                           |generic_fifo__parameterized12                     |     69|
|2229  |              \tcdm_if_tx[0].tcdm_if_tx_i                                                                      |tcdm_tx_if__1                                     |    110|
|2230  |                tcdm_tx_cmd_queue_i                                                                            |generic_fifo__parameterized13__1                  |     34|
|2231  |              \tcdm_if_tx[1].tcdm_if_tx_i                                                                      |tcdm_tx_if                                        |     94|
|2232  |                tcdm_tx_cmd_queue_i                                                                            |generic_fifo__parameterized13                     |     22|
|2233  |              \tcdm_if_rx[0].tcdm_if_rx_i                                                                      |tcdm_rx_if__1                                     |      8|
|2234  |              \tcdm_if_rx[1].tcdm_if_rx_i                                                                      |tcdm_rx_if                                        |      4|
|2235  |            trans_unit_i                                                                                       |trans_unit                                        |   2197|
|2236  |              trans_buffers_tcdm_i                                                                             |trans_buffers                                     |    496|
|2237  |                \tx_buffer[0].tx_buffer_i                                                                      |generic_fifo__parameterized2__21                  |    117|
|2238  |                \tx_buffer[1].tx_buffer_i                                                                      |generic_fifo__parameterized2__22                  |    117|
|2239  |                \rx_buffer[0].rx_buffer_i                                                                      |generic_fifo__parameterized3__1                   |    129|
|2240  |                \rx_buffer[1].rx_buffer_i                                                                      |generic_fifo__parameterized3__2                   |    129|
|2241  |              trans_buffer_ext_tx_i                                                                            |generic_fifo__parameterized16                     |    237|
|2242  |              trans_buffer_ext_rx_i                                                                            |generic_fifo__parameterized17                     |    213|
|2243  |              trans_queue_tx_i                                                                                 |generic_fifo__parameterized18__1                  |     90|
|2244  |              trans_queue_rx_i                                                                                 |generic_fifo__parameterized18                     |     90|
|2245  |              trans_aligner_tx_i                                                                               |trans_aligner__1                                  |    537|
|2246  |              trans_aligner_rx_i                                                                               |trans_aligner                                     |    534|
|2247  |        cluster_peripherals_i                                                                                  |cluster_peripherals                               |  14702|
|2248  |          event_unit_flex_i                                                                                    |event_unit_top                                    |  10610|
|2249  |            periph_FIFO_id_i                                                                                   |periph_FIFO_id                                    |    174|
|2250  |              FIFO_REQ                                                                                         |generic_fifo__parameterized19                     |    174|
|2251  |            event_unit_interface_mux_i                                                                         |event_unit_interface_mux                          |   1246|
|2252  |              \genblk3[0].ff1_loop_i                                                                           |ff1_loop__2                                       |      7|
|2253  |              \genblk3[1].ff1_loop_i                                                                           |ff1_loop__3                                       |      7|
|2254  |              \genblk3[2].ff1_loop_i                                                                           |ff1_loop__4                                       |      7|
|2255  |              \genblk3[3].ff1_loop_i                                                                           |ff1_loop__5                                       |      7|
|2256  |              \genblk3[4].ff1_loop_i                                                                           |ff1_loop__6                                       |      7|
|2257  |              \genblk3[5].ff1_loop_i                                                                           |ff1_loop__7                                       |      7|
|2258  |              \genblk3[6].ff1_loop_i                                                                           |ff1_loop__8                                       |      7|
|2259  |              \genblk3[7].ff1_loop_i                                                                           |ff1_loop                                          |      7|
|2260  |              \genblk4[0].demux_barr_id_i                                                                      |onehot_to_bin__parameterized2__1                  |      3|
|2261  |              \genblk4[1].demux_barr_id_i                                                                      |onehot_to_bin__parameterized2__2                  |      3|
|2262  |              \genblk4[2].demux_barr_id_i                                                                      |onehot_to_bin__parameterized2__3                  |      3|
|2263  |              \genblk4[3].demux_barr_id_i                                                                      |onehot_to_bin__parameterized2__4                  |      3|
|2264  |              \genblk4[4].demux_barr_id_i                                                                      |onehot_to_bin__parameterized2__5                  |      3|
|2265  |              \genblk4[5].demux_barr_id_i                                                                      |onehot_to_bin__parameterized2__6                  |      3|
|2266  |              \genblk4[6].demux_barr_id_i                                                                      |onehot_to_bin__parameterized2__7                  |      3|
|2267  |              \genblk4[7].demux_barr_id_i                                                                      |onehot_to_bin__parameterized2                     |      3|
|2268  |            interc_sw_evt_trig_i                                                                               |interc_sw_evt_trig                                |     82|
|2269  |            soc_periph_fifo_i                                                                                  |soc_periph_fifo                                   |    147|
|2270  |            \EU_CORE[2].event_unit_core_i                                                                      |event_unit_core__1                                |    740|
|2271  |              fl1_loop_i                                                                                       |fl1_loop__1                                       |     12|
|2272  |            \EU_CORE[3].event_unit_core_i                                                                      |event_unit_core__2                                |    740|
|2273  |              fl1_loop_i                                                                                       |fl1_loop__2                                       |     12|
|2274  |            \EU_CORE[4].event_unit_core_i                                                                      |event_unit_core__3                                |    740|
|2275  |              fl1_loop_i                                                                                       |fl1_loop__3                                       |     12|
|2276  |            \EU_CORE[5].event_unit_core_i                                                                      |event_unit_core__4                                |    740|
|2277  |              fl1_loop_i                                                                                       |fl1_loop__4                                       |     12|
|2278  |            \EU_CORE[6].event_unit_core_i                                                                      |event_unit_core__5                                |    740|
|2279  |              fl1_loop_i                                                                                       |fl1_loop__5                                       |     12|
|2280  |            \HW_BARRIER_UNIT[0].hw_barrier_unit_i                                                              |hw_barrier_unit__1                                |    119|
|2281  |            \HW_BARRIER_UNIT[1].hw_barrier_unit_i                                                              |hw_barrier_unit__2                                |    119|
|2282  |            \HW_BARRIER_UNIT[2].hw_barrier_unit_i                                                              |hw_barrier_unit__3                                |    119|
|2283  |            \HW_BARRIER_UNIT[3].hw_barrier_unit_i                                                              |hw_barrier_unit__4                                |    119|
|2284  |            \HW_BARRIER_UNIT[4].hw_barrier_unit_i                                                              |hw_barrier_unit__5                                |    119|
|2285  |            \HW_BARRIER_UNIT[5].hw_barrier_unit_i                                                              |hw_barrier_unit__6                                |    119|
|2286  |            \HW_BARRIER_UNIT[6].hw_barrier_unit_i                                                              |hw_barrier_unit__7                                |    119|
|2287  |            \HW_BARRIER_UNIT[7].hw_barrier_unit_i                                                              |hw_barrier_unit                                   |    119|
|2288  |            \HW_MUT[0].hw_mutex_unit_i                                                                         |hw_mutex_unit                                     |     90|
|2289  |              ff1_loop_i                                                                                       |ff1_loop__1                                       |      6|
|2290  |            \EU_CORE[7].event_unit_core_i                                                                      |event_unit_core__6                                |    742|
|2291  |              fl1_loop_i                                                                                       |fl1_loop__6                                       |     11|
|2292  |            \EU_CORE[1].event_unit_core_i                                                                      |event_unit_core__7                                |    752|
|2293  |              fl1_loop_i                                                                                       |fl1_loop__7                                       |     11|
|2294  |            \EU_CORE[0].event_unit_core_i                                                                      |event_unit_core                                   |    752|
|2295  |              fl1_loop_i                                                                                       |fl1_loop                                          |     11|
|2296  |            hw_dispatch_i                                                                                      |hw_dispatch                                       |   1637|
|2297  |          cluster_control_unit_i                                                                               |cluster_control_unit                              |    539|
|2298  |          cluster_timer_wrap_i                                                                                 |cluster_timer_wrap                                |    678|
|2299  |            timer_unit_i                                                                                       |timer_unit                                        |    678|
|2300  |              prescaler_lo_i                                                                                   |timer_unit_counter_presc__3                       |     83|
|2301  |              prescaler_hi_i                                                                                   |timer_unit_counter_presc                          |     83|
|2302  |              counter_lo_i                                                                                     |timer_unit_counter__3                             |    108|
|2303  |              counter_hi_i                                                                                     |timer_unit_counter                                |    108|
|2304  |          icache_ctrl_unit_i                                                                                   |hier_icache_ctrl_unit_wrap                        |   2875|
|2305  |            i_hier_icache_ctrl_unit                                                                            |hier_icache_ctrl_unit                             |   2875|
|2306  |        i_shared_fpu_cluster                                                                                   |shared_fpu_cluster                                |  19326|
|2307  |          \APU_UNIT[0].i_fp_divsqrt_wrapper                                                                    |fp_iter_divsqrt_msv_wrapper_2_STAGE               |   3087|
|2308  |            i_fp_iter_divsqrt_msv_wrapper_2_STAGE                                                              |div_sqrt_top_mvp                                  |   2905|
|2309  |              preprocess_U0                                                                                    |preprocess_mvp                                    |    879|
|2310  |                LOD_Ua                                                                                         |lzc__parameterized1__1                            |     54|
|2311  |                LOD_Ub                                                                                         |lzc__parameterized1                               |     54|
|2312  |              nrbd_nrsc_U0                                                                                     |nrbd_nrsc_mvp                                     |   1262|
|2313  |                control_U0                                                                                     |control_mvp                                       |   1262|
|2314  |                  \genblk4[0].iteration_div_sqrt                                                               |iteration_div_sqrt_mvp__1                         |     68|
|2315  |                  \genblk4[1].iteration_div_sqrt                                                               |iteration_div_sqrt_mvp__2                         |     69|
|2316  |                  \genblk4[2].iteration_div_sqrt                                                               |iteration_div_sqrt_mvp                            |     69|
|2317  |              fpu_norm_U0                                                                                      |norm_div_sqrt_mvp                                 |    764|
|2318  |          \FPNEW_UNIT[0].i_fpnew_wrapper                                                                       |fpnew_wrapper                                     |   2922|
|2319  |            i_fpnew                                                                                            |fpnew_top__parameterized0                         |   2922|
|2320  |              i_arbiter                                                                                        |rr_arb_tree__parameterized17                      |     62|
|2321  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                               |lzc__parameterized3__3                            |      2|
|2322  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                               |lzc__parameterized3__4                            |      1|
|2323  |              \gen_operation_groups[0].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized3               |   1597|
|2324  |                \gen_merged_slice.i_multifmt_slice                                                             |fpnew_opgroup_multifmt_slice__parameterized2      |   1551|
|2325  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi                                |fpnew_fma_multi__parameterized0                   |   1515|
|2326  |                    i_lzc                                                                                      |lzc                                               |     52|
|2327  |                    i_fpnew_rounding                                                                           |fpnew_rounding                                    |     16|
|2328  |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                                       |fpnew_classifier                                  |     46|
|2329  |                    product                                                                                    |product_funnel__2                                 |      8|
|2330  |                    product__0                                                                                 |product_funnel__3                                 |      8|
|2331  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16                      |     45|
|2332  |              \gen_operation_groups[2].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized5               |    236|
|2333  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__2                   |     43|
|2334  |                \gen_parallel_slices[0].active_format.i_fmt_slice                                              |fpnew_opgroup_fmt_slice__parameterized0           |    191|
|2335  |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                        |fpnew_noncomp__parameterized0                     |    157|
|2336  |                    i_class_a                                                                                  |fpnew_classifier__parameterized0                  |     29|
|2337  |              \gen_operation_groups[3].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized6               |   1021|
|2338  |                \gen_merged_slice.i_multifmt_slice                                                             |fpnew_opgroup_multifmt_slice__parameterized3      |    975|
|2339  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                               |fpnew_cast_multi__parameterized0                  |    905|
|2340  |                    i_lzc                                                                                      |lzc__parameterized2                               |     33|
|2341  |                    i_fpnew_rounding                                                                           |fpnew_rounding__parameterized0                    |      6|
|2342  |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                                       |fpnew_classifier__parameterized1                  |     16|
|2343  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__1                   |     45|
|2344  |          \FPNEW_UNIT[1].i_fpnew_wrapper                                                                       |fpnew_wrapper__1                                  |   2918|
|2345  |            i_fpnew                                                                                            |fpnew_top__parameterized0__1                      |   2918|
|2346  |              i_arbiter                                                                                        |rr_arb_tree__parameterized17__1                   |     61|
|2347  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                               |lzc__parameterized3__33                           |      2|
|2348  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                               |lzc__parameterized3__32                           |      1|
|2349  |              \gen_operation_groups[0].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized3__1            |   1596|
|2350  |                \gen_merged_slice.i_multifmt_slice                                                             |fpnew_opgroup_multifmt_slice__parameterized2__1   |   1551|
|2351  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi                                |fpnew_fma_multi__parameterized0__1                |   1515|
|2352  |                    i_lzc                                                                                      |lzc__2                                            |     52|
|2353  |                    i_fpnew_rounding                                                                           |fpnew_rounding__2                                 |     16|
|2354  |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                                       |fpnew_classifier__2                               |     46|
|2355  |                    product                                                                                    |product_funnel__5                                 |      8|
|2356  |                    product__0                                                                                 |product_funnel__4                                 |      8|
|2357  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__6                   |     44|
|2358  |              \gen_operation_groups[2].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized5__1            |    235|
|2359  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__5                   |     42|
|2360  |                \gen_parallel_slices[0].active_format.i_fmt_slice                                              |fpnew_opgroup_fmt_slice__parameterized0__1        |    191|
|2361  |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                        |fpnew_noncomp__parameterized0__1                  |    157|
|2362  |                    i_class_a                                                                                  |fpnew_classifier__parameterized0__2               |     29|
|2363  |              \gen_operation_groups[3].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized6__1            |   1020|
|2364  |                \gen_merged_slice.i_multifmt_slice                                                             |fpnew_opgroup_multifmt_slice__parameterized3__1   |    975|
|2365  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                               |fpnew_cast_multi__parameterized0__1               |    905|
|2366  |                    i_lzc                                                                                      |lzc__parameterized2__2                            |     33|
|2367  |                    i_fpnew_rounding                                                                           |fpnew_rounding__parameterized0__2                 |      6|
|2368  |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                                       |fpnew_classifier__parameterized1__2               |     16|
|2369  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__4                   |     44|
|2370  |          \FPNEW_UNIT[2].i_fpnew_wrapper                                                                       |fpnew_wrapper__3                                  |   2914|
|2371  |            i_fpnew                                                                                            |fpnew_top__parameterized0__3                      |   2914|
|2372  |              i_arbiter                                                                                        |rr_arb_tree__parameterized17__3                   |     60|
|2373  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                               |lzc__parameterized3__37                           |      2|
|2374  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                               |lzc__parameterized3__36                           |      1|
|2375  |              \gen_operation_groups[0].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized3__3            |   1595|
|2376  |                \gen_merged_slice.i_multifmt_slice                                                             |fpnew_opgroup_multifmt_slice__parameterized2__3   |   1551|
|2377  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi                                |fpnew_fma_multi__parameterized0__3                |   1515|
|2378  |                    i_lzc                                                                                      |lzc__4                                            |     52|
|2379  |                    i_fpnew_rounding                                                                           |fpnew_rounding__4                                 |     16|
|2380  |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                                       |fpnew_classifier__4                               |     46|
|2381  |                    product                                                                                    |product_funnel__9                                 |      8|
|2382  |                    product__0                                                                                 |product_funnel__8                                 |      8|
|2383  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__12                  |     43|
|2384  |              \gen_operation_groups[2].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized5__3            |    234|
|2385  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__11                  |     41|
|2386  |                \gen_parallel_slices[0].active_format.i_fmt_slice                                              |fpnew_opgroup_fmt_slice__parameterized0__3        |    191|
|2387  |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                        |fpnew_noncomp__parameterized0__3                  |    157|
|2388  |                    i_class_a                                                                                  |fpnew_classifier__parameterized0__4               |     29|
|2389  |              \gen_operation_groups[3].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized6__3            |   1019|
|2390  |                \gen_merged_slice.i_multifmt_slice                                                             |fpnew_opgroup_multifmt_slice__parameterized3__3   |    975|
|2391  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                               |fpnew_cast_multi__parameterized0__3               |    905|
|2392  |                    i_lzc                                                                                      |lzc__parameterized2__4                            |     33|
|2393  |                    i_fpnew_rounding                                                                           |fpnew_rounding__parameterized0__4                 |      6|
|2394  |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                                       |fpnew_classifier__parameterized1__4               |     16|
|2395  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__10                  |     43|
|2396  |          \FPNEW_UNIT[3].i_fpnew_wrapper                                                                       |fpnew_wrapper__2                                  |   2914|
|2397  |            i_fpnew                                                                                            |fpnew_top__parameterized0__2                      |   2914|
|2398  |              i_arbiter                                                                                        |rr_arb_tree__parameterized17__2                   |     60|
|2399  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                               |lzc__parameterized3__35                           |      2|
|2400  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                               |lzc__parameterized3__34                           |      1|
|2401  |              \gen_operation_groups[0].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized3__2            |   1595|
|2402  |                \gen_merged_slice.i_multifmt_slice                                                             |fpnew_opgroup_multifmt_slice__parameterized2__2   |   1551|
|2403  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi                                |fpnew_fma_multi__parameterized0__2                |   1515|
|2404  |                    i_lzc                                                                                      |lzc__3                                            |     52|
|2405  |                    i_fpnew_rounding                                                                           |fpnew_rounding__3                                 |     16|
|2406  |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                                       |fpnew_classifier__3                               |     46|
|2407  |                    product                                                                                    |product_funnel__7                                 |      8|
|2408  |                    product__0                                                                                 |product_funnel__6                                 |      8|
|2409  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__9                   |     43|
|2410  |              \gen_operation_groups[2].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized5__2            |    234|
|2411  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__8                   |     41|
|2412  |                \gen_parallel_slices[0].active_format.i_fmt_slice                                              |fpnew_opgroup_fmt_slice__parameterized0__2        |    191|
|2413  |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                        |fpnew_noncomp__parameterized0__2                  |    157|
|2414  |                    i_class_a                                                                                  |fpnew_classifier__parameterized0__3               |     29|
|2415  |              \gen_operation_groups[3].i_opgroup_block                                                         |fpnew_opgroup_block__parameterized6__2            |   1019|
|2416  |                \gen_merged_slice.i_multifmt_slice                                                             |fpnew_opgroup_multifmt_slice__parameterized3__2   |    975|
|2417  |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                               |fpnew_cast_multi__parameterized0__2               |    905|
|2418  |                    i_lzc                                                                                      |lzc__parameterized2__3                            |     33|
|2419  |                    i_fpnew_rounding                                                                           |fpnew_rounding__parameterized0__3                 |      6|
|2420  |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                                       |fpnew_classifier__parameterized1__3               |     16|
|2421  |                i_arbiter                                                                                      |rr_arb_tree__parameterized16__7                   |     43|
|2422  |          \SHARED_FPU.i_XBAR_APU                                                                               |XBAR_FPU                                          |    558|
|2423  |            \FPURequestBlock[0].i_RequestBlock_FPU                                                             |RequestBlock_FPU                                  |    558|
|2424  |              \POLY_CH0.i_ArbitrationTree_FPU                                                                  |ArbitrationTree_FPU                               |    550|
|2425  |                RR_REQ                                                                                         |RR_Flag_Req_FPU                                   |      8|
|2426  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Req_FPU                          |FanInPrimitive_Req_FPU__1                         |     82|
|2427  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__2                         |     78|
|2428  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__3                         |     78|
|2429  |                \BINARY_TREE.STAGE[2].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__4                         |     76|
|2430  |                \BINARY_TREE.STAGE[2].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__5                         |     76|
|2431  |                \BINARY_TREE.STAGE[2].INCR_VERT[2].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__6                         |     76|
|2432  |                \BINARY_TREE.STAGE[2].INCR_VERT[3].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU                            |     76|
|2433  |              i_AddressDecoder_Resp_FPU                                                                        |AddressDecoder_Resp_FPU                           |      8|
|2434  |          \SHARED_FPNEW.SINGLE_INTERCO.i_XBAR_FPNEW                                                            |XBAR_FPU__parameterized0                          |   3533|
|2435  |            \OPT_ALLOC.RoutingAddr_Gen                                                                         |optimal_alloc                                     |     18|
|2436  |            \FPURequestBlock[0].i_RequestBlock_FPU                                                             |RequestBlock_FPU__parameterized0__1               |    838|
|2437  |              \POLY_CH0.i_ArbitrationTree_FPU                                                                  |ArbitrationTree_FPU__parameterized0__1            |    830|
|2438  |                RR_REQ                                                                                         |RR_Flag_Req_FPU__2                                |      8|
|2439  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Req_FPU                          |FanInPrimitive_Req_FPU__parameterized0__13        |    122|
|2440  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__parameterized0__12        |    118|
|2441  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__parameterized0__11        |    118|
|2442  |                \BINARY_TREE.STAGE[2].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__10        |    116|
|2443  |                \BINARY_TREE.STAGE[2].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__9         |    116|
|2444  |                \BINARY_TREE.STAGE[2].INCR_VERT[2].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__8         |    116|
|2445  |                \BINARY_TREE.STAGE[2].INCR_VERT[3].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__7         |    116|
|2446  |              i_AddressDecoder_Resp_FPU                                                                        |AddressDecoder_Resp_FPU__2                        |      8|
|2447  |            \FPURequestBlock[1].i_RequestBlock_FPU                                                             |RequestBlock_FPU__parameterized0__2               |    720|
|2448  |              \POLY_CH0.i_ArbitrationTree_FPU                                                                  |ArbitrationTree_FPU__parameterized0__2            |    713|
|2449  |                RR_REQ                                                                                         |RR_Flag_Req_FPU__3                                |      8|
|2450  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Req_FPU                          |FanInPrimitive_Req_FPU__parameterized0__20        |    121|
|2451  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__parameterized0__19        |    117|
|2452  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__parameterized0__18        |    118|
|2453  |                \BINARY_TREE.STAGE[2].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__17        |      1|
|2454  |                \BINARY_TREE.STAGE[2].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__16        |    116|
|2455  |                \BINARY_TREE.STAGE[2].INCR_VERT[2].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__15        |    116|
|2456  |                \BINARY_TREE.STAGE[2].INCR_VERT[3].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__14        |    116|
|2457  |              i_AddressDecoder_Resp_FPU                                                                        |AddressDecoder_Resp_FPU__3                        |      7|
|2458  |            \FPURequestBlock[2].i_RequestBlock_FPU                                                             |RequestBlock_FPU__parameterized0__3               |    601|
|2459  |              \POLY_CH0.i_ArbitrationTree_FPU                                                                  |ArbitrationTree_FPU__parameterized0__3            |    595|
|2460  |                RR_REQ                                                                                         |RR_Flag_Req_FPU__4                                |      8|
|2461  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Req_FPU                          |FanInPrimitive_Req_FPU__parameterized0__27        |    120|
|2462  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__parameterized0__26        |      1|
|2463  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__parameterized0__25        |    118|
|2464  |                \BINARY_TREE.STAGE[2].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__23        |    116|
|2465  |                \BINARY_TREE.STAGE[2].INCR_VERT[2].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__22        |    116|
|2466  |                \BINARY_TREE.STAGE[2].INCR_VERT[3].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__21        |    116|
|2467  |              i_AddressDecoder_Resp_FPU                                                                        |AddressDecoder_Resp_FPU__4                        |      6|
|2468  |            \FPURequestBlock[3].i_RequestBlock_FPU                                                             |RequestBlock_FPU__parameterized0                  |    601|
|2469  |              \POLY_CH0.i_ArbitrationTree_FPU                                                                  |ArbitrationTree_FPU__parameterized0               |    595|
|2470  |                RR_REQ                                                                                         |RR_Flag_Req_FPU__1                                |      8|
|2471  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Req_FPU                          |FanInPrimitive_Req_FPU__parameterized0__1         |    120|
|2472  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__parameterized0__2         |      1|
|2473  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.i_FanInPrimitive_Req_FPU                       |FanInPrimitive_Req_FPU__parameterized0__3         |    118|
|2474  |                \BINARY_TREE.STAGE[2].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__5         |    116|
|2475  |                \BINARY_TREE.STAGE[2].INCR_VERT[2].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0__6         |    116|
|2476  |                \BINARY_TREE.STAGE[2].INCR_VERT[3].LEAF_NODES.i_FanInPrimitive_Req_FPU                         |FanInPrimitive_Req_FPU__parameterized0            |    116|
|2477  |              i_AddressDecoder_Resp_FPU                                                                        |AddressDecoder_Resp_FPU__1                        |      6|
|2478  |            \ResponseBlock_FPU_Block[1].i_ResponseBlock_FPU                                                    |ResponseBlock_FPU__parameterized8                 |     41|
|2479  |              \MULTI_APU.i_ResponseTree_FPU                                                                    |ResponseTree_FPU__7                               |     38|
|2480  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__22                       |     38|
|2481  |              i_AddressDecoder_FPU_Req                                                                         |AddressDecoder_Req_FPU__parameterized8            |      3|
|2482  |            \ResponseBlock_FPU_Block[2].i_ResponseBlock_FPU                                                    |ResponseBlock_FPU__parameterized9                 |    119|
|2483  |              \MULTI_APU.i_ResponseTree_FPU                                                                    |ResponseTree_FPU__6                               |    114|
|2484  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Resp_FPU                         |FanInPrimitive_Resp_FPU__20                       |     38|
|2485  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__19                       |     38|
|2486  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__18                       |     38|
|2487  |              i_AddressDecoder_FPU_Req                                                                         |AddressDecoder_Req_FPU__parameterized9            |      5|
|2488  |            \ResponseBlock_FPU_Block[3].i_ResponseBlock_FPU                                                    |ResponseBlock_FPU__parameterized10                |    119|
|2489  |              \MULTI_APU.i_ResponseTree_FPU                                                                    |ResponseTree_FPU__5                               |    114|
|2490  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Resp_FPU                         |FanInPrimitive_Resp_FPU__17                       |     38|
|2491  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__16                       |     38|
|2492  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__15                       |     38|
|2493  |              i_AddressDecoder_FPU_Req                                                                         |AddressDecoder_Req_FPU__parameterized10           |      5|
|2494  |            \ResponseBlock_FPU_Block[4].i_ResponseBlock_FPU                                                    |ResponseBlock_FPU__parameterized11                |    119|
|2495  |              \MULTI_APU.i_ResponseTree_FPU                                                                    |ResponseTree_FPU__4                               |    114|
|2496  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Resp_FPU                         |FanInPrimitive_Resp_FPU__14                       |     38|
|2497  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__13                       |     38|
|2498  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__12                       |     38|
|2499  |              i_AddressDecoder_FPU_Req                                                                         |AddressDecoder_Req_FPU__parameterized11           |      5|
|2500  |            \ResponseBlock_FPU_Block[5].i_ResponseBlock_FPU                                                    |ResponseBlock_FPU__parameterized12                |    119|
|2501  |              \MULTI_APU.i_ResponseTree_FPU                                                                    |ResponseTree_FPU__3                               |    114|
|2502  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Resp_FPU                         |FanInPrimitive_Resp_FPU__11                       |     38|
|2503  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__10                       |     38|
|2504  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__9                        |     38|
|2505  |              i_AddressDecoder_FPU_Req                                                                         |AddressDecoder_Req_FPU__parameterized12           |      5|
|2506  |            \ResponseBlock_FPU_Block[6].i_ResponseBlock_FPU                                                    |ResponseBlock_FPU__parameterized13                |    119|
|2507  |              \MULTI_APU.i_ResponseTree_FPU                                                                    |ResponseTree_FPU__2                               |    114|
|2508  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Resp_FPU                         |FanInPrimitive_Resp_FPU__8                        |     38|
|2509  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__7                        |     38|
|2510  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__6                        |     38|
|2511  |              i_AddressDecoder_FPU_Req                                                                         |AddressDecoder_Req_FPU__parameterized13           |      5|
|2512  |            \ResponseBlock_FPU_Block[7].i_ResponseBlock_FPU                                                    |ResponseBlock_FPU__parameterized14                |    119|
|2513  |              \MULTI_APU.i_ResponseTree_FPU                                                                    |ResponseTree_FPU__1                               |    114|
|2514  |                \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.i_FanInPrimitive_Resp_FPU                         |FanInPrimitive_Resp_FPU__5                        |     38|
|2515  |                \BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__4                        |     38|
|2516  |                \BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.i_FanInPrimitive_Resp_FPU                        |FanInPrimitive_Resp_FPU__3                        |     38|
|2517  |              i_AddressDecoder_FPU_Req                                                                         |AddressDecoder_Req_FPU__parameterized14           |      5|
|2518  |          \FPU_DEMUX[0].i_fpu_demux                                                                            |fpu_demux__1                                      |     60|
|2519  |          \FPU_DEMUX[1].i_fpu_demux                                                                            |fpu_demux__2                                      |     60|
|2520  |          \FPU_DEMUX[2].i_fpu_demux                                                                            |fpu_demux__3                                      |     60|
|2521  |          \FPU_DEMUX[3].i_fpu_demux                                                                            |fpu_demux__4                                      |     60|
|2522  |          \FPU_DEMUX[4].i_fpu_demux                                                                            |fpu_demux__5                                      |     60|
|2523  |          \FPU_DEMUX[5].i_fpu_demux                                                                            |fpu_demux__6                                      |     60|
|2524  |          \FPU_DEMUX[6].i_fpu_demux                                                                            |fpu_demux__7                                      |     60|
|2525  |          \FPU_DEMUX[7].i_fpu_demux                                                                            |fpu_demux                                         |     60|
|2526  |        icache_top_i                                                                                           |icache_hier_top                                   |  40131|
|2527  |          \Main_Icache[6].i_main_shared_icache                                                                 |share_icache__parameterized5                      |   2061|
|2528  |            u_icache_controller                                                                                |share_icache_controller__parameterized5           |   1104|
|2529  |              \_MULTIWAY_.RDATA_MUXSEL_BIN                                                                     |onehot_to_bin__parameterized3__8                  |      2|
|2530  |              \_MULTIWAY_.RANDOM_WAY_REPLACEMENT                                                               |lfsr_8bit__4                                      |     14|
|2531  |              \_MULTIWAY_.ADDRESS_WAY_REFILL_FIFO                                                              |generic_fifo__parameterized20__4                  |    169|
|2532  |              u_RefillTracker                                                                                  |RefillTracker_4__4                                |    101|
|2533  |                OH_2_BIN_POP                                                                                   |onehot_to_bin__parameterized3__1                  |      2|
|2534  |              ADDR_ALIGNMENT_ICACHE_FIFO                                                                       |generic_fifo__parameterized21__4                  |     89|
|2535  |            axi_ar_buffer_i                                                                                    |axi_ar_buffer__parameterized2__4                  |    105|
|2536  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized11__4              |    105|
|2537  |                i_fifo                                                                                         |fifo__parameterized11__4                          |    101|
|2538  |                  impl                                                                                         |fifo_v2__parameterized16__4                       |    101|
|2539  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized29__4                       |    101|
|2540  |            \DATA_RAM_WAY[0].DATA_RAM                                                                          |ram_ws_rs_data_scm__13                            |    133|
|2541  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__13           |    131|
|2542  |            \DATA_RAM_WAY[1].DATA_RAM                                                                          |ram_ws_rs_data_scm__14                            |    133|
|2543  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__14           |    131|
|2544  |            \DATA_RAM_WAY[2].DATA_RAM                                                                          |ram_ws_rs_data_scm__15                            |    133|
|2545  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__15           |    131|
|2546  |            \DATA_RAM_WAY[3].DATA_RAM                                                                          |ram_ws_rs_data_scm__16                            |    133|
|2547  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__16           |    131|
|2548  |            \TAG_RAM_WAY[0].TAG_RAM                                                                            |ram_ws_rs_tag_scm__13                             |     14|
|2549  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__13           |     12|
|2550  |            \TAG_RAM_WAY[1].TAG_RAM                                                                            |ram_ws_rs_tag_scm__14                             |     14|
|2551  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__14           |     12|
|2552  |            \TAG_RAM_WAY[2].TAG_RAM                                                                            |ram_ws_rs_tag_scm__15                             |     14|
|2553  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__15           |     12|
|2554  |            \TAG_RAM_WAY[3].TAG_RAM                                                                            |ram_ws_rs_tag_scm__16                             |     14|
|2555  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__16           |     12|
|2556  |          i_axi_mux                                                                                            |axi_mux_intf                                      |    234|
|2557  |            i_axi_mux                                                                                          |axi_mux__parameterized1                           |    234|
|2558  |              \gen_mux.i_ar_arbiter                                                                            |rr_arb_tree__parameterized19                      |    223|
|2559  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                               |lzc__parameterized11__1                           |      5|
|2560  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                               |lzc__parameterized11__2                           |      4|
|2561  |          \Main_Icache[5].i_main_shared_icache                                                                 |share_icache__parameterized4                      |   2057|
|2562  |            u_icache_controller                                                                                |share_icache_controller__parameterized4           |   1100|
|2563  |              \_MULTIWAY_.RDATA_MUXSEL_BIN                                                                     |onehot_to_bin__parameterized3__4                  |      2|
|2564  |              \_MULTIWAY_.RANDOM_WAY_REPLACEMENT                                                               |lfsr_8bit__3                                      |     14|
|2565  |              \_MULTIWAY_.ADDRESS_WAY_REFILL_FIFO                                                              |generic_fifo__parameterized20__3                  |    169|
|2566  |              u_RefillTracker                                                                                  |RefillTracker_4__3                                |    101|
|2567  |                OH_2_BIN_POP                                                                                   |onehot_to_bin__parameterized3__7                  |      2|
|2568  |              ADDR_ALIGNMENT_ICACHE_FIFO                                                                       |generic_fifo__parameterized21__3                  |     89|
|2569  |            axi_ar_buffer_i                                                                                    |axi_ar_buffer__parameterized2__3                  |    105|
|2570  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized11__3              |    105|
|2571  |                i_fifo                                                                                         |fifo__parameterized11__3                          |    101|
|2572  |                  impl                                                                                         |fifo_v2__parameterized16__3                       |    101|
|2573  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized29__3                       |    101|
|2574  |            \DATA_RAM_WAY[0].DATA_RAM                                                                          |ram_ws_rs_data_scm__9                             |    133|
|2575  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__9            |    131|
|2576  |            \DATA_RAM_WAY[1].DATA_RAM                                                                          |ram_ws_rs_data_scm__10                            |    133|
|2577  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__10           |    131|
|2578  |            \DATA_RAM_WAY[2].DATA_RAM                                                                          |ram_ws_rs_data_scm__11                            |    133|
|2579  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__11           |    131|
|2580  |            \DATA_RAM_WAY[3].DATA_RAM                                                                          |ram_ws_rs_data_scm__12                            |    133|
|2581  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__12           |    131|
|2582  |            \TAG_RAM_WAY[0].TAG_RAM                                                                            |ram_ws_rs_tag_scm__9                              |     14|
|2583  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__9            |     12|
|2584  |            \TAG_RAM_WAY[1].TAG_RAM                                                                            |ram_ws_rs_tag_scm__10                             |     14|
|2585  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__10           |     12|
|2586  |            \TAG_RAM_WAY[2].TAG_RAM                                                                            |ram_ws_rs_tag_scm__11                             |     14|
|2587  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__11           |     12|
|2588  |            \TAG_RAM_WAY[3].TAG_RAM                                                                            |ram_ws_rs_tag_scm__12                             |     14|
|2589  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__12           |     12|
|2590  |          \Main_Icache[4].i_main_shared_icache                                                                 |share_icache__parameterized3                      |   2061|
|2591  |            u_icache_controller                                                                                |share_icache_controller__parameterized3           |   1104|
|2592  |              \_MULTIWAY_.RDATA_MUXSEL_BIN                                                                     |onehot_to_bin__parameterized3__3                  |      2|
|2593  |              \_MULTIWAY_.RANDOM_WAY_REPLACEMENT                                                               |lfsr_8bit__2                                      |     14|
|2594  |              \_MULTIWAY_.ADDRESS_WAY_REFILL_FIFO                                                              |generic_fifo__parameterized20__2                  |    169|
|2595  |              u_RefillTracker                                                                                  |RefillTracker_4__2                                |    101|
|2596  |                OH_2_BIN_POP                                                                                   |onehot_to_bin__parameterized3__6                  |      2|
|2597  |              ADDR_ALIGNMENT_ICACHE_FIFO                                                                       |generic_fifo__parameterized21__2                  |     89|
|2598  |            axi_ar_buffer_i                                                                                    |axi_ar_buffer__parameterized2__2                  |    105|
|2599  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized11__2              |    105|
|2600  |                i_fifo                                                                                         |fifo__parameterized11__2                          |    101|
|2601  |                  impl                                                                                         |fifo_v2__parameterized16__2                       |    101|
|2602  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized29__2                       |    101|
|2603  |            \DATA_RAM_WAY[0].DATA_RAM                                                                          |ram_ws_rs_data_scm__5                             |    133|
|2604  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__5            |    131|
|2605  |            \DATA_RAM_WAY[1].DATA_RAM                                                                          |ram_ws_rs_data_scm__6                             |    133|
|2606  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__6            |    131|
|2607  |            \DATA_RAM_WAY[2].DATA_RAM                                                                          |ram_ws_rs_data_scm__7                             |    133|
|2608  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__7            |    131|
|2609  |            \DATA_RAM_WAY[3].DATA_RAM                                                                          |ram_ws_rs_data_scm__8                             |    133|
|2610  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__8            |    131|
|2611  |            \TAG_RAM_WAY[0].TAG_RAM                                                                            |ram_ws_rs_tag_scm__5                              |     14|
|2612  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__5            |     12|
|2613  |            \TAG_RAM_WAY[1].TAG_RAM                                                                            |ram_ws_rs_tag_scm__6                              |     14|
|2614  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__6            |     12|
|2615  |            \TAG_RAM_WAY[2].TAG_RAM                                                                            |ram_ws_rs_tag_scm__7                              |     14|
|2616  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__7            |     12|
|2617  |            \TAG_RAM_WAY[3].TAG_RAM                                                                            |ram_ws_rs_tag_scm__8                              |     14|
|2618  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__8            |     12|
|2619  |          \Main_Icache[3].i_main_shared_icache                                                                 |share_icache__parameterized2                      |   2057|
|2620  |            u_icache_controller                                                                                |share_icache_controller__parameterized2           |   1100|
|2621  |              \_MULTIWAY_.RDATA_MUXSEL_BIN                                                                     |onehot_to_bin__parameterized3__2                  |      2|
|2622  |              \_MULTIWAY_.RANDOM_WAY_REPLACEMENT                                                               |lfsr_8bit__1                                      |     14|
|2623  |              \_MULTIWAY_.ADDRESS_WAY_REFILL_FIFO                                                              |generic_fifo__parameterized20__1                  |    169|
|2624  |              u_RefillTracker                                                                                  |RefillTracker_4__1                                |    101|
|2625  |                OH_2_BIN_POP                                                                                   |onehot_to_bin__parameterized3__5                  |      2|
|2626  |              ADDR_ALIGNMENT_ICACHE_FIFO                                                                       |generic_fifo__parameterized21__1                  |     89|
|2627  |            axi_ar_buffer_i                                                                                    |axi_ar_buffer__parameterized2__1                  |    105|
|2628  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized11__1              |    105|
|2629  |                i_fifo                                                                                         |fifo__parameterized11__1                          |    101|
|2630  |                  impl                                                                                         |fifo_v2__parameterized16__1                       |    101|
|2631  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized29__1                       |    101|
|2632  |            \DATA_RAM_WAY[0].DATA_RAM                                                                          |ram_ws_rs_data_scm__1                             |    133|
|2633  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__1            |    131|
|2634  |            \DATA_RAM_WAY[1].DATA_RAM                                                                          |ram_ws_rs_data_scm__2                             |    133|
|2635  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__2            |    131|
|2636  |            \DATA_RAM_WAY[2].DATA_RAM                                                                          |ram_ws_rs_data_scm__3                             |    133|
|2637  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__3            |    131|
|2638  |            \DATA_RAM_WAY[3].DATA_RAM                                                                          |ram_ws_rs_data_scm__4                             |    133|
|2639  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__4            |    131|
|2640  |            \TAG_RAM_WAY[0].TAG_RAM                                                                            |ram_ws_rs_tag_scm__1                              |     14|
|2641  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__1            |     12|
|2642  |            \TAG_RAM_WAY[1].TAG_RAM                                                                            |ram_ws_rs_tag_scm__2                              |     14|
|2643  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__2            |     12|
|2644  |            \TAG_RAM_WAY[2].TAG_RAM                                                                            |ram_ws_rs_tag_scm__3                              |     14|
|2645  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__3            |     12|
|2646  |            \TAG_RAM_WAY[3].TAG_RAM                                                                            |ram_ws_rs_tag_scm__4                              |     14|
|2647  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__4            |     12|
|2648  |          \PRI_ICACHE[2].i_pri_icache                                                                          |pri_icache__1                                     |   1684|
|2649  |            i_pri_icache_controller                                                                            |pri_icache_controller__1                          |    860|
|2650  |              i_LFSR_Way_Repl                                                                                  |lfsr_8bit__7                                      |     14|
|2651  |            i_refill_arbiter                                                                                   |refill_arbiter__1                                 |    171|
|2652  |            \_TAG_WAY_[0].TAG_BANK                                                                             |register_file_1w_multi_port_read__1               |     30|
|2653  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__3                            |     15|
|2654  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__2                            |     15|
|2655  |            \_TAG_WAY_[1].TAG_BANK                                                                             |register_file_1w_multi_port_read__2               |     30|
|2656  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__5                            |     15|
|2657  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__4                            |     15|
|2658  |            \_TAG_WAY_[2].TAG_BANK                                                                             |register_file_1w_multi_port_read__3               |     30|
|2659  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__7                            |     15|
|2660  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__6                            |     15|
|2661  |            \_TAG_WAY_[3].TAG_BANK                                                                             |register_file_1w_multi_port_read__4               |     30|
|2662  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__1                            |     15|
|2663  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__8                            |     15|
|2664  |            \_DATA_WAY_[0].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__18           |    131|
|2665  |            \_DATA_WAY_[1].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__19           |    131|
|2666  |            \_DATA_WAY_[2].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__20           |    131|
|2667  |            \_DATA_WAY_[3].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__28           |    131|
|2668  |          \Main_Icache[1].i_main_shared_icache                                                                 |share_icache__parameterized0                      |   2059|
|2669  |            u_icache_controller                                                                                |share_icache_controller__parameterized0           |   1102|
|2670  |              \_MULTIWAY_.RDATA_MUXSEL_BIN                                                                     |onehot_to_bin__parameterized3__12                 |      2|
|2671  |              \_MULTIWAY_.RANDOM_WAY_REPLACEMENT                                                               |lfsr_8bit__6                                      |     14|
|2672  |              \_MULTIWAY_.ADDRESS_WAY_REFILL_FIFO                                                              |generic_fifo__parameterized20__6                  |    169|
|2673  |              u_RefillTracker                                                                                  |RefillTracker_4__6                                |    101|
|2674  |                OH_2_BIN_POP                                                                                   |onehot_to_bin__parameterized3__9                  |      2|
|2675  |              ADDR_ALIGNMENT_ICACHE_FIFO                                                                       |generic_fifo__parameterized21__6                  |     89|
|2676  |            axi_ar_buffer_i                                                                                    |axi_ar_buffer__parameterized2__6                  |    105|
|2677  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized11__6              |    105|
|2678  |                i_fifo                                                                                         |fifo__parameterized11__6                          |    101|
|2679  |                  impl                                                                                         |fifo_v2__parameterized16__6                       |    101|
|2680  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized29__6                       |    101|
|2681  |            \DATA_RAM_WAY[0].DATA_RAM                                                                          |ram_ws_rs_data_scm__21                            |    133|
|2682  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__25           |    131|
|2683  |            \DATA_RAM_WAY[1].DATA_RAM                                                                          |ram_ws_rs_data_scm__22                            |    133|
|2684  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__26           |    131|
|2685  |            \DATA_RAM_WAY[2].DATA_RAM                                                                          |ram_ws_rs_data_scm__23                            |    133|
|2686  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__27           |    131|
|2687  |            \DATA_RAM_WAY[3].DATA_RAM                                                                          |ram_ws_rs_data_scm__24                            |    133|
|2688  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__17           |    131|
|2689  |            \TAG_RAM_WAY[0].TAG_RAM                                                                            |ram_ws_rs_tag_scm__21                             |     14|
|2690  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__21           |     12|
|2691  |            \TAG_RAM_WAY[1].TAG_RAM                                                                            |ram_ws_rs_tag_scm__22                             |     14|
|2692  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__22           |     12|
|2693  |            \TAG_RAM_WAY[2].TAG_RAM                                                                            |ram_ws_rs_tag_scm__23                             |     14|
|2694  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__23           |     12|
|2695  |            \TAG_RAM_WAY[3].TAG_RAM                                                                            |ram_ws_rs_tag_scm__24                             |     14|
|2696  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__24           |     12|
|2697  |          \Main_Icache[0].i_main_shared_icache                                                                 |share_icache                                      |   2059|
|2698  |            u_icache_controller                                                                                |share_icache_controller                           |   1102|
|2699  |              \_MULTIWAY_.RDATA_MUXSEL_BIN                                                                     |onehot_to_bin__parameterized3__10                 |      2|
|2700  |              \_MULTIWAY_.RANDOM_WAY_REPLACEMENT                                                               |lfsr_8bit__5                                      |     14|
|2701  |              \_MULTIWAY_.ADDRESS_WAY_REFILL_FIFO                                                              |generic_fifo__parameterized20__5                  |    169|
|2702  |              u_RefillTracker                                                                                  |RefillTracker_4__5                                |    101|
|2703  |                OH_2_BIN_POP                                                                                   |onehot_to_bin__parameterized3__11                 |      2|
|2704  |              ADDR_ALIGNMENT_ICACHE_FIFO                                                                       |generic_fifo__parameterized21__5                  |     89|
|2705  |            axi_ar_buffer_i                                                                                    |axi_ar_buffer__parameterized2__5                  |    105|
|2706  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized11__5              |    105|
|2707  |                i_fifo                                                                                         |fifo__parameterized11__5                          |    101|
|2708  |                  impl                                                                                         |fifo_v2__parameterized16__5                       |    101|
|2709  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized29__5                       |    101|
|2710  |            \DATA_RAM_WAY[0].DATA_RAM                                                                          |ram_ws_rs_data_scm__17                            |    133|
|2711  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__21           |    131|
|2712  |            \DATA_RAM_WAY[1].DATA_RAM                                                                          |ram_ws_rs_data_scm__18                            |    133|
|2713  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__22           |    131|
|2714  |            \DATA_RAM_WAY[2].DATA_RAM                                                                          |ram_ws_rs_data_scm__19                            |    133|
|2715  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__23           |    131|
|2716  |            \DATA_RAM_WAY[3].DATA_RAM                                                                          |ram_ws_rs_data_scm__20                            |    133|
|2717  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__24           |    131|
|2718  |            \TAG_RAM_WAY[0].TAG_RAM                                                                            |ram_ws_rs_tag_scm__17                             |     14|
|2719  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__17           |     12|
|2720  |            \TAG_RAM_WAY[1].TAG_RAM                                                                            |ram_ws_rs_tag_scm__18                             |     14|
|2721  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__18           |     12|
|2722  |            \TAG_RAM_WAY[2].TAG_RAM                                                                            |ram_ws_rs_tag_scm__19                             |     14|
|2723  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__19           |     12|
|2724  |            \TAG_RAM_WAY[3].TAG_RAM                                                                            |ram_ws_rs_tag_scm__20                             |     14|
|2725  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__20           |     12|
|2726  |          \PRI_ICACHE[1].i_pri_icache                                                                          |pri_icache__2                                     |   1684|
|2727  |            i_pri_icache_controller                                                                            |pri_icache_controller__2                          |    860|
|2728  |              i_LFSR_Way_Repl                                                                                  |lfsr_8bit__9                                      |     14|
|2729  |            i_refill_arbiter                                                                                   |refill_arbiter__2                                 |    171|
|2730  |            \_TAG_WAY_[0].TAG_BANK                                                                             |register_file_1w_multi_port_read__11              |     30|
|2731  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__23                           |     15|
|2732  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__22                           |     15|
|2733  |            \_TAG_WAY_[1].TAG_BANK                                                                             |register_file_1w_multi_port_read__10              |     30|
|2734  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__21                           |     15|
|2735  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__20                           |     15|
|2736  |            \_TAG_WAY_[2].TAG_BANK                                                                             |register_file_1w_multi_port_read__9               |     30|
|2737  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__19                           |     15|
|2738  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__18                           |     15|
|2739  |            \_TAG_WAY_[3].TAG_BANK                                                                             |register_file_1w_multi_port_read__8               |     30|
|2740  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__17                           |     15|
|2741  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__16                           |     15|
|2742  |            \_DATA_WAY_[0].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__39           |    131|
|2743  |            \_DATA_WAY_[1].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__38           |    131|
|2744  |            \_DATA_WAY_[2].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__37           |    131|
|2745  |            \_DATA_WAY_[3].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__36           |    131|
|2746  |          \PRI_ICACHE[0].i_pri_icache                                                                          |pri_icache__3                                     |   1684|
|2747  |            i_pri_icache_controller                                                                            |pri_icache_controller__3                          |    860|
|2748  |              i_LFSR_Way_Repl                                                                                  |lfsr_8bit__10                                     |     14|
|2749  |            i_refill_arbiter                                                                                   |refill_arbiter__3                                 |    171|
|2750  |            \_TAG_WAY_[0].TAG_BANK                                                                             |register_file_1w_multi_port_read__5               |     30|
|2751  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__11                           |     15|
|2752  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__10                           |     15|
|2753  |            \_TAG_WAY_[1].TAG_BANK                                                                             |register_file_1w_multi_port_read__6               |     30|
|2754  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__13                           |     15|
|2755  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__12                           |     15|
|2756  |            \_TAG_WAY_[2].TAG_BANK                                                                             |register_file_1w_multi_port_read__7               |     30|
|2757  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__15                           |     15|
|2758  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__14                           |     15|
|2759  |            \_TAG_WAY_[3].TAG_BANK                                                                             |register_file_1w_multi_port_read__12              |     30|
|2760  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__9                            |     15|
|2761  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__24                           |     15|
|2762  |            \_DATA_WAY_[0].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__30           |    131|
|2763  |            \_DATA_WAY_[1].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__31           |    131|
|2764  |            \_DATA_WAY_[2].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__32           |    131|
|2765  |            \_DATA_WAY_[3].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__40           |    131|
|2766  |          ICACHE_INTERCONNECT                                                                                  |icache_intc                                       |   9368|
|2767  |            \RoutingRequestNetwork[0].NO_AUX_CHANNEL.RoutingBlock_Req_icache_intc_i                            |RoutingBlock_Req_icache_intc__1                   |    257|
|2768  |              \MULTI_CORE.DistributedArbitrationNetwork_Req_icache_intc_i                                      |DistributedArbitrationNetwork_Req_icache_intc__1  |    249|
|2769  |                \MULTI_MASTER.HORIZONTAL_INDEX[0].VERTICAL_INDEX[0].OUT_NODE.Req_Arb_Node_icache_intc_i        |Req_Arb_Node_icache_intc__13                      |     39|
|2770  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[0].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__12                      |     35|
|2771  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[1].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__11                      |     35|
|2772  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[0].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__10                      |     33|
|2773  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[1].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__9                       |     33|
|2774  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[2].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__8                       |     33|
|2775  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[3].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__7                       |     33|
|2776  |            \RoutingRequestNetwork[1].NO_AUX_CHANNEL.RoutingBlock_Req_icache_intc_i                            |RoutingBlock_Req_icache_intc__2                   |    257|
|2777  |              \MULTI_CORE.DistributedArbitrationNetwork_Req_icache_intc_i                                      |DistributedArbitrationNetwork_Req_icache_intc__2  |    249|
|2778  |                \MULTI_MASTER.HORIZONTAL_INDEX[0].VERTICAL_INDEX[0].OUT_NODE.Req_Arb_Node_icache_intc_i        |Req_Arb_Node_icache_intc__20                      |     39|
|2779  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[0].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__19                      |     35|
|2780  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[1].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__18                      |     35|
|2781  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[0].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__17                      |     33|
|2782  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[1].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__16                      |     33|
|2783  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[2].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__15                      |     33|
|2784  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[3].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__14                      |     33|
|2785  |            \RoutingRequestNetwork[2].NO_AUX_CHANNEL.RoutingBlock_Req_icache_intc_i                            |RoutingBlock_Req_icache_intc__3                   |    257|
|2786  |              \MULTI_CORE.DistributedArbitrationNetwork_Req_icache_intc_i                                      |DistributedArbitrationNetwork_Req_icache_intc__3  |    249|
|2787  |                \MULTI_MASTER.HORIZONTAL_INDEX[0].VERTICAL_INDEX[0].OUT_NODE.Req_Arb_Node_icache_intc_i        |Req_Arb_Node_icache_intc__27                      |     39|
|2788  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[0].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__26                      |     35|
|2789  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[1].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__25                      |     35|
|2790  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[0].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__24                      |     33|
|2791  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[1].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__23                      |     33|
|2792  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[2].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__22                      |     33|
|2793  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[3].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__21                      |     33|
|2794  |            \RoutingRequestNetwork[3].NO_AUX_CHANNEL.RoutingBlock_Req_icache_intc_i                            |RoutingBlock_Req_icache_intc__4                   |    257|
|2795  |              \MULTI_CORE.DistributedArbitrationNetwork_Req_icache_intc_i                                      |DistributedArbitrationNetwork_Req_icache_intc__4  |    249|
|2796  |                \MULTI_MASTER.HORIZONTAL_INDEX[0].VERTICAL_INDEX[0].OUT_NODE.Req_Arb_Node_icache_intc_i        |Req_Arb_Node_icache_intc__34                      |     39|
|2797  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[0].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__33                      |     35|
|2798  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[1].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__32                      |     35|
|2799  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[0].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__31                      |     33|
|2800  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[1].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__30                      |     33|
|2801  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[2].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__29                      |     33|
|2802  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[3].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__28                      |     33|
|2803  |            \RoutingRequestNetwork[4].NO_AUX_CHANNEL.RoutingBlock_Req_icache_intc_i                            |RoutingBlock_Req_icache_intc__5                   |    257|
|2804  |              \MULTI_CORE.DistributedArbitrationNetwork_Req_icache_intc_i                                      |DistributedArbitrationNetwork_Req_icache_intc__5  |    249|
|2805  |                \MULTI_MASTER.HORIZONTAL_INDEX[0].VERTICAL_INDEX[0].OUT_NODE.Req_Arb_Node_icache_intc_i        |Req_Arb_Node_icache_intc__41                      |     39|
|2806  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[0].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__40                      |     35|
|2807  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[1].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__39                      |     35|
|2808  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[0].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__38                      |     33|
|2809  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[1].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__37                      |     33|
|2810  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[2].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__36                      |     33|
|2811  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[3].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__35                      |     33|
|2812  |            \RoutingRequestNetwork[5].NO_AUX_CHANNEL.RoutingBlock_Req_icache_intc_i                            |RoutingBlock_Req_icache_intc__6                   |    257|
|2813  |              \MULTI_CORE.DistributedArbitrationNetwork_Req_icache_intc_i                                      |DistributedArbitrationNetwork_Req_icache_intc__6  |    249|
|2814  |                \MULTI_MASTER.HORIZONTAL_INDEX[0].VERTICAL_INDEX[0].OUT_NODE.Req_Arb_Node_icache_intc_i        |Req_Arb_Node_icache_intc__48                      |     39|
|2815  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[0].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__47                      |     35|
|2816  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[1].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__46                      |     35|
|2817  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[0].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__45                      |     33|
|2818  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[1].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__44                      |     33|
|2819  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[2].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__43                      |     33|
|2820  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[3].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__42                      |     33|
|2821  |            \RoutingRequestNetwork[6].NO_AUX_CHANNEL.RoutingBlock_Req_icache_intc_i                            |RoutingBlock_Req_icache_intc__7                   |    257|
|2822  |              \MULTI_CORE.DistributedArbitrationNetwork_Req_icache_intc_i                                      |DistributedArbitrationNetwork_Req_icache_intc__7  |    249|
|2823  |                \MULTI_MASTER.HORIZONTAL_INDEX[0].VERTICAL_INDEX[0].OUT_NODE.Req_Arb_Node_icache_intc_i        |Req_Arb_Node_icache_intc__55                      |     39|
|2824  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[0].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__54                      |     35|
|2825  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[1].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__53                      |     35|
|2826  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[0].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__52                      |     33|
|2827  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[1].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__51                      |     33|
|2828  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[2].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__50                      |     33|
|2829  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[3].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__49                      |     33|
|2830  |            \RoutingRequestNetwork[7].NO_AUX_CHANNEL.RoutingBlock_Req_icache_intc_i                            |RoutingBlock_Req_icache_intc                      |    257|
|2831  |              \MULTI_CORE.DistributedArbitrationNetwork_Req_icache_intc_i                                      |DistributedArbitrationNetwork_Req_icache_intc     |    249|
|2832  |                \MULTI_MASTER.HORIZONTAL_INDEX[0].VERTICAL_INDEX[0].OUT_NODE.Req_Arb_Node_icache_intc_i        |Req_Arb_Node_icache_intc__1                       |     39|
|2833  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[0].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__2                       |     35|
|2834  |                \MULTI_MASTER.HORIZONTAL_INDEX[1].VERTICAL_INDEX[1].INTERNAL_NODES.Req_Arb_Node_icache_intc_i  |Req_Arb_Node_icache_intc__3                       |     35|
|2835  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[0].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__4                       |     33|
|2836  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[1].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__5                       |     33|
|2837  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[2].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc__6                       |     33|
|2838  |                \MULTI_MASTER.HORIZONTAL_INDEX[2].VERTICAL_INDEX[3].INPUT_NODES.Req_Arb_Node_icache_intc_i     |Req_Arb_Node_icache_intc                          |     33|
|2839  |            \RoutingResponsetNetwork[0].RoutingBlock_Resp_icache_intc_i                                        |RoutingBlock_Resp_icache_intc                     |    914|
|2840  |              DistributedArbitrationNetwork_Resp_icache_intc_i                                                 |DistributedArbitrationNetwork_Resp_icache_intc    |    903|
|2841  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[0].VERT_INCR[0].OUT_NODE.Resp_Arb_Node_icache_intc_i            |Resp_Arb_Node_icache_intc__1                      |    129|
|2842  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[0].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__2                      |    129|
|2843  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[1].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__3                      |    129|
|2844  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[0].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__4                      |    129|
|2845  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[1].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__5                      |    129|
|2846  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[2].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__6                      |    129|
|2847  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[3].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc                         |    129|
|2848  |            \RoutingResponsetNetwork[1].RoutingBlock_Resp_icache_intc_i                                        |RoutingBlock_Resp_icache_intc__parameterized0     |    914|
|2849  |              DistributedArbitrationNetwork_Resp_icache_intc_i                                                 |DistributedArbitrationNetwork_Resp_icache_intc__7 |    903|
|2850  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[0].VERT_INCR[0].OUT_NODE.Resp_Arb_Node_icache_intc_i            |Resp_Arb_Node_icache_intc__55                     |    129|
|2851  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[0].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__54                     |    129|
|2852  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[1].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__53                     |    129|
|2853  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[0].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__52                     |    129|
|2854  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[1].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__51                     |    129|
|2855  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[2].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__50                     |    129|
|2856  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[3].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__49                     |    129|
|2857  |            \RoutingResponsetNetwork[2].RoutingBlock_Resp_icache_intc_i                                        |RoutingBlock_Resp_icache_intc__parameterized1     |    914|
|2858  |              DistributedArbitrationNetwork_Resp_icache_intc_i                                                 |DistributedArbitrationNetwork_Resp_icache_intc__6 |    903|
|2859  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[0].VERT_INCR[0].OUT_NODE.Resp_Arb_Node_icache_intc_i            |Resp_Arb_Node_icache_intc__48                     |    129|
|2860  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[0].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__47                     |    129|
|2861  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[1].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__46                     |    129|
|2862  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[0].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__45                     |    129|
|2863  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[1].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__44                     |    129|
|2864  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[2].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__43                     |    129|
|2865  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[3].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__42                     |    129|
|2866  |            \RoutingResponsetNetwork[3].RoutingBlock_Resp_icache_intc_i                                        |RoutingBlock_Resp_icache_intc__parameterized2     |    914|
|2867  |              DistributedArbitrationNetwork_Resp_icache_intc_i                                                 |DistributedArbitrationNetwork_Resp_icache_intc__5 |    903|
|2868  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[0].VERT_INCR[0].OUT_NODE.Resp_Arb_Node_icache_intc_i            |Resp_Arb_Node_icache_intc__41                     |    129|
|2869  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[0].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__40                     |    129|
|2870  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[1].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__39                     |    129|
|2871  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[0].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__38                     |    129|
|2872  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[1].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__37                     |    129|
|2873  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[2].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__36                     |    129|
|2874  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[3].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__35                     |    129|
|2875  |            \RoutingResponsetNetwork[4].RoutingBlock_Resp_icache_intc_i                                        |RoutingBlock_Resp_icache_intc__parameterized3     |    914|
|2876  |              DistributedArbitrationNetwork_Resp_icache_intc_i                                                 |DistributedArbitrationNetwork_Resp_icache_intc__4 |    903|
|2877  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[0].VERT_INCR[0].OUT_NODE.Resp_Arb_Node_icache_intc_i            |Resp_Arb_Node_icache_intc__34                     |    129|
|2878  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[0].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__33                     |    129|
|2879  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[1].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__32                     |    129|
|2880  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[0].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__31                     |    129|
|2881  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[1].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__30                     |    129|
|2882  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[2].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__29                     |    129|
|2883  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[3].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__28                     |    129|
|2884  |            \RoutingResponsetNetwork[5].RoutingBlock_Resp_icache_intc_i                                        |RoutingBlock_Resp_icache_intc__parameterized4     |    914|
|2885  |              DistributedArbitrationNetwork_Resp_icache_intc_i                                                 |DistributedArbitrationNetwork_Resp_icache_intc__3 |    903|
|2886  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[0].VERT_INCR[0].OUT_NODE.Resp_Arb_Node_icache_intc_i            |Resp_Arb_Node_icache_intc__27                     |    129|
|2887  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[0].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__26                     |    129|
|2888  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[1].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__25                     |    129|
|2889  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[0].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__24                     |    129|
|2890  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[1].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__23                     |    129|
|2891  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[2].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__22                     |    129|
|2892  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[3].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__21                     |    129|
|2893  |            \RoutingResponsetNetwork[6].RoutingBlock_Resp_icache_intc_i                                        |RoutingBlock_Resp_icache_intc__parameterized5     |    914|
|2894  |              DistributedArbitrationNetwork_Resp_icache_intc_i                                                 |DistributedArbitrationNetwork_Resp_icache_intc__2 |    903|
|2895  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[0].VERT_INCR[0].OUT_NODE.Resp_Arb_Node_icache_intc_i            |Resp_Arb_Node_icache_intc__20                     |    129|
|2896  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[0].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__19                     |    129|
|2897  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[1].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__18                     |    129|
|2898  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[0].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__17                     |    129|
|2899  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[1].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__16                     |    129|
|2900  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[2].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__15                     |    129|
|2901  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[3].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__14                     |    129|
|2902  |            \RoutingResponsetNetwork[7].RoutingBlock_Resp_icache_intc_i                                        |RoutingBlock_Resp_icache_intc__parameterized6     |    914|
|2903  |              DistributedArbitrationNetwork_Resp_icache_intc_i                                                 |DistributedArbitrationNetwork_Resp_icache_intc__1 |    903|
|2904  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[0].VERT_INCR[0].OUT_NODE.Resp_Arb_Node_icache_intc_i            |Resp_Arb_Node_icache_intc__13                     |    129|
|2905  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[0].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__12                     |    129|
|2906  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[1].VERT_INCR[1].INTERNAL_NODES.Resp_Arb_Node_icache_intc_i      |Resp_Arb_Node_icache_intc__11                     |    129|
|2907  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[0].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__10                     |    129|
|2908  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[1].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__9                      |    129|
|2909  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[2].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__8                      |    129|
|2910  |                \MULTI_CHACHE_BANKS.HORIZ_INCR[2].VERT_INCR[3].INPUT_NODES.Resp_Arb_Node_icache_intc_i         |Resp_Arb_Node_icache_intc__7                      |    129|
|2911  |          \Main_Icache[7].i_main_shared_icache                                                                 |share_icache__parameterized6                      |   2057|
|2912  |            u_icache_controller                                                                                |share_icache_controller__parameterized6           |   1100|
|2913  |              \_MULTIWAY_.RDATA_MUXSEL_BIN                                                                     |onehot_to_bin__parameterized3__14                 |      2|
|2914  |              \_MULTIWAY_.RANDOM_WAY_REPLACEMENT                                                               |lfsr_8bit__8                                      |     14|
|2915  |              \_MULTIWAY_.ADDRESS_WAY_REFILL_FIFO                                                              |generic_fifo__parameterized20__7                  |    169|
|2916  |              u_RefillTracker                                                                                  |RefillTracker_4__7                                |    101|
|2917  |                OH_2_BIN_POP                                                                                   |onehot_to_bin__parameterized3__13                 |      2|
|2918  |              ADDR_ALIGNMENT_ICACHE_FIFO                                                                       |generic_fifo__parameterized21__7                  |     89|
|2919  |            axi_ar_buffer_i                                                                                    |axi_ar_buffer__parameterized2__7                  |    105|
|2920  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized11__7              |    105|
|2921  |                i_fifo                                                                                         |fifo__parameterized11__7                          |    101|
|2922  |                  impl                                                                                         |fifo_v2__parameterized16__7                       |    101|
|2923  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized29__7                       |    101|
|2924  |            \DATA_RAM_WAY[0].DATA_RAM                                                                          |ram_ws_rs_data_scm__25                            |    133|
|2925  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__33           |    131|
|2926  |            \DATA_RAM_WAY[1].DATA_RAM                                                                          |ram_ws_rs_data_scm__26                            |    133|
|2927  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__34           |    131|
|2928  |            \DATA_RAM_WAY[2].DATA_RAM                                                                          |ram_ws_rs_data_scm__27                            |    133|
|2929  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__35           |    131|
|2930  |            \DATA_RAM_WAY[3].DATA_RAM                                                                          |ram_ws_rs_data_scm__28                            |    133|
|2931  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__29           |    131|
|2932  |            \TAG_RAM_WAY[0].TAG_RAM                                                                            |ram_ws_rs_tag_scm__25                             |     14|
|2933  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__25           |     12|
|2934  |            \TAG_RAM_WAY[1].TAG_RAM                                                                            |ram_ws_rs_tag_scm__26                             |     14|
|2935  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__26           |     12|
|2936  |            \TAG_RAM_WAY[2].TAG_RAM                                                                            |ram_ws_rs_tag_scm__27                             |     14|
|2937  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__27           |     12|
|2938  |            \TAG_RAM_WAY[3].TAG_RAM                                                                            |ram_ws_rs_tag_scm__28                             |     14|
|2939  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__28           |     12|
|2940  |          \Main_Icache[2].i_main_shared_icache                                                                 |share_icache__parameterized1                      |   2061|
|2941  |            u_icache_controller                                                                                |share_icache_controller__parameterized1           |   1104|
|2942  |              \_MULTIWAY_.RDATA_MUXSEL_BIN                                                                     |onehot_to_bin__parameterized3                     |      2|
|2943  |              \_MULTIWAY_.RANDOM_WAY_REPLACEMENT                                                               |lfsr_8bit                                         |     14|
|2944  |              \_MULTIWAY_.ADDRESS_WAY_REFILL_FIFO                                                              |generic_fifo__parameterized20                     |    169|
|2945  |              u_RefillTracker                                                                                  |RefillTracker_4                                   |    101|
|2946  |                OH_2_BIN_POP                                                                                   |onehot_to_bin__parameterized3__15                 |      2|
|2947  |              ADDR_ALIGNMENT_ICACHE_FIFO                                                                       |generic_fifo__parameterized21                     |     89|
|2948  |            axi_ar_buffer_i                                                                                    |axi_ar_buffer__parameterized2                     |    105|
|2949  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized11                 |    105|
|2950  |                i_fifo                                                                                         |fifo__parameterized11                             |    101|
|2951  |                  impl                                                                                         |fifo_v2__parameterized16                          |    101|
|2952  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized29                          |    101|
|2953  |            \DATA_RAM_WAY[0].DATA_RAM                                                                          |ram_ws_rs_data_scm__29                            |    133|
|2954  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__61           |    131|
|2955  |            \DATA_RAM_WAY[1].DATA_RAM                                                                          |ram_ws_rs_data_scm__30                            |    133|
|2956  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__62           |    131|
|2957  |            \DATA_RAM_WAY[2].DATA_RAM                                                                          |ram_ws_rs_data_scm__31                            |    133|
|2958  |              scm_data                                                                                         |register_file_1r_1w__parameterized0__63           |    131|
|2959  |            \DATA_RAM_WAY[3].DATA_RAM                                                                          |ram_ws_rs_data_scm                                |    133|
|2960  |              scm_data                                                                                         |register_file_1r_1w__parameterized0               |    131|
|2961  |            \TAG_RAM_WAY[0].TAG_RAM                                                                            |ram_ws_rs_tag_scm__29                             |     14|
|2962  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__29           |     12|
|2963  |            \TAG_RAM_WAY[1].TAG_RAM                                                                            |ram_ws_rs_tag_scm__30                             |     14|
|2964  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__30           |     12|
|2965  |            \TAG_RAM_WAY[2].TAG_RAM                                                                            |ram_ws_rs_tag_scm__31                             |     14|
|2966  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1__31           |     12|
|2967  |            \TAG_RAM_WAY[3].TAG_RAM                                                                            |ram_ws_rs_tag_scm                                 |     14|
|2968  |              scm_tag                                                                                          |register_file_1r_1w__parameterized1               |     12|
|2969  |          \PRI_ICACHE[7].i_pri_icache                                                                          |pri_icache__4                                     |   1684|
|2970  |            i_pri_icache_controller                                                                            |pri_icache_controller__4                          |    860|
|2971  |              i_LFSR_Way_Repl                                                                                  |lfsr_8bit__12                                     |     14|
|2972  |            i_refill_arbiter                                                                                   |refill_arbiter__4                                 |    171|
|2973  |            \_TAG_WAY_[0].TAG_BANK                                                                             |register_file_1w_multi_port_read__19              |     30|
|2974  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__39                           |     15|
|2975  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__38                           |     15|
|2976  |            \_TAG_WAY_[1].TAG_BANK                                                                             |register_file_1w_multi_port_read__18              |     30|
|2977  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__37                           |     15|
|2978  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__36                           |     15|
|2979  |            \_TAG_WAY_[2].TAG_BANK                                                                             |register_file_1w_multi_port_read__17              |     30|
|2980  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__35                           |     15|
|2981  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__34                           |     15|
|2982  |            \_TAG_WAY_[3].TAG_BANK                                                                             |register_file_1w_multi_port_read__16              |     30|
|2983  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__33                           |     15|
|2984  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__32                           |     15|
|2985  |            \_DATA_WAY_[0].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__48           |    131|
|2986  |            \_DATA_WAY_[1].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__47           |    131|
|2987  |            \_DATA_WAY_[2].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__46           |    131|
|2988  |            \_DATA_WAY_[3].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__45           |    131|
|2989  |          \PRI_ICACHE[6].i_pri_icache                                                                          |pri_icache__5                                     |   1684|
|2990  |            i_pri_icache_controller                                                                            |pri_icache_controller__5                          |    860|
|2991  |              i_LFSR_Way_Repl                                                                                  |lfsr_8bit__13                                     |     14|
|2992  |            i_refill_arbiter                                                                                   |refill_arbiter__5                                 |    171|
|2993  |            \_TAG_WAY_[0].TAG_BANK                                                                             |register_file_1w_multi_port_read__23              |     30|
|2994  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__47                           |     15|
|2995  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__46                           |     15|
|2996  |            \_TAG_WAY_[1].TAG_BANK                                                                             |register_file_1w_multi_port_read__22              |     30|
|2997  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__45                           |     15|
|2998  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__44                           |     15|
|2999  |            \_TAG_WAY_[2].TAG_BANK                                                                             |register_file_1w_multi_port_read__21              |     30|
|3000  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__43                           |     15|
|3001  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__42                           |     15|
|3002  |            \_TAG_WAY_[3].TAG_BANK                                                                             |register_file_1w_multi_port_read__20              |     30|
|3003  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__41                           |     15|
|3004  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__40                           |     15|
|3005  |            \_DATA_WAY_[0].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__52           |    131|
|3006  |            \_DATA_WAY_[1].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__51           |    131|
|3007  |            \_DATA_WAY_[2].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__50           |    131|
|3008  |            \_DATA_WAY_[3].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__49           |    131|
|3009  |          \PRI_ICACHE[5].i_pri_icache                                                                          |pri_icache__6                                     |   1684|
|3010  |            i_pri_icache_controller                                                                            |pri_icache_controller__6                          |    860|
|3011  |              i_LFSR_Way_Repl                                                                                  |lfsr_8bit__14                                     |     14|
|3012  |            i_refill_arbiter                                                                                   |refill_arbiter__6                                 |    171|
|3013  |            \_TAG_WAY_[0].TAG_BANK                                                                             |register_file_1w_multi_port_read__27              |     30|
|3014  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__55                           |     15|
|3015  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__54                           |     15|
|3016  |            \_TAG_WAY_[1].TAG_BANK                                                                             |register_file_1w_multi_port_read__26              |     30|
|3017  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__53                           |     15|
|3018  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__52                           |     15|
|3019  |            \_TAG_WAY_[2].TAG_BANK                                                                             |register_file_1w_multi_port_read__25              |     30|
|3020  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__51                           |     15|
|3021  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__50                           |     15|
|3022  |            \_TAG_WAY_[3].TAG_BANK                                                                             |register_file_1w_multi_port_read__24              |     30|
|3023  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__49                           |     15|
|3024  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__48                           |     15|
|3025  |            \_DATA_WAY_[0].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__56           |    131|
|3026  |            \_DATA_WAY_[1].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__55           |    131|
|3027  |            \_DATA_WAY_[2].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__54           |    131|
|3028  |            \_DATA_WAY_[3].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__53           |    131|
|3029  |          \PRI_ICACHE[4].i_pri_icache                                                                          |pri_icache__7                                     |   1684|
|3030  |            i_pri_icache_controller                                                                            |pri_icache_controller__7                          |    860|
|3031  |              i_LFSR_Way_Repl                                                                                  |lfsr_8bit__15                                     |     14|
|3032  |            i_refill_arbiter                                                                                   |refill_arbiter__7                                 |    171|
|3033  |            \_TAG_WAY_[0].TAG_BANK                                                                             |register_file_1w_multi_port_read__31              |     30|
|3034  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__63                           |     15|
|3035  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__62                           |     15|
|3036  |            \_TAG_WAY_[1].TAG_BANK                                                                             |register_file_1w_multi_port_read__30              |     30|
|3037  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__61                           |     15|
|3038  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__60                           |     15|
|3039  |            \_TAG_WAY_[2].TAG_BANK                                                                             |register_file_1w_multi_port_read__29              |     30|
|3040  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__59                           |     15|
|3041  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__58                           |     15|
|3042  |            \_TAG_WAY_[3].TAG_BANK                                                                             |register_file_1w_multi_port_read__28              |     30|
|3043  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__57                           |     15|
|3044  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__56                           |     15|
|3045  |            \_DATA_WAY_[0].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__60           |    131|
|3046  |            \_DATA_WAY_[1].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__59           |    131|
|3047  |            \_DATA_WAY_[2].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__58           |    131|
|3048  |            \_DATA_WAY_[3].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__57           |    131|
|3049  |          \PRI_ICACHE[3].i_pri_icache                                                                          |pri_icache                                        |   1684|
|3050  |            i_pri_icache_controller                                                                            |pri_icache_controller                             |    860|
|3051  |              i_LFSR_Way_Repl                                                                                  |lfsr_8bit__11                                     |     14|
|3052  |            i_refill_arbiter                                                                                   |refill_arbiter                                    |    171|
|3053  |            \_TAG_WAY_[0].TAG_BANK                                                                             |register_file_1w_multi_port_read__13              |     30|
|3054  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__27                           |     15|
|3055  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__26                           |     15|
|3056  |            \_TAG_WAY_[1].TAG_BANK                                                                             |register_file_1w_multi_port_read__14              |     30|
|3057  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__29                           |     15|
|3058  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__28                           |     15|
|3059  |            \_TAG_WAY_[2].TAG_BANK                                                                             |register_file_1w_multi_port_read__15              |     30|
|3060  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__31                           |     15|
|3061  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w__30                           |     15|
|3062  |            \_TAG_WAY_[3].TAG_BANK                                                                             |register_file_1w_multi_port_read                  |     30|
|3063  |              \CUT[0].bram_cut                                                                                 |register_file_1r_1w__25                           |     15|
|3064  |              \CUT[1].bram_cut                                                                                 |register_file_1r_1w                               |     15|
|3065  |            \_DATA_WAY_[0].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__41           |    131|
|3066  |            \_DATA_WAY_[1].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__42           |    131|
|3067  |            \_DATA_WAY_[2].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__43           |    131|
|3068  |            \_DATA_WAY_[3].DATA_BANK                                                                           |register_file_1r_1w__parameterized0__44           |    131|
|3069  |        axi_dw_UPSIZE_32_64_wrap_i                                                                             |axi_dw_converter_intf                             |   1715|
|3070  |          i_axi_dw_converter                                                                                   |axi_dw_converter                                  |   1715|
|3071  |            \gen_dw_upsize.i_axi_dw_upsizer                                                                    |axi_dw_upsizer                                    |   1715|
|3072  |              i_slv_ar_arb                                                                                     |rr_arb_tree__parameterized21                      |      6|
|3073  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                               |lzc__parameterized7                               |      1|
|3074  |              i_axi_err_slv                                                                                    |axi_err_slv__parameterized2                       |    105|
|3075  |                i_atop_filter                                                                                  |axi_atop_filter__parameterized2                   |     55|
|3076  |                  r_resp_cmd                                                                                   |stream_register                                   |      9|
|3077  |                    i_fifo                                                                                     |fifo_v2__parameterized3                           |      7|
|3078  |                      i_fifo_v3                                                                                |fifo_v3__parameterized4                           |      7|
|3079  |                i_b_fifo                                                                                       |fifo_v3__parameterized11                          |      7|
|3080  |                i_r_fifo                                                                                       |fifo_v3__parameterized12                          |      7|
|3081  |                i_r_counter                                                                                    |counter                                           |     26|
|3082  |                  i_counter                                                                                    |delta_counter__parameterized0                     |     26|
|3083  |              i_axi_demux                                                                                      |axi_demux__parameterized2                         |    877|
|3084  |                \gen_demux.gen_aw_id_counter.i_aw_id_counter                                                   |axi_demux_id_counters__parameterized0__3          |    227|
|3085  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__163                                |      5|
|3086  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__162                                |      5|
|3087  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__161                                |      5|
|3088  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__160                                |      5|
|3089  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__159                                |      5|
|3090  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__158                                |      5|
|3091  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__157                                |      5|
|3092  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__156                                |      5|
|3093  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__155                                |      5|
|3094  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__154                                |      5|
|3095  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__153                                |      5|
|3096  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__152                                |      5|
|3097  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__151                                |      5|
|3098  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__150                                |      5|
|3099  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__149                                |      5|
|3100  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__148                                |      5|
|3101  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__147                                |      5|
|3102  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__146                                |      5|
|3103  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__145                                |      5|
|3104  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__144                                |      5|
|3105  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__143                                |      5|
|3106  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__142                                |      5|
|3107  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__141                                |      5|
|3108  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__140                                |      5|
|3109  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__139                                |      5|
|3110  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__138                                |      5|
|3111  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__137                                |      5|
|3112  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__136                                |      5|
|3113  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__135                                |      5|
|3114  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__134                                |      5|
|3115  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__133                                |      5|
|3116  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter__132                                |      5|
|3117  |                \gen_demux.gen_ar_id_counter.i_ar_id_counter                                                   |axi_demux_id_counters__parameterized0             |    259|
|3118  |                  \gen_counters[0].i_in_flight_cnt                                                             |delta_counter__101                                |      5|
|3119  |                  \gen_counters[1].i_in_flight_cnt                                                             |delta_counter__102                                |      5|
|3120  |                  \gen_counters[2].i_in_flight_cnt                                                             |delta_counter__103                                |      5|
|3121  |                  \gen_counters[3].i_in_flight_cnt                                                             |delta_counter__104                                |      5|
|3122  |                  \gen_counters[4].i_in_flight_cnt                                                             |delta_counter__105                                |      5|
|3123  |                  \gen_counters[5].i_in_flight_cnt                                                             |delta_counter__106                                |      5|
|3124  |                  \gen_counters[6].i_in_flight_cnt                                                             |delta_counter__107                                |      5|
|3125  |                  \gen_counters[7].i_in_flight_cnt                                                             |delta_counter__108                                |      5|
|3126  |                  \gen_counters[8].i_in_flight_cnt                                                             |delta_counter__109                                |      5|
|3127  |                  \gen_counters[9].i_in_flight_cnt                                                             |delta_counter__110                                |      5|
|3128  |                  \gen_counters[10].i_in_flight_cnt                                                            |delta_counter__111                                |      5|
|3129  |                  \gen_counters[11].i_in_flight_cnt                                                            |delta_counter__112                                |      5|
|3130  |                  \gen_counters[12].i_in_flight_cnt                                                            |delta_counter__113                                |      5|
|3131  |                  \gen_counters[13].i_in_flight_cnt                                                            |delta_counter__114                                |      5|
|3132  |                  \gen_counters[14].i_in_flight_cnt                                                            |delta_counter__115                                |      5|
|3133  |                  \gen_counters[15].i_in_flight_cnt                                                            |delta_counter__116                                |      5|
|3134  |                  \gen_counters[16].i_in_flight_cnt                                                            |delta_counter__117                                |      5|
|3135  |                  \gen_counters[17].i_in_flight_cnt                                                            |delta_counter__118                                |      5|
|3136  |                  \gen_counters[18].i_in_flight_cnt                                                            |delta_counter__119                                |      5|
|3137  |                  \gen_counters[19].i_in_flight_cnt                                                            |delta_counter__120                                |      5|
|3138  |                  \gen_counters[20].i_in_flight_cnt                                                            |delta_counter__121                                |      5|
|3139  |                  \gen_counters[21].i_in_flight_cnt                                                            |delta_counter__122                                |      5|
|3140  |                  \gen_counters[22].i_in_flight_cnt                                                            |delta_counter__123                                |      5|
|3141  |                  \gen_counters[23].i_in_flight_cnt                                                            |delta_counter__124                                |      5|
|3142  |                  \gen_counters[24].i_in_flight_cnt                                                            |delta_counter__125                                |      5|
|3143  |                  \gen_counters[25].i_in_flight_cnt                                                            |delta_counter__126                                |      5|
|3144  |                  \gen_counters[26].i_in_flight_cnt                                                            |delta_counter__127                                |      5|
|3145  |                  \gen_counters[27].i_in_flight_cnt                                                            |delta_counter__128                                |      5|
|3146  |                  \gen_counters[28].i_in_flight_cnt                                                            |delta_counter__129                                |      5|
|3147  |                  \gen_counters[29].i_in_flight_cnt                                                            |delta_counter__130                                |      5|
|3148  |                  \gen_counters[30].i_in_flight_cnt                                                            |delta_counter__131                                |      5|
|3149  |                  \gen_counters[31].i_in_flight_cnt                                                            |delta_counter                                     |      5|
|3150  |                \gen_demux.i_aw_spill_reg                                                                      |spill_register__parameterized33                   |    117|
|3151  |                  spill_register_flushable_i                                                                   |spill_register_flushable__parameterized33         |    117|
|3152  |                \gen_demux.i_w_fifo                                                                            |fifo_v3__parameterized31                          |      8|
|3153  |                \gen_demux.i_b_mux                                                                             |rr_arb_tree__parameterized7                       |     21|
|3154  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized7__9                            |      1|
|3155  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized7__10                           |      1|
|3156  |                \gen_demux.i_ar_spill_reg                                                                      |spill_register__parameterized34                   |    144|
|3157  |                  spill_register_flushable_i                                                                   |spill_register_flushable__parameterized34         |    144|
|3158  |                \gen_demux.i_r_mux                                                                             |rr_arb_tree__parameterized23                      |     86|
|3159  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                                             |lzc__parameterized7__7                            |      1|
|3160  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                                             |lzc__parameterized7__8                            |      1|
|3161  |        \CORE[0].core_region_i                                                                                 |core_region                                       |  14304|
|3162  |          \CL_CORE.RISCV_CORE                                                                                  |riscv_core__parameterized0__1                     |  13907|
|3163  |            ex_stage_i                                                                                         |riscv_ex_stage__parameterized0__1                 |   3352|
|3164  |              apu_disp_i                                                                                       |riscv_apu_disp__2                                 |     84|
|3165  |              alu_i                                                                                            |riscv_alu__2                                      |   2145|
|3166  |                \int_div.div_i                                                                                 |riscv_alu_div__2                                  |    381|
|3167  |                alu_popcnt_i                                                                                   |alu_popcnt__2                                     |     57|
|3168  |                alu_ff_i                                                                                       |alu_ff__2                                         |     31|
|3169  |              mult_i                                                                                           |riscv_mult__2                                     |   1000|
|3170  |                short_mul                                                                                      |short_mul_funnel__14                              |      8|
|3171  |                short_mac                                                                                      |short_mac_funnel__2                               |      8|
|3172  |                \dot_short_mul[1]                                                                              |short_mul_funnel__13                              |      8|
|3173  |                dot_short_result                                                                               |dot_short_result_funnel__2                        |      8|
|3174  |                p_2_out                                                                                        |short_mul_funnel__12                              |      8|
|3175  |                p_2_out__0                                                                                     |short_mul_funnel__11                              |      8|
|3176  |                p_2_out__1                                                                                     |short_mul_funnel__10                              |      8|
|3177  |            id_stage_i                                                                                         |riscv_id_stage__parameterized0__1                 |   5432|
|3178  |              registers_i                                                                                      |register_file_test_wrap__parameterized0__1        |   3297|
|3179  |                riscv_register_file_i                                                                          |riscv_register_file__parameterized0__1            |   3297|
|3180  |              decoder_i                                                                                        |riscv_decoder__parameterized0__1                  |    403|
|3181  |              controller_i                                                                                     |riscv_controller__2                               |    164|
|3182  |              int_controller_i                                                                                 |riscv_int_controller__parameterized0__1           |     13|
|3183  |              hwloop_regs_i                                                                                    |riscv_hwloop_regs__2                              |    333|
|3184  |            if_stage_i                                                                                         |riscv_if_stage__2                                 |   1320|
|3185  |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer__2                          |    910|
|3186  |                fifo_i                                                                                         |riscv_fetch_fifo__2                               |    707|
|3187  |              hwloop_controller_i                                                                              |riscv_hwloop_controller__2                        |     78|
|3188  |              compressed_decoder_i                                                                             |riscv_compressed_decoder__2                       |    153|
|3189  |            load_store_unit_i                                                                                  |riscv_load_store_unit                             |    265|
|3190  |            cs_registers_i                                                                                     |riscv_cs_registers__parameterized0                |   3520|
|3191  |          core_demux_i                                                                                         |core_demux__1                                     |    352|
|3192  |            periph_FIFO_i                                                                                      |periph_FIFO__1                                    |    228|
|3193  |              FIFO_REQ                                                                                         |generic_fifo__parameterized0__1                   |    228|
|3194  |          periph_demux_i                                                                                       |periph_demux__1                                   |     43|
|3195  |        \CORE[1].core_region_i                                                                                 |core_region__parameterized0                       |  14304|
|3196  |          \CL_CORE.RISCV_CORE                                                                                  |riscv_core__parameterized0__2                     |  13907|
|3197  |            ex_stage_i                                                                                         |riscv_ex_stage__parameterized0__2                 |   3352|
|3198  |              apu_disp_i                                                                                       |riscv_apu_disp__3                                 |     84|
|3199  |              alu_i                                                                                            |riscv_alu__3                                      |   2145|
|3200  |                \int_div.div_i                                                                                 |riscv_alu_div__3                                  |    381|
|3201  |                alu_popcnt_i                                                                                   |alu_popcnt__3                                     |     57|
|3202  |                alu_ff_i                                                                                       |alu_ff__3                                         |     31|
|3203  |              mult_i                                                                                           |riscv_mult__3                                     |   1000|
|3204  |                short_mul                                                                                      |short_mul_funnel__19                              |      8|
|3205  |                short_mac                                                                                      |short_mac_funnel__3                               |      8|
|3206  |                \dot_short_mul[1]                                                                              |short_mul_funnel__18                              |      8|
|3207  |                dot_short_result                                                                               |dot_short_result_funnel__3                        |      8|
|3208  |                p_2_out                                                                                        |short_mul_funnel__17                              |      8|
|3209  |                p_2_out__0                                                                                     |short_mul_funnel__16                              |      8|
|3210  |                p_2_out__1                                                                                     |short_mul_funnel__15                              |      8|
|3211  |            id_stage_i                                                                                         |riscv_id_stage__parameterized0__2                 |   5432|
|3212  |              registers_i                                                                                      |register_file_test_wrap__parameterized0__2        |   3297|
|3213  |                riscv_register_file_i                                                                          |riscv_register_file__parameterized0__2            |   3297|
|3214  |              decoder_i                                                                                        |riscv_decoder__parameterized0__2                  |    403|
|3215  |              controller_i                                                                                     |riscv_controller__3                               |    164|
|3216  |              int_controller_i                                                                                 |riscv_int_controller__parameterized0__2           |     13|
|3217  |              hwloop_regs_i                                                                                    |riscv_hwloop_regs__3                              |    333|
|3218  |            if_stage_i                                                                                         |riscv_if_stage__3                                 |   1320|
|3219  |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer__3                          |    910|
|3220  |                fifo_i                                                                                         |riscv_fetch_fifo__3                               |    707|
|3221  |              hwloop_controller_i                                                                              |riscv_hwloop_controller__3                        |     78|
|3222  |              compressed_decoder_i                                                                             |riscv_compressed_decoder__3                       |    153|
|3223  |            load_store_unit_i                                                                                  |riscv_load_store_unit__2                          |    265|
|3224  |            cs_registers_i                                                                                     |riscv_cs_registers__parameterized0__1             |   3520|
|3225  |          core_demux_i                                                                                         |core_demux__2                                     |    352|
|3226  |            periph_FIFO_i                                                                                      |periph_FIFO__2                                    |    228|
|3227  |              FIFO_REQ                                                                                         |generic_fifo__parameterized0__2                   |    228|
|3228  |          periph_demux_i                                                                                       |periph_demux__2                                   |     43|
|3229  |        \CORE[2].core_region_i                                                                                 |core_region__parameterized1                       |  14304|
|3230  |          \CL_CORE.RISCV_CORE                                                                                  |riscv_core__parameterized0__3                     |  13907|
|3231  |            ex_stage_i                                                                                         |riscv_ex_stage__parameterized0__3                 |   3352|
|3232  |              apu_disp_i                                                                                       |riscv_apu_disp__4                                 |     84|
|3233  |              alu_i                                                                                            |riscv_alu__4                                      |   2145|
|3234  |                \int_div.div_i                                                                                 |riscv_alu_div__4                                  |    381|
|3235  |                alu_popcnt_i                                                                                   |alu_popcnt__4                                     |     57|
|3236  |                alu_ff_i                                                                                       |alu_ff__4                                         |     31|
|3237  |              mult_i                                                                                           |riscv_mult__4                                     |   1000|
|3238  |                short_mul                                                                                      |short_mul_funnel__24                              |      8|
|3239  |                short_mac                                                                                      |short_mac_funnel__4                               |      8|
|3240  |                \dot_short_mul[1]                                                                              |short_mul_funnel__23                              |      8|
|3241  |                dot_short_result                                                                               |dot_short_result_funnel__4                        |      8|
|3242  |                p_2_out                                                                                        |short_mul_funnel__22                              |      8|
|3243  |                p_2_out__0                                                                                     |short_mul_funnel__21                              |      8|
|3244  |                p_2_out__1                                                                                     |short_mul_funnel__20                              |      8|
|3245  |            id_stage_i                                                                                         |riscv_id_stage__parameterized0__3                 |   5432|
|3246  |              registers_i                                                                                      |register_file_test_wrap__parameterized0__3        |   3297|
|3247  |                riscv_register_file_i                                                                          |riscv_register_file__parameterized0__3            |   3297|
|3248  |              decoder_i                                                                                        |riscv_decoder__parameterized0__3                  |    403|
|3249  |              controller_i                                                                                     |riscv_controller__4                               |    164|
|3250  |              int_controller_i                                                                                 |riscv_int_controller__parameterized0__3           |     13|
|3251  |              hwloop_regs_i                                                                                    |riscv_hwloop_regs__4                              |    333|
|3252  |            if_stage_i                                                                                         |riscv_if_stage__4                                 |   1320|
|3253  |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer__4                          |    910|
|3254  |                fifo_i                                                                                         |riscv_fetch_fifo__4                               |    707|
|3255  |              hwloop_controller_i                                                                              |riscv_hwloop_controller__4                        |     78|
|3256  |              compressed_decoder_i                                                                             |riscv_compressed_decoder__4                       |    153|
|3257  |            load_store_unit_i                                                                                  |riscv_load_store_unit__3                          |    265|
|3258  |            cs_registers_i                                                                                     |riscv_cs_registers__parameterized0__2             |   3520|
|3259  |          core_demux_i                                                                                         |core_demux__3                                     |    352|
|3260  |            periph_FIFO_i                                                                                      |periph_FIFO__3                                    |    228|
|3261  |              FIFO_REQ                                                                                         |generic_fifo__parameterized0__3                   |    228|
|3262  |          periph_demux_i                                                                                       |periph_demux__3                                   |     43|
|3263  |        \CORE[3].core_region_i                                                                                 |core_region__parameterized2                       |  14304|
|3264  |          \CL_CORE.RISCV_CORE                                                                                  |riscv_core__parameterized0__4                     |  13907|
|3265  |            ex_stage_i                                                                                         |riscv_ex_stage__parameterized0__4                 |   3352|
|3266  |              apu_disp_i                                                                                       |riscv_apu_disp__5                                 |     84|
|3267  |              alu_i                                                                                            |riscv_alu__5                                      |   2145|
|3268  |                \int_div.div_i                                                                                 |riscv_alu_div__5                                  |    381|
|3269  |                alu_popcnt_i                                                                                   |alu_popcnt__5                                     |     57|
|3270  |                alu_ff_i                                                                                       |alu_ff__5                                         |     31|
|3271  |              mult_i                                                                                           |riscv_mult__5                                     |   1000|
|3272  |                short_mul                                                                                      |short_mul_funnel__29                              |      8|
|3273  |                short_mac                                                                                      |short_mac_funnel__5                               |      8|
|3274  |                \dot_short_mul[1]                                                                              |short_mul_funnel__28                              |      8|
|3275  |                dot_short_result                                                                               |dot_short_result_funnel__5                        |      8|
|3276  |                p_2_out                                                                                        |short_mul_funnel__27                              |      8|
|3277  |                p_2_out__0                                                                                     |short_mul_funnel__26                              |      8|
|3278  |                p_2_out__1                                                                                     |short_mul_funnel__25                              |      8|
|3279  |            id_stage_i                                                                                         |riscv_id_stage__parameterized0__4                 |   5432|
|3280  |              registers_i                                                                                      |register_file_test_wrap__parameterized0__4        |   3297|
|3281  |                riscv_register_file_i                                                                          |riscv_register_file__parameterized0__4            |   3297|
|3282  |              decoder_i                                                                                        |riscv_decoder__parameterized0__4                  |    403|
|3283  |              controller_i                                                                                     |riscv_controller__5                               |    164|
|3284  |              int_controller_i                                                                                 |riscv_int_controller__parameterized0__4           |     13|
|3285  |              hwloop_regs_i                                                                                    |riscv_hwloop_regs__5                              |    333|
|3286  |            if_stage_i                                                                                         |riscv_if_stage__5                                 |   1320|
|3287  |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer__5                          |    910|
|3288  |                fifo_i                                                                                         |riscv_fetch_fifo__5                               |    707|
|3289  |              hwloop_controller_i                                                                              |riscv_hwloop_controller__5                        |     78|
|3290  |              compressed_decoder_i                                                                             |riscv_compressed_decoder__5                       |    153|
|3291  |            load_store_unit_i                                                                                  |riscv_load_store_unit__4                          |    265|
|3292  |            cs_registers_i                                                                                     |riscv_cs_registers__parameterized0__3             |   3520|
|3293  |          core_demux_i                                                                                         |core_demux__4                                     |    352|
|3294  |            periph_FIFO_i                                                                                      |periph_FIFO__4                                    |    228|
|3295  |              FIFO_REQ                                                                                         |generic_fifo__parameterized0__4                   |    228|
|3296  |          periph_demux_i                                                                                       |periph_demux__4                                   |     43|
|3297  |        \CORE[4].core_region_i                                                                                 |core_region__parameterized3                       |  14304|
|3298  |          \CL_CORE.RISCV_CORE                                                                                  |riscv_core__parameterized0__5                     |  13907|
|3299  |            ex_stage_i                                                                                         |riscv_ex_stage__parameterized0__5                 |   3352|
|3300  |              apu_disp_i                                                                                       |riscv_apu_disp__6                                 |     84|
|3301  |              alu_i                                                                                            |riscv_alu__6                                      |   2145|
|3302  |                \int_div.div_i                                                                                 |riscv_alu_div__6                                  |    381|
|3303  |                alu_popcnt_i                                                                                   |alu_popcnt__6                                     |     57|
|3304  |                alu_ff_i                                                                                       |alu_ff__6                                         |     31|
|3305  |              mult_i                                                                                           |riscv_mult__6                                     |   1000|
|3306  |                short_mul                                                                                      |short_mul_funnel__34                              |      8|
|3307  |                short_mac                                                                                      |short_mac_funnel__6                               |      8|
|3308  |                \dot_short_mul[1]                                                                              |short_mul_funnel__33                              |      8|
|3309  |                dot_short_result                                                                               |dot_short_result_funnel__6                        |      8|
|3310  |                p_2_out                                                                                        |short_mul_funnel__32                              |      8|
|3311  |                p_2_out__0                                                                                     |short_mul_funnel__31                              |      8|
|3312  |                p_2_out__1                                                                                     |short_mul_funnel__30                              |      8|
|3313  |            id_stage_i                                                                                         |riscv_id_stage__parameterized0__5                 |   5432|
|3314  |              registers_i                                                                                      |register_file_test_wrap__parameterized0__5        |   3297|
|3315  |                riscv_register_file_i                                                                          |riscv_register_file__parameterized0__5            |   3297|
|3316  |              decoder_i                                                                                        |riscv_decoder__parameterized0__5                  |    403|
|3317  |              controller_i                                                                                     |riscv_controller__6                               |    164|
|3318  |              int_controller_i                                                                                 |riscv_int_controller__parameterized0__5           |     13|
|3319  |              hwloop_regs_i                                                                                    |riscv_hwloop_regs__6                              |    333|
|3320  |            if_stage_i                                                                                         |riscv_if_stage__6                                 |   1320|
|3321  |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer__6                          |    910|
|3322  |                fifo_i                                                                                         |riscv_fetch_fifo__6                               |    707|
|3323  |              hwloop_controller_i                                                                              |riscv_hwloop_controller__6                        |     78|
|3324  |              compressed_decoder_i                                                                             |riscv_compressed_decoder__6                       |    153|
|3325  |            load_store_unit_i                                                                                  |riscv_load_store_unit__5                          |    265|
|3326  |            cs_registers_i                                                                                     |riscv_cs_registers__parameterized0__4             |   3520|
|3327  |          core_demux_i                                                                                         |core_demux__5                                     |    352|
|3328  |            periph_FIFO_i                                                                                      |periph_FIFO__5                                    |    228|
|3329  |              FIFO_REQ                                                                                         |generic_fifo__parameterized0__5                   |    228|
|3330  |          periph_demux_i                                                                                       |periph_demux__5                                   |     43|
|3331  |        \CORE[5].core_region_i                                                                                 |core_region__parameterized4                       |  14304|
|3332  |          \CL_CORE.RISCV_CORE                                                                                  |riscv_core__parameterized0__6                     |  13907|
|3333  |            ex_stage_i                                                                                         |riscv_ex_stage__parameterized0__6                 |   3352|
|3334  |              apu_disp_i                                                                                       |riscv_apu_disp__7                                 |     84|
|3335  |              alu_i                                                                                            |riscv_alu__7                                      |   2145|
|3336  |                \int_div.div_i                                                                                 |riscv_alu_div__7                                  |    381|
|3337  |                alu_popcnt_i                                                                                   |alu_popcnt__7                                     |     57|
|3338  |                alu_ff_i                                                                                       |alu_ff__7                                         |     31|
|3339  |              mult_i                                                                                           |riscv_mult__7                                     |   1000|
|3340  |                short_mul                                                                                      |short_mul_funnel__39                              |      8|
|3341  |                short_mac                                                                                      |short_mac_funnel__7                               |      8|
|3342  |                \dot_short_mul[1]                                                                              |short_mul_funnel__38                              |      8|
|3343  |                dot_short_result                                                                               |dot_short_result_funnel__7                        |      8|
|3344  |                p_2_out                                                                                        |short_mul_funnel__37                              |      8|
|3345  |                p_2_out__0                                                                                     |short_mul_funnel__36                              |      8|
|3346  |                p_2_out__1                                                                                     |short_mul_funnel__35                              |      8|
|3347  |            id_stage_i                                                                                         |riscv_id_stage__parameterized0__6                 |   5432|
|3348  |              registers_i                                                                                      |register_file_test_wrap__parameterized0__6        |   3297|
|3349  |                riscv_register_file_i                                                                          |riscv_register_file__parameterized0__6            |   3297|
|3350  |              decoder_i                                                                                        |riscv_decoder__parameterized0__6                  |    403|
|3351  |              controller_i                                                                                     |riscv_controller__7                               |    164|
|3352  |              int_controller_i                                                                                 |riscv_int_controller__parameterized0__6           |     13|
|3353  |              hwloop_regs_i                                                                                    |riscv_hwloop_regs__7                              |    333|
|3354  |            if_stage_i                                                                                         |riscv_if_stage__7                                 |   1320|
|3355  |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer__7                          |    910|
|3356  |                fifo_i                                                                                         |riscv_fetch_fifo__7                               |    707|
|3357  |              hwloop_controller_i                                                                              |riscv_hwloop_controller__7                        |     78|
|3358  |              compressed_decoder_i                                                                             |riscv_compressed_decoder__7                       |    153|
|3359  |            load_store_unit_i                                                                                  |riscv_load_store_unit__6                          |    265|
|3360  |            cs_registers_i                                                                                     |riscv_cs_registers__parameterized0__5             |   3520|
|3361  |          core_demux_i                                                                                         |core_demux__6                                     |    352|
|3362  |            periph_FIFO_i                                                                                      |periph_FIFO__6                                    |    228|
|3363  |              FIFO_REQ                                                                                         |generic_fifo__parameterized0__6                   |    228|
|3364  |          periph_demux_i                                                                                       |periph_demux__6                                   |     43|
|3365  |        \CORE[6].core_region_i                                                                                 |core_region__parameterized5                       |  14304|
|3366  |          \CL_CORE.RISCV_CORE                                                                                  |riscv_core__parameterized0__7                     |  13907|
|3367  |            ex_stage_i                                                                                         |riscv_ex_stage__parameterized0__7                 |   3352|
|3368  |              apu_disp_i                                                                                       |riscv_apu_disp__8                                 |     84|
|3369  |              alu_i                                                                                            |riscv_alu__8                                      |   2145|
|3370  |                \int_div.div_i                                                                                 |riscv_alu_div__8                                  |    381|
|3371  |                alu_popcnt_i                                                                                   |alu_popcnt__8                                     |     57|
|3372  |                alu_ff_i                                                                                       |alu_ff__8                                         |     31|
|3373  |              mult_i                                                                                           |riscv_mult__8                                     |   1000|
|3374  |                short_mul                                                                                      |short_mul_funnel__44                              |      8|
|3375  |                short_mac                                                                                      |short_mac_funnel__8                               |      8|
|3376  |                \dot_short_mul[1]                                                                              |short_mul_funnel__43                              |      8|
|3377  |                dot_short_result                                                                               |dot_short_result_funnel__8                        |      8|
|3378  |                p_2_out                                                                                        |short_mul_funnel__42                              |      8|
|3379  |                p_2_out__0                                                                                     |short_mul_funnel__41                              |      8|
|3380  |                p_2_out__1                                                                                     |short_mul_funnel__40                              |      8|
|3381  |            id_stage_i                                                                                         |riscv_id_stage__parameterized0__7                 |   5432|
|3382  |              registers_i                                                                                      |register_file_test_wrap__parameterized0__7        |   3297|
|3383  |                riscv_register_file_i                                                                          |riscv_register_file__parameterized0__7            |   3297|
|3384  |              decoder_i                                                                                        |riscv_decoder__parameterized0__7                  |    403|
|3385  |              controller_i                                                                                     |riscv_controller__8                               |    164|
|3386  |              int_controller_i                                                                                 |riscv_int_controller__parameterized0__7           |     13|
|3387  |              hwloop_regs_i                                                                                    |riscv_hwloop_regs__8                              |    333|
|3388  |            if_stage_i                                                                                         |riscv_if_stage__8                                 |   1320|
|3389  |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer__8                          |    910|
|3390  |                fifo_i                                                                                         |riscv_fetch_fifo__8                               |    707|
|3391  |              hwloop_controller_i                                                                              |riscv_hwloop_controller__8                        |     78|
|3392  |              compressed_decoder_i                                                                             |riscv_compressed_decoder__8                       |    153|
|3393  |            load_store_unit_i                                                                                  |riscv_load_store_unit__7                          |    265|
|3394  |            cs_registers_i                                                                                     |riscv_cs_registers__parameterized0__6             |   3520|
|3395  |          core_demux_i                                                                                         |core_demux__7                                     |    352|
|3396  |            periph_FIFO_i                                                                                      |periph_FIFO__7                                    |    228|
|3397  |              FIFO_REQ                                                                                         |generic_fifo__parameterized0__7                   |    228|
|3398  |          periph_demux_i                                                                                       |periph_demux__7                                   |     43|
|3399  |        \CORE[7].core_region_i                                                                                 |core_region__parameterized6                       |  14304|
|3400  |          \CL_CORE.RISCV_CORE                                                                                  |riscv_core__parameterized0                        |  13907|
|3401  |            ex_stage_i                                                                                         |riscv_ex_stage__parameterized0                    |   3352|
|3402  |              apu_disp_i                                                                                       |riscv_apu_disp                                    |     84|
|3403  |              alu_i                                                                                            |riscv_alu                                         |   2145|
|3404  |                \int_div.div_i                                                                                 |riscv_alu_div                                     |    381|
|3405  |                alu_popcnt_i                                                                                   |alu_popcnt                                        |     57|
|3406  |                alu_ff_i                                                                                       |alu_ff                                            |     31|
|3407  |              mult_i                                                                                           |riscv_mult                                        |   1000|
|3408  |                short_mul                                                                                      |short_mul_funnel__5                               |      8|
|3409  |                short_mac                                                                                      |short_mac_funnel__1                               |      8|
|3410  |                \dot_short_mul[1]                                                                              |short_mul_funnel__6                               |      8|
|3411  |                dot_short_result                                                                               |dot_short_result_funnel__1                        |      8|
|3412  |                p_2_out                                                                                        |short_mul_funnel__7                               |      8|
|3413  |                p_2_out__0                                                                                     |short_mul_funnel__8                               |      8|
|3414  |                p_2_out__1                                                                                     |short_mul_funnel__9                               |      8|
|3415  |            id_stage_i                                                                                         |riscv_id_stage__parameterized0                    |   5432|
|3416  |              registers_i                                                                                      |register_file_test_wrap__parameterized0           |   3297|
|3417  |                riscv_register_file_i                                                                          |riscv_register_file__parameterized0               |   3297|
|3418  |              decoder_i                                                                                        |riscv_decoder__parameterized0                     |    403|
|3419  |              controller_i                                                                                     |riscv_controller                                  |    164|
|3420  |              int_controller_i                                                                                 |riscv_int_controller__parameterized0              |     13|
|3421  |              hwloop_regs_i                                                                                    |riscv_hwloop_regs                                 |    333|
|3422  |            if_stage_i                                                                                         |riscv_if_stage                                    |   1320|
|3423  |              \prefetch_32.prefetch_buffer_i                                                                   |riscv_prefetch_buffer                             |    910|
|3424  |                fifo_i                                                                                         |riscv_fetch_fifo                                  |    707|
|3425  |              hwloop_controller_i                                                                              |riscv_hwloop_controller                           |     78|
|3426  |              compressed_decoder_i                                                                             |riscv_compressed_decoder                          |    153|
|3427  |            load_store_unit_i                                                                                  |riscv_load_store_unit__8                          |    265|
|3428  |            cs_registers_i                                                                                     |riscv_cs_registers__parameterized0__7             |   3520|
|3429  |          core_demux_i                                                                                         |core_demux                                        |    352|
|3430  |            periph_FIFO_i                                                                                      |periph_FIFO                                       |    228|
|3431  |              FIFO_REQ                                                                                         |generic_fifo__parameterized0                      |    228|
|3432  |          periph_demux_i                                                                                       |periph_demux                                      |     43|
|3433  |        axi_slave_cdc_i                                                                                        |axi_cdc_dst__parameterized0                       |   1208|
|3434  |          i_cdc_fifo_gray_dst_aw                                                                               |cdc_fifo_gray_dst__parameterized9                 |    258|
|3435  |            i_rptr_g2b                                                                                         |gray_to_binary__57                                |      3|
|3436  |            i_rptr_b2g                                                                                         |binary_to_gray__29                                |      3|
|3437  |            i_wptr_g2b                                                                                         |gray_to_binary__58                                |      3|
|3438  |            i_spill_register                                                                                   |spill_register__parameterized30                   |    117|
|3439  |              spill_register_flushable_i                                                                       |spill_register_flushable__parameterized30         |    117|
|3440  |            \gen_sync[0].i_sync                                                                                |sync__185                                         |      3|
|3441  |            \gen_sync[1].i_sync                                                                                |sync__186                                         |      3|
|3442  |            \gen_sync[2].i_sync                                                                                |sync__187                                         |      3|
|3443  |            \gen_sync[3].i_sync                                                                                |sync__188                                         |      3|
|3444  |          i_cdc_fifo_gray_dst_w                                                                                |cdc_fifo_gray_dst__parameterized10                |    258|
|3445  |            i_rptr_g2b                                                                                         |gray_to_binary__55                                |      3|
|3446  |            i_rptr_b2g                                                                                         |binary_to_gray__28                                |      3|
|3447  |            i_wptr_g2b                                                                                         |gray_to_binary__56                                |      3|
|3448  |            i_spill_register                                                                                   |spill_register__parameterized31                   |    117|
|3449  |              spill_register_flushable_i                                                                       |spill_register_flushable__parameterized31         |    117|
|3450  |            \gen_sync[0].i_sync                                                                                |sync__181                                         |      3|
|3451  |            \gen_sync[1].i_sync                                                                                |sync__182                                         |      3|
|3452  |            \gen_sync[2].i_sync                                                                                |sync__183                                         |      3|
|3453  |            \gen_sync[3].i_sync                                                                                |sync__184                                         |      3|
|3454  |          i_cdc_fifo_gray_src_b                                                                                |cdc_fifo_gray_src__parameterized11                |     82|
|3455  |            i_rptr_g2b                                                                                         |gray_to_binary__53                                |      3|
|3456  |            i_wptr_g2b                                                                                         |gray_to_binary__54                                |      3|
|3457  |            i_wptr_b2g                                                                                         |binary_to_gray__27                                |      3|
|3458  |            \gen_sync[0].i_sync                                                                                |sync__177                                         |      3|
|3459  |            \gen_sync[1].i_sync                                                                                |sync__178                                         |      3|
|3460  |            \gen_sync[2].i_sync                                                                                |sync__179                                         |      3|
|3461  |            \gen_sync[3].i_sync                                                                                |sync__180                                         |      3|
|3462  |          i_cdc_fifo_gray_dst_ar                                                                               |cdc_fifo_gray_dst__parameterized11                |    264|
|3463  |            i_rptr_g2b                                                                                         |gray_to_binary__51                                |      3|
|3464  |            i_rptr_b2g                                                                                         |binary_to_gray__26                                |      3|
|3465  |            i_wptr_g2b                                                                                         |gray_to_binary__52                                |      3|
|3466  |            i_spill_register                                                                                   |spill_register__parameterized32                   |    120|
|3467  |              spill_register_flushable_i                                                                       |spill_register_flushable__parameterized32         |    120|
|3468  |            \gen_sync[0].i_sync                                                                                |sync__173                                         |      3|
|3469  |            \gen_sync[1].i_sync                                                                                |sync__174                                         |      3|
|3470  |            \gen_sync[2].i_sync                                                                                |sync__175                                         |      3|
|3471  |            \gen_sync[3].i_sync                                                                                |sync__176                                         |      3|
|3472  |          i_cdc_fifo_gray_src_r                                                                                |cdc_fifo_gray_src__parameterized12                |    346|
|3473  |            i_rptr_g2b                                                                                         |gray_to_binary__49                                |      3|
|3474  |            i_wptr_g2b                                                                                         |gray_to_binary__50                                |      3|
|3475  |            i_wptr_b2g                                                                                         |binary_to_gray__25                                |      3|
|3476  |            \gen_sync[0].i_sync                                                                                |sync__169                                         |      3|
|3477  |            \gen_sync[1].i_sync                                                                                |sync__170                                         |      3|
|3478  |            \gen_sync[2].i_sync                                                                                |sync__171                                         |      3|
|3479  |            \gen_sync[3].i_sync                                                                                |sync__172                                         |      3|
|3480  |        tcdm_banks_i                                                                                           |tcdm_banks_wrap                                   |    192|
|3481  |          \banks_gen[0].i_bank                                                                                 |tc_sram__parameterized1__1                        |     11|
|3482  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__1               |      6|
|3483  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__1                |      6|
|3484  |          \banks_gen[1].i_bank                                                                                 |tc_sram__parameterized1__2                        |     11|
|3485  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__2               |      6|
|3486  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__2                |      6|
|3487  |          \banks_gen[2].i_bank                                                                                 |tc_sram__parameterized1__3                        |     11|
|3488  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__3               |      6|
|3489  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__3                |      6|
|3490  |          \banks_gen[3].i_bank                                                                                 |tc_sram__parameterized1__4                        |     11|
|3491  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__4               |      6|
|3492  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__4                |      6|
|3493  |          \banks_gen[4].i_bank                                                                                 |tc_sram__parameterized1__5                        |     11|
|3494  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__5               |      6|
|3495  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__5                |      6|
|3496  |          \banks_gen[5].i_bank                                                                                 |tc_sram__parameterized1__6                        |     11|
|3497  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__6               |      6|
|3498  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__6                |      6|
|3499  |          \banks_gen[6].i_bank                                                                                 |tc_sram__parameterized1__7                        |     11|
|3500  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__7               |      6|
|3501  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__7                |      6|
|3502  |          \banks_gen[7].i_bank                                                                                 |tc_sram__parameterized1__8                        |     11|
|3503  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__8               |      6|
|3504  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__8                |      6|
|3505  |          \banks_gen[8].i_bank                                                                                 |tc_sram__parameterized1__9                        |     11|
|3506  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__9               |      6|
|3507  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__9                |      6|
|3508  |          \banks_gen[9].i_bank                                                                                 |tc_sram__parameterized1__10                       |     11|
|3509  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__10              |      6|
|3510  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__10               |      6|
|3511  |          \banks_gen[10].i_bank                                                                                |tc_sram__parameterized1__11                       |     11|
|3512  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__11              |      6|
|3513  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__11               |      6|
|3514  |          \banks_gen[11].i_bank                                                                                |tc_sram__parameterized1__12                       |     11|
|3515  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__12              |      6|
|3516  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__12               |      6|
|3517  |          \banks_gen[12].i_bank                                                                                |tc_sram__parameterized1__13                       |     11|
|3518  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__13              |      6|
|3519  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__13               |      6|
|3520  |          \banks_gen[13].i_bank                                                                                |tc_sram__parameterized1__14                       |     11|
|3521  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__14              |      6|
|3522  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__14               |      6|
|3523  |          \banks_gen[14].i_bank                                                                                |tc_sram__parameterized1__15                       |     11|
|3524  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1__15              |      6|
|3525  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1__15               |      6|
|3526  |          \banks_gen[15].i_bank                                                                                |tc_sram__parameterized1                           |     11|
|3527  |            \gen_1_ports.i_xpm_memory_spram                                                                    |xpm_memory_spram__parameterized1                  |      6|
|3528  |              xpm_memory_base_inst                                                                             |xpm_memory_base__parameterized1                   |      6|
|3529  |        axi_master_cdc_i                                                                                       |axi_cdc_src__parameterized0                       |   2044|
|3530  |          i_cdc_fifo_gray_src_aw                                                                               |cdc_fifo_gray_src__parameterized0                 |    426|
|3531  |            i_rptr_g2b                                                                                         |gray_to_binary__47                                |      3|
|3532  |            i_wptr_g2b                                                                                         |gray_to_binary__48                                |      3|
|3533  |            i_wptr_b2g                                                                                         |binary_to_gray__24                                |      3|
|3534  |            \gen_sync[0].i_sync                                                                                |sync__165                                         |      3|
|3535  |            \gen_sync[1].i_sync                                                                                |sync__166                                         |      3|
|3536  |            \gen_sync[2].i_sync                                                                                |sync__167                                         |      3|
|3537  |            \gen_sync[3].i_sync                                                                                |sync__168                                         |      3|
|3538  |          i_cdc_fifo_gray_src_w                                                                                |cdc_fifo_gray_src__parameterized9                 |    626|
|3539  |            i_rptr_g2b                                                                                         |gray_to_binary__45                                |      3|
|3540  |            i_wptr_g2b                                                                                         |gray_to_binary__46                                |      3|
|3541  |            i_wptr_b2g                                                                                         |binary_to_gray__23                                |      3|
|3542  |            \gen_sync[0].i_sync                                                                                |sync__161                                         |      3|
|3543  |            \gen_sync[1].i_sync                                                                                |sync__162                                         |      3|
|3544  |            \gen_sync[2].i_sync                                                                                |sync__163                                         |      3|
|3545  |            \gen_sync[3].i_sync                                                                                |sync__164                                         |      3|
|3546  |          i_cdc_fifo_gray_dst_b                                                                                |cdc_fifo_gray_dst__parameterized8                 |     84|
|3547  |            i_rptr_g2b                                                                                         |gray_to_binary__43                                |      3|
|3548  |            i_rptr_b2g                                                                                         |binary_to_gray__22                                |      3|
|3549  |            i_wptr_g2b                                                                                         |gray_to_binary__44                                |      3|
|3550  |            i_spill_register                                                                                   |spill_register__parameterized29                   |     30|
|3551  |              spill_register_flushable_i                                                                       |spill_register_flushable__parameterized29         |     30|
|3552  |            \gen_sync[0].i_sync                                                                                |sync__157                                         |      3|
|3553  |            \gen_sync[1].i_sync                                                                                |sync__158                                         |      3|
|3554  |            \gen_sync[2].i_sync                                                                                |sync__159                                         |      3|
|3555  |            \gen_sync[3].i_sync                                                                                |sync__160                                         |      3|
|3556  |          i_cdc_fifo_gray_src_ar                                                                               |cdc_fifo_gray_src__parameterized10                |    434|
|3557  |            i_rptr_g2b                                                                                         |gray_to_binary__41                                |      3|
|3558  |            i_wptr_g2b                                                                                         |gray_to_binary__42                                |      3|
|3559  |            i_wptr_b2g                                                                                         |binary_to_gray__21                                |      3|
|3560  |            \gen_sync[0].i_sync                                                                                |sync__153                                         |      3|
|3561  |            \gen_sync[1].i_sync                                                                                |sync__154                                         |      3|
|3562  |            \gen_sync[2].i_sync                                                                                |sync__155                                         |      3|
|3563  |            \gen_sync[3].i_sync                                                                                |sync__156                                         |      3|
|3564  |          i_cdc_fifo_gray_dst_r                                                                                |cdc_fifo_gray_dst                                 |    474|
|3565  |            i_rptr_g2b                                                                                         |gray_to_binary__39                                |      3|
|3566  |            i_rptr_b2g                                                                                         |binary_to_gray__20                                |      3|
|3567  |            i_wptr_g2b                                                                                         |gray_to_binary__40                                |      3|
|3568  |            i_spill_register                                                                                   |spill_register                                    |    225|
|3569  |              spill_register_flushable_i                                                                       |spill_register_flushable                          |    225|
|3570  |            \gen_sync[0].i_sync                                                                                |sync__149                                         |      3|
|3571  |            \gen_sync[1].i_sync                                                                                |sync__150                                         |      3|
|3572  |            \gen_sync[2].i_sync                                                                                |sync__151                                         |      3|
|3573  |            \gen_sync[3].i_sync                                                                                |sync__152                                         |      3|
|3574  |        per_demux_wrap_i                                                                                       |per_demux_wrap                                    |     37|
|3575  |        axi2per_wrap_i                                                                                         |axi2per_wrap                                      |    984|
|3576  |          axi2per_i                                                                                            |axi2per                                           |    984|
|3577  |            req_channel_i                                                                                      |axi2per_req_channel                               |     85|
|3578  |            res_channel_i                                                                                      |axi2per_res_channel                               |    125|
|3579  |            aw_buffer_i                                                                                        |axi_aw_buffer__parameterized0                     |    132|
|3580  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized3                  |    132|
|3581  |                i_fifo                                                                                         |fifo__parameterized3                              |    128|
|3582  |                  impl                                                                                         |fifo_v2__parameterized8                           |    128|
|3583  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized21                          |    128|
|3584  |            ar_buffer_i                                                                                        |axi_ar_buffer__parameterized0                     |    135|
|3585  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized3__3               |    135|
|3586  |                i_fifo                                                                                         |fifo__parameterized3__3                           |    131|
|3587  |                  impl                                                                                         |fifo_v2__parameterized8__3                        |    131|
|3588  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized21__3                       |    131|
|3589  |            w_buffer_i                                                                                         |axi_w_buffer__parameterized0                      |    234|
|3590  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized4                  |    234|
|3591  |                i_fifo                                                                                         |fifo__parameterized4                              |    230|
|3592  |                  impl                                                                                         |fifo_v2__parameterized9                           |    230|
|3593  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized22                          |    230|
|3594  |            r_buffer_i                                                                                         |axi_r_buffer__parameterized0                      |    234|
|3595  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized5                  |    234|
|3596  |                i_fifo                                                                                         |fifo__parameterized5                              |    230|
|3597  |                  impl                                                                                         |fifo_v2__parameterized10                          |    230|
|3598  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized23                          |    230|
|3599  |            b_buffer_i                                                                                         |axi_b_buffer__parameterized0                      |     39|
|3600  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized6                  |     39|
|3601  |                i_fifo                                                                                         |fifo__parameterized6                              |     35|
|3602  |                  impl                                                                                         |fifo_v2__parameterized11                          |     35|
|3603  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized24                          |     35|
|3604  |        rstgen_i                                                                                               |rstgen                                            |      5|
|3605  |          i_rstgen_bypass                                                                                      |rstgen_bypass                                     |      5|
|3606  |        per2axi_wrap_i                                                                                         |per2axi_wrap                                      |   2168|
|3607  |          per2axi_i                                                                                            |per2axi                                           |   2168|
|3608  |            req_channel_i                                                                                      |per2axi_req_channel                               |     82|
|3609  |            res_channel_i                                                                                      |per2axi_res_channel                               |     75|
|3610  |            aw_buffer_i                                                                                        |axi_aw_buffer__parameterized1                     |    456|
|3611  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized7                  |    456|
|3612  |                i_fifo                                                                                         |fifo__parameterized7                              |    452|
|3613  |                  impl                                                                                         |fifo_v2__parameterized12                          |    452|
|3614  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized25                          |    452|
|3615  |            ar_buffer_i                                                                                        |axi_ar_buffer__parameterized1                     |    456|
|3616  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized7__1               |    456|
|3617  |                i_fifo                                                                                         |fifo__parameterized7__1                           |    452|
|3618  |                  impl                                                                                         |fifo_v2__parameterized12__1                       |    452|
|3619  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized25__1                       |    452|
|3620  |            w_buffer_i                                                                                         |axi_w_buffer__parameterized1                      |    841|
|3621  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized8                  |    841|
|3622  |                i_fifo                                                                                         |fifo__parameterized8                              |    837|
|3623  |                  impl                                                                                         |fifo_v2__parameterized13                          |    837|
|3624  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized26                          |    837|
|3625  |            r_buffer_i                                                                                         |axi_r_buffer__parameterized1                      |    225|
|3626  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized9                  |    225|
|3627  |                i_fifo                                                                                         |fifo__parameterized9                              |    221|
|3628  |                  impl                                                                                         |fifo_v2__parameterized14                          |    221|
|3629  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized27                          |    221|
|3630  |            b_buffer_i                                                                                         |axi_b_buffer__parameterized1                      |     33|
|3631  |              i_axi_single_slice                                                                               |axi_single_slice__parameterized10                 |     33|
|3632  |                i_fifo                                                                                         |fifo__parameterized10                             |     29|
|3633  |                  impl                                                                                         |fifo_v2__parameterized15                          |     29|
|3634  |                    i_fifo_v3                                                                                  |fifo_v3__parameterized28                          |     29|
|3635  |        u_event_dc                                                                                             |cdc_fifo_gray_dst__parameterized12                |     90|
|3636  |          i_rptr_g2b                                                                                           |gray_to_binary__59                                |      3|
|3637  |          i_rptr_b2g                                                                                           |binary_to_gray                                    |      3|
|3638  |          i_wptr_g2b                                                                                           |gray_to_binary                                    |      3|
|3639  |          i_spill_register                                                                                     |spill_register__parameterized4                    |     33|
|3640  |            spill_register_flushable_i                                                                         |spill_register_flushable__parameterized4          |     33|
|3641  |          \gen_sync[0].i_sync                                                                                  |sync__189                                         |      3|
|3642  |          \gen_sync[1].i_sync                                                                                  |sync__190                                         |      3|
|3643  |          \gen_sync[2].i_sync                                                                                  |sync__191                                         |      3|
|3644  |          \gen_sync[3].i_sync                                                                                  |sync                                              |      3|
|3645  |        ep_dma_pe_evt_i                                                                                        |edge_propagator_tx__3                             |      5|
|3646  |        \CORE[0].dbg_irq_sync                                                                                  |pulp_sync__parameterized1__1                      |      3|
|3647  |        \CORE[1].dbg_irq_sync                                                                                  |pulp_sync__parameterized1__2                      |      3|
|3648  |        \CORE[2].dbg_irq_sync                                                                                  |pulp_sync__parameterized1__3                      |      3|
|3649  |        \CORE[3].dbg_irq_sync                                                                                  |pulp_sync__parameterized1__4                      |      3|
|3650  |        \CORE[4].dbg_irq_sync                                                                                  |pulp_sync__parameterized1__5                      |      3|
|3651  |        \CORE[5].dbg_irq_sync                                                                                  |pulp_sync__parameterized1__6                      |      3|
|3652  |        \CORE[6].dbg_irq_sync                                                                                  |pulp_sync__parameterized1__7                      |      3|
|3653  |        \CORE[7].dbg_irq_sync                                                                                  |pulp_sync__parameterized1                         |      3|
+------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:23:05 ; elapsed = 00:25:39 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 29053 ; free virtual = 88099
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2157 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:21:16 ; elapsed = 00:24:17 . Memory (MB): peak = 4543.590 ; gain = 993.180 ; free physical = 37797 ; free virtual = 96846
Synthesis Optimization Complete : Time (s): cpu = 00:23:09 ; elapsed = 00:25:46 . Memory (MB): peak = 4543.590 ; gain = 2115.656 ; free physical = 37840 ; free virtual = 96845
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4582.758 ; gain = 0.000 ; free physical = 37531 ; free virtual = 96538
INFO: [Netlist 29-17] Analyzing 17186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4837.844 ; gain = 0.000 ; free physical = 37317 ; free virtual = 96328
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 76 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 46 instances
  LD => LDCE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
1693 Infos, 534 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:24:49 ; elapsed = 00:28:00 . Memory (MB): peak = 4837.844 ; gain = 3309.770 ; free physical = 37860 ; free virtual = 96865
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4837.844 ; gain = 0.000 ; free physical = 37860 ; free virtual = 96867
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/synth_1/xilinx_pulp.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 4861.855 ; gain = 24.012 ; free physical = 37806 ; free virtual = 96865
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pulp_utilization_synth.rpt -pb xilinx_pulp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 14:09:35 2023...
[Sat Nov 25 14:09:46 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:26:33 ; elapsed = 00:29:43 . Memory (MB): peak = 4975.582 ; gain = 0.000 ; free physical = 41619 ; free virtual = 99863
# open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.dcp' for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr'
INFO: [Project 1-454] Reading design checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.dcp' for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4975.582 ; gain = 0.000 ; free physical = 41283 ; free virtual = 99534
INFO: [Netlist 29-17] Analyzing 17186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr_board.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr_board.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5031.609 ; gain = 0.000 ; free physical = 41022 ; free virtual = 99271
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc:57]
get_clocks: Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 5674.406 ; gain = 642.797 ; free physical = 40362 ; free virtual = 98615
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc] for cell 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_board.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_board.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc:57]
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: ref_clk). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:15]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulp/safe_domain_i/cam_pclk_o' matched to 'pin' objects. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:19]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulp/safe_domain_i/i2s_slave_sck_o' matched to 'pin' objects. [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:20]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 5674.406 ; gain = 0.000 ; free physical = 40426 ; free virtual = 98678
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc]
Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_late.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_late.xdc] for cell 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5674.406 ; gain = 0.000 ; free physical = 40792 ; free virtual = 99043
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 76 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 46 instances

open_run: Time (s): cpu = 00:02:57 ; elapsed = 00:02:18 . Memory (MB): peak = 5674.406 ; gain = 698.824 ; free physical = 40793 ; free virtual = 99044
# set_property needs_refresh false [get_runs synth_1]
# remove_cell i_pulp/pad_frame_i/padinst_bootsel0
WARNING: [Coretcl 2-78] No cells matched 'i_pulp/pad_frame_i/padinst_bootsel0'
# remove_cell i_pulp/pad_frame_i/padinst_bootsel1
WARNING: [Coretcl 2-78] No cells matched 'i_pulp/pad_frame_i/padinst_bootsel1'
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# set_property "steps.place_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# set_property "steps.route_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# set_property "steps.phys_opt_design.args.is_enabled" true [get_runs impl_1]
# set_property "steps.phys_opt_design.args.directive" "ExploreWithHoldFix" [get_runs impl_1]
# set_property "steps.post_route_phys_opt_design.args.is_enabled" true [get_runs impl_1]
# set_property "steps.post_route_phys_opt_design.args.directive" "ExploreWithAggressiveHoldFix" [get_runs impl_1]
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# launch_runs impl_1 -jobs $CPUS 
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5674.406 ; gain = 0.000 ; free physical = 40788 ; free virtual = 99039
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5706.422 ; gain = 0.000 ; free physical = 40419 ; free virtual = 98671
[Sat Nov 25 14:13:23 2023] Launched impl_1...
Run output will be captured here: /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:13 ; elapsed = 00:01:18 . Memory (MB): peak = 5731.398 ; gain = 56.992 ; free physical = 40325 ; free virtual = 98643
# wait_on_run impl_1
[Sat Nov 25 14:13:23 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log xilinx_pulp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pulp.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pulp.tcl -notrace
Command: open_checkpoint /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1435.363 ; gain = 0.000 ; free physical = 40152 ; free virtual = 98471
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.055 ; gain = 6.000 ; free physical = 38897 ; free virtual = 97219
INFO: [Netlist 29-17] Analyzing 17184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3899.008 ; gain = 0.000 ; free physical = 37771 ; free virtual = 96116
Restored from archive | CPU: 0.260000 secs | Memory: 1.158798 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3899.008 ; gain = 0.000 ; free physical = 37771 ; free virtual = 96116
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3899.008 ; gain = 0.000 ; free physical = 37805 ; free virtual = 96150
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 76 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 46 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:01:24 ; elapsed = 00:02:32 . Memory (MB): peak = 3899.008 ; gain = 2463.645 ; free physical = 37805 ; free virtual = 96150
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3971.043 ; gain = 64.031 ; free physical = 37815 ; free virtual = 96141

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1823 inverter(s) to 96507 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cadc249a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38093 ; free virtual = 96423
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 2427 cells
INFO: [Opt 31-1021] In phase Retarget, 442 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f4b6ee9b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38093 ; free virtual = 96423
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 63 cells
INFO: [Opt 31-1021] In phase Constant propagation, 441 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e08ccbd4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38102 ; free virtual = 96430
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 141 cells
INFO: [Opt 31-1021] In phase Sweep, 1239 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/sck_o_BUFG_inst to drive 3106 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/sck_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o_BUFG_inst to drive 1464 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_o_BUFG_inst to drive 835 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_o_BUFG_inst to drive 541 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/clk_slave_o_BUFG_inst to drive 287 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/clk_slave_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/pad_frame_i/padinst_cam_pclk/O_BUFG_inst to drive 258 load(s) on clock net i_pulp/pad_frame_i/padinst_cam_pclk/iobuf_i/O
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/clk_master_o_BUFG_inst to drive 30 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/clk_master_o_BUFGCE
INFO: [Opt 31-193] Inserted 7 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: i_pulp/cluster_domain_i/cluster_i/rstgen_i/i_rstgen_bypass/rst_no_BUFG_inst, Net: i_pulp/cluster_domain_i/cluster_i/rstgen_i/i_rstgen_bypass/rst_no
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: reset_n_BUFG_inst, Net: reset_n
INFO: [Opt 31-274] Optimized connectivity to 2 cascaded buffer cells
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 14bc601d6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38102 ; free virtual = 96434
INFO: [Opt 31-662] Phase BUFG optimization created 12 cells of which 9 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14bc601d6

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38098 ; free virtual = 96429
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d85191db

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38097 ; free virtual = 96428
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 441 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |            2427  |                                            442  |
|  Constant propagation         |              13  |              63  |                                            441  |
|  Sweep                        |               0  |             141  |                                           1239  |
|  BUFG optimization            |              12  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            441  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3978.039 ; gain = 0.000 ; free physical = 38102 ; free virtual = 96433
Ending Logic Optimization Task | Checksum: 111124153

Time (s): cpu = 00:01:38 ; elapsed = 00:01:17 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38102 ; free virtual = 96433

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3978.039 ; gain = 0.000 ; free physical = 38099 ; free virtual = 96431
Ending Netlist Obfuscation Task | Checksum: 111124153

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3978.039 ; gain = 0.000 ; free physical = 38096 ; free virtual = 96427
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 3978.039 ; gain = 79.031 ; free physical = 38095 ; free virtual = 96426
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3978.039 ; gain = 0.000 ; free physical = 37740 ; free virtual = 96075
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4010.055 ; gain = 0.000 ; free physical = 37700 ; free virtual = 96042
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:03 ; elapsed = 00:01:14 . Memory (MB): peak = 4097.992 ; gain = 119.953 ; free physical = 37617 ; free virtual = 96021
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulp_drc_opted.rpt -pb xilinx_pulp_drc_opted.pb -rpx xilinx_pulp_drc_opted.rpx
Command: report_drc -file xilinx_pulp_drc_opted.rpt -pb xilinx_pulp_drc_opted.pb -rpx xilinx_pulp_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4312.449 ; gain = 214.457 ; free physical = 37530 ; free virtual = 95933
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1851] BUFGCTRL_I0_I1_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE0 and S0 pins. This may result in large clock skew and timing violations. Cell BUFGCTRL i_pulp/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX I0 pin is driven by another clock buffer pad_jtag_tck_IBUF_BUFG_inst.
WARNING: [DRC REQP-1851] BUFGCTRL_I0_I1_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE1 and S1 pins. This may result in large clock skew and timing violations. Cell BUFGCTRL i_pulp/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX I1 pin is driven by another clock buffer pad_jtag_tck_IBUF_BUFG_inst.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4312.449 ; gain = 0.000 ; free physical = 37520 ; free virtual = 95929
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3a183306

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4312.449 ; gain = 0.000 ; free physical = 37519 ; free virtual = 95928
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4312.449 ; gain = 0.000 ; free physical = 37526 ; free virtual = 95935

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14b74cdb0

Time (s): cpu = 00:01:30 ; elapsed = 00:01:48 . Memory (MB): peak = 5393.875 ; gain = 1081.426 ; free physical = 36422 ; free virtual = 94970

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22ef9d993

Time (s): cpu = 00:03:58 ; elapsed = 00:02:55 . Memory (MB): peak = 6494.770 ; gain = 2182.320 ; free physical = 35729 ; free virtual = 94280

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22ef9d993

Time (s): cpu = 00:03:58 ; elapsed = 00:02:56 . Memory (MB): peak = 6494.770 ; gain = 2182.320 ; free physical = 35731 ; free virtual = 94282
Phase 1 Placer Initialization | Checksum: 22ef9d993

Time (s): cpu = 00:04:00 ; elapsed = 00:02:58 . Memory (MB): peak = 6494.770 ; gain = 2182.320 ; free physical = 35711 ; free virtual = 94263

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 238c734ac

Time (s): cpu = 00:12:23 ; elapsed = 00:06:37 . Memory (MB): peak = 6631.090 ; gain = 2318.641 ; free physical = 35412 ; free virtual = 93975

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 6692 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 2286 nets or cells. Created 0 new cell, deleted 2286 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6707.543 ; gain = 0.000 ; free physical = 35410 ; free virtual = 93965

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2286  |                  2286  |           0  |           1  |  00:00:25  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           2286  |                  2286  |           0  |           3  |  00:00:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 27cd2f520

Time (s): cpu = 00:21:54 ; elapsed = 00:11:38 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35394 ; free virtual = 93950
Phase 2.2 Global Placement Core | Checksum: 221db878c

Time (s): cpu = 00:23:11 ; elapsed = 00:12:10 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35370 ; free virtual = 93928
Phase 2 Global Placement | Checksum: 221db878c

Time (s): cpu = 00:23:11 ; elapsed = 00:12:10 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35537 ; free virtual = 94094

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2ce8000

Time (s): cpu = 00:23:54 ; elapsed = 00:12:29 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35365 ; free virtual = 93934

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29c3b0665

Time (s): cpu = 00:25:06 ; elapsed = 00:12:51 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35226 ; free virtual = 93790

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c2d6048e

Time (s): cpu = 00:25:21 ; elapsed = 00:12:55 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35091 ; free virtual = 93657

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 2c011d19a

Time (s): cpu = 00:27:24 ; elapsed = 00:13:48 . Memory (MB): peak = 6792.488 ; gain = 2480.039 ; free physical = 34727 ; free virtual = 93305

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 2eae42e69

Time (s): cpu = 00:27:31 ; elapsed = 00:13:50 . Memory (MB): peak = 6816.500 ; gain = 2504.051 ; free physical = 34725 ; free virtual = 93317

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 210f56a6e

Time (s): cpu = 00:29:22 ; elapsed = 00:14:53 . Memory (MB): peak = 6892.527 ; gain = 2580.078 ; free physical = 34857 ; free virtual = 93423

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 178a874d5

Time (s): cpu = 00:31:22 ; elapsed = 00:15:31 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34789 ; free virtual = 93356
Phase 3.4 Small Shape DP | Checksum: 178a874d5

Time (s): cpu = 00:31:27 ; elapsed = 00:15:34 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34853 ; free virtual = 93427

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 22a5da1dd

Time (s): cpu = 00:31:54 ; elapsed = 00:16:01 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34898 ; free virtual = 93468

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1aa3f0cb4

Time (s): cpu = 00:31:57 ; elapsed = 00:16:03 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34912 ; free virtual = 93482
Phase 3 Detail Placement | Checksum: 1aa3f0cb4

Time (s): cpu = 00:31:59 ; elapsed = 00:16:06 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34915 ; free virtual = 93484

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10587c9d3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10587c9d3

Time (s): cpu = 00:36:26 ; elapsed = 00:17:22 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35081 ; free virtual = 93655
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.000. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 148f528e4

Time (s): cpu = 00:36:38 ; elapsed = 00:17:32 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35106 ; free virtual = 93679
Phase 4.1 Post Commit Optimization | Checksum: 148f528e4

Time (s): cpu = 00:36:41 ; elapsed = 00:17:35 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35107 ; free virtual = 93681

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 148f528e4

Time (s): cpu = 00:36:46 ; elapsed = 00:17:38 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35126 ; free virtual = 93699
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7039.688 ; gain = 0.000 ; free physical = 35103 ; free virtual = 93677

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2076f973c

Time (s): cpu = 00:37:01 ; elapsed = 00:17:54 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35114 ; free virtual = 93686

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7039.688 ; gain = 0.000 ; free physical = 35114 ; free virtual = 93686
Phase 4.4 Final Placement Cleanup | Checksum: 1cde9622a

Time (s): cpu = 00:37:04 ; elapsed = 00:17:56 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35112 ; free virtual = 93686
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cde9622a

Time (s): cpu = 00:37:06 ; elapsed = 00:17:59 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35109 ; free virtual = 93683
Ending Placer Task | Checksum: 103f21d16

Time (s): cpu = 00:37:06 ; elapsed = 00:17:59 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35110 ; free virtual = 93685
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:37:31 ; elapsed = 00:18:24 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35551 ; free virtual = 94123
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7039.688 ; gain = 0.000 ; free physical = 35549 ; free virtual = 94122
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35001 ; free virtual = 94025
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:43 ; elapsed = 00:01:06 . Memory (MB): peak = 7071.703 ; gain = 32.016 ; free physical = 35405 ; free virtual = 94080
INFO: [runtcl-4] Executing : report_io -file xilinx_pulp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.67 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35374 ; free virtual = 94048
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pulp_utilization_placed.rpt -pb xilinx_pulp_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_pulp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:01 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35392 ; free virtual = 94069
Command: phys_opt_design -directive ExploreWithHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35211 ; free virtual = 93883

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17792dc19

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35072 ; free virtual = 93749

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35065 ; free virtual = 93742

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable.  Did not re-place instance i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740
Phase 4 Single Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:23 ; elapsed = 00:00:44 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737
Phase 6 Rewire | Checksum: 17792dc19

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Critical Cell Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable.  Did not re-place instance i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740
Phase 9 Single Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:29 ; elapsed = 00:00:50 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35065 ; free virtual = 93742

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35066 ; free virtual = 93743
Phase 11 Rewire | Checksum: 17792dc19

Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35066 ; free virtual = 93743

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:32 ; elapsed = 00:00:52 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35069 ; free virtual = 93746

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable.  Did not re-place instance i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35066 ; free virtual = 93743
Phase 15 Single Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35066 ; free virtual = 93743

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:36 ; elapsed = 00:00:57 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35069 ; free virtual = 93746

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35068 ; free virtual = 93745
Phase 17 Rewire | Checksum: 17792dc19

Time (s): cpu = 00:01:37 ; elapsed = 00:00:57 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35068 ; free virtual = 93745

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93744

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[0].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[10].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[11].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[12].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[13].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[14].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[15].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[1].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[2].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[3].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[4].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[5].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[6].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[7].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[8].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[9].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[0].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[10].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[11].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[12].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[13].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[14].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[15].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[1].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[2].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[3].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[4].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[5].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[6].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[7].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[8].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[9].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Critical Pin Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35068 ; free virtual = 93746

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:41 ; elapsed = 00:01:01 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35069 ; free virtual = 93747

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable.  Did not re-place instance i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749
Phase 29 Single Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:51 ; elapsed = 00:01:05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:51 ; elapsed = 00:01:05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-2.919 | THS=-568.275 |
INFO: [Physopt 32-45] Identified 2562 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 479 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 1234 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.250 | THS=-28.895 |
Phase 34 Hold Fix Optimization | Checksum: 17792dc19

Time (s): cpu = 00:04:04 ; elapsed = 00:01:48 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 34881 ; free virtual = 93560
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 34890 ; free virtual = 93569
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 34891 ; free virtual = 93570
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.250 | THS=-28.895 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:07  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:05  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:04  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:02  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:02  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          32  |  00:00:24  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          2.669  |        539.380  |        1234  |          0  |             479  |           0  |           1  |  00:00:31  |
|  Total                      |          2.669  |        539.380  |        1234  |          0  |             479  |           0  |           1  |  00:00:31  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 34857 ; free virtual = 93536
Ending Physical Synthesis Task | Checksum: 17792dc19

Time (s): cpu = 00:04:54 ; elapsed = 00:02:16 . Memory (MB): peak = 7095.715 ; gain = 24.012 ; free physical = 34858 ; free virtual = 93537
INFO: [Common 17-83] Releasing license: Implementation
211 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:08:34 ; elapsed = 00:03:11 . Memory (MB): peak = 7095.715 ; gain = 24.012 ; free physical = 35092 ; free virtual = 93772
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 35094 ; free virtual = 93774
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 34559 ; free virtual = 93684
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:45 ; elapsed = 00:01:07 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 34841 ; free virtual = 93636
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-58] Clock Placer Checks: Sub-optimal placement for a global clock-capable IO pin and BUFG pair.
Resolution: A dedicated routing path between the two can be used if: (a) The global clock-capable IO (GCIO) is placed on a GCIO capable site (b) The BUFG is placed in the same bank of the device as the GCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_inst/IBUFCTRL_INST (IBUFCTRL.O) is locked to IOB_X0Y190
	pad_jtag_tck_IBUF_BUFG_inst (BUFGCE.I) is provisionally placed by clockplacer on BUFGCE_X0Y9
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d5c0793b ConstDB: 0 ShapeSum: 9690e0f RouteDB: be7a6e58

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d432663b

Time (s): cpu = 00:03:35 ; elapsed = 00:01:15 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34924 ; free virtual = 93713
Post Restoration Checksum: NetGraph: 96964e59 NumContArr: 6e65e09c Constraints: ed308d81 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f22cbc76

Time (s): cpu = 00:03:39 ; elapsed = 00:01:20 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34828 ; free virtual = 93618

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f22cbc76

Time (s): cpu = 00:03:41 ; elapsed = 00:01:22 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34829 ; free virtual = 93619

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1936df413

Time (s): cpu = 00:04:17 ; elapsed = 00:02:00 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34822 ; free virtual = 93617

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2018455b1

Time (s): cpu = 00:06:53 ; elapsed = 00:02:52 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34567 ; free virtual = 93365
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.174 | THS=-9.014 |

Phase 2 Router Initialization | Checksum: 20afd2487

Time (s): cpu = 00:10:39 ; elapsed = 00:03:57 . Memory (MB): peak = 7161.703 ; gain = 57.984 ; free physical = 34512 ; free virtual = 93310

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00711819 %
  Global Horizontal Routing Utilization  = 0.00186456 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 318150
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 216523
  Number of Partially Routed Nets     = 101627
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1228500a1

Time (s): cpu = 00:15:00 ; elapsed = 00:05:36 . Memory (MB): peak = 7161.703 ; gain = 57.984 ; free physical = 34442 ; free virtual = 93244

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 98359
 Number of Nodes with overlaps = 7461
 Number of Nodes with overlaps = 715
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.359 |

Phase 4.1 Global Iteration 0 | Checksum: 1b97e033f

Time (s): cpu = 00:53:15 ; elapsed = 00:23:30 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34333 ; free virtual = 93148

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20cfc33ad

Time (s): cpu = 00:54:17 ; elapsed = 00:24:05 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34371 ; free virtual = 93184
Phase 4 Rip-up And Reroute | Checksum: 20cfc33ad

Time (s): cpu = 00:54:19 ; elapsed = 00:24:07 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34361 ; free virtual = 93176

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 223eb77b4

Time (s): cpu = 00:57:20 ; elapsed = 00:25:10 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34288 ; free virtual = 93107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.096 |

Phase 5.1 Delay CleanUp | Checksum: 223eb77b4

Time (s): cpu = 00:57:22 ; elapsed = 00:25:12 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34335 ; free virtual = 93153

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 223eb77b4

Time (s): cpu = 00:57:23 ; elapsed = 00:25:13 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34336 ; free virtual = 93154
Phase 5 Delay and Skew Optimization | Checksum: 223eb77b4

Time (s): cpu = 00:57:25 ; elapsed = 00:25:15 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34335 ; free virtual = 93153

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2cc99a253

Time (s): cpu = 00:58:59 ; elapsed = 00:25:47 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34362 ; free virtual = 93179
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.096 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 242077a79

Time (s): cpu = 00:59:20 ; elapsed = 00:26:07 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34369 ; free virtual = 93187
Phase 6.1 Hold Fix Iter | Checksum: 242077a79

Time (s): cpu = 00:59:22 ; elapsed = 00:26:09 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34372 ; free virtual = 93190

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.096 |

Phase 6.2 Additional Hold Fix | Checksum: 2997dbb86

Time (s): cpu = 01:01:15 ; elapsed = 00:26:58 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34396 ; free virtual = 93215
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 6 Post Hold Fix | Checksum: 26e4ce504

Time (s): cpu = 01:03:21 ; elapsed = 00:27:56 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34358 ; free virtual = 93180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.0228 %
  Global Horizontal Routing Utilization  = 24.4538 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27b2d8732

Time (s): cpu = 01:03:27 ; elapsed = 00:28:01 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34350 ; free virtual = 93172

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27b2d8732

Time (s): cpu = 01:03:28 ; elapsed = 00:28:03 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34341 ; free virtual = 93163

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27b2d8732

Time (s): cpu = 01:04:13 ; elapsed = 00:28:49 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34358 ; free virtual = 93178

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 22e43e68a

Time (s): cpu = 01:05:48 ; elapsed = 00:29:25 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34128 ; free virtual = 92956
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.096 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22e43e68a

Time (s): cpu = 01:05:49 ; elapsed = 00:29:26 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34131 ; free virtual = 92958
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 0 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:09:07 ; elapsed = 00:30:01 . Memory (MB): peak = 7234.664 ; gain = 130.945 ; free physical = 34305 ; free virtual = 93133

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
231 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:10:08 ; elapsed = 00:30:59 . Memory (MB): peak = 7234.664 ; gain = 138.949 ; free physical = 34305 ; free virtual = 93133
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7234.664 ; gain = 0.000 ; free physical = 34306 ; free virtual = 93134
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 7234.664 ; gain = 0.000 ; free physical = 33663 ; free virtual = 93088
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:55 ; elapsed = 00:01:16 . Memory (MB): peak = 7234.664 ; gain = 0.000 ; free physical = 34154 ; free virtual = 93122
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulp_drc_routed.rpt -pb xilinx_pulp_drc_routed.pb -rpx xilinx_pulp_drc_routed.rpx
Command: report_drc -file xilinx_pulp_drc_routed.rpt -pb xilinx_pulp_drc_routed.pb -rpx xilinx_pulp_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 7482.332 ; gain = 247.668 ; free physical = 34094 ; free virtual = 93063
INFO: [runtcl-4] Executing : report_methodology -file xilinx_pulp_methodology_drc_routed.rpt -pb xilinx_pulp_methodology_drc_routed.pb -rpx xilinx_pulp_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pulp_methodology_drc_routed.rpt -pb xilinx_pulp_methodology_drc_routed.pb -rpx xilinx_pulp_methodology_drc_routed.rpx
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:42 ; elapsed = 00:00:53 . Memory (MB): peak = 7919.562 ; gain = 437.230 ; free physical = 33949 ; free virtual = 92926
INFO: [runtcl-4] Executing : report_power -file xilinx_pulp_power_routed.rpt -pb xilinx_pulp_power_summary_routed.pb -rpx xilinx_pulp_power_routed.rpx
Command: report_power -file xilinx_pulp_power_routed.rpt -pb xilinx_pulp_power_summary_routed.pb -rpx xilinx_pulp_power_routed.rpx
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
243 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:04:02 ; elapsed = 00:01:50 . Memory (MB): peak = 7958.715 ; gain = 39.152 ; free physical = 33403 ; free virtual = 92695
INFO: [runtcl-4] Executing : report_route_status -file xilinx_pulp_route_status.rpt -pb xilinx_pulp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_pulp_timing_summary_routed.rpt -pb xilinx_pulp_timing_summary_routed.pb -rpx xilinx_pulp_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33325 ; free virtual = 92633
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_pulp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_pulp_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33350 ; free virtual = 92647
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_pulp_bus_skew_routed.rpt -pb xilinx_pulp_bus_skew_routed.pb -rpx xilinx_pulp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33282 ; free virtual = 92553

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.096 | THS=-0.096 |
Phase 1 Physical Synthesis Initialization | Checksum: 22af8aced

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33213 ; free virtual = 92492

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.096 | THS=-0.096 |
INFO: [Physopt 32-45] Identified 1 candidate net for hold slack optimization.
INFO: [Physopt 32-234] Optimized 0 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 0 buffers.

INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.096 | THS=-0.096 |
Phase 2 Hold Fix Optimization | Checksum: 22af8aced

Time (s): cpu = 00:01:42 ; elapsed = 00:00:52 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33260 ; free virtual = 92542
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33263 ; free virtual = 92535
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.096 | THS=-0.096 |

Summary of Physical Synthesis Optimizations
============================================


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           1  |  00:00:19  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           1  |  00:00:19  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33263 ; free virtual = 92535
Ending Physical Synthesis Task | Checksum: 22af8aced

Time (s): cpu = 00:01:52 ; elapsed = 00:01:01 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33263 ; free virtual = 92535
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:46 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33615 ; free virtual = 92892
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33619 ; free virtual = 92896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:21 ; elapsed = 00:00:35 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 32931 ; free virtual = 92815
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33458 ; free virtual = 92868
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file xilinx_pulp_timing_summary_postroute_physopted.rpt -pb xilinx_pulp_timing_summary_postroute_physopted.pb -rpx xilinx_pulp_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:03:42 ; elapsed = 00:00:45 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33590 ; free virtual = 93003
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_pulp_bus_skew_postroute_physopted.rpt -pb xilinx_pulp_bus_skew_postroute_physopted.pb -rpx xilinx_pulp_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 15:22:59 2023...
[Sat Nov 25 15:23:15 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 01:09:52 . Memory (MB): peak = 5731.398 ; gain = 0.000 ; free physical = 39031 ; free virtual = 98448
# launch_runs impl_1 -jobs $CPUS -to_step write_bitstream
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xci' is already up-to-date
[Sat Nov 25 15:23:15 2023] Launched impl_1...
Run output will be captured here: /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Nov 25 15:23:15 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log xilinx_pulp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pulp.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pulp.tcl -notrace
Command: open_checkpoint /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1435.363 ; gain = 0.000 ; free physical = 40152 ; free virtual = 98471
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.055 ; gain = 6.000 ; free physical = 38897 ; free virtual = 97219
INFO: [Netlist 29-17] Analyzing 17184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3899.008 ; gain = 0.000 ; free physical = 37771 ; free virtual = 96116
Restored from archive | CPU: 0.260000 secs | Memory: 1.158798 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3899.008 ; gain = 0.000 ; free physical = 37771 ; free virtual = 96116
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3899.008 ; gain = 0.000 ; free physical = 37805 ; free virtual = 96150
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 76 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 46 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:01:24 ; elapsed = 00:02:32 . Memory (MB): peak = 3899.008 ; gain = 2463.645 ; free physical = 37805 ; free virtual = 96150
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3971.043 ; gain = 64.031 ; free physical = 37815 ; free virtual = 96141

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1823 inverter(s) to 96507 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cadc249a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38093 ; free virtual = 96423
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 2427 cells
INFO: [Opt 31-1021] In phase Retarget, 442 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f4b6ee9b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38093 ; free virtual = 96423
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 63 cells
INFO: [Opt 31-1021] In phase Constant propagation, 441 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e08ccbd4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38102 ; free virtual = 96430
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 141 cells
INFO: [Opt 31-1021] In phase Sweep, 1239 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/sck_o_BUFG_inst to drive 3106 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/sck_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o_BUFG_inst to drive 1464 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_o_BUFG_inst to drive 835 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/clk_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_o_BUFG_inst to drive 541 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/clk_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/clk_slave_o_BUFG_inst to drive 287 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/clk_slave_o_BUFGCE
INFO: [Opt 31-194] Inserted BUFG i_pulp/pad_frame_i/padinst_cam_pclk/O_BUFG_inst to drive 258 load(s) on clock net i_pulp/pad_frame_i/padinst_cam_pclk/iobuf_i/O
INFO: [Opt 31-194] Inserted BUFG i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/clk_master_o_BUFG_inst to drive 30 load(s) on clock net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/clk_master_o_BUFGCE
INFO: [Opt 31-193] Inserted 7 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: i_pulp/cluster_domain_i/cluster_i/rstgen_i/i_rstgen_bypass/rst_no_BUFG_inst, Net: i_pulp/cluster_domain_i/cluster_i/rstgen_i/i_rstgen_bypass/rst_no
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: reset_n_BUFG_inst, Net: reset_n
INFO: [Opt 31-274] Optimized connectivity to 2 cascaded buffer cells
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 14bc601d6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38102 ; free virtual = 96434
INFO: [Opt 31-662] Phase BUFG optimization created 12 cells of which 9 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14bc601d6

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38098 ; free virtual = 96429
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d85191db

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38097 ; free virtual = 96428
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 441 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |            2427  |                                            442  |
|  Constant propagation         |              13  |              63  |                                            441  |
|  Sweep                        |               0  |             141  |                                           1239  |
|  BUFG optimization            |              12  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            441  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3978.039 ; gain = 0.000 ; free physical = 38102 ; free virtual = 96433
Ending Logic Optimization Task | Checksum: 111124153

Time (s): cpu = 00:01:38 ; elapsed = 00:01:17 . Memory (MB): peak = 3978.039 ; gain = 6.996 ; free physical = 38102 ; free virtual = 96433

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3978.039 ; gain = 0.000 ; free physical = 38099 ; free virtual = 96431
Ending Netlist Obfuscation Task | Checksum: 111124153

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3978.039 ; gain = 0.000 ; free physical = 38096 ; free virtual = 96427
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 3978.039 ; gain = 79.031 ; free physical = 38095 ; free virtual = 96426
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3978.039 ; gain = 0.000 ; free physical = 37740 ; free virtual = 96075
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4010.055 ; gain = 0.000 ; free physical = 37700 ; free virtual = 96042
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:03 ; elapsed = 00:01:14 . Memory (MB): peak = 4097.992 ; gain = 119.953 ; free physical = 37617 ; free virtual = 96021
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulp_drc_opted.rpt -pb xilinx_pulp_drc_opted.pb -rpx xilinx_pulp_drc_opted.rpx
Command: report_drc -file xilinx_pulp_drc_opted.rpt -pb xilinx_pulp_drc_opted.pb -rpx xilinx_pulp_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4312.449 ; gain = 214.457 ; free physical = 37530 ; free virtual = 95933
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1851] BUFGCTRL_I0_I1_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE0 and S0 pins. This may result in large clock skew and timing violations. Cell BUFGCTRL i_pulp/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX I0 pin is driven by another clock buffer pad_jtag_tck_IBUF_BUFG_inst.
WARNING: [DRC REQP-1851] BUFGCTRL_I0_I1_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE1 and S1 pins. This may result in large clock skew and timing violations. Cell BUFGCTRL i_pulp/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX I1 pin is driven by another clock buffer pad_jtag_tck_IBUF_BUFG_inst.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4312.449 ; gain = 0.000 ; free physical = 37520 ; free virtual = 95929
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3a183306

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4312.449 ; gain = 0.000 ; free physical = 37519 ; free virtual = 95928
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4312.449 ; gain = 0.000 ; free physical = 37526 ; free virtual = 95935

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14b74cdb0

Time (s): cpu = 00:01:30 ; elapsed = 00:01:48 . Memory (MB): peak = 5393.875 ; gain = 1081.426 ; free physical = 36422 ; free virtual = 94970

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22ef9d993

Time (s): cpu = 00:03:58 ; elapsed = 00:02:55 . Memory (MB): peak = 6494.770 ; gain = 2182.320 ; free physical = 35729 ; free virtual = 94280

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22ef9d993

Time (s): cpu = 00:03:58 ; elapsed = 00:02:56 . Memory (MB): peak = 6494.770 ; gain = 2182.320 ; free physical = 35731 ; free virtual = 94282
Phase 1 Placer Initialization | Checksum: 22ef9d993

Time (s): cpu = 00:04:00 ; elapsed = 00:02:58 . Memory (MB): peak = 6494.770 ; gain = 2182.320 ; free physical = 35711 ; free virtual = 94263

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 238c734ac

Time (s): cpu = 00:12:23 ; elapsed = 00:06:37 . Memory (MB): peak = 6631.090 ; gain = 2318.641 ; free physical = 35412 ; free virtual = 93975

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 6692 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 2286 nets or cells. Created 0 new cell, deleted 2286 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6707.543 ; gain = 0.000 ; free physical = 35410 ; free virtual = 93965

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2286  |                  2286  |           0  |           1  |  00:00:25  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           2286  |                  2286  |           0  |           3  |  00:00:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 27cd2f520

Time (s): cpu = 00:21:54 ; elapsed = 00:11:38 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35394 ; free virtual = 93950
Phase 2.2 Global Placement Core | Checksum: 221db878c

Time (s): cpu = 00:23:11 ; elapsed = 00:12:10 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35370 ; free virtual = 93928
Phase 2 Global Placement | Checksum: 221db878c

Time (s): cpu = 00:23:11 ; elapsed = 00:12:10 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35537 ; free virtual = 94094

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2ce8000

Time (s): cpu = 00:23:54 ; elapsed = 00:12:29 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35365 ; free virtual = 93934

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29c3b0665

Time (s): cpu = 00:25:06 ; elapsed = 00:12:51 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35226 ; free virtual = 93790

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c2d6048e

Time (s): cpu = 00:25:21 ; elapsed = 00:12:55 . Memory (MB): peak = 6707.543 ; gain = 2395.094 ; free physical = 35091 ; free virtual = 93657

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 2c011d19a

Time (s): cpu = 00:27:24 ; elapsed = 00:13:48 . Memory (MB): peak = 6792.488 ; gain = 2480.039 ; free physical = 34727 ; free virtual = 93305

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 2eae42e69

Time (s): cpu = 00:27:31 ; elapsed = 00:13:50 . Memory (MB): peak = 6816.500 ; gain = 2504.051 ; free physical = 34725 ; free virtual = 93317

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 210f56a6e

Time (s): cpu = 00:29:22 ; elapsed = 00:14:53 . Memory (MB): peak = 6892.527 ; gain = 2580.078 ; free physical = 34857 ; free virtual = 93423

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 178a874d5

Time (s): cpu = 00:31:22 ; elapsed = 00:15:31 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34789 ; free virtual = 93356
Phase 3.4 Small Shape DP | Checksum: 178a874d5

Time (s): cpu = 00:31:27 ; elapsed = 00:15:34 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34853 ; free virtual = 93427

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 22a5da1dd

Time (s): cpu = 00:31:54 ; elapsed = 00:16:01 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34898 ; free virtual = 93468

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1aa3f0cb4

Time (s): cpu = 00:31:57 ; elapsed = 00:16:03 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34912 ; free virtual = 93482
Phase 3 Detail Placement | Checksum: 1aa3f0cb4

Time (s): cpu = 00:31:59 ; elapsed = 00:16:06 . Memory (MB): peak = 6905.188 ; gain = 2592.738 ; free physical = 34915 ; free virtual = 93484

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10587c9d3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10587c9d3

Time (s): cpu = 00:36:26 ; elapsed = 00:17:22 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35081 ; free virtual = 93655
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.000. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 148f528e4

Time (s): cpu = 00:36:38 ; elapsed = 00:17:32 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35106 ; free virtual = 93679
Phase 4.1 Post Commit Optimization | Checksum: 148f528e4

Time (s): cpu = 00:36:41 ; elapsed = 00:17:35 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35107 ; free virtual = 93681

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 148f528e4

Time (s): cpu = 00:36:46 ; elapsed = 00:17:38 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35126 ; free virtual = 93699
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7039.688 ; gain = 0.000 ; free physical = 35103 ; free virtual = 93677

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2076f973c

Time (s): cpu = 00:37:01 ; elapsed = 00:17:54 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35114 ; free virtual = 93686

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7039.688 ; gain = 0.000 ; free physical = 35114 ; free virtual = 93686
Phase 4.4 Final Placement Cleanup | Checksum: 1cde9622a

Time (s): cpu = 00:37:04 ; elapsed = 00:17:56 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35112 ; free virtual = 93686
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cde9622a

Time (s): cpu = 00:37:06 ; elapsed = 00:17:59 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35109 ; free virtual = 93683
Ending Placer Task | Checksum: 103f21d16

Time (s): cpu = 00:37:06 ; elapsed = 00:17:59 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35110 ; free virtual = 93685
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:37:31 ; elapsed = 00:18:24 . Memory (MB): peak = 7039.688 ; gain = 2727.238 ; free physical = 35551 ; free virtual = 94123
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7039.688 ; gain = 0.000 ; free physical = 35549 ; free virtual = 94122
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:06 ; elapsed = 00:00:24 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35001 ; free virtual = 94025
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:43 ; elapsed = 00:01:06 . Memory (MB): peak = 7071.703 ; gain = 32.016 ; free physical = 35405 ; free virtual = 94080
INFO: [runtcl-4] Executing : report_io -file xilinx_pulp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.67 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35374 ; free virtual = 94048
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pulp_utilization_placed.rpt -pb xilinx_pulp_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_pulp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:01 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35392 ; free virtual = 94069
Command: phys_opt_design -directive ExploreWithHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35211 ; free virtual = 93883

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17792dc19

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35072 ; free virtual = 93749

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35065 ; free virtual = 93742

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable.  Did not re-place instance i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740
Phase 4 Single Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:23 ; elapsed = 00:00:44 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737
Phase 6 Rewire | Checksum: 17792dc19

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Critical Cell Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35060 ; free virtual = 93737

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable.  Did not re-place instance i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740
Phase 9 Single Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:29 ; elapsed = 00:00:50 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35063 ; free virtual = 93740

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35065 ; free virtual = 93742

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35066 ; free virtual = 93743
Phase 11 Rewire | Checksum: 17792dc19

Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35066 ; free virtual = 93743

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:32 ; elapsed = 00:00:52 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35069 ; free virtual = 93746

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable.  Did not re-place instance i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35066 ; free virtual = 93743
Phase 15 Single Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35066 ; free virtual = 93743

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:36 ; elapsed = 00:00:57 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35069 ; free virtual = 93746

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35068 ; free virtual = 93745
Phase 17 Rewire | Checksum: 17792dc19

Time (s): cpu = 00:01:37 ; elapsed = 00:00:57 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35068 ; free virtual = 93745

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93744

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[0].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[10].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[11].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[12].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[13].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[14].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[15].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[1].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[2].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[3].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[4].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[5].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[6].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[7].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[8].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[9].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[0].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[10].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[11].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[12].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[13].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[14].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[15].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[1].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[2].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[3].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[4].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[5].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[6].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[7].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[8].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'i_pulp/cluster_domain_i/cluster_i/tcdm_banks_i/banks_gen[9].i_bank/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35067 ; free virtual = 93745

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Critical Pin Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35068 ; free virtual = 93746

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:41 ; elapsed = 00:01:01 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35069 ; free virtual = 93747

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable.  Did not re-place instance i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/clock_enable_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749
Phase 29 Single Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 1 candidate net for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:51 ; elapsed = 00:01:05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 17792dc19

Time (s): cpu = 00:01:51 ; elapsed = 00:01:05 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 35071 ; free virtual = 93749

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-2.919 | THS=-568.275 |
INFO: [Physopt 32-45] Identified 2562 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 479 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 1234 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.250 | THS=-28.895 |
Phase 34 Hold Fix Optimization | Checksum: 17792dc19

Time (s): cpu = 00:04:04 ; elapsed = 00:01:48 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 34881 ; free virtual = 93560
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7071.703 ; gain = 0.000 ; free physical = 34890 ; free virtual = 93569
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 34891 ; free virtual = 93570
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.250 | THS=-28.895 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:07  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:05  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:04  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:02  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:02  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          32  |  00:00:24  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          2.669  |        539.380  |        1234  |          0  |             479  |           0  |           1  |  00:00:31  |
|  Total                      |          2.669  |        539.380  |        1234  |          0  |             479  |           0  |           1  |  00:00:31  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 34857 ; free virtual = 93536
Ending Physical Synthesis Task | Checksum: 17792dc19

Time (s): cpu = 00:04:54 ; elapsed = 00:02:16 . Memory (MB): peak = 7095.715 ; gain = 24.012 ; free physical = 34858 ; free virtual = 93537
INFO: [Common 17-83] Releasing license: Implementation
211 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:08:34 ; elapsed = 00:03:11 . Memory (MB): peak = 7095.715 ; gain = 24.012 ; free physical = 35092 ; free virtual = 93772
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 35094 ; free virtual = 93774
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 34559 ; free virtual = 93684
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:45 ; elapsed = 00:01:07 . Memory (MB): peak = 7095.715 ; gain = 0.000 ; free physical = 34841 ; free virtual = 93636
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-58] Clock Placer Checks: Sub-optimal placement for a global clock-capable IO pin and BUFG pair.
Resolution: A dedicated routing path between the two can be used if: (a) The global clock-capable IO (GCIO) is placed on a GCIO capable site (b) The BUFG is placed in the same bank of the device as the GCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_inst/IBUFCTRL_INST (IBUFCTRL.O) is locked to IOB_X0Y190
	pad_jtag_tck_IBUF_BUFG_inst (BUFGCE.I) is provisionally placed by clockplacer on BUFGCE_X0Y9
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d5c0793b ConstDB: 0 ShapeSum: 9690e0f RouteDB: be7a6e58

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d432663b

Time (s): cpu = 00:03:35 ; elapsed = 00:01:15 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34924 ; free virtual = 93713
Post Restoration Checksum: NetGraph: 96964e59 NumContArr: 6e65e09c Constraints: ed308d81 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f22cbc76

Time (s): cpu = 00:03:39 ; elapsed = 00:01:20 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34828 ; free virtual = 93618

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f22cbc76

Time (s): cpu = 00:03:41 ; elapsed = 00:01:22 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34829 ; free virtual = 93619

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1936df413

Time (s): cpu = 00:04:17 ; elapsed = 00:02:00 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34822 ; free virtual = 93617

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2018455b1

Time (s): cpu = 00:06:53 ; elapsed = 00:02:52 . Memory (MB): peak = 7103.719 ; gain = 0.000 ; free physical = 34567 ; free virtual = 93365
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.174 | THS=-9.014 |

Phase 2 Router Initialization | Checksum: 20afd2487

Time (s): cpu = 00:10:39 ; elapsed = 00:03:57 . Memory (MB): peak = 7161.703 ; gain = 57.984 ; free physical = 34512 ; free virtual = 93310

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00711819 %
  Global Horizontal Routing Utilization  = 0.00186456 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 318150
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 216523
  Number of Partially Routed Nets     = 101627
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1228500a1

Time (s): cpu = 00:15:00 ; elapsed = 00:05:36 . Memory (MB): peak = 7161.703 ; gain = 57.984 ; free physical = 34442 ; free virtual = 93244

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 98359
 Number of Nodes with overlaps = 7461
 Number of Nodes with overlaps = 715
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.359 |

Phase 4.1 Global Iteration 0 | Checksum: 1b97e033f

Time (s): cpu = 00:53:15 ; elapsed = 00:23:30 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34333 ; free virtual = 93148

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20cfc33ad

Time (s): cpu = 00:54:17 ; elapsed = 00:24:05 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34371 ; free virtual = 93184
Phase 4 Rip-up And Reroute | Checksum: 20cfc33ad

Time (s): cpu = 00:54:19 ; elapsed = 00:24:07 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34361 ; free virtual = 93176

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 223eb77b4

Time (s): cpu = 00:57:20 ; elapsed = 00:25:10 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34288 ; free virtual = 93107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.096 |

Phase 5.1 Delay CleanUp | Checksum: 223eb77b4

Time (s): cpu = 00:57:22 ; elapsed = 00:25:12 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34335 ; free virtual = 93153

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 223eb77b4

Time (s): cpu = 00:57:23 ; elapsed = 00:25:13 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34336 ; free virtual = 93154
Phase 5 Delay and Skew Optimization | Checksum: 223eb77b4

Time (s): cpu = 00:57:25 ; elapsed = 00:25:15 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34335 ; free virtual = 93153

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2cc99a253

Time (s): cpu = 00:58:59 ; elapsed = 00:25:47 . Memory (MB): peak = 7184.656 ; gain = 80.938 ; free physical = 34362 ; free virtual = 93179
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.096 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 242077a79

Time (s): cpu = 00:59:20 ; elapsed = 00:26:07 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34369 ; free virtual = 93187
Phase 6.1 Hold Fix Iter | Checksum: 242077a79

Time (s): cpu = 00:59:22 ; elapsed = 00:26:09 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34372 ; free virtual = 93190

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.096 |

Phase 6.2 Additional Hold Fix | Checksum: 2997dbb86

Time (s): cpu = 01:01:15 ; elapsed = 00:26:58 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34396 ; free virtual = 93215
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 6 Post Hold Fix | Checksum: 26e4ce504

Time (s): cpu = 01:03:21 ; elapsed = 00:27:56 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34358 ; free virtual = 93180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.0228 %
  Global Horizontal Routing Utilization  = 24.4538 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27b2d8732

Time (s): cpu = 01:03:27 ; elapsed = 00:28:01 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34350 ; free virtual = 93172

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27b2d8732

Time (s): cpu = 01:03:28 ; elapsed = 00:28:03 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34341 ; free virtual = 93163

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27b2d8732

Time (s): cpu = 01:04:13 ; elapsed = 00:28:49 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34358 ; free virtual = 93178

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 22e43e68a

Time (s): cpu = 01:05:48 ; elapsed = 00:29:25 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34128 ; free virtual = 92956
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.096 | THS=-0.096 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22e43e68a

Time (s): cpu = 01:05:49 ; elapsed = 00:29:26 . Memory (MB): peak = 7202.664 ; gain = 98.945 ; free physical = 34131 ; free virtual = 92958
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 0 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:09:07 ; elapsed = 00:30:01 . Memory (MB): peak = 7234.664 ; gain = 130.945 ; free physical = 34305 ; free virtual = 93133

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
231 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:10:08 ; elapsed = 00:30:59 . Memory (MB): peak = 7234.664 ; gain = 138.949 ; free physical = 34305 ; free virtual = 93133
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7234.664 ; gain = 0.000 ; free physical = 34306 ; free virtual = 93134
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 7234.664 ; gain = 0.000 ; free physical = 33663 ; free virtual = 93088
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:55 ; elapsed = 00:01:16 . Memory (MB): peak = 7234.664 ; gain = 0.000 ; free physical = 34154 ; free virtual = 93122
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulp_drc_routed.rpt -pb xilinx_pulp_drc_routed.pb -rpx xilinx_pulp_drc_routed.rpx
Command: report_drc -file xilinx_pulp_drc_routed.rpt -pb xilinx_pulp_drc_routed.pb -rpx xilinx_pulp_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 7482.332 ; gain = 247.668 ; free physical = 34094 ; free virtual = 93063
INFO: [runtcl-4] Executing : report_methodology -file xilinx_pulp_methodology_drc_routed.rpt -pb xilinx_pulp_methodology_drc_routed.pb -rpx xilinx_pulp_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pulp_methodology_drc_routed.rpt -pb xilinx_pulp_methodology_drc_routed.pb -rpx xilinx_pulp_methodology_drc_routed.rpx
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:42 ; elapsed = 00:00:53 . Memory (MB): peak = 7919.562 ; gain = 437.230 ; free physical = 33949 ; free virtual = 92926
INFO: [runtcl-4] Executing : report_power -file xilinx_pulp_power_routed.rpt -pb xilinx_pulp_power_summary_routed.pb -rpx xilinx_pulp_power_routed.rpx
Command: report_power -file xilinx_pulp_power_routed.rpt -pb xilinx_pulp_power_summary_routed.pb -rpx xilinx_pulp_power_routed.rpx
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:109]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:110]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:111]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'FMC_hyper_rwds0' is not supported, ignoring it [/home/azafeer/Desktop/test/pulp-master/fpga/pulp-zcu102/constraints/zcu102.xdc:112]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
243 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:04:02 ; elapsed = 00:01:50 . Memory (MB): peak = 7958.715 ; gain = 39.152 ; free physical = 33403 ; free virtual = 92695
INFO: [runtcl-4] Executing : report_route_status -file xilinx_pulp_route_status.rpt -pb xilinx_pulp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_pulp_timing_summary_routed.rpt -pb xilinx_pulp_timing_summary_routed.pb -rpx xilinx_pulp_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33325 ; free virtual = 92633
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_pulp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_pulp_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33350 ; free virtual = 92647
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_pulp_bus_skew_routed.rpt -pb xilinx_pulp_bus_skew_routed.pb -rpx xilinx_pulp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33282 ; free virtual = 92553

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.096 | THS=-0.096 |
Phase 1 Physical Synthesis Initialization | Checksum: 22af8aced

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33213 ; free virtual = 92492

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.096 | THS=-0.096 |
INFO: [Physopt 32-45] Identified 1 candidate net for hold slack optimization.
INFO: [Physopt 32-234] Optimized 0 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 0 buffers.

INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.096 | THS=-0.096 |
Phase 2 Hold Fix Optimization | Checksum: 22af8aced

Time (s): cpu = 00:01:42 ; elapsed = 00:00:52 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33260 ; free virtual = 92542
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33263 ; free virtual = 92535
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 | WHS=-0.096 | THS=-0.096 |

Summary of Physical Synthesis Optimizations
============================================


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           1  |  00:00:19  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           1  |  00:00:19  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33263 ; free virtual = 92535
Ending Physical Synthesis Task | Checksum: 22af8aced

Time (s): cpu = 00:01:52 ; elapsed = 00:01:01 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33263 ; free virtual = 92535
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:46 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33615 ; free virtual = 92892
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33619 ; free virtual = 92896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:21 ; elapsed = 00:00:35 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 32931 ; free virtual = 92815
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/pulp-master/fpga/pulp/pulp-zcu102.runs/impl_1/xilinx_pulp_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33458 ; free virtual = 92868
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file xilinx_pulp_timing_summary_postroute_physopted.rpt -pb xilinx_pulp_timing_summary_postroute_physopted.pb -rpx xilinx_pulp_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:03:42 ; elapsed = 00:00:45 . Memory (MB): peak = 7958.715 ; gain = 0.000 ; free physical = 33590 ; free virtual = 93003
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_pulp_bus_skew_postroute_physopted.rpt -pb xilinx_pulp_bus_skew_postroute_physopted.pb -rpx xilinx_pulp_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 15:22:59 2023...

*** Running vivado
    with args -log xilinx_pulp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pulp.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pulp.tcl -notrace
Command: open_checkpoint xilinx_pulp_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1435.359 ; gain = 0.000 ; free physical = 38845 ; free virtual = 98265
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2640.043 ; gain = 6.000 ; free physical = 37586 ; free virtual = 97007
INFO: [Netlist 29-17] Analyzing 17161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4223.035 ; gain = 374.227 ; free physical = 36179 ; free virtual = 95601
Restored from archive | CPU: 23.120000 secs | Memory: 352.696068 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4223.035 ; gain = 374.227 ; free physical = 36178 ; free virtual = 95600
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4223.035 ; gain = 0.000 ; free physical = 36200 ; free virtual = 95626
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 76 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 46 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:01:53 ; elapsed = 00:03:00 . Memory (MB): peak = 4223.035 ; gain = 2787.676 ; free physical = 36200 ; free virtual = 95626
Command: write_bitstream -force xilinx_pulp.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_hyper_ck/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_hyper_ckno/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_hyper_csno0/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_hyper_csno1/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_hyper_resetn/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_sdio_clk/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_spim_csn0/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_spim_csn1/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_spim_sck/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer i_pulp/pad_frame_i/padinst_uart_tx/iobuf_i/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul input i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 input i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac output i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[0].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product output i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[0].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[0].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 output i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[0].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[1].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product output i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[1].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[1].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 output i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[1].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[2].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product output i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[2].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[2].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 output i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[2].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[3].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product output i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[3].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[3].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 output i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[3].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product output i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 output i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/dot_short_mul[1] output i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/dot_short_result output i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out output i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out__0 output i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out__1 output i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/short_mac output i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 output i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 output i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 output i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[0].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[1].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[2].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[3].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[4].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[5].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[6].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/cluster_domain_i/cluster_i/CORE[7].core_region_i/CL_CORE.RISCV_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[0].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product multiplier stage i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[0].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[0].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[0].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[1].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product multiplier stage i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[1].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[1].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[1].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[2].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product multiplier stage i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[2].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[2].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[2].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[3].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product multiplier stage i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[3].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[3].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 multiplier stage i_pulp/cluster_domain_i/cluster_i/i_shared_fpu_cluster/FPNEW_UNIT[3].i_fpnew_wrapper/i_fpnew/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product multiplier stage i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 multiplier stage i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out multiplier stage i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulp/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.lFC_CORE/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 multiplier stage i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 multiplier stage i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 multiplier stage i_pulp/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1851] BUFGCTRL_I0_I1_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE0 and S0 pins. This may result in large clock skew and timing violations. Cell BUFGCTRL i_pulp/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX I0 pin is driven by another clock buffer pad_jtag_tck_IBUF_BUFG_inst.
WARNING: [DRC REQP-1851] BUFGCTRL_I0_I1_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE1 and S1 pins. This may result in large clock skew and timing violations. Cell BUFGCTRL i_pulp/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX I1 pin is driven by another clock buffer pad_jtag_tck_IBUF_BUFG_inst.
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_pulp/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[resp][1:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 294 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./xilinx_pulp.bit...
Writing bitstream ./xilinx_pulp.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:04:37 ; elapsed = 00:02:00 . Memory (MB): peak = 5479.703 ; gain = 1256.668 ; free physical = 35771 ; free virtual = 95259
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 15:28:34 2023...
[Sat Nov 25 15:28:34 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:05:19 . Memory (MB): peak = 5731.398 ; gain = 0.000 ; free physical = 35816 ; free virtual = 95304
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6035.852 ; gain = 6.000 ; free physical = 38592 ; free virtual = 98076
INFO: [Netlist 29-17] Analyzing 17161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulp/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 7394.461 ; gain = 362.414 ; free physical = 37387 ; free virtual = 96873
Restored from archive | CPU: 24.070000 secs | Memory: 351.630814 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 7394.461 ; gain = 362.414 ; free physical = 37384 ; free virtual = 96871
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7394.461 ; gain = 0.000 ; free physical = 37376 ; free virtual = 96863
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 76 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 46 instances

open_run: Time (s): cpu = 00:01:30 ; elapsed = 00:01:55 . Memory (MB): peak = 7394.461 ; gain = 1663.062 ; free physical = 37378 ; free virtual = 96864
# exec mkdir -p reports/
# exec rm -rf reports/*
# check_timing                                                              -file reports/$PROJECT.check_timing.rpt
check_timing: Time (s): cpu = 00:02:49 ; elapsed = 00:00:32 . Memory (MB): peak = 7672.730 ; gain = 278.270 ; free physical = 37034 ; free virtual = 96521
# report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack   -file reports/$PROJECT.timing_WORST_100.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_timing: Time (s): cpu = 00:01:01 ; elapsed = 00:00:15 . Memory (MB): peak = 7811.730 ; gain = 139.000 ; free physical = 36824 ; free virtual = 96312
# report_timing -nworst 1 -delay_type max -sort_by group                    -file reports/$PROJECT.timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
# report_utilization -hierarchical                                          -file reports/$PROJECT.utilization.rpt
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7878.754 ; gain = 67.023 ; free physical = 36854 ; free virtual = 96345
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 15:31:31 2023...
make[1]: Leaving directory '/home/azafeer/Desktop/test/pulp-master/fpga/pulp'
cp pulp/pulp-zcu102.runs/impl_1/xilinx_pulp.bit pulp_zcu102.bit
cp pulp/pulp-zcu102.runs/impl_1/xilinx_pulp.bin pulp_zcu102.bin
Bitstream generation for zcu102 board finished. The bitstream Configuration Memory File was copied to ./pulp_zcu102.bit and ./pulp_zcu102.bin
[?2004h]0;azafeer@compute: ~/Desktop/test/pulp-master/fpgaazafeer@compute:~/Desktop/test/pulp-master/fpga$ ls
[?2004lerrors.log  [0m[01;34mpulp[0m         [01;34mpulp-zcu102[0m      pulp_zcu102.bit
Makefile    [01;34mpulp-vcu118[0m  pulp_zcu102.bin  README.md
[?2004h]0;azafeer@compute: ~/Desktop/test/pulp-master/fpgaazafeer@compute:~/Desktop/test/pulp-master/fpga$ scr[K[K[Kexit
[?2004lexit

Script done on 2023-11-25 15:35:21+00:00 [COMMAND_EXIT_CODE="0"]
