//! VirtIO-net PCI transport for WovenHat OS.
//!
//! Stage 3 implements the transitional/legacy PCI I/O transport used by QEMU
//! with `virtio-net-pci,disable-modern=on`. It owns real split virtqueues,
//! DMA descriptor tables, RX buffers and a TX buffer. The implementation is
//! intentionally polling-based first; MSI-X/interrupt moderation can be added
//! after the dataplane is stable.

use core::{
    cell::UnsafeCell,
    mem::size_of,
    sync::atomic::{fence, Ordering},
};
use spin::Mutex;

use crate::{hal::pci, paging};

pub const VIRTIO_VENDOR: u16 = 0x1af4;
pub const VIRTIO_NET_LEGACY: u16 = 0x1000;
pub const VIRTIO_NET_MODERN: u16 = 0x1041;
pub const MAX_FRAME: usize = 1536;

const VIRTIO_PCI_HOST_FEATURES: u16 = 0x00;
const VIRTIO_PCI_GUEST_FEATURES: u16 = 0x04;
const VIRTIO_PCI_QUEUE_PFN: u16 = 0x08;
const VIRTIO_PCI_QUEUE_NUM: u16 = 0x0c;
const VIRTIO_PCI_QUEUE_SEL: u16 = 0x0e;
const VIRTIO_PCI_QUEUE_NOTIFY: u16 = 0x10;
const VIRTIO_PCI_STATUS: u16 = 0x12;
const VIRTIO_PCI_ISR: u16 = 0x13;
const VIRTIO_PCI_CONFIG: u16 = 0x14;

const STATUS_ACKNOWLEDGE: u8 = 1;
const STATUS_DRIVER: u8 = 2;
const STATUS_DRIVER_OK: u8 = 4;
const STATUS_FAILED: u8 = 128;

const DESC_F_NEXT: u16 = 1;
const DESC_F_WRITE: u16 = 2;
const RX_QUEUE: u16 = 0;
const TX_QUEUE: u16 = 1;
const MAX_QUEUE_SIZE: usize = 256;
const ACTIVE_RX_DESCRIPTORS: usize = 8;
const QUEUE_MEMORY_BYTES: usize = 16 * 1024;
const PACKET_BYTES: usize = 2048;
const VIRTIO_NET_HDR_BYTES: usize = 10;
const PAGE_SIZE: usize = 4096;

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub struct PciLocation { pub bus: u8, pub device: u8, pub function: u8 }

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ProbeStatus { Missing, Found(PciLocation) }

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum InitError {
    Missing,
    ModernOnly,
    NoIoBar,
    QueueUnavailable,
    QueueTooLarge,
    DmaNotContiguous,
}

#[derive(Clone, Copy)]
pub struct Stats {
    pub initialized: bool,
    pub rx_frames: u64,
    pub tx_frames: u64,
    pub rx_dropped: u64,
    pub tx_busy: u64,
    pub host_features: u32,
    pub io_base: u16,
    pub rx_queue_size: u16,
    pub tx_queue_size: u16,
    pub mac: [u8; 6],
}

#[repr(C)]
#[derive(Clone, Copy)]
struct VirtqDesc {
    addr: u64,
    len: u32,
    flags: u16,
    next: u16,
}

#[repr(C)]
#[derive(Clone, Copy)]
struct VirtqUsedElem { id: u32, len: u32 }

#[repr(align(4096))]
struct QueueMemory(UnsafeCell<[u8; QUEUE_MEMORY_BYTES]>);
unsafe impl Sync for QueueMemory {}
impl QueueMemory { const fn new() -> Self { Self(UnsafeCell::new([0; QUEUE_MEMORY_BYTES])) } }

#[repr(align(2048))]
struct PacketMemory(UnsafeCell<[u8; PACKET_BYTES]>);
unsafe impl Sync for PacketMemory {}
impl PacketMemory { const fn new() -> Self { Self(UnsafeCell::new([0; PACKET_BYTES])) } }

static RX_QUEUE_MEMORY: QueueMemory = QueueMemory::new();
static TX_QUEUE_MEMORY: QueueMemory = QueueMemory::new();
static RX_PACKETS: [PacketMemory; ACTIVE_RX_DESCRIPTORS] = [
    PacketMemory::new(), PacketMemory::new(), PacketMemory::new(), PacketMemory::new(),
    PacketMemory::new(), PacketMemory::new(), PacketMemory::new(), PacketMemory::new(),
];
static TX_PACKET: PacketMemory = PacketMemory::new();

#[derive(Clone, Copy)]
struct Transport {
    initialized: bool,
    location: PciLocation,
    io_base: u16,
    host_features: u32,
    rx_queue_size: u16,
    tx_queue_size: u16,
    rx_last_used: u16,
    tx_last_used: u16,
    tx_outstanding: bool,
    mac: [u8; 6],
    rx_frames: u64,
    tx_frames: u64,
    rx_dropped: u64,
    tx_busy: u64,
}

impl Transport {
    const fn empty() -> Self {
        Self {
            initialized: false,
            location: PciLocation { bus: 0, device: 0, function: 0 },
            io_base: 0, host_features: 0, rx_queue_size: 0, tx_queue_size: 0,
            rx_last_used: 0, tx_last_used: 0, tx_outstanding: false,
            mac: [0x02, 0x57, 0x48, 0, 0, 1],
            rx_frames: 0, tx_frames: 0, rx_dropped: 0, tx_busy: 0,
        }
    }
}

static TRANSPORT: Mutex<Transport> = Mutex::new(Transport::empty());

pub fn probe() -> ProbeStatus {
    let mut index = 0usize;
    while let Some(dev) = pci::device(index) {
        if dev.vendor_id == VIRTIO_VENDOR
            && matches!(dev.device_id, VIRTIO_NET_LEGACY | VIRTIO_NET_MODERN)
            && dev.class == 0x02
        {
            return ProbeStatus::Found(PciLocation { bus: dev.bus, device: dev.device, function: dev.function });
        }
        index += 1;
    }
    ProbeStatus::Missing
}

pub fn init() -> Result<(), InitError> {
    let location = match probe() {
        ProbeStatus::Missing => return Err(InitError::Missing),
        ProbeStatus::Found(location) => location,
    };
    let dev = find_device(location).ok_or(InitError::Missing)?;
    if dev.device_id != VIRTIO_NET_LEGACY { return Err(InitError::ModernOnly); }

    pci::enable_io_bus_master(location.bus, location.device, location.function);
    let io_base = pci::bar0_io_base(location.bus, location.device, location.function)
        .ok_or(InitError::NoIoBar)?;

    unsafe { outb(io_base + VIRTIO_PCI_STATUS, 0); }
    unsafe { outb(io_base + VIRTIO_PCI_STATUS, STATUS_ACKNOWLEDGE); }
    unsafe { outb(io_base + VIRTIO_PCI_STATUS, STATUS_ACKNOWLEDGE | STATUS_DRIVER); }

    let host_features = unsafe { inl(io_base + VIRTIO_PCI_HOST_FEATURES) };
    // Start conservatively: no checksum/GSO/event-index/indirect features.
    unsafe { outl(io_base + VIRTIO_PCI_GUEST_FEATURES, 0); }

    let rx_queue_size = setup_queue(io_base, RX_QUEUE, &RX_QUEUE_MEMORY)?;
    let tx_queue_size = setup_queue(io_base, TX_QUEUE, &TX_QUEUE_MEMORY)?;
    post_initial_rx(io_base, rx_queue_size)?;
    setup_tx_descriptor(tx_queue_size)?;

    let mut mac = [0x02, 0x57, 0x48, 0, 0, 1];
    // VIRTIO_NET_F_MAC is feature bit 5. QEMU normally exposes it.
    if host_features & (1 << 5) != 0 {
        for (i, byte) in mac.iter_mut().enumerate() {
            *byte = unsafe { inb(io_base + VIRTIO_PCI_CONFIG + i as u16) };
        }
    }

    unsafe { outb(io_base + VIRTIO_PCI_STATUS, STATUS_ACKNOWLEDGE | STATUS_DRIVER | STATUS_DRIVER_OK); }

    *TRANSPORT.lock() = Transport {
        initialized: true, location, io_base, host_features,
        rx_queue_size, tx_queue_size, rx_last_used: 0, tx_last_used: 0,
        tx_outstanding: false, mac, rx_frames: 0, tx_frames: 0,
        rx_dropped: 0, tx_busy: 0,
    };
    Ok(())
}

pub fn is_initialized() -> bool { TRANSPORT.lock().initialized }

pub fn mac_address() -> [u8; 6] { TRANSPORT.lock().mac }

pub fn stats() -> Stats {
    let t = *TRANSPORT.lock();
    Stats {
        initialized: t.initialized, rx_frames: t.rx_frames, tx_frames: t.tx_frames,
        rx_dropped: t.rx_dropped, tx_busy: t.tx_busy, host_features: t.host_features,
        io_base: t.io_base, rx_queue_size: t.rx_queue_size, tx_queue_size: t.tx_queue_size,
        mac: t.mac,
    }
}

pub fn poll() {
    let mut t = TRANSPORT.lock();
    if !t.initialized { return; }
    reap_tx(&mut t);
    // Reading ISR acknowledges any pending legacy interrupt. We still use the
    // used-ring indices as the source of truth, so polling remains race-safe.
    let _ = unsafe { inb(t.io_base + VIRTIO_PCI_ISR) };
}

pub fn receive_into(out: &mut [u8]) -> Option<usize> {
    let mut t = TRANSPORT.lock();
    if !t.initialized { return None; }
    let mem = RX_QUEUE_MEMORY.0.get() as *mut u8;
    let used_idx = unsafe { read_u16(used_idx_ptr(mem, t.rx_queue_size)) };
    if used_idx == t.rx_last_used { return None; }

    fence(Ordering::Acquire);
    let ring_slot = (t.rx_last_used as usize) % t.rx_queue_size as usize;
    let elem = unsafe { core::ptr::read_volatile(used_elem_ptr(mem, t.rx_queue_size, ring_slot)) };
    t.rx_last_used = t.rx_last_used.wrapping_add(1);

    let id = elem.id as usize;
    if id >= ACTIVE_RX_DESCRIPTORS {
        t.rx_dropped = t.rx_dropped.saturating_add(1);
        return None;
    }
    if elem.len as usize <= VIRTIO_NET_HDR_BYTES {
        t.rx_dropped = t.rx_dropped.saturating_add(1);
        repost_rx(&mut t, id as u16);
        return None;
    }
    let frame_len = core::cmp::min(elem.len as usize - VIRTIO_NET_HDR_BYTES, MAX_FRAME);
    if out.len() < frame_len {
        t.rx_dropped = t.rx_dropped.saturating_add(1);
        repost_rx(&mut t, id as u16);
        return None;
    }
    let packet = RX_PACKETS[id].0.get() as *const u8;
    unsafe { core::ptr::copy_nonoverlapping(packet.add(VIRTIO_NET_HDR_BYTES), out.as_mut_ptr(), frame_len); }
    t.rx_frames = t.rx_frames.saturating_add(1);
    repost_rx(&mut t, id as u16);
    Some(frame_len)
}

pub fn transmit(frame: &[u8]) -> bool {
    if frame.is_empty() || frame.len() > MAX_FRAME { return false; }
    let mut t = TRANSPORT.lock();
    if !t.initialized { return false; }
    reap_tx(&mut t);
    if t.tx_outstanding {
        t.tx_busy = t.tx_busy.saturating_add(1);
        return false;
    }

    let packet = TX_PACKET.0.get() as *mut u8;
    unsafe {
        core::ptr::write_bytes(packet, 0, VIRTIO_NET_HDR_BYTES);
        core::ptr::copy_nonoverlapping(frame.as_ptr(), packet.add(VIRTIO_NET_HDR_BYTES), frame.len());
    }
    let mem = TX_QUEUE_MEMORY.0.get() as *mut u8;
    let desc = unsafe { &mut *desc_ptr(mem, 0) };
    desc.len = (VIRTIO_NET_HDR_BYTES + frame.len()) as u32;
    desc.flags = 0;
    desc.next = 0;

    unsafe { push_avail(mem, t.tx_queue_size, 0); }
    fence(Ordering::SeqCst);
    unsafe { outw(t.io_base + VIRTIO_PCI_QUEUE_NOTIFY, TX_QUEUE); }
    t.tx_outstanding = true;
    t.tx_frames = t.tx_frames.saturating_add(1);
    true
}

fn setup_queue(io_base: u16, queue: u16, memory: &QueueMemory) -> Result<u16, InitError> {
    unsafe { outw(io_base + VIRTIO_PCI_QUEUE_SEL, queue); }
    let size = unsafe { inw(io_base + VIRTIO_PCI_QUEUE_NUM) };
    if size == 0 { fail(io_base); return Err(InitError::QueueUnavailable); }
    if size as usize > MAX_QUEUE_SIZE { fail(io_base); return Err(InitError::QueueTooLarge); }

    let total = queue_total_bytes(size);
    if total > QUEUE_MEMORY_BYTES { fail(io_base); return Err(InitError::QueueTooLarge); }
    let ptr = memory.0.get() as *mut u8;
    unsafe { core::ptr::write_bytes(ptr, 0, QUEUE_MEMORY_BYTES); }
    let phys = dma_physical(ptr as u64, total).ok_or(InitError::DmaNotContiguous)?;
    if phys & (PAGE_SIZE as u64 - 1) != 0 { fail(io_base); return Err(InitError::DmaNotContiguous); }
    unsafe { outl(io_base + VIRTIO_PCI_QUEUE_PFN, (phys >> 12) as u32); }
    Ok(size)
}

fn post_initial_rx(io_base: u16, qsize: u16) -> Result<(), InitError> {
    let mem = RX_QUEUE_MEMORY.0.get() as *mut u8;
    for id in 0..ACTIVE_RX_DESCRIPTORS {
        let packet = RX_PACKETS[id].0.get() as *mut u8;
        let phys = dma_physical(packet as u64, PACKET_BYTES).ok_or(InitError::DmaNotContiguous)?;
        let desc = unsafe { &mut *desc_ptr(mem, id) };
        *desc = VirtqDesc { addr: phys, len: PACKET_BYTES as u32, flags: DESC_F_WRITE, next: 0 };
        unsafe { push_avail(mem, qsize, id as u16); }
    }
    fence(Ordering::SeqCst);
    unsafe { outw(io_base + VIRTIO_PCI_QUEUE_NOTIFY, RX_QUEUE); }
    Ok(())
}

fn setup_tx_descriptor(_qsize: u16) -> Result<(), InitError> {
    let mem = TX_QUEUE_MEMORY.0.get() as *mut u8;
    let packet = TX_PACKET.0.get() as *mut u8;
    let phys = dma_physical(packet as u64, PACKET_BYTES).ok_or(InitError::DmaNotContiguous)?;
    unsafe { *desc_ptr(mem, 0) = VirtqDesc { addr: phys, len: 0, flags: 0, next: 0 }; }
    Ok(())
}

fn repost_rx(t: &mut Transport, id: u16) {
    let mem = RX_QUEUE_MEMORY.0.get() as *mut u8;
    unsafe { push_avail(mem, t.rx_queue_size, id); }
    fence(Ordering::SeqCst);
    unsafe { outw(t.io_base + VIRTIO_PCI_QUEUE_NOTIFY, RX_QUEUE); }
}

fn reap_tx(t: &mut Transport) {
    if !t.tx_outstanding { return; }
    let mem = TX_QUEUE_MEMORY.0.get() as *mut u8;
    let used_idx = unsafe { read_u16(used_idx_ptr(mem, t.tx_queue_size)) };
    if used_idx != t.tx_last_used {
        fence(Ordering::Acquire);
        t.tx_last_used = used_idx;
        t.tx_outstanding = false;
    }
}

fn dma_physical(virtual_address: u64, size: usize) -> Option<u64> {
    let first = paging::translate_kernel_address(virtual_address)?;
    let start_page = virtual_address & !(PAGE_SIZE as u64 - 1);
    let end = virtual_address.checked_add(size.saturating_sub(1) as u64)?;
    let end_page = end & !(PAGE_SIZE as u64 - 1);
    let first_page_phys = paging::translate_kernel_address(start_page)? & !(PAGE_SIZE as u64 - 1);
    let mut page = start_page;
    while page <= end_page {
        let phys = paging::translate_kernel_address(page)? & !(PAGE_SIZE as u64 - 1);
        if phys != first_page_phys.checked_add(page - start_page)? { return None; }
        page = page.checked_add(PAGE_SIZE as u64)?;
    }
    Some(first)
}

fn find_device(location: PciLocation) -> Option<pci::Device> {
    let mut index = 0usize;
    while let Some(dev) = pci::device(index) {
        if dev.bus == location.bus && dev.device == location.device && dev.function == location.function {
            return Some(dev);
        }
        index += 1;
    }
    None
}

const fn align_up(value: usize, alignment: usize) -> usize { (value + alignment - 1) & !(alignment - 1) }
const fn used_offset(qsize: u16) -> usize { align_up(size_of::<VirtqDesc>() * qsize as usize + 6 + 2 * qsize as usize, PAGE_SIZE) }
const fn queue_total_bytes(qsize: u16) -> usize { used_offset(qsize) + 6 + size_of::<VirtqUsedElem>() * qsize as usize }

unsafe fn desc_ptr(mem: *mut u8, id: usize) -> *mut VirtqDesc { unsafe { mem.add(id * size_of::<VirtqDesc>()) as *mut VirtqDesc } }
unsafe fn avail_idx_ptr(mem: *mut u8, qsize: u16) -> *mut u16 { let _ = qsize; unsafe { mem.add(size_of::<VirtqDesc>() * qsize as usize + 2) as *mut u16 } }
unsafe fn avail_ring_ptr(mem: *mut u8, qsize: u16, slot: usize) -> *mut u16 { unsafe { mem.add(size_of::<VirtqDesc>() * qsize as usize + 4 + slot * 2) as *mut u16 } }
unsafe fn used_idx_ptr(mem: *mut u8, qsize: u16) -> *mut u16 { unsafe { mem.add(used_offset(qsize) + 2) as *mut u16 } }
unsafe fn used_elem_ptr(mem: *mut u8, qsize: u16, slot: usize) -> *mut VirtqUsedElem { unsafe { mem.add(used_offset(qsize) + 4 + slot * size_of::<VirtqUsedElem>()) as *mut VirtqUsedElem } }

unsafe fn push_avail(mem: *mut u8, qsize: u16, descriptor: u16) {
    let idx_ptr = unsafe { avail_idx_ptr(mem, qsize) };
    let idx = unsafe { read_u16(idx_ptr) };
    let slot = idx as usize % qsize as usize;
    unsafe { core::ptr::write_volatile(avail_ring_ptr(mem, qsize, slot), descriptor); }
    fence(Ordering::Release);
    unsafe { core::ptr::write_volatile(idx_ptr, idx.wrapping_add(1)); }
}
unsafe fn read_u16(ptr: *mut u16) -> u16 { unsafe { core::ptr::read_volatile(ptr) } }

fn fail(io_base: u16) { unsafe { outb(io_base + VIRTIO_PCI_STATUS, STATUS_FAILED); } }

pub fn self_test() -> bool {
    size_of::<VirtqDesc>() == 16
        && size_of::<VirtqUsedElem>() == 8
        && queue_total_bytes(256) <= QUEUE_MEMORY_BYTES
        && ACTIVE_RX_DESCRIPTORS <= MAX_QUEUE_SIZE
}

unsafe fn inb(port: u16) -> u8 { let value: u8; unsafe { core::arch::asm!("in al, dx", in("dx") port, out("al") value, options(nomem, nostack, preserves_flags)); } value }
unsafe fn inw(port: u16) -> u16 { let value: u16; unsafe { core::arch::asm!("in ax, dx", in("dx") port, out("ax") value, options(nomem, nostack, preserves_flags)); } value }
unsafe fn inl(port: u16) -> u32 { let value: u32; unsafe { core::arch::asm!("in eax, dx", in("dx") port, out("eax") value, options(nomem, nostack, preserves_flags)); } value }
unsafe fn outb(port: u16, value: u8) { unsafe { core::arch::asm!("out dx, al", in("dx") port, in("al") value, options(nomem, nostack, preserves_flags)); } }
unsafe fn outw(port: u16, value: u16) { unsafe { core::arch::asm!("out dx, ax", in("dx") port, in("ax") value, options(nomem, nostack, preserves_flags)); } }
unsafe fn outl(port: u16, value: u32) { unsafe { core::arch::asm!("out dx, eax", in("dx") port, in("eax") value, options(nomem, nostack, preserves_flags)); } }
