$date
	Wed May  6 22:38:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab1_dataflow $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module M1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$var wire 1 + w6 $end
$var wire 1 , w7 $end
$var wire 1 - w8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
0,
0+
0*
0)
1(
1'
1&
0%
0$
0#
0"
0!
$end
#100
0&
1%
#200
1!
1+
1&
1*
0%
1$
#300
0&
1,
1%
#400
0!
0+
1&
0*
0,
0'
0%
0$
1#
#500
0&
1%
#600
1&
0%
1$
#700
0&
1,
1%
#800
1+
1)
0-
1&
0,
1'
0(
0%
0$
0#
1"
#900
0+
0)
0&
1%
#1000
1)
1+
1&
1*
0%
1$
#1100
1!
0)
1-
0&
1,
1%
#1200
0!
1)
1+
0-
1&
0*
0,
0'
0%
0$
1#
#1300
0+
0)
0&
1%
#1400
1+
1)
1&
0%
1$
#1500
0+
0!
0)
1-
0&
1,
1%
#1600
