#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 11 18:27:34 2018
# Process ID: 11504
# Current directory: C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1
# Command line: vivado.exe -log Mandel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mandel.tcl
# Log file: C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/Mandel.vds
# Journal file: C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mandel.tcl -notrace
Command: synth_design -top Mandel -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 357.816 ; gain = 97.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mandel' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:8]
INFO: [Synth 8-638] synthesizing module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Engine.v:5]
	Parameter state_a bound to: 3'b000 
	Parameter state_b bound to: 3'b001 
	Parameter state_c bound to: 3'b010 
	Parameter state_d bound to: 3'b011 
	Parameter state_e bound to: 3'b100 
	Parameter state_f bound to: 3'b101 
	Parameter state_g bound to: 3'b110 
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
WARNING: [Synth 8-6014] Unused sequential element temp4_reg was removed.  [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
WARNING: [Synth 8-6014] Unused sequential element greater_reg was removed.  [C:/Zynq_Book/Zynq_Mandel/Engine.v:95]
WARNING: [Synth 8-5788] Register NewRe_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:58]
WARNING: [Synth 8-5788] Register OldRe_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:59]
WARNING: [Synth 8-5788] Register NewIm_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:60]
WARNING: [Synth 8-5788] Register OldIm_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:61]
WARNING: [Synth 8-5788] Register ItrCounter_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:45]
WARNING: [Synth 8-5788] Register service_req_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:63]
WARNING: [Synth 8-5788] Register latched_word_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:39]
WARNING: [Synth 8-5788] Register temp5_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:86]
WARNING: [Synth 8-5788] Register temp6_reg in module Engine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine.v:88]
INFO: [Synth 8-256] done synthesizing module 'Engine' (1#1) [C:/Zynq_Book/Zynq_Mandel/Engine.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
WARNING: [Synth 8-689] width (4) of port connection 'engine_addr' does not match port width (5) of module 'Engine' [C:/Zynq_Book/Zynq_Mandel/Mandel.v:53]
INFO: [Synth 8-638] synthesizing module 'Coor_gen' [C:/Zynq_Book/Zynq_Mandel/Coor_gen.v:8]
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter step_size bound to: 40265318 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Mod_counter' [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:2]
	Parameter N bound to: 10 - type: integer 
	Parameter M bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mod_counter' (2#1) [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:2]
INFO: [Synth 8-638] synthesizing module 'Mod_counter__parameterized0' [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:2]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mod_counter__parameterized0' (2#1) [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:2]
INFO: [Synth 8-256] done synthesizing module 'Coor_gen' (3#1) [C:/Zynq_Book/Zynq_Mandel/Coor_gen.v:8]
INFO: [Synth 8-638] synthesizing module 'Engine2VGA' [C:/Zynq_Book/Zynq_Mandel/Engine2VGA.v:3]
	Parameter state_a bound to: 3'b000 
	Parameter state_b bound to: 3'b001 
	Parameter state_c bound to: 3'b010 
	Parameter state_d bound to: 3'b011 
WARNING: [Synth 8-5788] Register req_ack_reg in module Engine2VGA is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Zynq_Book/Zynq_Mandel/Engine2VGA.v:29]
INFO: [Synth 8-256] done synthesizing module 'Engine2VGA' (4#1) [C:/Zynq_Book/Zynq_Mandel/Engine2VGA.v:3]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Zynq_Book/Zynq_Mandel/VGA.v:5]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:1]
	Parameter H_SYNC_CYC bound to: 96 - type: integer 
	Parameter H_SYNC_BACK bound to: 48 - type: integer 
	Parameter H_SYNC_ACT bound to: 640 - type: integer 
	Parameter H_SYNC_FRONT bound to: 16 - type: integer 
	Parameter H_SYNC_TOTAL bound to: 800 - type: integer 
	Parameter V_SYNC_CYC bound to: 2 - type: integer 
	Parameter V_SYNC_BACK bound to: 32 - type: integer 
	Parameter V_SYNC_ACT bound to: 480 - type: integer 
	Parameter V_SYNC_FRONT bound to: 11 - type: integer 
	Parameter V_SYNC_TOTAL bound to: 525 - type: integer 
	Parameter X_START bound to: 148 - type: integer 
	Parameter Y_START bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (5#1) [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:1]
WARNING: [Synth 8-689] width (19) of port connection 'oAddress' does not match port width (20) of module 'VGA_Controller' [C:/Zynq_Book/Zynq_Mandel/VGA.v:47]
WARNING: [Synth 8-350] instance 'u0' of module 'VGA_Controller' requires 21 connections, but only 17 given [C:/Zynq_Book/Zynq_Mandel/VGA.v:40]
INFO: [Synth 8-638] synthesizing module 'my_img_data' [C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/realtime/my_img_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'my_img_data' (6#1) [C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/realtime/my_img_data_stub.v:6]
WARNING: [Synth 8-350] instance 'img_data_inst' of module 'my_img_data' requires 11 connections, but only 10 given [C:/Zynq_Book/Zynq_Mandel/VGA.v:74]
INFO: [Synth 8-256] done synthesizing module 'VGA' (7#1) [C:/Zynq_Book/Zynq_Mandel/VGA.v:5]
INFO: [Synth 8-638] synthesizing module 'engine_pll' [C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/realtime/engine_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'engine_pll' (8#1) [C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/realtime/engine_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'Mandel' (9#1) [C:/Zynq_Book/Zynq_Mandel/Mandel.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 407.945 ; gain = 147.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 407.945 ; gain = 147.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/dcp2/engine_pll_in_context.xdc] for cell 'u2'
Finished Parsing XDC File [C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/dcp2/engine_pll_in_context.xdc] for cell 'u2'
Parsing XDC File [C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/dcp3/my_img_data_in_context.xdc] for cell 'vpg/img_data_inst'
Finished Parsing XDC File [C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/dcp3/my_img_data_in_context.xdc] for cell 'vpg/img_data_inst'
Parsing XDC File [C:/Zynq_Book/Zynq_Mandel/zedboard_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Zynq_Book/Zynq_Mandel/zedboard_constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Zynq_Book/Zynq_Mandel/zedboard_constraints.xdc:42]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Zynq_Book/Zynq_Mandel/zedboard_constraints.xdc:50]
Finished Parsing XDC File [C:/Zynq_Book/Zynq_Mandel/zedboard_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Zynq_Book/Zynq_Mandel/zedboard_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Mandel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Mandel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 778.742 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vpg/img_data_inst' at clock pin 'clka' is different from the actual clock period '11.111', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 778.742 ; gain = 518.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 778.742 ; gain = 518.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for GCLK. (constraint file  C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/dcp2/engine_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GCLK. (constraint file  C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/.Xil/Vivado-11504-Del_Alienware/dcp2/engine_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for u2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vpg/img_data_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 778.742 ; gain = 518.398
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Zynq_Book/Zynq_Mandel/Coor_gen.v:41]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Coor_gen.v:35]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Engine2VGA'
INFO: [Synth 8-5544] ROM "write_iWR_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "V_Cont" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element H_Cont_reg was removed.  [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:168]
WARNING: [Synth 8-6014] Unused sequential element V_Cont_reg was removed.  [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:191]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 state_a |                               00 |                              000
                 state_b |                               01 |                              001
                 state_c |                               10 |                              010
                 state_d |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Engine2VGA'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 778.742 ; gain = 518.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 9     
	   2 Input     51 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 11    
	   4 Input     32 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               83 Bit    Registers := 9     
	               32 Bit    Registers := 54    
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                1 Bit    Registers := 21    
+---Multipliers : 
	                32x32  Multipliers := 45    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 36    
	   7 Input     16 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 14    
	   2 Input      9 Bit        Muxes := 9     
	   4 Input      9 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 81    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mod_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Mod_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Coor_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module Engine2VGA 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module VGA_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               83 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 5     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_cntr/max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:84]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:87]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Zynq_Book/Zynq_Mandel/Engine.v:93]
INFO: [Synth 8-5546] ROM "y_cntr/max_tick" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP cword2engines2, operation Mode is: (A:0x6666)*B.
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: Generating DSP cword2engines2, operation Mode is: (PCIN>>17)+(A:0x133)*B.
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: Generating DSP cword2engines2, operation Mode is: A*(B:0x6666).
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: Generating DSP cword2engines2, operation Mode is: (PCIN>>17)+A*(B:0x133).
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: Generating DSP cword2engines2, operation Mode is: A*(B:0x6666).
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: Generating DSP cword2engines2, operation Mode is: (PCIN>>17)+A*(B:0x133).
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
DSP Report: operator cword2engines2 is absorbed into DSP cword2engines2.
INFO: [Synth 8-5546] ROM "u0/V_Cont" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u0/H_Cont_reg was removed.  [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:168]
WARNING: [Synth 8-6014] Unused sequential element u0/V_Cont_reg was removed.  [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:191]
DSP Report: Generating DSP u0/oAddress2, operation Mode is: A*(B:0x280).
DSP Report: operator u0/oAddress2 is absorbed into DSP u0/oAddress2.
DSP Report: Generating DSP u0/oAddress0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffffd).
DSP Report: operator u0/oAddress0 is absorbed into DSP u0/oAddress0.
DSP Report: Generating DSP eng[0].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: Generating DSP eng[0].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: Generating DSP eng[0].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: Generating DSP eng[0].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: Generating DSP eng[0].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: Generating DSP eng[0].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: Generating DSP eng[0].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: Generating DSP eng[0].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: operator eng[0].e/temp53 is absorbed into DSP eng[0].e/temp53.
DSP Report: Generating DSP eng[0].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[0].e/temp63 is absorbed into DSP eng[0].e/temp63.
DSP Report: operator eng[0].e/temp63 is absorbed into DSP eng[0].e/temp63.
DSP Report: Generating DSP eng[0].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/temp63 is absorbed into DSP eng[0].e/temp63.
DSP Report: operator eng[0].e/temp63 is absorbed into DSP eng[0].e/temp63.
DSP Report: Generating DSP eng[0].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[0].e/temp63 is absorbed into DSP eng[0].e/temp63.
DSP Report: operator eng[0].e/temp63 is absorbed into DSP eng[0].e/temp63.
DSP Report: Generating DSP eng[0].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/temp63 is absorbed into DSP eng[0].e/temp63.
DSP Report: operator eng[0].e/temp63 is absorbed into DSP eng[0].e/temp63.
DSP Report: Generating DSP eng[0].e/state4, operation Mode is: A*B.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: Generating DSP eng[0].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: Generating DSP eng[0].e/state4, operation Mode is: A*B.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: Generating DSP eng[0].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: Generating DSP eng[0].e/state4, operation Mode is: A*B.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: Generating DSP eng[0].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: Generating DSP eng[0].e/state4, operation Mode is: A*B.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: Generating DSP eng[0].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: operator eng[0].e/state4 is absorbed into DSP eng[0].e/state4.
DSP Report: Generating DSP eng[1].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: Generating DSP eng[1].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: Generating DSP eng[1].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: Generating DSP eng[1].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: Generating DSP eng[1].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: Generating DSP eng[1].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: Generating DSP eng[1].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: Generating DSP eng[1].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: operator eng[1].e/temp53 is absorbed into DSP eng[1].e/temp53.
DSP Report: Generating DSP eng[1].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[1].e/temp63 is absorbed into DSP eng[1].e/temp63.
DSP Report: operator eng[1].e/temp63 is absorbed into DSP eng[1].e/temp63.
DSP Report: Generating DSP eng[1].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/temp63 is absorbed into DSP eng[1].e/temp63.
DSP Report: operator eng[1].e/temp63 is absorbed into DSP eng[1].e/temp63.
DSP Report: Generating DSP eng[1].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[1].e/temp63 is absorbed into DSP eng[1].e/temp63.
DSP Report: operator eng[1].e/temp63 is absorbed into DSP eng[1].e/temp63.
DSP Report: Generating DSP eng[1].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/temp63 is absorbed into DSP eng[1].e/temp63.
DSP Report: operator eng[1].e/temp63 is absorbed into DSP eng[1].e/temp63.
DSP Report: Generating DSP eng[1].e/state4, operation Mode is: A*B.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: Generating DSP eng[1].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: Generating DSP eng[1].e/state4, operation Mode is: A*B.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: Generating DSP eng[1].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: Generating DSP eng[1].e/state4, operation Mode is: A*B.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: Generating DSP eng[1].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: Generating DSP eng[1].e/state4, operation Mode is: A*B.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: Generating DSP eng[1].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: operator eng[1].e/state4 is absorbed into DSP eng[1].e/state4.
DSP Report: Generating DSP eng[2].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: Generating DSP eng[2].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: Generating DSP eng[2].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: Generating DSP eng[2].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: Generating DSP eng[2].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: Generating DSP eng[2].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: Generating DSP eng[2].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: Generating DSP eng[2].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: operator eng[2].e/temp53 is absorbed into DSP eng[2].e/temp53.
DSP Report: Generating DSP eng[2].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[2].e/temp63 is absorbed into DSP eng[2].e/temp63.
DSP Report: operator eng[2].e/temp63 is absorbed into DSP eng[2].e/temp63.
DSP Report: Generating DSP eng[2].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/temp63 is absorbed into DSP eng[2].e/temp63.
DSP Report: operator eng[2].e/temp63 is absorbed into DSP eng[2].e/temp63.
DSP Report: Generating DSP eng[2].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[2].e/temp63 is absorbed into DSP eng[2].e/temp63.
DSP Report: operator eng[2].e/temp63 is absorbed into DSP eng[2].e/temp63.
DSP Report: Generating DSP eng[2].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/temp63 is absorbed into DSP eng[2].e/temp63.
DSP Report: operator eng[2].e/temp63 is absorbed into DSP eng[2].e/temp63.
DSP Report: Generating DSP eng[2].e/state4, operation Mode is: A*B.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: Generating DSP eng[2].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: Generating DSP eng[2].e/state4, operation Mode is: A*B.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: Generating DSP eng[2].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: Generating DSP eng[2].e/state4, operation Mode is: A*B.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: Generating DSP eng[2].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: Generating DSP eng[2].e/state4, operation Mode is: A*B.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: Generating DSP eng[2].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: operator eng[2].e/state4 is absorbed into DSP eng[2].e/state4.
DSP Report: Generating DSP eng[3].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: Generating DSP eng[3].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: Generating DSP eng[3].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: Generating DSP eng[3].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: Generating DSP eng[3].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: Generating DSP eng[3].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: Generating DSP eng[3].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: Generating DSP eng[3].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: operator eng[3].e/temp53 is absorbed into DSP eng[3].e/temp53.
DSP Report: Generating DSP eng[3].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[3].e/temp63 is absorbed into DSP eng[3].e/temp63.
DSP Report: operator eng[3].e/temp63 is absorbed into DSP eng[3].e/temp63.
DSP Report: Generating DSP eng[3].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/temp63 is absorbed into DSP eng[3].e/temp63.
DSP Report: operator eng[3].e/temp63 is absorbed into DSP eng[3].e/temp63.
DSP Report: Generating DSP eng[3].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[3].e/temp63 is absorbed into DSP eng[3].e/temp63.
DSP Report: operator eng[3].e/temp63 is absorbed into DSP eng[3].e/temp63.
DSP Report: Generating DSP eng[3].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/temp63 is absorbed into DSP eng[3].e/temp63.
DSP Report: operator eng[3].e/temp63 is absorbed into DSP eng[3].e/temp63.
DSP Report: Generating DSP eng[3].e/state4, operation Mode is: A*B.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: Generating DSP eng[3].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: Generating DSP eng[3].e/state4, operation Mode is: A*B.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: Generating DSP eng[3].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: Generating DSP eng[3].e/state4, operation Mode is: A*B.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: Generating DSP eng[3].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: Generating DSP eng[3].e/state4, operation Mode is: A*B.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: Generating DSP eng[3].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: operator eng[3].e/state4 is absorbed into DSP eng[3].e/state4.
DSP Report: Generating DSP eng[4].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: Generating DSP eng[4].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: Generating DSP eng[4].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: Generating DSP eng[4].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: Generating DSP eng[4].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: Generating DSP eng[4].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: Generating DSP eng[4].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: Generating DSP eng[4].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: operator eng[4].e/temp53 is absorbed into DSP eng[4].e/temp53.
DSP Report: Generating DSP eng[4].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[4].e/temp63 is absorbed into DSP eng[4].e/temp63.
DSP Report: operator eng[4].e/temp63 is absorbed into DSP eng[4].e/temp63.
DSP Report: Generating DSP eng[4].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/temp63 is absorbed into DSP eng[4].e/temp63.
DSP Report: operator eng[4].e/temp63 is absorbed into DSP eng[4].e/temp63.
DSP Report: Generating DSP eng[4].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[4].e/temp63 is absorbed into DSP eng[4].e/temp63.
DSP Report: operator eng[4].e/temp63 is absorbed into DSP eng[4].e/temp63.
DSP Report: Generating DSP eng[4].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/temp63 is absorbed into DSP eng[4].e/temp63.
DSP Report: operator eng[4].e/temp63 is absorbed into DSP eng[4].e/temp63.
DSP Report: Generating DSP eng[4].e/state4, operation Mode is: A*B.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: Generating DSP eng[4].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: Generating DSP eng[4].e/state4, operation Mode is: A*B.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: Generating DSP eng[4].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: Generating DSP eng[4].e/state4, operation Mode is: A*B.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: Generating DSP eng[4].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: Generating DSP eng[4].e/state4, operation Mode is: A*B.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: Generating DSP eng[4].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: operator eng[4].e/state4 is absorbed into DSP eng[4].e/state4.
DSP Report: Generating DSP eng[5].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: Generating DSP eng[5].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: Generating DSP eng[5].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: Generating DSP eng[5].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: Generating DSP eng[5].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: Generating DSP eng[5].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: Generating DSP eng[5].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: Generating DSP eng[5].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: operator eng[5].e/temp53 is absorbed into DSP eng[5].e/temp53.
DSP Report: Generating DSP eng[5].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[5].e/temp63 is absorbed into DSP eng[5].e/temp63.
DSP Report: operator eng[5].e/temp63 is absorbed into DSP eng[5].e/temp63.
DSP Report: Generating DSP eng[5].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/temp63 is absorbed into DSP eng[5].e/temp63.
DSP Report: operator eng[5].e/temp63 is absorbed into DSP eng[5].e/temp63.
DSP Report: Generating DSP eng[5].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[5].e/temp63 is absorbed into DSP eng[5].e/temp63.
DSP Report: operator eng[5].e/temp63 is absorbed into DSP eng[5].e/temp63.
DSP Report: Generating DSP eng[5].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/temp63 is absorbed into DSP eng[5].e/temp63.
DSP Report: operator eng[5].e/temp63 is absorbed into DSP eng[5].e/temp63.
DSP Report: Generating DSP eng[5].e/state4, operation Mode is: A*B.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: Generating DSP eng[5].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: Generating DSP eng[5].e/state4, operation Mode is: A*B.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: Generating DSP eng[5].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: Generating DSP eng[5].e/state4, operation Mode is: A*B.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: Generating DSP eng[5].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: Generating DSP eng[5].e/state4, operation Mode is: A*B.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: Generating DSP eng[5].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: operator eng[5].e/state4 is absorbed into DSP eng[5].e/state4.
DSP Report: Generating DSP eng[6].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: Generating DSP eng[6].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: Generating DSP eng[6].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: Generating DSP eng[6].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: Generating DSP eng[6].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: Generating DSP eng[6].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: Generating DSP eng[6].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: Generating DSP eng[6].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: operator eng[6].e/temp53 is absorbed into DSP eng[6].e/temp53.
DSP Report: Generating DSP eng[6].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[6].e/temp63 is absorbed into DSP eng[6].e/temp63.
DSP Report: operator eng[6].e/temp63 is absorbed into DSP eng[6].e/temp63.
DSP Report: Generating DSP eng[6].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/temp63 is absorbed into DSP eng[6].e/temp63.
DSP Report: operator eng[6].e/temp63 is absorbed into DSP eng[6].e/temp63.
DSP Report: Generating DSP eng[6].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[6].e/temp63 is absorbed into DSP eng[6].e/temp63.
DSP Report: operator eng[6].e/temp63 is absorbed into DSP eng[6].e/temp63.
DSP Report: Generating DSP eng[6].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/temp63 is absorbed into DSP eng[6].e/temp63.
DSP Report: operator eng[6].e/temp63 is absorbed into DSP eng[6].e/temp63.
DSP Report: Generating DSP eng[6].e/state4, operation Mode is: A*B.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: Generating DSP eng[6].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: Generating DSP eng[6].e/state4, operation Mode is: A*B.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: Generating DSP eng[6].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: Generating DSP eng[6].e/state4, operation Mode is: A*B.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: Generating DSP eng[6].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: Generating DSP eng[6].e/state4, operation Mode is: A*B.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: Generating DSP eng[6].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: operator eng[6].e/state4 is absorbed into DSP eng[6].e/state4.
DSP Report: Generating DSP eng[7].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: Generating DSP eng[7].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: Generating DSP eng[7].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: Generating DSP eng[7].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: Generating DSP eng[7].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: Generating DSP eng[7].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: Generating DSP eng[7].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: Generating DSP eng[7].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: operator eng[7].e/temp53 is absorbed into DSP eng[7].e/temp53.
DSP Report: Generating DSP eng[7].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[7].e/temp63 is absorbed into DSP eng[7].e/temp63.
DSP Report: operator eng[7].e/temp63 is absorbed into DSP eng[7].e/temp63.
DSP Report: Generating DSP eng[7].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/temp63 is absorbed into DSP eng[7].e/temp63.
DSP Report: operator eng[7].e/temp63 is absorbed into DSP eng[7].e/temp63.
DSP Report: Generating DSP eng[7].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[7].e/temp63 is absorbed into DSP eng[7].e/temp63.
DSP Report: operator eng[7].e/temp63 is absorbed into DSP eng[7].e/temp63.
DSP Report: Generating DSP eng[7].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/temp63 is absorbed into DSP eng[7].e/temp63.
DSP Report: operator eng[7].e/temp63 is absorbed into DSP eng[7].e/temp63.
DSP Report: Generating DSP eng[7].e/state4, operation Mode is: A*B.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: Generating DSP eng[7].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: Generating DSP eng[7].e/state4, operation Mode is: A*B.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: Generating DSP eng[7].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: Generating DSP eng[7].e/state4, operation Mode is: A*B.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: Generating DSP eng[7].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: Generating DSP eng[7].e/state4, operation Mode is: A*B.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: Generating DSP eng[7].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: operator eng[7].e/state4 is absorbed into DSP eng[7].e/state4.
DSP Report: Generating DSP eng[8].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: Generating DSP eng[8].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: Generating DSP eng[8].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: Generating DSP eng[8].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: Generating DSP eng[8].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: Generating DSP eng[8].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: Generating DSP eng[8].e/temp53, operation Mode is: A*B.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: Generating DSP eng[8].e/temp53, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: operator eng[8].e/temp53 is absorbed into DSP eng[8].e/temp53.
DSP Report: Generating DSP eng[8].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[8].e/temp63 is absorbed into DSP eng[8].e/temp63.
DSP Report: operator eng[8].e/temp63 is absorbed into DSP eng[8].e/temp63.
DSP Report: Generating DSP eng[8].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/temp63 is absorbed into DSP eng[8].e/temp63.
DSP Report: operator eng[8].e/temp63 is absorbed into DSP eng[8].e/temp63.
DSP Report: Generating DSP eng[8].e/temp63, operation Mode is: A*B.
DSP Report: operator eng[8].e/temp63 is absorbed into DSP eng[8].e/temp63.
DSP Report: operator eng[8].e/temp63 is absorbed into DSP eng[8].e/temp63.
DSP Report: Generating DSP eng[8].e/temp63, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/temp63 is absorbed into DSP eng[8].e/temp63.
DSP Report: operator eng[8].e/temp63 is absorbed into DSP eng[8].e/temp63.
DSP Report: Generating DSP eng[8].e/state4, operation Mode is: A*B.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: Generating DSP eng[8].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: Generating DSP eng[8].e/state4, operation Mode is: A*B.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: Generating DSP eng[8].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: Generating DSP eng[8].e/state4, operation Mode is: A*B.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: Generating DSP eng[8].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: Generating DSP eng[8].e/state4, operation Mode is: A*B.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: Generating DSP eng[8].e/state4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: operator eng[8].e/state4 is absorbed into DSP eng[8].e/state4.
DSP Report: Generating DSP ram_address, operation Mode is: C+(A:0x280)*B.
DSP Report: operator ram_address is absorbed into DSP ram_address.
DSP Report: operator ram_address0 is absorbed into DSP ram_address.
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[59]' (FDE) to 'eng[3].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[60]' (FDE) to 'eng[3].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[61]' (FDE) to 'eng[3].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[62]' (FDE) to 'eng[3].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[26]' (FDE) to 'eng[3].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[27]' (FDE) to 'eng[3].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[28]' (FDE) to 'eng[3].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[29]' (FDE) to 'eng[3].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[3].e/latched_word_reg[30]' (FDE) to 'eng[3].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[59]' (FDE) to 'eng[4].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[60]' (FDE) to 'eng[4].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[61]' (FDE) to 'eng[4].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[62]' (FDE) to 'eng[4].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[26]' (FDE) to 'eng[4].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[27]' (FDE) to 'eng[4].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[28]' (FDE) to 'eng[4].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[29]' (FDE) to 'eng[4].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[4].e/latched_word_reg[30]' (FDE) to 'eng[4].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[59]' (FDE) to 'eng[2].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[60]' (FDE) to 'eng[2].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[61]' (FDE) to 'eng[2].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[62]' (FDE) to 'eng[2].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[26]' (FDE) to 'eng[2].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[27]' (FDE) to 'eng[2].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[28]' (FDE) to 'eng[2].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[29]' (FDE) to 'eng[2].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[2].e/latched_word_reg[30]' (FDE) to 'eng[2].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[59]' (FDE) to 'eng[0].e/latched_word_reg[60]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[60]' (FDE) to 'eng[0].e/latched_word_reg[61]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[61]' (FDE) to 'eng[0].e/latched_word_reg[62]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[62]' (FDE) to 'eng[0].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[26]' (FDE) to 'eng[0].e/latched_word_reg[27]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[27]' (FDE) to 'eng[0].e/latched_word_reg[28]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[28]' (FDE) to 'eng[0].e/latched_word_reg[29]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[29]' (FDE) to 'eng[0].e/latched_word_reg[30]'
INFO: [Synth 8-3886] merging instance 'eng[0].e/latched_word_reg[30]' (FDE) to 'eng[0].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[59]' (FDE) to 'eng[1].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[60]' (FDE) to 'eng[1].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[61]' (FDE) to 'eng[1].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[62]' (FDE) to 'eng[1].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[26]' (FDE) to 'eng[1].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[27]' (FDE) to 'eng[1].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[28]' (FDE) to 'eng[1].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[29]' (FDE) to 'eng[1].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[1].e/latched_word_reg[30]' (FDE) to 'eng[1].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[59]' (FDE) to 'eng[8].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[60]' (FDE) to 'eng[8].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[61]' (FDE) to 'eng[8].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[62]' (FDE) to 'eng[8].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[26]' (FDE) to 'eng[8].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[27]' (FDE) to 'eng[8].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[28]' (FDE) to 'eng[8].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[29]' (FDE) to 'eng[8].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[8].e/latched_word_reg[30]' (FDE) to 'eng[8].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[59]' (FDE) to 'eng[7].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[60]' (FDE) to 'eng[7].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[61]' (FDE) to 'eng[7].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[62]' (FDE) to 'eng[7].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[26]' (FDE) to 'eng[7].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[27]' (FDE) to 'eng[7].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[28]' (FDE) to 'eng[7].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[29]' (FDE) to 'eng[7].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[7].e/latched_word_reg[30]' (FDE) to 'eng[7].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[59]' (FDE) to 'eng[5].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[60]' (FDE) to 'eng[5].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[61]' (FDE) to 'eng[5].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[62]' (FDE) to 'eng[5].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[26]' (FDE) to 'eng[5].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[27]' (FDE) to 'eng[5].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[28]' (FDE) to 'eng[5].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[29]' (FDE) to 'eng[5].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[5].e/latched_word_reg[30]' (FDE) to 'eng[5].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[59]' (FDE) to 'eng[6].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[60]' (FDE) to 'eng[6].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[61]' (FDE) to 'eng[6].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[62]' (FDE) to 'eng[6].e/latched_word_reg[63]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[26]' (FDE) to 'eng[6].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[27]' (FDE) to 'eng[6].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[28]' (FDE) to 'eng[6].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[29]' (FDE) to 'eng[6].e/latched_word_reg[31]'
INFO: [Synth 8-3886] merging instance 'eng[6].e/latched_word_reg[30]' (FDE) to 'eng[6].e/latched_word_reg[31]'
WARNING: [Synth 8-3332] Sequential element (u0/oAddress_reg[19]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_R_reg[9]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_R_reg[8]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_R_reg[7]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_R_reg[6]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_R_reg[1]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_R_reg[0]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_G_reg[9]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_G_reg[8]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_G_reg[7]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_G_reg[6]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_G_reg[1]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_G_reg[0]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_B_reg[9]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_B_reg[8]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_B_reg[7]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_B_reg[6]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_B_reg[1]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (u0/Cur_Color_B_reg[0]) is unused and will be removed from module VGA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 778.742 ; gain = 518.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Coor_gen       | (A:0x6666)*B                      | 9      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coor_gen       | (PCIN>>17)+(A:0x133)*B            | 10     | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coor_gen       | A*(B:0x6666)                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coor_gen       | (PCIN>>17)+A*(B:0x133)            | 18     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coor_gen       | A*(B:0x6666)                      | 25     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coor_gen       | (PCIN>>17)+A*(B:0x133)            | 25     | 10     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA_Controller | A*(B:0x280)                       | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA            | PCIN+(A:0x0):B+(C:0xfffffffffffd) | 30     | 10     | 3      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mandel         | C+(A:0x280)*B                     | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u2/clk_out1' to pin 'u2/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u2/clk_out2' to pin 'u2/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 882.066 ; gain = 621.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/Mod_counter.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Zynq_Book/Zynq_Mandel/VGA_Controller.v:105]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |engine_pll    |         1|
|2     |my_img_data   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |engine_pll  |     1|
|2     |my_img_data |     1|
|3     |CARRY4      |   890|
|4     |DSP48E1     |     7|
|5     |DSP48E1_1   |     1|
|6     |DSP48E1_2   |     1|
|7     |DSP48E1_3   |   180|
|8     |LUT1        |   159|
|9     |LUT2        |  3029|
|10    |LUT3        |   371|
|11    |LUT4        |   340|
|12    |LUT5        |    91|
|13    |LUT6        |   191|
|14    |FDCE        |   104|
|15    |FDPE        |     9|
|16    |FDRE        |  2005|
|17    |IBUF        |     1|
|18    |OBUF        |    15|
+------+------------+------+

Report Instance Areas: 
+------+-------------+----------------------------+------+
|      |Instance     |Module                      |Cells |
+------+-------------+----------------------------+------+
|1     |top          |                            |  7420|
|2     |  \eng[0].e  |Engine                      |   757|
|3     |  \eng[1].e  |Engine_0                    |   756|
|4     |  \eng[2].e  |Engine_1                    |   757|
|5     |  \eng[3].e  |Engine_2                    |   755|
|6     |  \eng[4].e  |Engine_3                    |   756|
|7     |  \eng[5].e  |Engine_4                    |   756|
|8     |  \eng[6].e  |Engine_5                    |   755|
|9     |  \eng[7].e  |Engine_6                    |   757|
|10    |  \eng[8].e  |Engine_7                    |   761|
|11    |  u1         |Coor_gen                    |   138|
|12    |    x_cntr   |Mod_counter                 |    23|
|13    |    y_cntr   |Mod_counter__parameterized0 |    20|
|14    |  u3         |Engine2VGA                  |   270|
|15    |  vpg        |VGA                         |   182|
|16    |    u0       |VGA_Controller              |   145|
+------+-------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1052.441 ; gain = 792.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 1052.441 ; gain = 421.301
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1052.441 ; gain = 792.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1080 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1052.441 ; gain = 803.938
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/Zedboard_Mandel/Zedboard_Mandel.runs/synth_1/Mandel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mandel_utilization_synth.rpt -pb Mandel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1052.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 18:29:17 2018...
