Project name: SV tests
Project status: graduated
Project repo(s): https://github.com/SymbiFlow/sv-tests
Brief summary of the project: SystemVerilog test framework for checking SV spec support coverage in various open source tools - parsers, linters, formatters etc.
Project's open source license: ISC
Link to issue tracker: https://github.com/SymbiFlow/sv-tests/issues
Link to website: https://symbiflow.github.io/sv-tests-results/
Links to social media accounts: N/A
Who uses this project, and at what scale: Google, Antmicro, WDC, numerous users in open source community
Why does the project want to join CHIPS Alliance: To help drive SystemVerilog support in open source ASIC/FPGA tooling
Primary contact for the project:
  Name: Tom Gorochowik
  Email: tgorochowik@antmicro.com
  GitHub handle: tgorochowik
  Role within the project: Maintainer
### Sandbox data ends here
Active committers: https://github.com/SymbiFlow/sv-tests/graphs/contributors
Brief description of release methodology and mechanics: No regular release policy has been adopted as of yet; a policy is going to be developed in collaboration within CHIPS.
Link to mission statement: https://github.com/SymbiFlow/sv-tests/blob/master/README.md
Link to logo in .svg format: None
LF Code of conduct: Accepted
### See https://lfprojects.org/policies/code-of-conduct/
CHIPS Alliance IP Policy: Adopted
### See https://technical-charter.chipsalliance.org
CHIPS Alliance header or footer text and links on project website: Yes
Registered trademarks and domain names transferred to LF: Yes
Process for reporting security vulnerabilities: The project will use [CHIPS Alliance's default security policy](https://github.com/chipsalliance/tsc#reporting-security-vulnerabilities)
(For specifications) Public reference implementation: N/A
