/**
 * Copyright (c) HiSilicon (Shanghai) Technologies Co., Ltd. 2022-2022. All rights reserved.
 *
 * Description: Provides uart driver source \n
 *
 * History: \n
 * 2022-06-09, Create file. \n
 */
#include "uart.h"
#include <stdbool.h>
#include "common_def.h"
#include "soc_osal.h"
#include "securec.h"
#if defined(CONFIG_UART_SUPPORT_RX_FRAME_CALLBACK)
#include "timer.h"
#include "hal_uart_v151.h"
#endif
#if defined(CONFIG_UART_SUPPORT_DMA)
#include "dma_porting.h"
#include "dma.h"
#include "pm_veto.h"
#endif

/**
 * @brief  Maximum number of fragments per uart for transmission.
 * Configurable field that specifies the maximum numbers of transmissions the driver can queue
 * before it returns false on the write requests.
 */
#ifndef UART_MAX_NUMBER_OF_FRAGMENTS
#define UART_MAX_NUMBER_OF_FRAGMENTS 4
#endif

/**
 * @brief  Uart parity error bit mask
 */
#define UART_PARITY_ERROR_MASK BIT(8)

/**
 * @brief  Uart frame error bit mask.
 */
#define UART_FRAME_ERROR_MASK BIT(7)

#if defined(CONFIG_UART_SUPPORT_TX)
/**
 * @brief  A fragment of data that is to be transmitted.
 */
typedef struct {
    uint8_t *data;
    void *params;
    uart_tx_callback_t release_func;
    uint32_t data_length;
} uart_tx_fragment_t;

/**
 * @brief  The UART transmission configuration parameters.
 */
typedef struct {
    uart_tx_fragment_t *current_tx_fragment;        /*!< Current TX fragment being transmitted. */
    uart_tx_fragment_t *free_tx_fragment;           /*!< The unused TX fragment admin blocks available
                                                         for re-use/freeing. */
    uint16_t fragments_to_process;                  /*!< Number of fragments to process including the current one. */
    uint16_t current_tx_fragment_pos;               /*!< Index of the current position of the next byte to be
                                                         transmitted in the current TX fragment
                                                         current_tx_fragment_pos == 0 means
                                                         the first byte is yet to be sent for transmission */
    uart_tx_fragment_t fragment_buffer[UART_MAX_NUMBER_OF_FRAGMENTS]; /*!< Fragments buffer pointer. */
} uart_tx_state_t;

/**
 * @brief  Internal UART TX configuration.
 */
#if defined(CONFIG_UART_SUPPORT_TX_INT)
STATIC uart_tx_state_t g_uart_tx_state_array[UART_BUS_MAX_NUM];
#endif

#if defined(CONFIG_SUPPORT_UART_POLL_TIMEOUT)
#define UART_READ_MAX_TIMEOUT 1000000
#endif

#if defined(CONFIG_UART_SUPPORT_DMA)
#define DMA_UART_TRANSFER_TIMEOUT_MS 5000
#define UART_DMA_TRANS_MEMORY_TO_PERIPHERAL_DMA 1
#define UART_DMA_TRANS_PERIPHERAL_TO_MEMORY_DMA 2
#define UART_DMA_TRANSFER_DIR_MEM_TO_PERIPHERAL 0
#define UART_DMA_TRANSFER_DIR_PERIPHERAL_TO_MEM 1
#define UART_DMA_ADDRESS_INC_INCREMENT 0
#define UART_DMA_ADDRESS_INC_NO_CHANGE 2
#define UART_DMA_PROTECTION_CONTROL_BUFFERABLE 1

typedef struct uart_dma_trans_inf {
    bool inited;
    bool trans_succ;
    uint8_t channel;
    uint8_t reserved;
    osal_semaphore dma_sem;
} uart_dma_trans_inf_t;

STATIC uart_dma_trans_inf_t g_dma_trans[UART_BUS_MAX_NUM] = { 0 };

STATIC void uart_dma_set_config(uart_bus_t bus, const uart_extra_attr_t *extra_attr);
#endif  /* CONFIG_UART_SUPPORT_DMA */

#endif  /* CONFIG_UART_SUPPORT_TX */

#if defined(CONFIG_UART_SUPPORT_RX)
/**
 * @brief  The UART reception configuration parameters.
 */
typedef struct {
    uart_rx_callback_t rx_callback;                 /*!< The RX callback to make when the condition is met. */
    uart_error_callback_t parity_error_callback;    /*!< The parity error callback. */
    uart_error_callback_t frame_error_callback;     /*!< The frame error callback. */
    uart_error_callback_t overrun_error_callback;   /*!< The overrun error callback. */
    uint8_t *rx_buffer;                             /*!< The RX data buffer. */
    uint16_t rx_buffer_size;                        /*!< The size of the receive buffer. */
    uint16_t rx_condition_size;                     /*!< The size relating the condition. */
    uint16_t new_rx_pos;                            /*!< Index to the position in the RX buffer that is where new data
                                                         should be put if (new_rx_pos == 0) the buffer is empty. */
    uart_rx_condition_t rx_condition;               /*!< The condition under which an RX callback is made. */
} uart_rx_state_t;

/**
 * @brief  Internal UART RX configuration.
 */
STATIC uart_rx_state_t g_uart_rx_state_array[UART_BUS_MAX_NUM];

#endif  /* CONFIG_UART_SUPPORT_RX */

#if defined(CONFIG_UART_SUPPORT_RECV_RAW_DATA)
static uint8_t g_uart_dma_receive_buff[CONFIG_DMA_WAIT_UART_IDLE_INT_LEN + CONFIG_UART_IDLE_PAYLOAD_LEN] = { 0 };
static uint8_t g_uart_idle_receive_buff[CONFIG_UART_IDLE_PAYLOAD_LEN] = { 0 };

static uart_buffer_config_t g_app_uart_buffer_config = {
    .rx_buffer = g_uart_idle_receive_buff,
    .rx_buffer_size = CONFIG_UART_IDLE_PAYLOAD_LEN
};

uart_idle_int_receive_cb_t g_idle_recv_cb[UART_BUS_MAX_NUM] = { NULL };
dma_channel_t g_rx_dma_channel = DMA_CHANNEL_NONE;
dma_ch_user_peripheral_config_t g_rx_dma_config = { 0 };
uint8_t g_dma_uart_bus = UART_BUS_MAX_NUM;
#endif

STATIC bool g_uart_inited[UART_BUS_MAX_NUM] = { false };

#if defined(CONFIG_UART_SUPPORT_RX)
STATIC bool uart_config_rx_state(uart_bus_t bus, const uart_buffer_config_t *uart_buffer_config);
#endif  /* CONFIG_UART_SUPPORT_RX */

#if defined(CONFIG_UART_SUPPORT_TX)
#if defined(CONFIG_UART_SUPPORT_TX_INT)
STATIC void uart_config_tx_state(uart_bus_t bus);
#endif  /* CONFIG_UART_SUPPORT_TX_INIT */
#endif  /* CONFIG_UART_SUPPORT_TX */

#if defined(CONFIG_UART_SUPPORT_RX) || defined(CONFIG_UART_SUPPORT_TX)
STATIC void uart_deconfig_state(uart_bus_t bus);
#endif  /* defined(CONFIG_UART_SUPPORT_RX) || defined(CONFIG_UART_SUPPORT_TX) */

#if defined(CONFIG_UART_SUPPORT_TX)
#if defined(CONFIG_UART_SUPPORT_TX_INT)
STATIC bool uart_helper_add_fragment(uart_bus_t bus, const uint8_t *buffer,
                                     uint32_t length, void *params,
                                     uart_tx_callback_t finished_with_buffer_func);
static inline bool uart_helper_is_the_current_fragment_the_last_to_process(uart_bus_t bus);

static inline bool uart_helper_are_there_fragments_to_process(uart_bus_t bus);

static inline bool uart_helper_send_next_char(uart_bus_t bus);

static inline void uart_helper_invoke_current_fragment_callback(uart_bus_t bus);

static inline void uart_helper_move_to_next_fragment(uart_bus_t bus);
#endif  /* CONFIG_UART_SUPPORT_TX_INIT */
#endif  /* CONFIG_UART_SUPPORT_TX */

#if defined(CONFIG_UART_SUPPORT_RX)
static inline void uart_rx_buffer_release(uart_bus_t bus);

static inline bool uart_rx_buffer_has_free_space(uart_bus_t bus);

static inline uint16_t uart_rx_buffer_data_available(uart_bus_t bus);
#endif  /* CONFIG_UART_SUPPORT_RX */

STATIC int32_t uart_check_params_attr(const uart_attr_t *attr);

STATIC int32_t uart_init_check_params(uart_bus_t bus, const uart_pin_config_t *pins, const uart_attr_t *attr);

STATIC void uart_claim_pins(uart_bus_t bus, const uart_pin_config_t *pins);

STATIC void uart_release_pins(uart_bus_t bus);

#if defined(CONFIG_UART_SUPPORT_RX)
STATIC void uart_idle_isr(uart_bus_t bus);

STATIC void uart_rx_isr(uart_bus_t bus);

STATIC void uart_error_isr(uart_bus_t bus);
#endif  /* CONFIG_UART_SUPPORT_RX */

#if defined(CONFIG_UART_SUPPORT_TX_INT)
STATIC void uart_tx_isr(uart_bus_t bus);
#endif  /* CONFIG_UART_SUPPORT_TX_INIT */

#if defined(CONFIG_UART_SUPPORT_LPM)
STATIC bool g_uart_suspend_flag[UART_BUS_MAX_NUM] = { false };
STATIC uart_pin_config_t g_uart_pins[UART_BUS_MAX_NUM] = { 0 };
STATIC uart_attr_t g_uart_attr[UART_BUS_MAX_NUM] = { 0 };
STATIC uart_extra_attr_t g_uart_extra_attr[UART_BUS_MAX_NUM] = { 0 };
STATIC uart_buffer_config_t g_uart_buffer_config[UART_BUS_MAX_NUM] = { 0 };
STATIC uart_rx_condition_t g_uart_condition[UART_BUS_MAX_NUM] = { 0 };
STATIC uint32_t g_uart_size[UART_BUS_MAX_NUM] = { 0 };
STATIC uart_rx_callback_t g_uart_callback[UART_BUS_MAX_NUM] = { 0 };
#endif  /* CONFIG_UART_SUPPORT_LPM */

#if defined(CONFIG_UART_SUPPORT_INT_TRIGGER_DMA) && defined(CONFIG_UART_SUPPORT_DMA)
STATIC uart_write_dma_config_t g_uart_write_dma_config[UART_BUS_MAX_NUM] = { 0 };
STATIC uart_rx_by_dma_callback_t g_uart_rx_by_dma_callback[UART_BUS_MAX_NUM] = { 0 };
#endif /* defined(CONFIG_UART_SUPPORT_INT_TRIGGER_DMA) && defined(CONFIG_UART_SUPPORT_DMA) */

STATIC errcode_t uart_evt_callback(uart_bus_t bus, hal_uart_evt_id_t evt, uintptr_t param);

#if defined(CONFIG_UART_SUPPORT_RX)
STATIC void uart_rx_buffer_report(uart_bus_t bus, bool error);

#if defined(CONFIG_UART_SUPPORT_RX_FRAME_CALLBACK)
STATIC timer_handle_t g_uart_timer[UART_BUS_MAX_NUMBER] = {0};
STATIC uint32_t g_timer_delay_time = 0;

/**
 * 在定时器到期时，先检查UART接收FIFO是否为空：
 * - 如果FIFO为空，说明数据已全部接收，可以安全上报
 * - 如果FIFO非空，说明对端可能正在发送数据，本次定时器到期不上报
 */
STATIC void uart_rx_conditon_timer_callback(uintptr_t data)
{
    bool rx_fifo_empty = false;
    uart_bus_t bus = (uart_bus_t)data;
    hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
    if (rx_fifo_empty == true) {
        uart_rx_buffer_report((uart_bus_t)data, false);
    }
}

STATIC errcode_t uart_rx_conditon_timer_init(uart_bus_t bus, uint32_t baud_rate)
{
    g_timer_delay_time = hal_uart_timer_delay_time_get(baud_rate);
    return uapi_timer_create(CONFIG_UART_SUPPORT_RX_FRAME_TIMER, &(g_uart_timer[bus]));
}

STATIC errcode_t uart_rx_conditon_timer_deinit(uart_bus_t bus)
{
    return uapi_timer_delete(g_uart_timer[bus]);
}

STATIC void uart_rx_condition_timer_restart(uart_bus_t bus)
{
    (void)uapi_timer_start(g_uart_timer[bus], g_timer_delay_time, uart_rx_conditon_timer_callback, (uintptr_t)bus);
}
#endif

STATIC void uart_rx_buffer_report(uart_bus_t bus, bool error)
{
#if defined(CONFIG_UART_SUPPORT_RX_FRAME_CALLBACK)
    uapi_timer_stop(g_uart_timer[bus]);
#endif
    uint16_t uart_rx_isr_available;
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    uart_rx_isr_available = uart_rx_buffer_data_available(bus);
    if (rx_state->rx_callback != NULL) {
        rx_state->rx_callback(rx_state->rx_buffer, uart_rx_isr_available, error);
    }
    uart_rx_buffer_release(bus);
}
#endif

STATIC void uart_global_parm_init(uart_bus_t bus, const uart_attr_t *attr, const uart_extra_attr_t *extra_attr,
    uart_buffer_config_t *uart_buffer_config)
{
#if defined(CONFIG_UART_SUPPORT_LPM)
    if (g_uart_suspend_flag[bus] == false) {
        (void)memcpy_s(&g_uart_attr[bus], sizeof(uart_attr_t), attr, sizeof(uart_attr_t));
        (void)memcpy_s(&g_uart_extra_attr[bus], sizeof(uart_extra_attr_t), extra_attr, sizeof(uart_extra_attr_t));
        (void)memcpy_s(&g_uart_buffer_config[bus], sizeof(uart_buffer_config_t), uart_buffer_config,
            sizeof(uart_buffer_config_t));
    }
#else
    unused(bus);
    unused(attr);
    unused(extra_attr);
    unused(uart_buffer_config);
#endif  /* CONFIG_UART_SUPPORT_LPM */
}

errcode_t uapi_uart_init(uart_bus_t bus, const uart_pin_config_t *pins,
                         const uart_attr_t *attr, const uart_extra_attr_t *extra_attr,
                         uart_buffer_config_t *uart_buffer_config)
{
    unused(uart_buffer_config);
    if (uart_init_check_params(bus, pins, attr) != 0) {
        return ERRCODE_INVALID_PARAM;
    }
    if (g_uart_inited[bus]) { return ERRCODE_SUCC; }
    uart_global_parm_init(bus, attr, extra_attr, uart_buffer_config);
#if defined(CONFIG_UART_SUPPORT_LPC)
    uart_port_clock_enable(bus, true);
#endif

#if defined(CONFIG_UART_SUPPORT_RX)
    if (uart_config_rx_state(bus, uart_buffer_config) == false) {
        return ERRCODE_UART_INIT_TRX_STATE_FAIL;
    }
#endif  /* CONFIG_UART_SUPPORT_RX */
#if defined(CONFIG_UART_SUPPORT_TX)
#if defined(CONFIG_UART_SUPPORT_TX_INT)
    uart_config_tx_state(bus);
#endif  /* CONFIG_UART_SUPPORT_TX_INIT */
#endif  /* CONFIG_UART_SUPPORT_TX */
    uint8_t flow_ctrl = UART_FLOW_CTRL_SOFT;
#if defined(CONFIG_UART_SUPPORT_FLOW_CTRL)
    flow_ctrl = attr->flow_ctrl;
#endif  /* CONFIG_UART_SUPPORT_FLOW_CTRL */
    errcode_t ret = hal_uart_init(bus, uart_evt_callback, (hal_uart_pin_config_t *)pins, (hal_uart_attr_t *)attr,
                                  (hal_uart_flow_ctrl_t)flow_ctrl, (hal_uart_extra_attr_t *)extra_attr);
    if (ret != ERRCODE_SUCC) { return ret; }

#if defined(CONFIG_UART_SUPPORT_DMA)
    if ((extra_attr != NULL) && (extra_attr->tx_dma_enable || extra_attr->rx_dma_enable)) {
        uart_dma_set_config(bus, extra_attr);
    }
#else
    unused(extra_attr);
#endif  /* CONFIG_UART_SUPPORT_DMA */
    g_uart_inited[bus] = true;
    uart_port_register_irq(bus);
#if defined(CONFIG_UART_SUPPORT_RX_FRAME_CALLBACK)
    ret = uart_rx_conditon_timer_init(bus, attr->baud_rate);
#endif

    uart_claim_pins(bus, pins);
    return ret;
}

errcode_t uapi_uart_deinit(uart_bus_t bus)
{
    errcode_t ret = ERRCODE_FAIL;
    if (bus >= UART_BUS_MAX_NUM) {
        return ERRCODE_INVALID_PARAM;
    }
    if (!g_uart_inited[bus]) {
        return ERRCODE_SUCC;
    }
    uart_port_unregister_irq(bus);
    ret = hal_uart_deinit(bus);

#if defined(CONFIG_UART_SUPPORT_RX) || defined(CONFIG_UART_SUPPORT_TX)
    uart_deconfig_state(bus);
#endif  /* defined(CONFIG_UART_SUPPORT_RX) || defined(CONFIG_UART_SUPPORT_TX) */

    uart_release_pins(bus);

#if defined(CONFIG_UART_SUPPORT_DMA)
    if (g_dma_trans[bus].inited) {
        osal_sem_destroy(&(g_dma_trans[bus].dma_sem));
        g_dma_trans[bus].inited = false;
    }
#endif  /* CONFIG_UART_SUPPORT_DMA */
#if defined(CONFIG_UART_SUPPORT_LPC)
    uart_port_clock_enable(bus, false);
#endif
    g_uart_inited[bus] = false;
#if defined(CONFIG_UART_SUPPORT_RX_FRAME_CALLBACK)
    uart_rx_conditon_timer_deinit(bus);
#endif
    return ret;
}

errcode_t uapi_uart_set_attr(uart_bus_t bus, const uart_attr_t *attr)
{
    if (bus >= UART_BUS_MAX_NUM) {
        return ERRCODE_INVALID_PARAM;
    }
    if ((uart_check_params_attr(attr)) != 0) {
        return ERRCODE_INVALID_PARAM;
    }
    uint32_t irq_sts = uart_porting_lock(bus);
    errcode_t ret = hal_uart_ctrl(bus, UART_CTRL_SET_ATTR, (uintptr_t)attr);
#if defined(CONFIG_UART_SUPPORT_LPM)
    if ((ret == ERRCODE_SUCC) && (g_uart_suspend_flag[bus] == false)) {
        (void)memcpy_s(&g_uart_attr[bus], sizeof(uart_attr_t), attr, sizeof(uart_attr_t));
    }
#endif
    uart_porting_unlock(bus, irq_sts);
    return ret;
}

errcode_t uapi_uart_get_attr(uart_bus_t bus, const uart_attr_t *attr)
{
    if (bus >= UART_BUS_MAX_NUM || attr == NULL) {
        return ERRCODE_INVALID_PARAM;
    }
    uint32_t irq_sts = uart_porting_lock(bus);
    errcode_t ret = hal_uart_ctrl(bus, UART_CTRL_GET_ATTR, (uintptr_t)attr);
    uart_porting_unlock(bus, irq_sts);
    return ret;
}

#if defined(CONFIG_UART_SUPPORT_RX)
errcode_t uapi_uart_register_rx_callback(uart_bus_t bus, uart_rx_condition_t condition,
                                         uint32_t size, uart_rx_callback_t callback)
{
    errcode_t ret = ERRCODE_FAIL;

    if (bus >= UART_BUS_MAX_NUM || callback == NULL) {
        return ERRCODE_INVALID_PARAM;
    }

#if defined(CONFIG_UART_SUPPORT_LPM)
    if (g_uart_suspend_flag[bus] == false) {
        memcpy_s(&g_uart_condition[bus], sizeof(uart_rx_condition_t), &condition, sizeof(uart_rx_condition_t));
        memcpy_s(&g_uart_size[bus], sizeof(uint32_t), &size, sizeof(uint32_t));
        memcpy_s(&g_uart_callback[bus], sizeof(uart_rx_callback_t), &callback, sizeof(uart_rx_callback_t));
    }
#endif  /* CONFIG_UART_SUPPORT_LPM */

    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    uint32_t irq_sts = uart_porting_lock(bus);
    rx_state->rx_callback = callback;
    rx_state->rx_condition = condition;
#if !defined(CONFIG_UART_NOT_SUPPORT_RX_CONDITON_SIZE_OPTIMIZE)
    uint32_t uart_rx_fifo_thresh = 0;
    ret = hal_uart_ctrl(bus, UART_CTRL_GET_RX_FIFO_THRESHOLD, (uintptr_t)&uart_rx_fifo_thresh);
    size = size > uart_rx_fifo_thresh ? uart_rx_fifo_thresh : size;
#endif
    rx_state->rx_condition_size = (uint16_t)size;
    ret = hal_uart_ctrl(bus, UART_CTRL_EN_RX_INT, 1);
    ret = hal_uart_ctrl(bus, UART_CTRL_EN_FRAME_ERR_INT, 1);
    ret = hal_uart_ctrl(bus, UART_CTRL_EN_PARITY_ERR_INT, 1);
    ret = hal_uart_ctrl(bus, UART_CTRL_EN_OVERRUN_ERR_INT, 1);
    ret = hal_uart_ctrl(bus, UART_CTRL_EN_IDLE_INT, 1);
    uart_porting_unlock(bus, irq_sts);

    return ret;
}

errcode_t uapi_uart_register_parity_error_callback(uart_bus_t bus, uart_error_callback_t callback)
{
    errcode_t ret = ERRCODE_FAIL;

    if (bus >= UART_BUS_MAX_NUM || callback == NULL) {
        return ERRCODE_INVALID_PARAM;
    }
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    uint32_t irq_sts = uart_porting_lock(bus);
    rx_state->parity_error_callback = callback;
    ret = hal_uart_ctrl(bus, UART_CTRL_EN_PARITY_ERR_INT, 0);
    uart_porting_unlock(bus, irq_sts);

    return ret;
}

errcode_t uapi_uart_register_frame_error_callback(uart_bus_t bus, uart_error_callback_t callback)
{
    errcode_t ret = ERRCODE_FAIL;

    if (bus >= UART_BUS_MAX_NUM || callback == NULL) {
        return ERRCODE_INVALID_PARAM;
    }
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    uint32_t irq_sts = uart_porting_lock(bus);
    rx_state->frame_error_callback = callback;
    ret = hal_uart_ctrl(bus, UART_CTRL_EN_FRAME_ERR_INT, 0);
    uart_porting_unlock(bus, irq_sts);

    return ret;
}

errcode_t uapi_uart_register_overrun_error_callback(uart_bus_t bus, uart_error_callback_t callback)
{
    errcode_t ret = ERRCODE_FAIL;

    if (bus >= UART_BUS_MAX_NUM || callback == NULL) {
        return ERRCODE_INVALID_PARAM;
    }
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    uint32_t irq_sts = uart_porting_lock(bus);
    rx_state->overrun_error_callback = callback;
    ret = hal_uart_ctrl(bus, UART_CTRL_EN_OVERRUN_ERR_INT, 0);
    uart_porting_unlock(bus, irq_sts);

    return ret;
}
#endif  /* CONFIG_UART_SUPPORT_RX */

STATIC int32_t uapi_uart_param_check(uart_bus_t bus, const uint8_t *buffer, uint32_t length)
{
    if (bus >= UART_BUS_MAX_NUM || buffer == NULL || length == 0) {
        return ERRCODE_INVALID_PARAM;
    }
    if (!g_uart_inited[bus]) {
        return ERRCODE_UART_NOT_INIT;
    }

    return ERRCODE_SUCC;
}

#if defined(CONFIG_UART_SUPPORT_TX)
int32_t uapi_uart_write(uart_bus_t bus, const uint8_t *buffer, uint32_t length, uint32_t timeout)
{
    unused(timeout);
    bool tx_fifo_full = false;
    uint8_t *data_buffer = (uint8_t *)buffer;
    int32_t write_count = 0;
    uint32_t len = length;

    int32_t ret = uapi_uart_param_check(bus, buffer, length);
    if (ret != ERRCODE_SUCC) {
        return ret;
    }

    uint32_t irq_sts = uart_porting_lock(bus);
    while (len > 0) {
        hal_uart_ctrl(bus, UART_CTRL_CHECK_TX_FIFO_FULL, (uintptr_t)&tx_fifo_full);
        if (tx_fifo_full == false) {
            hal_uart_write(bus, data_buffer++, 1);
            len--;
            write_count++;
        }
    }
    uart_porting_unlock(bus, irq_sts);

    return write_count;
}

int32_t uapi_uart_write_nolock(uart_bus_t bus, const uint8_t *buffer, uint32_t length, uint32_t timeout)
{
    unused(timeout);
    bool tx_fifo_full = false;
    uint8_t *data_buffer = (uint8_t *)buffer;
    int32_t write_count = 0;
    uint32_t len = length;

    int32_t ret = uapi_uart_param_check(bus, buffer, length);
    if (ret != ERRCODE_SUCC) {
        return ret;
    }

    while (len > 0) {
        hal_uart_ctrl(bus, UART_CTRL_CHECK_TX_FIFO_FULL, (uintptr_t)&tx_fifo_full);
        if (tx_fifo_full == false) {
            hal_uart_write(bus, data_buffer++, 1);
            len--;
            write_count++;
        }
    }

    return write_count;
}

#if defined(CONFIG_UART_SUPPORT_TX_INT)
STATIC void uapi_uart_data_send(uart_bus_t bus)
{
    bool tx_fifo_full = false;
    hal_uart_ctrl(bus, UART_CTRL_CHECK_TX_FIFO_FULL, (uintptr_t)&tx_fifo_full);

    /* Populate the UART TX FIFO if there is data to send */
    while (tx_fifo_full == false) {
        /* There is some data to transmit so provide another byte to the UART */
        bool end_of_fragment = uart_helper_send_next_char(bus);
        if (end_of_fragment) {
            /* If it is the end of the fragment invoke the callback and move to the next one */
            uart_helper_invoke_current_fragment_callback(bus);
            uart_helper_move_to_next_fragment(bus);
            /* As it was the only fragment leave */
            break;
        }

        hal_uart_ctrl(bus, UART_CTRL_CHECK_TX_FIFO_FULL, (uintptr_t)&tx_fifo_full);
    }
}

errcode_t uapi_uart_write_int(uart_bus_t bus, const uint8_t *buffer, uint32_t length,
                              void *params, uart_tx_callback_t finished_with_buffer_func)
{
    errcode_t ret = (errcode_t)uapi_uart_param_check(bus, buffer, length);
    if (ret != ERRCODE_SUCC) {
        return ret;
    }

    uint32_t irq_sts = uart_porting_lock(bus);
    if (uart_helper_are_there_fragments_to_process(bus) == true) {
        uapi_uart_data_send(bus);
    }

    bool fragment_added = uart_helper_add_fragment(bus, buffer, length, params, finished_with_buffer_func);
    if (!fragment_added) {
        uart_porting_unlock(bus, irq_sts);
        return ERRCODE_UART_ADD_QUEUE_FAIL;
    }
    /* If it is the first on the list process it */
    if (uart_helper_is_the_current_fragment_the_last_to_process(bus) ==
        true) {  /* No other fragments require transmission so start the transmission */
        uapi_uart_data_send(bus);
        /* if we have not finished transmitting it enable the interrupts */
        if (uart_helper_are_there_fragments_to_process(bus) == true) {  /* if it is not finished transmitting it */
            hal_uart_ctrl(bus, UART_CTRL_EN_TX_INT, true);
        }
    }
    uart_porting_unlock(bus, irq_sts);
    return ERRCODE_SUCC;
}
#endif

#if defined(CONFIG_UART_SUPPORT_DMA)
STATIC void uart_dma_set_config(uart_bus_t bus, const uart_extra_attr_t *extra_attr)
{
    hal_uart_set_dma_config(bus, (hal_uart_extra_attr_t *)extra_attr);
    (void)memset_s(&(g_dma_trans[bus].dma_sem), sizeof(g_dma_trans[bus].dma_sem), 0, sizeof(g_dma_trans[bus].dma_sem));
    (void)osal_sem_init(&(g_dma_trans[bus].dma_sem), 0);
    g_dma_trans[bus].inited = true;
}

#if defined(CONFIG_UART_SUPPORT_SEND_IN_DMA_ISR)
STATIC uart_tx_by_dma_callback_t g_uart_send_in_dma_isr_cb_t[UART_BUS_MAX_NUM] = { 0 };

errcode_t uapi_uart_register_write_by_dma_callback(uart_bus_t bus, uart_tx_by_dma_callback_t tx_dma_cb)
{
    g_uart_send_in_dma_isr_cb_t[bus] = tx_dma_cb;
    return ERRCODE_SUCC;
}
#endif

STATIC void uart_dma_isr(uint8_t int_type, uint8_t ch, uintptr_t arg)
{
    unused(arg);
    uint8_t bus = UART_BUS_MAX_NUM;
    for (uint8_t i = UART_BUS_0; i < UART_BUS_MAX_NUM; i++) {
        /* channel default value is 0, means not used. channel > 0 means used.
           So ch + 1 will not misjudgment with channel value 0. */
        if (g_dma_trans[i].channel == ch + 1) {
            bus = i;
            break;
        }
    }

#if defined(CONFIG_UART_SUPPORT_SEND_IN_DMA_ISR)
    if (g_uart_send_in_dma_isr_cb_t[bus] != NULL) {
        g_uart_send_in_dma_isr_cb_t[bus]();
    }
#endif

    if (bus != UART_BUS_MAX_NUM) {
        if (int_type == 0) {
            g_dma_trans[bus].trans_succ = true;
        }
#ifndef CONFIG_UART_SUPPORT_SEND_IN_DMA_ISR
        osal_sem_up(&(g_dma_trans[bus].dma_sem));
#endif
    }
}

STATIC int32_t uart_write_by_dma_config(uart_bus_t bus, const void *buffer, uint32_t length,
                                        uart_write_dma_config_t *dma_cfg,
                                        dma_ch_user_peripheral_config_t *user_cfg)
{
    uint32_t uart_data_addr = 0;
    errcode_t ret = hal_uart_ctrl(bus, UART_CTRL_GET_DMA_DATA_ADDR, (uintptr_t)&uart_data_addr);
    if (ret != ERRCODE_SUCC) {
        return -1;
    }
    user_cfg->src = (uint32_t)(uintptr_t)buffer;
    user_cfg->dest = uart_data_addr;
    user_cfg->transfer_num = (uint16_t)(length >> dma_cfg->src_width);
    user_cfg->src_handshaking = 0;
    user_cfg->trans_type = UART_DMA_TRANS_MEMORY_TO_PERIPHERAL_DMA;
    user_cfg->trans_dir = UART_DMA_TRANSFER_DIR_MEM_TO_PERIPHERAL;
    user_cfg->priority = dma_cfg->priority;
    user_cfg->src_width = dma_cfg->src_width;
    user_cfg->dest_width = dma_cfg->dest_width;
    user_cfg->burst_length = dma_cfg->burst_length;
    user_cfg->src_increment = UART_DMA_ADDRESS_INC_INCREMENT;
    user_cfg->dest_increment = UART_DMA_ADDRESS_INC_NO_CHANGE;
    user_cfg->protection = UART_DMA_PROTECTION_CONTROL_BUFFERABLE;
    user_cfg->dest_handshaking = uart_port_get_dma_trans_dest_handshaking(bus);
    return ERRCODE_SUCC;
}

STATIC int32_t uapi_uart_dma_check(uart_bus_t bus, const void *buffer, uint32_t length,
                                   const uart_write_dma_config_t *dma_cfg)
{
    if ((bus >= UART_BUS_MAX_NUM) || (dma_cfg == NULL)) {
        return UART_DMA_CFG_PARAM_INVALID;
    }
    if ((buffer == NULL) || (length == 0)) {
        return UART_DMA_BUFF_NULL;
    }
    if (length % bit(dma_cfg->src_width) != 0) {
        return UART_DMA_CFG_PARAM_INVALID;
    }
    return 0;
}

int32_t uapi_uart_write_by_dma(uart_bus_t bus, const void *buffer, uint32_t length, uart_write_dma_config_t *dma_cfg)
{
    int32_t ret = uapi_uart_dma_check(bus, buffer, length, dma_cfg);
    if (ret != 0) {
        return ret;
    }

    dma_ch_user_peripheral_config_t user_cfg = {0};

    ret = uart_write_by_dma_config(bus, buffer, length, dma_cfg, &user_cfg);
    if (ret != ERRCODE_SUCC || user_cfg.dest_handshaking == HAL_DMA_HANDSHAKING_MAX_NUM) {
        return UART_DMA_SHAKING_INVALID_OR_UART_FUNCS_NULL;
    }

    uint8_t dma_ch;
    if (uapi_dma_configure_peripheral_transfer_single(&user_cfg, &dma_ch,
        uart_dma_isr, (uintptr_t)NULL) != ERRCODE_SUCC) {
        return UART_DMA_CONFIGURE_FAIL;
    }

    g_dma_trans[bus].channel = dma_ch + 1;
    g_dma_trans[bus].trans_succ = false;

    if (uapi_dma_start_transfer(dma_ch) != ERRCODE_SUCC) {
        g_dma_trans[bus].channel = 0;
        return UART_DMA_START_TRANSFER_FAIL;
    }

#ifndef CONFIG_UART_SUPPORT_SEND_IN_DMA_ISR
    if (osal_sem_down_timeout(&(g_dma_trans[bus].dma_sem), DMA_UART_TRANSFER_TIMEOUT_MS) != OSAL_SUCCESS) {
        uapi_dma_end_transfer(dma_ch);
        g_dma_trans[bus].channel = 0;
        return UART_DMA_TRANSFER_TIMEOUT;
    }

    g_dma_trans[bus].channel = 0;
#endif

    if (!g_dma_trans[bus].trans_succ) {
        return UART_DMA_TRANSFER_ERROR;
    }

    return (int32_t)uapi_dma_get_block_ts(dma_ch);
}

STATIC int32_t uart_read_by_dma_config(uart_bus_t bus, const void *buffer, uint32_t length,
                                       uart_write_dma_config_t *dma_cfg,
                                       dma_ch_user_peripheral_config_t *user_cfg)
{
    uint32_t uart_data_addr = 0;
    errcode_t ret = hal_uart_ctrl(bus, UART_CTRL_GET_DMA_DATA_ADDR, (uintptr_t)&uart_data_addr);
    if (ret != ERRCODE_SUCC) {
        return -1;
    }
    user_cfg->src = uart_data_addr;
    user_cfg->dest = (uint32_t)(uintptr_t)buffer;
    user_cfg->transfer_num = (uint16_t)(length >> dma_cfg->src_width);
    user_cfg->dest_handshaking = 0;
    user_cfg->trans_type = UART_DMA_TRANS_PERIPHERAL_TO_MEMORY_DMA;
    user_cfg->trans_dir = UART_DMA_TRANSFER_DIR_PERIPHERAL_TO_MEM;
    user_cfg->priority = dma_cfg->priority;
    user_cfg->src_width = dma_cfg->src_width;
    user_cfg->dest_width = dma_cfg->dest_width;
    user_cfg->burst_length = dma_cfg->burst_length;
    user_cfg->src_increment = UART_DMA_ADDRESS_INC_NO_CHANGE;
    user_cfg->dest_increment = UART_DMA_ADDRESS_INC_INCREMENT;
    user_cfg->protection = UART_DMA_PROTECTION_CONTROL_BUFFERABLE;
    user_cfg->src_handshaking = uart_port_get_dma_trans_src_handshaking(bus);
    return ERRCODE_SUCC;
}

int32_t uapi_uart_read_by_dma(uart_bus_t bus, const void *buffer, uint32_t length, uart_write_dma_config_t *dma_cfg)
{
    int32_t ret = uapi_uart_dma_check(bus, buffer, length, dma_cfg);
    if (ret != 0) {
        return ret;
    }

    dma_ch_user_peripheral_config_t user_cfg = {0};
    uint8_t dma_ch;

    ret = uart_read_by_dma_config(bus, buffer, length, dma_cfg, &user_cfg);
    if (ret != ERRCODE_SUCC || user_cfg.src_handshaking == HAL_DMA_HANDSHAKING_MAX_NUM) {
        return -1;
    }

    if (uapi_dma_configure_peripheral_transfer_single(&user_cfg, &dma_ch,
        uart_dma_isr, (uintptr_t)NULL) != ERRCODE_SUCC) {
        return -1;
    }

    g_dma_trans[bus].channel = dma_ch + 1;
    g_dma_trans[bus].trans_succ = false;

    if (uapi_dma_start_transfer(dma_ch) != ERRCODE_SUCC) {
        g_dma_trans[bus].channel = 0;
        return -1;
    }

    if (osal_sem_down_timeout(&(g_dma_trans[bus].dma_sem), DMA_UART_TRANSFER_TIMEOUT_MS) != OSAL_SUCCESS) {
        uapi_dma_end_transfer(dma_ch);
        g_dma_trans[bus].channel = 0;
        return -1;
    }

    g_dma_trans[bus].channel = 0;

    if (!g_dma_trans[bus].trans_succ) {
        return -1;
    }

    return (int32_t)uapi_dma_get_block_ts(dma_ch);
}

#if defined(CONFIG_UART_SUPPORT_INT_TRIGGER_DMA)
STATIC void uart_read_int_trigger_dma_isr(uint8_t int_type, uint8_t ch, uintptr_t arg)
{
    unused(arg);
    uint8_t bus = UART_BUS_MAX_NUM;
    for (uint8_t i = UART_BUS_0; i < UART_BUS_MAX_NUM; i++) {
        /* channel default value is 0, means not used. channel > 0 means used
           So ch + 1 will not misjudgment with channel value 0. */
        if (g_dma_trans[i].channel == ch + 1) {
            bus = i;
            break;
        }
    }

    if (bus != UART_BUS_MAX_NUM) {
        if (int_type == 0) {
            g_dma_trans[bus].trans_succ = true;
            uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
            if (rx_state->rx_callback != NULL) {
                rx_state->rx_callback(rx_state->rx_buffer, rx_state->rx_buffer_size, false);
            }
        }
        g_dma_trans[bus].channel = 0;
        /* UART interrupt enabled when DMA transfer is complete */
        uart_porting_int_enable(bus);
    }
}

void uart_read_by_int_trigger_dma(uart_bus_t bus, const void *buffer, uint32_t length,
                                  uart_write_dma_config_t *dma_cfg)
{
    dma_ch_user_peripheral_config_t user_cfg = { 0 };
    uint8_t dma_ch;

    int32_t ret = uapi_uart_dma_check(bus, buffer, length, dma_cfg);
    if (ret != 0) {
        return;
    }

    /* Turn off the UART interrupt until the DMA transfer is complete or fails. */
    uart_porting_int_disable(bus);

    ret = uart_read_by_dma_config(bus, buffer, length, dma_cfg, &user_cfg);
    if (ret != ERRCODE_SUCC || user_cfg.src_handshaking == HAL_DMA_HANDSHAKING_MAX_NUM) {
        uart_porting_int_enable(bus);
        return;
    }

    if (uapi_dma_configure_peripheral_transfer_single(&user_cfg, &dma_ch,
        uart_read_int_trigger_dma_isr, (uintptr_t)NULL) != ERRCODE_SUCC) {
        uart_porting_int_enable(bus);
        return;
    }

    g_dma_trans[bus].channel = dma_ch + 1;
    g_dma_trans[bus].trans_succ = false;

    if (uapi_dma_start_transfer(dma_ch) != ERRCODE_SUCC) {
        g_dma_trans[bus].channel = 0;
        uart_porting_int_enable(bus);
        return;
    }
}

errcode_t uapi_uart_register_read_by_dma_callback(uart_bus_t bus, uart_write_dma_config_t *dma_cfg)
{
    if (bus >= UART_BUS_MAX_NUM || dma_cfg == NULL) {
        return ERRCODE_INVALID_PARAM;
    }

    /* register must be before rx callback register, after dma trans init */
    if ((g_dma_trans[bus].inited == false) || (g_uart_rx_state_array[bus].rx_callback != NULL)) {
        return ERRCODE_UART_STATE_MISMATCH;
    }

#if defined(CONFIG_UART_SUPPORT_LPM)
    if (g_uart_suspend_flag[bus] == true) {
        return ERRCODE_SUCC;
    }
#endif

    (void)memcpy_s(&g_uart_write_dma_config[bus], sizeof(uart_write_dma_config_t),
                   dma_cfg, sizeof(uart_write_dma_config_t));

    g_uart_rx_by_dma_callback[bus] = uart_read_by_int_trigger_dma;

    return ERRCODE_SUCC;
}

void uapi_uart_unregister_read_by_dma_callback(uart_bus_t bus)
{
    if (bus >= UART_BUS_MAX_NUM) {
        return;
    }

    /* unregister must be after rx callback unregister, before dma trans deinit */
    if ((g_dma_trans[bus].inited == false) || (g_uart_rx_state_array[bus].rx_callback != NULL)) {
        return;
    }

    g_uart_rx_by_dma_callback[bus] = NULL;
}
#endif  /* CONFIG_UART_SUPPORT_INT_TRIGGER_DMA */
#endif  /* CONFIG_UART_SUPPORT_DMA */
#endif  /* CONFIG_UART_SUPPORT_TX */

#if defined(CONFIG_UART_SUPPORT_RX)
int32_t uapi_uart_read(uart_bus_t bus, const uint8_t *buffer, uint32_t length, uint32_t timeout)
{
    int32_t ret = uapi_uart_param_check(bus, buffer, length);
    if (ret != ERRCODE_SUCC) {
        return ret;
    }

    unused(timeout);
    bool rx_fifo_empty = false;
    uint8_t *data_buffer = (uint8_t *)buffer;
    int32_t read_count = 0;
    uint32_t len = length;

    uint32_t irq_sts = uart_porting_lock(bus);
    uint32_t cnt = 0;

    while (len > 0) {
        hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
        if (rx_fifo_empty == false) {
            hal_uart_read(bus, data_buffer++, 1);
            len--;
            read_count++;
        } else {
#if defined(CONFIG_SUPPORT_UART_POLL_TIMEOUT)
            cnt++;
            if (cnt > UART_READ_MAX_TIMEOUT) {
                break;
            }
#else
            unused(cnt);
#endif
        }
    }
    uart_porting_unlock(bus, irq_sts);

    return read_count;
}
#endif  /* CONFIG_UART_SUPPORT_RX */

#if defined(CONFIG_UART_SUPPORT_RX)
STATIC bool uart_config_rx_state(uart_bus_t bus, const uart_buffer_config_t *uart_buffer_config)
{
    if ((uart_buffer_config == NULL) ||
        (uart_buffer_config->rx_buffer == NULL) ||
        (uart_buffer_config->rx_buffer_size == 0)) {  /* No RX buffer specified */
        return false;
    }
    /* Configure RX state structure */
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    rx_state->rx_buffer = uart_buffer_config->rx_buffer;
    rx_state->rx_buffer_size = (uint16_t)uart_buffer_config->rx_buffer_size;

    return true;
}

errcode_t uapi_uart_update_rx_buff(uart_bus_t bus, uint8_t *rx_buffer, uint16_t rx_buffer_size)
{
    if ((bus >= UART_BUS_MAX_NUM) || (rx_buffer == NULL) || (rx_buffer_size == 0)) {
        return ERRCODE_INVALID_PARAM;
    }

    if (g_uart_inited[bus] == false) {
        return ERRCODE_FAIL;
    }

    /* Update RX state structure */
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    rx_state->rx_buffer = rx_buffer;
    rx_state->rx_buffer_size = rx_buffer_size;

    return ERRCODE_SUCC;
}
#endif  /* CONFIG_UART_SUPPORT_RX */

#if defined(CONFIG_UART_SUPPORT_TX)
#if defined(CONFIG_UART_SUPPORT_TX_INT)
STATIC void uart_config_tx_state(uart_bus_t bus)
{
    /* Configure TX state structure */
    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    tx_state->current_tx_fragment = tx_state->fragment_buffer;  /* the queue is empty */
    tx_state->free_tx_fragment = tx_state->fragment_buffer;     /* the queue is empty */
}
#endif  /* CONFIG_UART_SUPPORT_TX_INIT */
#endif  /* CONFIG_UART_SUPPORT_TX */

#if defined(CONFIG_UART_SUPPORT_RX) || (CONFIG_UART_SUPPORT_TX)
STATIC void uart_deconfig_state(uart_bus_t bus)
{
    unused(bus);
#if defined(CONFIG_UART_SUPPORT_RX)
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    (void)memset_s(rx_state, sizeof(uart_rx_state_t), 0, sizeof(uart_rx_state_t));
#endif  /* CONFIG_UART_SUPPORT_RX */
#if defined(CONFIG_UART_SUPPORT_TX)
#if defined(CONFIG_UART_SUPPORT_TX_INT)
    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    (void)memset_s(tx_state, sizeof(uart_tx_state_t), 0, sizeof(uart_tx_state_t));
#endif  /* CONFIG_UART_SUPPORT_TX_INIT */
#endif  /* CONFIG_UART_SUPPORT_TX */
}
#endif  /* defined(CONFIG_UART_SUPPORT_RX) || (CONFIG_UART_SUPPORT_TX) */

#if defined(CONFIG_UART_SUPPORT_TX)
#if defined(CONFIG_UART_SUPPORT_TX_INT)
STATIC bool uart_helper_add_fragment(uart_bus_t bus, const uint8_t *buffer,
                                     uint32_t length, void *params,
                                     uart_tx_callback_t finished_with_buffer_func)
{
    uart_tx_fragment_t *fragment;

    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    /* If we have fragments left add it */
    if (tx_state->fragments_to_process >= UART_MAX_NUMBER_OF_FRAGMENTS) {
        return false;
    }

    /* Put it on the queue */
    fragment = tx_state->free_tx_fragment;
    /* Populate the fragment */
    fragment->data = (uint8_t *)buffer;
    fragment->params = params;
    fragment->data_length = length;
    fragment->release_func = finished_with_buffer_func;

    /* Update the counters */
    tx_state->free_tx_fragment++;
    if (tx_state->free_tx_fragment >=
        tx_state->fragment_buffer + UART_MAX_NUMBER_OF_FRAGMENTS) {
        tx_state->free_tx_fragment = tx_state->fragment_buffer;  /* wrapping */
    }
    tx_state->fragments_to_process++;
    return true;
}

static inline bool uart_helper_is_the_current_fragment_the_last_to_process(uart_bus_t bus)
{
    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    return (tx_state->fragments_to_process == 1);
}

static inline bool uart_helper_are_there_fragments_to_process(uart_bus_t bus)
{
    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    return (tx_state->fragments_to_process > 0);
}

static bool uart_helper_send_next_char(uart_bus_t bus)
{
    uart_tx_fragment_t *current_fragment;
    uint16_t current_fragment_pos;

    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    current_fragment = tx_state->current_tx_fragment;
    current_fragment_pos = tx_state->current_tx_fragment_pos;
    hal_uart_write(bus, &current_fragment->data[current_fragment_pos], 1);
    /* update the counters */
    tx_state->current_tx_fragment_pos++;

    return (tx_state->current_tx_fragment_pos >= current_fragment->data_length);
}

static inline void uart_helper_invoke_current_fragment_callback(uart_bus_t bus)
{
    uart_tx_fragment_t *current_fragment;
    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    current_fragment = tx_state->current_tx_fragment;
    /* Call any TX data release call-back */
    if (current_fragment->release_func != NULL) {
        current_fragment->release_func(current_fragment->data, current_fragment->data_length, current_fragment->params);
    }
}

static inline void uart_helper_move_to_next_fragment(uart_bus_t bus)
{
    /* Move onto the next fragment and re-set the position to zero */
    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    tx_state->current_tx_fragment++;
    if (tx_state->current_tx_fragment >=
        tx_state->fragment_buffer + UART_MAX_NUMBER_OF_FRAGMENTS) {
        tx_state->current_tx_fragment = tx_state->fragment_buffer;  /* wrapping */
    }
    tx_state->current_tx_fragment_pos = 0;  /* reset the current fragment */
    tx_state->fragments_to_process--;       /* one fragment less to process */
}
#endif   /* CONFIG_UART_SUPPORT_TX_INIT */
#endif  /* CONFIG_UART_SUPPORT_TX */

#if defined(CONFIG_UART_SUPPORT_RX)
static inline void uart_rx_buffer_release(uart_bus_t bus)
{
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    rx_state->new_rx_pos = 0;
}

static inline bool uart_rx_buffer_has_free_space(uart_bus_t bus)
{
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    return (rx_state->new_rx_pos < rx_state->rx_buffer_size);
}

static inline uint16_t uart_rx_buffer_data_available(uart_bus_t bus)
{
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    return rx_state->new_rx_pos;
}
#endif  /* CONFIG_UART_SUPPORT_RX */

#if defined(CONFIG_UART_SUPPORT_LPM)
bool g_pm_uart_suspend_flag = false;
errcode_t uapi_uart_suspend(uintptr_t arg)
{
    if (g_pm_uart_suspend_flag) {
        return ERRCODE_SUCC;
    }
    errcode_t ret = ERRCODE_SUCC;
    unused(arg);
    for (uint32_t i = 0; i < UART_BUS_MAX_NUM; i++) {
        if (g_uart_inited[i] == false) {
            continue;
        }
        g_uart_suspend_flag[i] = true;
#if defined(CONFIG_UART_SUPPORT_DMA)
        uapi_dma_suspend(arg);
#endif
    }
    g_pm_uart_suspend_flag = true;
    return ret;
}

errcode_t uapi_uart_resume(uintptr_t arg)
{
    if (!g_pm_uart_suspend_flag) {
        return ERRCODE_SUCC;
    }
    errcode_t ret = ERRCODE_SUCC;
    unused(arg);
    for (uint32_t i = 0; i < UART_BUS_MAX_NUM; i++) {
        if (g_uart_suspend_flag[i] == false) {
            continue;
        }
#if defined(CONFIG_UART_MULTI_CORE_RESUME)
        if (uart_porting_skip_resume(i)) {
            continue;
        }
#endif
        ret |= uapi_uart_deinit(i);
        ret |= uapi_uart_init(i, &g_uart_pins[i], &g_uart_attr[i], &g_uart_extra_attr[i], &g_uart_buffer_config[i]);
        if (g_uart_callback[i] != NULL) {
            ret |= uapi_uart_register_rx_callback(i, g_uart_condition[i], g_uart_size[i], g_uart_callback[i]);
        }
#if defined(CONFIG_UART_SUPPORT_DMA)
        uapi_dma_resume(arg);
#endif
        g_uart_suspend_flag[i] = false;
    }
    g_pm_uart_suspend_flag = false;
    return ret;
}
#endif  /* CONFIG_UART_SUPPORT_LPM */

STATIC int32_t uart_check_params_attr(const uart_attr_t *attr)
{
    if (attr == NULL || attr->data_bits > UART_DATA_BIT_8) {
        return -1;
    }

    if (attr->parity > UART_PARITY_EVEN) {
        return -1;
    }

    if (attr->stop_bits != UART_STOP_BIT_1 && attr->stop_bits != UART_STOP_BIT_2) {
        return -1;
    }

    return 0;
}

STATIC int32_t uart_init_check_params(uart_bus_t bus, const uart_pin_config_t *pins, const uart_attr_t *attr)
{
    if (bus >= UART_BUS_MAX_NUM || pins == NULL) {
        return -1;
    }

#if defined(CONFIG_UART_SUPPORT_RX)
    if (pins->rx_pin >= PIN_NONE) {
        return -1;
    }
#endif
#if defined(CONFIG_UART_SUPPORT_TX)
    if (pins->tx_pin >= PIN_NONE) {
        return -1;
    }
#endif

    return uart_check_params_attr(attr);
}

STATIC void uart_claim_pins(uart_bus_t bus, const uart_pin_config_t *pins)
{
    unused(pins);
    uart_port_config_pinmux(bus);
}

STATIC void uart_release_pins(uart_bus_t bus)
{
    uart_port_release_pinmux(bus);
}

#if defined(CONFIG_UART_SUPPORT_RX)
STATIC void uart_idle_isr(uart_bus_t bus)
{
    uint16_t char_recv_cnt = 0;
    uint16_t uart_rx_isr_available = 0;
    uint8_t uart_rx_isr_data = 0 ;
    bool rx_fifo_empty = false;
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];

#if defined(CONFIG_UART_SUPPORT_DMA) && defined(CONFIG_UART_SUPPORT_INT_TRIGGER_DMA)
    if (g_uart_rx_by_dma_callback[bus] != NULL) {
        g_uart_rx_by_dma_callback[bus](bus, rx_state->rx_buffer, rx_state->rx_buffer_size,
                                       &g_uart_write_dma_config[bus]);
        return;
    }
#endif  /* defined(CONFIG_UART_SUPPORT_DMA) && defined(CONFIG_UART_SUPPORT_INT_TRIGGER_DMA) */

    hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
    while (rx_fifo_empty != true) {
        /* Read the data out of the UART to clear the interrupt */
        /* using a volatile variable to ensure the read always happens */
        hal_uart_read(bus, &uart_rx_isr_data, 1);
        char_recv_cnt++;
        /* Only bother to try and record UART data it there is an RX callback registered */
        if (rx_state->rx_callback == NULL) {
            hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
            continue;
        }
        /* There is some space in the RX buffer so put the data in and move the pointers */
        rx_state->rx_buffer[rx_state->new_rx_pos] = uart_rx_isr_data;
        rx_state->new_rx_pos++;
        /* When the rx buffer is full, callback should be invoked */
        if (uart_rx_buffer_has_free_space(bus) == false) {
            uart_rx_buffer_report(bus, false);
        }

        hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
    }
    /**
     * Is the RX callback an exact size condition or
     * it has already been determined that a callback must be made.
     */
    uart_rx_isr_available = uart_rx_buffer_data_available(bus);
    if (uart_rx_isr_available > 0 &&
        ((((uint8_t)rx_state->rx_condition & UART_RX_CONDITION_MASK_IDLE) != 0) ||
        (((uint8_t)rx_state->rx_condition & UART_RX_CONDITION_MASK_SUFFICIENT_DATA) != 0 &&
        char_recv_cnt >= rx_state->rx_condition_size))) {
        uart_rx_buffer_report(bus, false);
    }
}

STATIC void uart_rx_isr(uart_bus_t bus)
{
    uint16_t uart_rx_isr_available;
    uint8_t uart_rx_isr_data = 0;
    bool rx_fifo_empty = false;
    uint16_t char_recv_cnt = 0;
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];

#if defined(CONFIG_UART_SUPPORT_DMA) && defined(CONFIG_UART_SUPPORT_INT_TRIGGER_DMA)
    if (g_uart_rx_by_dma_callback[bus] != NULL) {
        g_uart_rx_by_dma_callback[bus](bus, rx_state->rx_buffer, rx_state->rx_buffer_size,
                                       &g_uart_write_dma_config[bus]);
        return;
    }
#endif  /* defined(CONFIG_UART_SUPPORT_DMA) && defined(CONFIG_UART_SUPPORT_INT_TRIGGER_DMA) */

    hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
    /* Check that the UART is opened */
    while (rx_fifo_empty != true) {
        /* Read the data out of the UART to clear the interrupt */
        /* Using a volatile variable to ensure the read always happens */
        hal_uart_read(bus, &uart_rx_isr_data, 1);
        char_recv_cnt++;
        /* Only bother to try and record UART data it there is an RX callback registered */
        if (rx_state->rx_callback == NULL) {
            hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
            continue;
        }
        /* There is some space in the RX buffer so put the data in and move the pointers */
        rx_state->rx_buffer[rx_state->new_rx_pos] = uart_rx_isr_data;
        rx_state->new_rx_pos++;
        /* When the rx buffer is full, callback should be invoked */
        if (uart_rx_buffer_has_free_space(bus) == false) {
            uart_rx_buffer_report(bus, false);
        }

        hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
    }
    /* Check to see if the callback should be invoked */
    uart_rx_isr_available = uart_rx_buffer_data_available(bus);
    if (uart_rx_isr_available > 0 &&
        (((uint8_t)rx_state->rx_condition & UART_RX_CONDITION_MASK_SUFFICIENT_DATA) != 0 &&
        char_recv_cnt >= rx_state->rx_condition_size)) {
        uart_rx_buffer_report(bus, false);
    }

#if defined(CONFIG_UART_SUPPORT_RX_FRAME_CALLBACK)
    uart_rx_isr_available = uart_rx_buffer_data_available(bus);
    if (uart_rx_isr_available > 0) {
        uart_rx_condition_timer_restart(bus);
    }
#endif
}

STATIC void uart_error_isr(uart_bus_t bus)
{
    uint16_t uart_rx_isr_available;
    uint8_t uart_rx_isr_data = 0;
    bool rx_fifo_empty = false;

    hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    while (rx_fifo_empty != true) {
        /* Read the data out of the UART FIFO */
        hal_uart_read(bus, &uart_rx_isr_data, 1);
        /* There is some space in the RX buffer so put the data in and move the pointers */
        rx_state->rx_buffer[rx_state->new_rx_pos] = (uint8_t)uart_rx_isr_data;
        rx_state->new_rx_pos++;
        /* Only bother to try and record UART data if there is an RX callback registered */
        if (uart_rx_buffer_has_free_space(bus) == false) {
            uart_rx_buffer_report(bus, true);
        }
        hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
    }
    uart_rx_isr_available = uart_rx_buffer_data_available(bus);
    if (uart_rx_isr_available > 0 && rx_state->rx_callback != NULL) {
        uart_rx_buffer_report(bus, true);
    }
}
#endif  /* CONFIG_UART_SUPPORT_RX */

#if defined(CONFIG_UART_SUPPORT_TX_INT)
static inline uart_tx_fragment_t *uart_helper_get_current_fragment(uart_bus_t bus)
{
    uart_tx_fragment_t *current_fragment;
    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    current_fragment = tx_state->current_tx_fragment;
    return current_fragment;
}

static inline void uapi_helper_invoke_fragment_callback(uart_tx_fragment_t *fragment)
{
    if (fragment->release_func != NULL) {
        fragment->release_func(fragment->data, fragment->data_length, fragment->params);
    }
}

STATIC void uart_tx_isr(uart_bus_t bus)
{
    bool tx_fifo_full = false;

    /* if there are fragments to process do it */
    if (!uart_helper_are_there_fragments_to_process(bus)) {
        /* No data to transmit so disable the TX interrupt */
        hal_uart_ctrl(bus, UART_CTRL_EN_TX_INT, false);
        return;
    }

    hal_uart_ctrl(bus, UART_CTRL_CHECK_TX_FIFO_FULL, (uintptr_t)&tx_fifo_full);
    /* Populate the UART TX FIFO if there is data to send */
    while (tx_fifo_full != true) {
        /* There is some data to transmit so provide another byte to the UART */
        bool end_of_fragment = uart_helper_send_next_char(bus);
        if (end_of_fragment) {
            /* If it is the end of the fragment invoke the callback and move to the next one */
            uart_tx_fragment_t *current_fragment = uart_helper_get_current_fragment(bus);
            uart_helper_move_to_next_fragment(bus);
            uapi_helper_invoke_fragment_callback(current_fragment);
            /* If it was the last fragment disable the TX interrupts and leave */
            if (uart_helper_are_there_fragments_to_process(bus) == false) {
                /* No data to transmit so disable the TX interrupt */
                hal_uart_ctrl(bus, UART_CTRL_EN_TX_INT, false);
                break;
            }
        }

        hal_uart_ctrl(bus, UART_CTRL_CHECK_TX_FIFO_FULL, (uintptr_t)&tx_fifo_full);
    }
}
#endif  /* CONFIG_UART_SUPPORT_TX_INIT */

STATIC errcode_t uart_evt_callback(uart_bus_t bus, hal_uart_evt_id_t evt, uintptr_t param)
{
    unused(param);
    unused(bus);
#if defined(CONFIG_UART_SUPPORT_RX)
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
#endif
    switch (evt) {
#if defined(CONFIG_UART_SUPPORT_TX_INT)
        case UART_EVT_TX_ISR:
            uart_tx_isr(bus);
            break;
#endif  /* CONFIG_UART_SUPPORT_TX_INIT */

#if defined(CONFIG_UART_SUPPORT_RX)
        case UART_EVT_RX_ISR:
            uart_rx_isr(bus);
            break;

        case UART_EVT_IDLE_ISR:
            uart_idle_isr(bus);
            break;

        case UART_EVT_PARITY_ERR_ISR:
            if (rx_state->parity_error_callback != NULL) {
                rx_state->parity_error_callback(NULL, 0);
            }
            uart_error_isr(bus);
            break;

        case UART_EVT_FRAME_ERR_ISR:
            if (rx_state->frame_error_callback != NULL) {
                rx_state->frame_error_callback(NULL, 0);
            }
            uart_error_isr(bus);
            break;

        case UART_EVT_BREAK_ERR_ISR:
            uart_error_isr(bus);
            break;

        case UART_EVT_OVERRUN_ERR_ISR:
            if (rx_state->overrun_error_callback != NULL) {
                rx_state->overrun_error_callback(NULL, 0);
            }
            uart_error_isr(bus);
            break;
#endif  /* CONFIG_UART_SUPPORT_RX */
        default:
#if defined(CONFIG_UART_SUPPORT_RX)
            uart_error_isr(bus);
#endif  /* CONFIG_UART_SUPPORT_RX */
            break;
    }
    return ERRCODE_SUCC;
}

bool uapi_uart_has_pending_transmissions(uart_bus_t bus)
{
    if (bus >= UART_BUS_MAX_NUM) {
        return false;
    }
    if (!g_uart_inited[bus]) {
        return false;
    }

    bool currentstate = false;

    hal_uart_ctrl(bus, UART_CTRL_CHECK_UART_BUSY, (uintptr_t)&currentstate);

#if defined(CONFIG_UART_SUPPORT_TX)
#if defined(CONFIG_UART_SUPPORT_TX_INT)
    uart_tx_state_t *tx_state = &g_uart_tx_state_array[bus];
    return ((tx_state->fragments_to_process > 0) || currentstate);
#else
     return currentstate;
#endif /* CONFIG_UART_SUPPORT_TX_INIT */
#else
    return currentstate;
#endif  /* CONFIG_UART_SUPPORT_TX */
}

bool uapi_uart_rx_fifo_is_empty(uart_bus_t bus)
{
    if (bus >= UART_BUS_MAX_NUM) {
        return false;
    }
    if (!g_uart_inited[bus]) {
        return false;
    }

    bool currentstate = false;

    hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&currentstate);

    return currentstate;
}

bool uapi_uart_tx_fifo_is_empty(uart_bus_t bus)
{
    if (bus >= UART_BUS_MAX_NUM) {
        return false;
    }
    if (!g_uart_inited[bus]) {
        return false;
    }

    bool currentstate = false;

    hal_uart_ctrl(bus, UART_CTRL_CHECK_TX_BUSY, (uintptr_t)&currentstate);

    return currentstate;
}

void uapi_uart_unregister_rx_callback(uart_bus_t bus)
{
#if defined(CONFIG_UART_SUPPORT_RX)
    if (bus >= UART_BUS_MAX_NUM) {
        return;
    }
    if (!g_uart_inited[bus]) {
        return;
    }
    bool rx_fifo_empty = false;
    uint8_t uart_rx_isr_data;
    uint32_t fifo_depth = CONFIG_UART_FIFO_DEPTH;
    uint32_t irq_sts = uart_porting_lock(bus);
    uart_rx_state_t *rx_state = &g_uart_rx_state_array[bus];
    rx_state->rx_callback = NULL;
    hal_uart_ctrl(bus, UART_CTRL_EN_RX_INT, 0);
    hal_uart_ctrl(bus, UART_CTRL_EN_FRAME_ERR_INT, 0);
    hal_uart_ctrl(bus, UART_CTRL_EN_PARITY_ERR_INT, 0);
    hal_uart_ctrl(bus, UART_CTRL_EN_OVERRUN_ERR_INT, 0);
    hal_uart_ctrl(bus, UART_CTRL_EN_IDLE_INT, 0);
    /* Flush the data on the RX FIFO */
    while (fifo_depth > 0) {
        hal_uart_ctrl(bus, UART_CTRL_CHECK_RX_FIFO_EMPTY, (uintptr_t)&rx_fifo_empty);
        if (rx_fifo_empty) {
            break;
        }
        hal_uart_read(bus, &uart_rx_isr_data, 1);
        fifo_depth--;
        unused(uart_rx_isr_data);
    }
    uart_porting_unlock(bus, irq_sts);
#if defined(CONFIG_UART_SUPPORT_LPM)
    memset_s(&g_uart_condition[bus], sizeof(uart_rx_condition_t), 0, sizeof(uart_rx_condition_t));
    memset_s(&g_uart_size[bus], sizeof(uint32_t), 0, sizeof(uint32_t));
    memset_s(&g_uart_callback[bus], sizeof(uart_rx_callback_t), 0, sizeof(uart_rx_callback_t));
#endif  /* CONFIG_UART_SUPPORT_LPM */
#else
    unused(bus);
#endif
}

#if defined(CONFIG_UART_SUPPORT_RECV_RAW_DATA)
errcode_t uapi_uart_recv_raw_data_end_transfer(uart_bus_t uart_bus)
{
    if (uart_bus >= UART_BUS_MAX_NUM) {
        return ERRCODE_INVALID_PARAM;
    }

    (void)uapi_dma_end_transfer(g_rx_dma_channel);
    /* enable pm */
    uapi_pm_remove_sleep_veto(PM_UART_VETO_ID);
    uapi_uart_unregister_rx_callback(g_dma_uart_bus);
    g_dma_uart_bus = UART_BUS_MAX_NUM;
    g_rx_dma_channel = DMA_CHANNEL_NONE;
    return ERRCODE_SUCC;
}

static void uart_idle_rx_cb(const void *buffer, uint16_t length, bool error)
{
    (void)uapi_dma_end_transfer(g_rx_dma_channel);
    uint32_t len = CONFIG_DMA_WAIT_UART_IDLE_INT_LEN - uapi_dma_get_block_ts(g_rx_dma_channel);
    uint32_t combin_length = len + (uint32_t)length;
    (void)memcpy_s(g_uart_dma_receive_buff + len, sizeof(g_uart_dma_receive_buff) - len, buffer, length);

    bool is_continue = true;
    if (g_idle_recv_cb[g_dma_uart_bus] != NULL) {
        is_continue = g_idle_recv_cb[g_dma_uart_bus](g_uart_dma_receive_buff, combin_length, error);
    }

    if (is_continue) {
        dma_channel_t rx_dma_channel = (dma_channel_t)uapi_dma_get_lli_channel(HAL_DMA_BURST_TRANSACTION_LENGTH_16,
            uart_port_get_dma_trans_src_handshaking(g_dma_uart_bus));
        g_rx_dma_channel = rx_dma_channel;
        uapi_dma_configure_peripheral_transfer_lli(rx_dma_channel, &g_rx_dma_config, NULL);
        uapi_dma_enable_lli(rx_dma_channel, NULL, (uintptr_t)g_uart_dma_receive_buff);
    } else {
        /* enable pm */
        uapi_pm_remove_sleep_veto(PM_UART_VETO_ID);
        uapi_uart_unregister_rx_callback(g_dma_uart_bus);
        g_dma_uart_bus = UART_BUS_MAX_NUM;
        g_rx_dma_channel = DMA_CHANNEL_NONE;
    }

    return;
}

#define UART_DATA_FIFO_OFFSET_ADDR 0x4
static errcode_t uapi_uart_recv_raw_data_dma_config(uart_bus_t uart_bus)
{
    errcode_t ret = ERRCODE_FAIL;
    g_rx_dma_config.src = uart_porting_base_addr_get(uart_bus) + UART_DATA_FIFO_OFFSET_ADDR;
    g_rx_dma_config.trans_type = HAL_DMA_TRANS_PERIPHERAL_TO_MEMORY_DMA;
    g_rx_dma_config.trans_dir = HAL_DMA_TRANSFER_DIR_PERIPHERAL_TO_MEM;
    g_rx_dma_config.src_increment = HAL_DMA_ADDRESS_INC_NO_CHANGE;
    g_rx_dma_config.dest_increment = HAL_DMA_ADDRESS_INC_INCREMENT;
    g_rx_dma_config.src_width = HAL_DMA_TRANSFER_WIDTH_8;
    g_rx_dma_config.dest_width = HAL_DMA_TRANSFER_WIDTH_8;
    g_rx_dma_config.priority = HAL_DMA_CH_PRIORITY_0;
    g_rx_dma_config.burst_length = HAL_DMA_BURST_TRANSACTION_LENGTH_16;
    g_rx_dma_config.protection = HAL_DMA_PROTECTION_CONTROL_NONE;
    g_rx_dma_config.src_handshaking = uart_port_get_dma_trans_src_handshaking(uart_bus);
    g_rx_dma_config.dest_handshaking = 0;
    g_rx_dma_config.dest = (uint32_t)(uintptr_t)g_uart_dma_receive_buff;
    g_rx_dma_config.transfer_num = CONFIG_DMA_WAIT_UART_IDLE_INT_LEN;
    dma_channel_t rx_dma_channel = (dma_channel_t)uapi_dma_get_lli_channel(HAL_DMA_BURST_TRANSACTION_LENGTH_16,
        uart_port_get_dma_trans_src_handshaking(uart_bus));
    g_rx_dma_channel = rx_dma_channel;
    ret = uapi_dma_configure_peripheral_transfer_lli(rx_dma_channel, &g_rx_dma_config, NULL);
    if (ret != ERRCODE_SUCC) {
        return ret;
    }
    ret = uapi_dma_enable_lli(rx_dma_channel, NULL, (uintptr_t)g_uart_dma_receive_buff);
    if (ret != ERRCODE_SUCC) {
        return ret;
    }
    return uapi_uart_register_rx_callback(uart_bus, UART_RX_CONDITION_MASK_IDLE,
                                          CONFIG_UART_IDLE_PAYLOAD_LEN, uart_idle_rx_cb);
}

errcode_t uapi_uart_dma_recv_raw_data(uart_bus_t uart_bus, uart_idle_int_receive_cb_t callback)
{
    errcode_t ret = ERRCODE_FAIL;

    uart_attr_t attr = {
        .baud_rate = CONFIG_UART_LLI_BAUDRATE,
        .data_bits = UART_DATA_BIT_8,
        .stop_bits = UART_STOP_BIT_1,
        .parity = UART_PARITY_NONE,
#if defined(CONFIG_UART_SUPPORT_FLOW_CTRL)
        .flow_ctrl = UART_FLOW_CTRL_RTS_CTS
#endif
    };

    uart_extra_attr_t extra_attr = {
        .tx_dma_enable = true,
        .tx_int_threshold = UART_FIFO_INT_TX_LEVEL_EQ_0_CHARACTER,
        .rx_dma_enable = true,
        .rx_int_threshold = CONFIG_UART_FIFO_INT_RX_LEVEL
    };

    uart_pin_config_t pins = { 0 };
    uapi_uart_deinit(uart_bus);
    ret = uapi_uart_init(uart_bus, &pins, &attr, &extra_attr, &g_app_uart_buffer_config);
    if (ret != ERRCODE_SUCC) {
        return ret;
    }

    /* disable pm */
    uapi_pm_add_sleep_veto(PM_UART_VETO_ID);

    ret = uapi_uart_recv_raw_data_dma_config(uart_bus);
    if (ret != ERRCODE_SUCC) {
        uapi_pm_remove_sleep_veto(PM_UART_VETO_ID);
        return ret;
    }

    if (callback != NULL) {
        g_idle_recv_cb[uart_bus] = callback;
    }
    g_dma_uart_bus = uart_bus;
    return ret;
}
#endif