

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride_1'
================================================================
* Date:           Sat Dec 22 04:11:17 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99265|  99265|  99265|  99265|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  99264|  99264|      1034|          -|          -|    96|    no    |
        | + Loop 1.1              |   1032|   1032|       258|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    256|    256|        64|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     60|     60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     18|     18|         6|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	12  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (16)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (18)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_1, %3 ]

ST_2: phi_mul (19)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %0 ], [ %next_mul, %3 ]

ST_2: phi_urem (20)  [1/1] 0.00ns
:2  %phi_urem = phi i7 [ 0, %0 ], [ %idx_urem, %3 ]

ST_2: next_mul (21)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 171

ST_2: co_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:4  %co_cast = zext i7 %co to i32

ST_2: co_cast_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:5  %co_cast_cast = zext i7 %co to i10

ST_2: tmp_8 (24)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:6  %tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
:7  %p_shl2_cast = zext i9 %tmp_8 to i10

ST_2: tmp_14 (26)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1177
:8  %tmp_14 = sub i10 %p_shl2_cast, %co_cast_cast

ST_2: tmp_14_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
:9  %tmp_14_cast = sext i10 %tmp_14 to i11

ST_2: tmp_15 (28)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:10  %tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:11  %p_shl_cast = zext i10 %tmp_15 to i11

ST_2: tmp_16 (30)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:12  %tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
:13  %p_shl1_cast = zext i8 %tmp_16 to i11

ST_2: tmp_17 (32)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1181
:14  %tmp_17 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_17_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
:15  %tmp_17_cast = sext i11 %tmp_17 to i12

ST_2: exitcond1 (34)  [1/1] 2.91ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:16  %exitcond1 = icmp eq i7 %co, -32

ST_2: empty (35)  [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (36)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:18  %co_1 = add i7 %co, 1

ST_2: StgValue_34 (37)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:19  br i1 %exitcond1, label %4, label %.preheader47.preheader

ST_2: arrayNo_cast (39)  [1/1] 0.00ns
.preheader47.preheader:0  %arrayNo_cast = zext i7 %phi_urem to i32

ST_2: tmp_18 (40)  [1/1] 0.00ns
.preheader47.preheader:1  %tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %phi_mul, i32 11, i32 14)

ST_2: tmp_19 (41)  [1/1] 0.00ns
.preheader47.preheader:2  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_18, i3 0)

ST_2: p_shl3_cast (42)  [1/1] 0.00ns
.preheader47.preheader:3  %p_shl3_cast = zext i7 %tmp_19 to i11

ST_2: tmp_20 (43)  [1/1] 0.00ns
.preheader47.preheader:4  %tmp_20 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_18, i1 false)

ST_2: p_shl4_cast (44)  [1/1] 0.00ns
.preheader47.preheader:5  %p_shl4_cast = zext i5 %tmp_20 to i11

ST_2: tmp_21 (45)  [1/1] 2.32ns
.preheader47.preheader:6  %tmp_21 = add i11 %p_shl3_cast, %p_shl4_cast

ST_2: bias_V_addr (46)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
.preheader47.preheader:7  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_43 (47)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1172
.preheader47.preheader:8  br label %.preheader47

ST_2: StgValue_44 (208)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1211
:0  ret void


 <State 3>: 7.30ns
ST_3: h (49)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_1, %2 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:1  %h_cast9_cast = zext i3 %h to i12

ST_3: tmp_22 (51)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:2  %tmp_22 = add i12 %h_cast9_cast, %tmp_17_cast

ST_3: tmp_23 (52)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:3  %tmp_23 = trunc i12 %tmp_22 to i10

ST_3: p_shl5_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_23, i3 0)

ST_3: p_shl6_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_22, i1 false)

ST_3: tmp_24 (55)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:6  %tmp_24 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond2 (56)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1172
.preheader47:7  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_35 (57)  [1/1] 0.00ns
.preheader47:8  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_54 (58)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1172
.preheader47:9  br i1 %exitcond2, label %3, label %.preheader46.preheader

ST_3: tmp (60)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader46.preheader:0  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: StgValue_56 (61)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1173
.preheader46.preheader:1  br label %.preheader46

ST_3: next_urem (203)  [1/1] 2.32ns
:0  %next_urem = add i7 %phi_urem, 1

ST_3: tmp_25 (204)  [1/1] 2.91ns
:1  %tmp_25 = icmp ult i7 %next_urem, 12

ST_3: idx_urem (205)  [1/1] 2.07ns
:2  %idx_urem = select i1 %tmp_25, i7 %next_urem, i7 0

ST_3: StgValue_60 (206)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:3  br label %1


 <State 4>: 2.34ns
ST_4: w (63)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_1, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader46:1  %w_cast8_cast = zext i3 %w to i13

ST_4: tmp_26 (65)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader46:2  %tmp_26 = add i13 %tmp_24, %w_cast8_cast

ST_4: tmp_27_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader46:3  %tmp_27_cast = zext i13 %tmp_26 to i32

ST_4: output_V_addr (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader46:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_27_cast

ST_4: exitcond3 (68)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1173
.preheader46:5  %exitcond3 = icmp eq i3 %w, -3

ST_4: empty_36 (69)  [1/1] 0.00ns
.preheader46:6  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_68 (70)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1173
.preheader46:7  br i1 %exitcond3, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_2 (72)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_70 (73)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1175
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_1 (200)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1172
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_72 (201)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1172
:1  br label %.preheader47


 <State 5>: 6.99ns
ST_5: p_Val2_s (75)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_4, %.loopexit.loopexit ]

ST_5: m (76)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_1, %.loopexit.loopexit ]

ST_5: m_cast7_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.loopexit:2  %m_cast7_cast = zext i2 %m to i11

ST_5: tmp_27 (78)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.loopexit:3  %tmp_27 = add i11 %m_cast7_cast, %tmp_14_cast

ST_5: tmp_28 (79)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_29)
.loopexit:4  %tmp_28 = shl i11 %tmp_27, 2

ST_5: tmp_29 (80)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
.loopexit:5  %tmp_29 = sub i11 %tmp_28, %tmp_27

ST_5: exitcond4 (81)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1175
.loopexit:6  %exitcond4 = icmp eq i2 %m, -1

ST_5: empty_37 (82)  [1/1] 0.00ns
.loopexit:7  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (83)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:1175
.loopexit:8  %m_1 = add i2 1, %m

ST_5: StgValue_82 (84)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1175
.loopexit:9  br i1 %exitcond4, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (86)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_s)
.preheader.preheader:0  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_s)
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_s (88)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
.preheader.preheader:2  %tmp_s = add i4 %tmp2_cast, %tmp

ST_5: tmp_cast_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader.preheader:3  %tmp_cast_cast = zext i4 %tmp_s to i11

ST_5: tmp_30 (90)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader.preheader:4  %tmp_30 = add i11 %tmp_cast_cast, %tmp_21

ST_5: tmp_33 (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_31)
.preheader.preheader:5  %tmp_33 = shl i11 %tmp_30, 3

ST_5: tmp_37 (92)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_31)
.preheader.preheader:6  %tmp_37 = shl i11 %tmp_30, 1

ST_5: tmp_31 (93)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
.preheader.preheader:7  %tmp_31 = add i11 %tmp_33, %tmp_37

ST_5: StgValue_91 (94)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1176
.preheader.preheader:8  br label %.preheader

ST_5: p_Val2_1 (182)  [2/2] 2.30ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:1  %p_Val2_1 = load i8* %bias_V_addr, align 1

ST_5: w_1 (197)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1173
_ifconv1:16  %w_1 = add i3 %w, 1


 <State 6>: 7.93ns
ST_6: p_Val2_4 (96)  [1/1] 0.00ns
.preheader:0  %p_Val2_4 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (97)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_1, %_ifconv ]

ST_6: n_cast6_cast (98)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader:2  %n_cast6_cast = zext i2 %n to i11

ST_6: tmp_32 (99)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader:3  %tmp_32 = add i11 %tmp_29, %n_cast6_cast

ST_6: tmp_35_cast (100)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader:4  %tmp_35_cast = zext i11 %tmp_32 to i32

ST_6: weight_V_addr (101)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_35_cast

ST_6: exitcond (102)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1176
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_38 (103)  [1/1] 0.00ns
.preheader:7  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (104)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:1176
.preheader:8  %n_1 = add i2 %n, 1

ST_6: StgValue_103 (105)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1176
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp3 (107)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_6)
_ifconv:0  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (108)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_6)
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i4

ST_6: tmp_6 (109)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:2  %tmp_6 = add i4 %tmp3_cast, %tmp_2

ST_6: tmp_6_cast_cast (110)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:3  %tmp_6_cast_cast = zext i4 %tmp_6 to i11

ST_6: tmp_34 (111)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:4  %tmp_34 = add i11 %tmp_6_cast_cast, %tmp_31

ST_6: tmp_36_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:5  %tmp_36_cast = zext i11 %tmp_34 to i32

ST_6: ShuffleConvs_2_Downs (113)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:6  %ShuffleConvs_2_Downs = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_13 (114)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:7  %ShuffleConvs_2_Downs_13 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_14 (115)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:8  %ShuffleConvs_2_Downs_14 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_15 (116)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:9  %ShuffleConvs_2_Downs_15 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_16 (117)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:10  %ShuffleConvs_2_Downs_16 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_17 (118)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:11  %ShuffleConvs_2_Downs_17 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_18 (119)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:12  %ShuffleConvs_2_Downs_18 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_19 (120)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:13  %ShuffleConvs_2_Downs_19 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_20 (121)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:14  %ShuffleConvs_2_Downs_20 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_21 (122)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:15  %ShuffleConvs_2_Downs_21 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_22 (123)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:16  %ShuffleConvs_2_Downs_22 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_23 (124)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:17  %ShuffleConvs_2_Downs_23 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_36_cast

ST_6: weight_V_load (125)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: ShuffleConvs_2_Downs_24 (127)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:20  %ShuffleConvs_2_Downs_24 = load i8* %ShuffleConvs_2_Downs_19, align 1

ST_6: ShuffleConvs_2_Downs_25 (128)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:21  %ShuffleConvs_2_Downs_25 = load i8* %ShuffleConvs_2_Downs_23, align 1

ST_6: ShuffleConvs_2_Downs_26 (129)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:22  %ShuffleConvs_2_Downs_26 = load i8* %ShuffleConvs_2_Downs_16, align 1

ST_6: ShuffleConvs_2_Downs_27 (130)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:23  %ShuffleConvs_2_Downs_27 = load i8* %ShuffleConvs_2_Downs_18, align 1

ST_6: ShuffleConvs_2_Downs_28 (131)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:24  %ShuffleConvs_2_Downs_28 = load i8* %ShuffleConvs_2_Downs_22, align 1

ST_6: ShuffleConvs_2_Downs_29 (132)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:25  %ShuffleConvs_2_Downs_29 = load i8* %ShuffleConvs_2_Downs, align 1

ST_6: ShuffleConvs_2_Downs_30 (133)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:26  %ShuffleConvs_2_Downs_30 = load i8* %ShuffleConvs_2_Downs_14, align 1

ST_6: ShuffleConvs_2_Downs_31 (134)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:27  %ShuffleConvs_2_Downs_31 = load i8* %ShuffleConvs_2_Downs_13, align 1

ST_6: ShuffleConvs_2_Downs_32 (135)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:28  %ShuffleConvs_2_Downs_32 = load i8* %ShuffleConvs_2_Downs_17, align 1

ST_6: ShuffleConvs_2_Downs_33 (136)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:29  %ShuffleConvs_2_Downs_33 = load i8* %ShuffleConvs_2_Downs_20, align 1

ST_6: ShuffleConvs_2_Downs_34 (137)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:30  %ShuffleConvs_2_Downs_34 = load i8* %ShuffleConvs_2_Downs_15, align 1

ST_6: ShuffleConvs_2_Downs_35 (138)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:31  %ShuffleConvs_2_Downs_35 = load i8* %ShuffleConvs_2_Downs_21, align 1

ST_6: StgValue_135 (179)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 6.04ns
ST_7: weight_V_load (125)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: ShuffleConvs_2_Downs_24 (127)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:20  %ShuffleConvs_2_Downs_24 = load i8* %ShuffleConvs_2_Downs_19, align 1

ST_7: ShuffleConvs_2_Downs_25 (128)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:21  %ShuffleConvs_2_Downs_25 = load i8* %ShuffleConvs_2_Downs_23, align 1

ST_7: ShuffleConvs_2_Downs_26 (129)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:22  %ShuffleConvs_2_Downs_26 = load i8* %ShuffleConvs_2_Downs_16, align 1

ST_7: ShuffleConvs_2_Downs_27 (130)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:23  %ShuffleConvs_2_Downs_27 = load i8* %ShuffleConvs_2_Downs_18, align 1

ST_7: ShuffleConvs_2_Downs_28 (131)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:24  %ShuffleConvs_2_Downs_28 = load i8* %ShuffleConvs_2_Downs_22, align 1

ST_7: ShuffleConvs_2_Downs_29 (132)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:25  %ShuffleConvs_2_Downs_29 = load i8* %ShuffleConvs_2_Downs, align 1

ST_7: ShuffleConvs_2_Downs_30 (133)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:26  %ShuffleConvs_2_Downs_30 = load i8* %ShuffleConvs_2_Downs_14, align 1

ST_7: ShuffleConvs_2_Downs_31 (134)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:27  %ShuffleConvs_2_Downs_31 = load i8* %ShuffleConvs_2_Downs_13, align 1

ST_7: ShuffleConvs_2_Downs_32 (135)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:28  %ShuffleConvs_2_Downs_32 = load i8* %ShuffleConvs_2_Downs_17, align 1

ST_7: ShuffleConvs_2_Downs_33 (136)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:29  %ShuffleConvs_2_Downs_33 = load i8* %ShuffleConvs_2_Downs_20, align 1

ST_7: ShuffleConvs_2_Downs_34 (137)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:30  %ShuffleConvs_2_Downs_34 = load i8* %ShuffleConvs_2_Downs_15, align 1

ST_7: ShuffleConvs_2_Downs_35 (138)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:31  %ShuffleConvs_2_Downs_35 = load i8* %ShuffleConvs_2_Downs_21, align 1

ST_7: tmp_1 (139)  [1/1] 2.78ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:32  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.12i8.i32(i8 %ShuffleConvs_2_Downs_24, i8 %ShuffleConvs_2_Downs_25, i8 %ShuffleConvs_2_Downs_26, i8 %ShuffleConvs_2_Downs_27, i8 %ShuffleConvs_2_Downs_28, i8 %ShuffleConvs_2_Downs_29, i8 %ShuffleConvs_2_Downs_30, i8 %ShuffleConvs_2_Downs_31, i8 %ShuffleConvs_2_Downs_32, i8 %ShuffleConvs_2_Downs_33, i8 %ShuffleConvs_2_Downs_34, i8 %ShuffleConvs_2_Downs_35, i32 %arrayNo_cast)


 <State 8>: 6.43ns
ST_8: OP1_V (126)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (140)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:33  %OP2_V = sext i8 %tmp_1 to i16

ST_8: p_Val2_5 (141)  [1/1] 6.43ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:34  %p_Val2_5 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_39 (147)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:40  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_7 (142)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:35  %tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_4, i6 0)

ST_9: tmp_11_cast (143)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:36  %tmp_11_cast = sext i14 %tmp_7 to i16

ST_9: p_Val2_6 (144)  [1/1] 2.39ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:37  %p_Val2_6 = add i16 %tmp_11_cast, %p_Val2_5

ST_9: signbit (145)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:38  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)

ST_9: p_Val2_7 (146)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:39  %p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 6, i32 13)

ST_9: tmp_9 (148)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:41  %tmp_9 = zext i1 %tmp_39 to i8

ST_9: tmp_40 (149)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node carry)
_ifconv:42  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 13)

ST_9: p_Val2_8 (150)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:43  %p_Val2_8 = add i8 %p_Val2_7, %tmp_9

ST_9: newsignbit (151)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:44  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)

ST_9: tmp_10 (152)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node carry)
_ifconv:45  %tmp_10 = xor i1 %newsignbit, true

ST_9: carry (153)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:46  %carry = and i1 %tmp_40, %tmp_10

ST_9: tmp_12 (155)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:48  %tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_6, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_42 (154)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:47  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 14)

ST_10: Range1_all_ones (156)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:49  %Range1_all_ones = icmp eq i2 %tmp_12, -1

ST_10: Range1_all_zeros (157)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:50  %Range1_all_zeros = icmp eq i2 %tmp_12, 0

ST_10: deleted_zeros (158)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:51  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_11 (159)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:52  %tmp_11 = xor i1 %tmp_42, true

ST_10: p_41_i_i (160)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:53  %p_41_i_i = and i1 %signbit, %tmp_11

ST_10: deleted_ones (161)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:54  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (162)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:55  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (163)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:56  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i1 (164)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:57  %brmerge_i_i1 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_13 (165)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:58  %tmp_13 = xor i1 %signbit, true

ST_10: overflow (166)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:59  %overflow = and i1 %brmerge_i_i1, %tmp_13

ST_10: brmerge40_demorgan_i (167)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:60  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (168)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node underflow)
_ifconv:61  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (169)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node underflow)
_ifconv:62  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (170)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:63  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (171)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:64  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (172)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node sum_V)
_ifconv:65  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_13

ST_11: underflow_not (173)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node sum_V)
_ifconv:66  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_8_mux (174)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:67  %p_Val2_8_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_8

ST_11: p_Val2_8_39 (175)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node sum_V)
_ifconv:68  %p_Val2_8_39 = select i1 %underflow, i8 -128, i8 %p_Val2_8

ST_11: sum_V (176)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:69  %sum_V = select i1 %underflow_not, i8 %p_Val2_8_mux, i8 %p_Val2_8_39

ST_11: StgValue_188 (177)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1176
_ifconv:70  br label %.preheader


 <State 12>: 4.62ns
ST_12: tmp_3 (181)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:0  %tmp_3 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_1 (182)  [1/2] 2.30ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:1  %p_Val2_1 = load i8* %bias_V_addr, align 1

ST_12: tmp_4 (183)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:2  %tmp_4 = sext i8 %p_Val2_1 to i9

ST_12: p_Val2_2 (184)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:3  %p_Val2_2 = add i9 %tmp_4, %tmp_3

ST_12: isneg (185)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_2, i32 8)

ST_12: result_V (186)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:5  %result_V = add i8 %p_Val2_1, %p_Val2_s

ST_12: newsignbit_1 (187)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:6  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_5 (188)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_5 = xor i1 %newsignbit_1, true

ST_13: underflow_1 (189)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_1 = and i1 %isneg, %tmp_5

ST_13: brmerge_i_i (190)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_1

ST_13: isneg_not (191)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (192)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_1, %isneg_not

ST_13: result_V_mux (193)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (194)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_1, i8 -128, i8 %result_V

ST_13: result_1 (195)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: StgValue_204 (196)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1181
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_205 (198)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1173
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_final_solution/components.cpp:1171) [18]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_final_solution/components.cpp:1171) [18]  (0 ns)
	'icmp' operation ('exitcond1', acceleartor_hls_final_solution/components.cpp:1171) [34]  (2.91 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'add' operation ('next_urem') [203]  (2.32 ns)
	'icmp' operation ('tmp_25') [204]  (2.91 ns)
	'select' operation ('idx_urem') [205]  (2.07 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_final_solution/components.cpp:1173) [63]  (0 ns)
	'add' operation ('tmp_26', acceleartor_hls_final_solution/components.cpp:1181) [65]  (2.34 ns)
	'getelementptr' operation ('output_V_addr', acceleartor_hls_final_solution/components.cpp:1181) [67]  (0 ns)

 <State 5>: 6.99ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_final_solution/components.cpp:1175) [76]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_final_solution/components.cpp:1177) [86]  (0 ns)
	'add' operation ('tmp_s', acceleartor_hls_final_solution/components.cpp:1177) [88]  (2.35 ns)
	'add' operation ('tmp_30', acceleartor_hls_final_solution/components.cpp:1177) [90]  (2.32 ns)
	'shl' operation ('tmp_37', acceleartor_hls_final_solution/components.cpp:1177) [92]  (0 ns)
	'add' operation ('tmp_31', acceleartor_hls_final_solution/components.cpp:1177) [93]  (2.33 ns)

 <State 6>: 7.93ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_final_solution/components.cpp:1176) [97]  (0 ns)
	'xor' operation ('tmp3', acceleartor_hls_final_solution/components.cpp:1177) [107]  (0 ns)
	'add' operation ('tmp_6', acceleartor_hls_final_solution/components.cpp:1177) [109]  (2.35 ns)
	'add' operation ('tmp_34', acceleartor_hls_final_solution/components.cpp:1177) [111]  (2.33 ns)
	'getelementptr' operation ('ShuffleConvs_2_Downs', acceleartor_hls_final_solution/components.cpp:1177) [113]  (0 ns)
	'load' operation ('ShuffleConvs_2_Downs_29', acceleartor_hls_final_solution/components.cpp:1177) on array 'ShuffleConvs_2_Downs_4' [132]  (3.25 ns)

 <State 7>: 6.04ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_2_Downs_24', acceleartor_hls_final_solution/components.cpp:1177) on array 'ShuffleConvs_2_Downs_11' [127]  (3.25 ns)
	'mux' operation ('tmp_1', acceleartor_hls_final_solution/components.cpp:1177) [139]  (2.78 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_final_solution/components.cpp:1177) [141]  (6.43 ns)

 <State 9>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_final_solution/components.cpp:1177) [144]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_final_solution/components.cpp:1177) [150]  (2.32 ns)
	'xor' operation ('tmp_10', acceleartor_hls_final_solution/components.cpp:1177) [152]  (0 ns)
	'and' operation ('carry', acceleartor_hls_final_solution/components.cpp:1177) [153]  (2.07 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_final_solution/components.cpp:1177) [156]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_final_solution/components.cpp:1177) [162]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_final_solution/components.cpp:1177) [168]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_final_solution/components.cpp:1177) [169]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_final_solution/components.cpp:1177) [170]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_final_solution/components.cpp:1177) [171]  (2.07 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_8_mux', acceleartor_hls_final_solution/components.cpp:1177) [174]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_final_solution/components.cpp:1177) [176]  (2.07 ns)

 <State 12>: 4.62ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_final_solution/components.cpp:1180) on array 'bias_V' [182]  (2.3 ns)
	'add' operation ('__Val2__', acceleartor_hls_final_solution/components.cpp:1180) [184]  (2.32 ns)

 <State 13>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_5', acceleartor_hls_final_solution/components.cpp:1180) [188]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_final_solution/components.cpp:1180) [189]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_final_solution/components.cpp:1180) [194]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_final_solution/components.cpp:1180) [195]  (2.07 ns)
	'store' operation (acceleartor_hls_final_solution/components.cpp:1181) of variable 'result_1', acceleartor_hls_final_solution/components.cpp:1180 on array 'output_V' [196]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
