

================================================================
== Vivado HLS Report for 'bmm_top'
================================================================
* Date:           Tue May  6 19:33:16 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        bmm_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |    7|  3758096384|    8|  3758096385|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+
        |          |      Latency     | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |     max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |    0|  3221225466|         6|          -|          -| 0 ~ 536870911 |    no    |
        |- Loop 2  |    0|   536870911|         1|          -|          -| 0 ~ 536870911 |    no    |
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond1)
	13  / (exitcond1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	7  / true
13 --> 
	13  / (!exitcond)
* FSM state operations: 

 <State 1>: 6.08ns
ST_1: blockSize_read [1/1] 0.00ns
:5  %blockSize_read = call i32 @_ssdm_op_Read.ap_hs.i32(i32 %blockSize)

ST_1: tmp_7 [1/1] 0.00ns
:15  %tmp_7 = shl i32 %blockSize_read, 3

ST_1: tmp_10 [1/1] 0.00ns
:16  %tmp_10 = shl i32 %blockSize_read, 1

ST_1: tmp [1/1] 2.44ns
:17  %tmp = add i32 %tmp_7, %tmp_10

ST_1: tmp_11 [1/1] 0.00ns
:21  %tmp_11 = shl i32 %blockSize_read, 4

ST_1: tmp_12 [1/1] 0.00ns
:22  %tmp_12 = shl i32 %blockSize_read, 2

ST_1: tmp_2 [1/1] 2.44ns
:23  %tmp_2 = add i32 %tmp_11, %tmp_12

ST_1: tmp_13 [1/1] 0.00ns
:27  %tmp_13 = shl i32 %blockSize_read, 5

ST_1: tmp_4 [1/1] 2.44ns
:28  %tmp_4 = sub i32 %tmp_13, %tmp_10

ST_1: tmp_6 [6/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 2>: 8.75ns
ST_2: tmp_1 [1/1] 0.00ns
:18  %tmp_1 = sext i32 %tmp to i256

ST_2: b1_req [1/1] 8.75ns
:19  %b1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b1, i32 1)

ST_2: stg_26 [1/1] 8.75ns
:20  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b1, i256 %tmp_1)

ST_2: tmp_3 [1/1] 0.00ns
:24  %tmp_3 = sext i32 %tmp_2 to i256

ST_2: b2_req [1/1] 8.75ns
:25  %b2_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b2, i32 1)

ST_2: stg_29 [1/1] 8.75ns
:26  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b2, i256 %tmp_3)

ST_2: tmp_5 [1/1] 0.00ns
:29  %tmp_5 = sext i32 %tmp_4 to i256

ST_2: b3_req [1/1] 8.75ns
:30  %b3_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b3, i32 1)

ST_2: stg_32 [1/1] 8.75ns
:31  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b3, i256 %tmp_5)

ST_2: tmp_6 [5/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 3>: 6.08ns
ST_3: tmp_6 [4/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 4>: 6.08ns
ST_4: tmp_6 [3/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 5>: 6.08ns
ST_5: tmp_6 [2/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 6>: 6.08ns
ST_6: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i256* %b1), !map !7

ST_6: stg_38 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i256* %b2), !map !13

ST_6: stg_39 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i256* %b3), !map !17

ST_6: stg_40 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %blockSize) nounwind, !map !21

ST_6: stg_41 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_6: stg_42 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBus(i256* %b1, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_43 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i256* %b1, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_44 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBus(i256* %b2, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_45 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i256* %b2, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_46 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBus(i256* %b3, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_47 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i256* %b3, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_48 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [20 x i8]* @p_str4) nounwind

ST_6: stg_49 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i32 %blockSize, [6 x i8]* @p_str5, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_50 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 %blockSize, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [20 x i8]* @p_str4) nounwind

ST_6: tmp_6 [1/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read

ST_6: tmp_s [1/1] 0.00ns
:33  %tmp_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_6, i32 3, i32 31)

ST_6: stg_53 [1/1] 1.54ns
:34  br label %1


 <State 7>: 8.75ns
ST_7: i [1/1] 0.00ns
:0  %i = phi i29 [ 0, %0 ], [ %i_1, %branch896 ]

ST_7: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 536870911, i64 0)

ST_7: exitcond1 [1/1] 2.47ns
:2  %exitcond1 = icmp eq i29 %i, %tmp_s

ST_7: i_1 [1/1] 2.44ns
:3  %i_1 = add i29 %i, 1

ST_7: stg_58 [1/1] 1.54ns
:4  br i1 %exitcond1, label %.preheader1, label %branch896

ST_7: tmp_8 [1/1] 0.00ns
branch896:0  %tmp_8 = zext i29 %i to i64

ST_7: b1_addr [1/1] 0.00ns
branch896:1  %b1_addr = getelementptr i256* %b1, i64 %tmp_8

ST_7: curElemA_req [5/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_7: b2_addr [1/1] 0.00ns
branch896:4  %b2_addr = getelementptr i256* %b2, i64 %tmp_8

ST_7: curElemB_req [5/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_7: b3_addr [1/1] 0.00ns
branch896:7  %b3_addr = getelementptr i256* %b3, i64 %tmp_8

ST_7: curElemC_req [5/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 8>: 8.75ns
ST_8: curElemA_req [4/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_8: curElemB_req [4/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_8: curElemC_req [4/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 9>: 8.75ns
ST_9: curElemA_req [3/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_9: curElemB_req [3/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_9: curElemC_req [3/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 10>: 8.75ns
ST_10: curElemA_req [2/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_10: curElemB_req [2/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_10: curElemC_req [2/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 11>: 8.75ns
ST_11: curElemA_req [1/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_11: curElemB_req [1/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_11: curElemC_req [1/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 12>: 8.75ns
ST_12: curElemA [1/1] 8.75ns
branch896:3  %curElemA = call i256 @_ssdm_op_Read.ap_bus.volatile.i256P(i256* %b1_addr)

ST_12: curElemB [1/1] 8.75ns
branch896:6  %curElemB = call i256 @_ssdm_op_Read.ap_bus.volatile.i256P(i256* %b2_addr)

ST_12: curElemC [1/1] 8.75ns
branch896:9  %curElemC = call i256 @_ssdm_op_Read.ap_bus.volatile.i256P(i256* %b3_addr)

ST_12: stg_81 [1/1] 0.00ns
branch896:10  br label %1


 <State 13>: 8.75ns
ST_13: i5 [1/1] 0.00ns
.preheader1:0  %i5 = phi i29 [ %i_2, %.preheader ], [ 0, %1 ]

ST_13: empty_4 [1/1] 0.00ns
.preheader1:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 536870911, i64 0)

ST_13: exitcond [1/1] 2.47ns
.preheader1:2  %exitcond = icmp eq i29 %i5, %tmp_s

ST_13: i_2 [1/1] 2.44ns
.preheader1:3  %i_2 = add i29 %i5, 1

ST_13: stg_86 [1/1] 0.00ns
.preheader1:4  br i1 %exitcond, label %2, label %.preheader

ST_13: tmp_9 [1/1] 0.00ns
.preheader:0  %tmp_9 = zext i29 %i5 to i64

ST_13: b1_addr_1 [1/1] 0.00ns
.preheader:1  %b1_addr_1 = getelementptr i256* %b1, i64 %tmp_9

ST_13: b1_addr_1_req [1/1] 8.75ns
.preheader:2  %b1_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b1_addr_1, i32 1)

ST_13: stg_90 [1/1] 8.75ns
.preheader:3  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b1_addr_1, i256 0)

ST_13: b2_addr_1 [1/1] 0.00ns
.preheader:4  %b2_addr_1 = getelementptr i256* %b2, i64 %tmp_9

ST_13: b2_addr_1_req [1/1] 8.75ns
.preheader:5  %b2_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b2_addr_1, i32 1)

ST_13: stg_93 [1/1] 8.75ns
.preheader:6  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b2_addr_1, i256 0)

ST_13: b3_addr_1 [1/1] 0.00ns
.preheader:7  %b3_addr_1 = getelementptr i256* %b3, i64 %tmp_9

ST_13: b3_addr_1_req [1/1] 8.75ns
.preheader:8  %b3_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b3_addr_1, i32 1)

ST_13: stg_96 [1/1] 8.75ns
.preheader:9  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b3_addr_1, i256 0)

ST_13: stg_97 [1/1] 0.00ns
.preheader:10  br label %.preheader1

ST_13: stg_98 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x332f6c0; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ b2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x4cee930; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ b3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x4ce3990; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ blockSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4c63dd0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
blockSize_read (read             ) [ 00111110000000]
tmp_7          (shl              ) [ 00000000000000]
tmp_10         (shl              ) [ 00000000000000]
tmp            (add              ) [ 00100000000000]
tmp_11         (shl              ) [ 00000000000000]
tmp_12         (shl              ) [ 00000000000000]
tmp_2          (add              ) [ 00100000000000]
tmp_13         (shl              ) [ 00000000000000]
tmp_4          (sub              ) [ 00100000000000]
tmp_1          (sext             ) [ 00000000000000]
b1_req         (writereq         ) [ 00000000000000]
stg_26         (write            ) [ 00000000000000]
tmp_3          (sext             ) [ 00000000000000]
b2_req         (writereq         ) [ 00000000000000]
stg_29         (write            ) [ 00000000000000]
tmp_5          (sext             ) [ 00000000000000]
b3_req         (writereq         ) [ 00000000000000]
stg_32         (write            ) [ 00000000000000]
stg_37         (specbitsmap      ) [ 00000000000000]
stg_38         (specbitsmap      ) [ 00000000000000]
stg_39         (specbitsmap      ) [ 00000000000000]
stg_40         (specbitsmap      ) [ 00000000000000]
stg_41         (spectopmodule    ) [ 00000000000000]
stg_42         (specbus          ) [ 00000000000000]
stg_43         (specifcore       ) [ 00000000000000]
stg_44         (specbus          ) [ 00000000000000]
stg_45         (specifcore       ) [ 00000000000000]
stg_46         (specbus          ) [ 00000000000000]
stg_47         (specifcore       ) [ 00000000000000]
stg_48         (specifcore       ) [ 00000000000000]
stg_49         (specwire         ) [ 00000000000000]
stg_50         (specifcore       ) [ 00000000000000]
tmp_6          (mul              ) [ 00000000000000]
tmp_s          (partselect       ) [ 00000001111111]
stg_53         (br               ) [ 00000011111110]
i              (phi              ) [ 00000001000000]
empty          (speclooptripcount) [ 00000000000000]
exitcond1      (icmp             ) [ 00000001111110]
i_1            (add              ) [ 00000011111110]
stg_58         (br               ) [ 00000001111111]
tmp_8          (zext             ) [ 00000000000000]
b1_addr        (getelementptr    ) [ 00000000111110]
b2_addr        (getelementptr    ) [ 00000000111110]
b3_addr        (getelementptr    ) [ 00000000111110]
curElemA_req   (readreq          ) [ 00000000000000]
curElemB_req   (readreq          ) [ 00000000000000]
curElemC_req   (readreq          ) [ 00000000000000]
curElemA       (read             ) [ 00000000000000]
curElemB       (read             ) [ 00000000000000]
curElemC       (read             ) [ 00000000000000]
stg_81         (br               ) [ 00000011111110]
i5             (phi              ) [ 00000000000001]
empty_4        (speclooptripcount) [ 00000000000000]
exitcond       (icmp             ) [ 00000000000001]
i_2            (add              ) [ 00000001000001]
stg_86         (br               ) [ 00000000000000]
tmp_9          (zext             ) [ 00000000000000]
b1_addr_1      (getelementptr    ) [ 00000000000000]
b1_addr_1_req  (writereq         ) [ 00000000000000]
stg_90         (write            ) [ 00000000000000]
b2_addr_1      (getelementptr    ) [ 00000000000000]
b2_addr_1_req  (writereq         ) [ 00000000000000]
stg_93         (write            ) [ 00000000000000]
b3_addr_1      (getelementptr    ) [ 00000000000000]
b3_addr_1_req  (writereq         ) [ 00000000000000]
stg_96         (write            ) [ 00000000000000]
stg_97         (br               ) [ 00000001000001]
stg_98         (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="blockSize">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockSize"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i256P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i256P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="blockSize_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockSize_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="256" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="b1_req/2 stg_26/2 curElemA_req/7 b1_addr_1_req/13 stg_90/13 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="256" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="b2_req/2 stg_29/2 curElemB_req/7 b2_addr_1_req/13 stg_93/13 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="256" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="b3_req/2 stg_32/2 curElemC_req/7 b3_addr_1_req/13 stg_96/13 "/>
</bind>
</comp>

<comp id="106" class="1004" name="curElemA_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="256" slack="0"/>
<pin id="108" dir="0" index="1" bw="256" slack="5"/>
<pin id="109" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curElemA/12 "/>
</bind>
</comp>

<comp id="111" class="1004" name="curElemB_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="256" slack="0"/>
<pin id="113" dir="0" index="1" bw="256" slack="5"/>
<pin id="114" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curElemB/12 "/>
</bind>
</comp>

<comp id="116" class="1004" name="curElemC_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="0"/>
<pin id="118" dir="0" index="1" bw="256" slack="5"/>
<pin id="119" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curElemC/12 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="29" slack="1"/>
<pin id="126" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="29" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i5_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="29" slack="1"/>
<pin id="137" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i5_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="29" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_7_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_10_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_11_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_12_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_13_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="29" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="29" slack="0"/>
<pin id="225" dir="0" index="1" bw="29" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="29" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_8_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="29" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="b1_addr_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="256" slack="0"/>
<pin id="240" dir="0" index="1" bw="29" slack="0"/>
<pin id="241" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b1_addr/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="b2_addr_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="256" slack="0"/>
<pin id="247" dir="0" index="1" bw="29" slack="0"/>
<pin id="248" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b2_addr/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="b3_addr_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="256" slack="0"/>
<pin id="254" dir="0" index="1" bw="29" slack="0"/>
<pin id="255" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b3_addr/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="29" slack="0"/>
<pin id="261" dir="0" index="1" bw="29" slack="2"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="29" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="29" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="274" class="1004" name="b1_addr_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="256" slack="0"/>
<pin id="276" dir="0" index="1" bw="29" slack="0"/>
<pin id="277" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b1_addr_1/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="b2_addr_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="256" slack="0"/>
<pin id="283" dir="0" index="1" bw="29" slack="0"/>
<pin id="284" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b2_addr_1/13 "/>
</bind>
</comp>

<comp id="288" class="1004" name="b3_addr_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="256" slack="0"/>
<pin id="290" dir="0" index="1" bw="29" slack="0"/>
<pin id="291" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b3_addr_1/13 "/>
</bind>
</comp>

<comp id="295" class="1005" name="blockSize_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="blockSize_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_2_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_4_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_s_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="29" slack="1"/>
<pin id="318" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="29" slack="0"/>
<pin id="327" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="b1_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="256" slack="1"/>
<pin id="332" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="b2_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="256" slack="1"/>
<pin id="338" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="b2_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="b3_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="256" slack="1"/>
<pin id="344" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="b3_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="29" slack="0"/>
<pin id="353" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="110"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="70" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="70" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="147" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="70" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="70" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="165" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="70" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="153" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="70" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="70" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="195" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="227"><net_src comp="128" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="128" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="128" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="238" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="234" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="234" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="252" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="263"><net_src comp="139" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="139" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="139" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="274" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="285"><net_src comp="2" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="270" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="298"><net_src comp="70" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="304"><net_src comp="159" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="309"><net_src comp="177" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="314"><net_src comp="189" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="319"><net_src comp="213" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="328"><net_src comp="228" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="333"><net_src comp="238" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="339"><net_src comp="245" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="345"><net_src comp="252" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="354"><net_src comp="264" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b1 | {2 13 }
	Port: b2 | {2 13 }
	Port: b3 | {2 13 }
  - Chain level:
	State 1
	State 2
		stg_26 : 1
		stg_29 : 1
		stg_32 : 1
	State 3
	State 4
	State 5
	State 6
		tmp_s : 1
	State 7
		exitcond1 : 1
		i_1 : 1
		stg_58 : 2
		tmp_8 : 1
		b1_addr : 2
		curElemA_req : 3
		b2_addr : 2
		curElemB_req : 3
		b3_addr : 2
		curElemC_req : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		exitcond : 1
		i_2 : 1
		stg_86 : 2
		tmp_9 : 1
		b1_addr_1 : 2
		b1_addr_1_req : 3
		stg_90 : 3
		b2_addr_1 : 2
		b2_addr_1_req : 3
		stg_93 : 3
		b3_addr_1 : 2
		b3_addr_1_req : 3
		stg_96 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_159        |    0    |    0    |    32   |
|    add   |        tmp_2_fu_177       |    0    |    0    |    32   |
|          |         i_1_fu_228        |    0    |    0    |    29   |
|          |         i_2_fu_264        |    0    |    0    |    29   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      exitcond1_fu_223     |    0    |    0    |    36   |
|          |      exitcond_fu_259      |    0    |    0    |    36   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_195        |    4    |    45   |    21   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        tmp_4_fu_189       |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          | blockSize_read_read_fu_70 |    0    |    0    |    0    |
|   read   |    curElemA_read_fu_106   |    0    |    0    |    0    |
|          |    curElemB_read_fu_111   |    0    |    0    |    0    |
|          |    curElemC_read_fu_116   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      grp_write_fu_76      |    0    |    0    |    0    |
|   write  |      grp_write_fu_85      |    0    |    0    |    0    |
|          |      grp_write_fu_94      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_7_fu_147       |    0    |    0    |    0    |
|          |       tmp_10_fu_153       |    0    |    0    |    0    |
|    shl   |       tmp_11_fu_165       |    0    |    0    |    0    |
|          |       tmp_12_fu_171       |    0    |    0    |    0    |
|          |       tmp_13_fu_183       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_201       |    0    |    0    |    0    |
|   sext   |        tmp_3_fu_205       |    0    |    0    |    0    |
|          |        tmp_5_fu_209       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|        tmp_s_fu_213       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |        tmp_8_fu_234       |    0    |    0    |    0    |
|          |        tmp_9_fu_270       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |    45   |   247   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    b1_addr_reg_330   |   256  |
|    b2_addr_reg_336   |   256  |
|    b3_addr_reg_342   |   256  |
|blockSize_read_reg_295|   32   |
|      i5_reg_135      |   29   |
|      i_1_reg_325     |   29   |
|      i_2_reg_351     |   29   |
|       i_reg_124      |   29   |
|     tmp_2_reg_306    |   32   |
|     tmp_4_reg_311    |   32   |
|      tmp_reg_301     |   32   |
|     tmp_s_reg_316    |   29   |
+----------------------+--------+
|         Total        |  1041  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_76 |  p0  |   3  |   1  |    3   |
| grp_write_fu_76 |  p1  |   4  |  256 |  1024  ||   256   |
| grp_write_fu_76 |  p2  |   3  |  32  |   96   ||    32   |
| grp_write_fu_85 |  p0  |   3  |   1  |    3   |
| grp_write_fu_85 |  p1  |   4  |  256 |  1024  ||   256   |
| grp_write_fu_85 |  p2  |   3  |  32  |   96   ||    32   |
| grp_write_fu_94 |  p0  |   3  |   1  |    3   |
| grp_write_fu_94 |  p1  |   4  |  256 |  1024  ||   256   |
| grp_write_fu_94 |  p2  |   3  |  32  |   96   ||    32   |
|    grp_fu_195   |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_195   |  p1  |   2  |  32  |   64   ||    32   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  3497  || 18.4965 ||   928   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   45   |   247  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   928  |
|  Register |    -   |    -   |  1041  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   18   |  1086  |  1175  |
+-----------+--------+--------+--------+--------+
