
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.81

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    52    0.50    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.21    0.00    0.40 ^ data_out_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: data_valid (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.05    0.00    0.00    0.20 v data_valid (in)
                                         data_valid (net)
                  0.00    0.00    0.20 v data_out_valid$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    52    0.50    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.21    0.00    0.40 ^ data_out_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.20    0.50    0.50 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[0][7] (net)
                  0.20    0.00    0.50 ^ _325_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.45    0.94 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _149_ (net)
                  0.17    0.00    0.94 v _326_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.12    0.51    1.45 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _151_ (net)
                  0.12    0.00    1.45 ^ _337_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.08    0.40    0.54    1.99 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _176_ (net)
                  0.40    0.00    1.99 v _228_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.05    0.28    0.25    2.24 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _058_ (net)
                  0.28    0.00    2.24 ^ _255_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.04    0.17    0.12    2.36 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _084_ (net)
                  0.17    0.00    2.36 v _311_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    2.56 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _124_ (net)
                  0.07    0.00    2.56 v _312_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.18    2.74 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _125_ (net)
                  0.06    0.00    2.74 v _313_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.00    0.10    0.33    3.07 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _050_ (net)
                  0.10    0.00    3.07 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.07   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.81   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    52    0.50    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.21    0.00    0.40 ^ data_out_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.20    0.50    0.50 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[0][7] (net)
                  0.20    0.00    0.50 ^ _325_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.45    0.94 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _149_ (net)
                  0.17    0.00    0.94 v _326_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.12    0.51    1.45 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _151_ (net)
                  0.12    0.00    1.45 ^ _337_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.08    0.40    0.54    1.99 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _176_ (net)
                  0.40    0.00    1.99 v _228_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.05    0.28    0.25    2.24 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _058_ (net)
                  0.28    0.00    2.24 ^ _255_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.04    0.17    0.12    2.36 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _084_ (net)
                  0.17    0.00    2.36 v _311_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    2.56 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _124_ (net)
                  0.07    0.00    2.56 v _312_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.18    2.74 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _125_ (net)
                  0.06    0.00    2.74 v _313_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.00    0.10    0.33    3.07 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _050_ (net)
                  0.10    0.00    3.07 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.07   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.81   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.24e-03   6.41e-04   3.13e-08   9.89e-03  29.3%
Combinational          1.59e-02   8.00e-03   3.95e-08   2.39e-02  70.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.51e-02   8.64e-03   7.08e-08   3.38e-02 100.0%
                          74.4%      25.6%       0.0%
