# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../minisys.srcs/sources_1/imports/CPU/control32.v" \
"../../../../minisys.srcs/sources_1/imports/CPU/dmemory32.v" \
"../../../../minisys.srcs/sources_1/imports/CPU/executs32.v" \
"../../../../minisys.srcs/sources_1/imports/CPU/idecode32.v" \
"../../../../minisys.srcs/sources_1/imports/CPU/ifetc32.v" \
"../../../../minisys.srcs/sources_1/imports/CPU/minisys.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
