<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_flipflop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="d_flipflop.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="d_flipflop.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lfsr.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lfsr.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lfsr.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lfsr.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lfsr.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lfsr.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lfsr.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lfsr.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lfsr_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lfsr_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lfsr_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lfsr_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lfsr_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lfsr_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lfsr_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_2to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_2to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2to1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_2to1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mux_2to1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2to1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1584015143" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1584015143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584017593" xil_pn:in_ck="-5709087215916918090" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1584017593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../陳添福/homework/lab0_part1_src/d_flipflop.v"/>
      <outfile xil_pn:name="../../陳添福/homework/lab0_part1_src/lfsr.v"/>
      <outfile xil_pn:name="../../陳添福/homework/lab0_part1_src/mux_and_tb_for_reference/mux_2to1.v"/>
      <outfile xil_pn:name="lfsr_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1584017416" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1936299252489137475" xil_pn:start_ts="1584017416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584017416" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2367107540334598315" xil_pn:start_ts="1584017416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584015170" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7100580690871344486" xil_pn:start_ts="1584015170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584017416" xil_pn:in_ck="-5709087215916918090" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1584017416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../陳添福/homework/lab0_part1_src/d_flipflop.v"/>
      <outfile xil_pn:name="../../陳添福/homework/lab0_part1_src/lfsr.v"/>
      <outfile xil_pn:name="../../陳添福/homework/lab0_part1_src/mux_and_tb_for_reference/mux_2to1.v"/>
      <outfile xil_pn:name="lfsr_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1584017419" xil_pn:in_ck="-5709087215916918090" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-397574117742756060" xil_pn:start_ts="1584017416">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1584016840" xil_pn:in_ck="-3992111690662685367" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5553971320959051437" xil_pn:start_ts="1584016840">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1584013694" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1584013694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584013694" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6655048847953770710" xil_pn:start_ts="1584013694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584013694" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7100580690871344486" xil_pn:start_ts="1584013694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584013694" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1584013694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584013694" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-714709611733650706" xil_pn:start_ts="1584013694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584013694" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-581951630045260674" xil_pn:start_ts="1584013694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584013694" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6042422232070377488" xil_pn:start_ts="1584013694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584017585" xil_pn:in_ck="8100841308092419174" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2434977095745700226" xil_pn:start_ts="1584017573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lfsr.lso"/>
      <outfile xil_pn:name="lfsr.ngc"/>
      <outfile xil_pn:name="lfsr.ngr"/>
      <outfile xil_pn:name="lfsr.prj"/>
      <outfile xil_pn:name="lfsr.stx"/>
      <outfile xil_pn:name="lfsr.syr"/>
      <outfile xil_pn:name="lfsr.xst"/>
      <outfile xil_pn:name="lfsr_stx_beh.prj"/>
      <outfile xil_pn:name="lfsr_tb_beh.prj"/>
      <outfile xil_pn:name="lfsr_tb_stx_beh.prj"/>
      <outfile xil_pn:name="lfsr_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
