digraph G {	
rankdir=LR;	
ranksep=.25;
	0 [label=< MODULE<br/>or1200_flat>];
	1 [label=< VAR_DECLARE_LIST>];
	0 -> 1;
	2 [label=< input clk>];
	1 -> 2;
	3 [label=< input rst>];
	1 -> 3;
	4 [label=< output ic_en>];
	1 -> 4;
	5 [label=< output icpu_adr_o>];
	1 -> 5;
	6 [label=<RANGE_REF>];
	5 -> 6;
	7 [label=< 0000001f<br/>00000000000000000000000000011111>];
	6 -> 7;
	8 [label=< 00000000<br/>00000000000000000000000000000000>];
	6 -> 8;
	9 [label=< output icpu_cycstb_o>];
	1 -> 9;
	10 [label=< output icpu_sel_o>];
	1 -> 10;
	11 [label=<RANGE_REF>];
	10 -> 11;
	12 [label=< 00000003<br/>00000000000000000000000000000011>];
	11 -> 12;
	13 [label=< 00000000<br/>00000000000000000000000000000000>];
	11 -> 13;
	14 [label=< output icpu_tag_o>];
	1 -> 14;
	15 [label=<RANGE_REF>];
	14 -> 15;
	16 [label=< 00000003<br/>00000000000000000000000000000011>];
	15 -> 16;
	17 [label=< 00000000<br/>00000000000000000000000000000000>];
	15 -> 17;
	18 [label=< input icpu_dat_i>];
	1 -> 18;
	19 [label=<RANGE_REF>];
	18 -> 19;
	20 [label=< 0000001f<br/>00000000000000000000000000011111>];
	19 -> 20;
	21 [label=< 00000000<br/>00000000000000000000000000000000>];
	19 -> 21;
	22 [label=< input icpu_ack_i>];
	1 -> 22;
	23 [label=< input icpu_rty_i>];
	1 -> 23;
	24 [label=< input icpu_err_i>];
	1 -> 24;
	25 [label=< input icpu_adr_i>];
	1 -> 25;
	26 [label=<RANGE_REF>];
	25 -> 26;
	27 [label=< 0000001f<br/>00000000000000000000000000011111>];
	26 -> 27;
	28 [label=< 00000000<br/>00000000000000000000000000000000>];
	26 -> 28;
	29 [label=< input icpu_tag_i>];
	1 -> 29;
	30 [label=<RANGE_REF>];
	29 -> 30;
	31 [label=< 00000003<br/>00000000000000000000000000000011>];
	30 -> 31;
	32 [label=< 00000000<br/>00000000000000000000000000000000>];
	30 -> 32;
	33 [label=< output immu_en>];
	1 -> 33;
	34 [label=< output ex_insn>];
	1 -> 34;
	35 [label=<RANGE_REF>];
	34 -> 35;
	36 [label=< 0000001f<br/>00000000000000000000000000011111>];
	35 -> 36;
	37 [label=< 00000000<br/>00000000000000000000000000000000>];
	35 -> 37;
	38 [label=< output ex_freeze>];
	1 -> 38;
	39 [label=< output id_pc>];
	1 -> 39;
	40 [label=<RANGE_REF>];
	39 -> 40;
	41 [label=< 0000001f<br/>00000000000000000000000000011111>];
	40 -> 41;
	42 [label=< 00000000<br/>00000000000000000000000000000000>];
	40 -> 42;
	43 [label=< output branch_op>];
	1 -> 43;
	44 [label=<RANGE_REF>];
	43 -> 44;
	45 [label=< MIN>];
	44 -> 45;
	46 [label=< 00000003<br/>00000000000000000000000000000011>];
	45 -> 46;
	47 [label=< 00000001<br/>00000000000000000000000000000001>];
	45 -> 47;
	48 [label=< 00000000<br/>00000000000000000000000000000000>];
	44 -> 48;
	49 [label=< output spr_dat_npc>];
	1 -> 49;
	50 [label=<RANGE_REF>];
	49 -> 50;
	51 [label=< MIN>];
	50 -> 51;
	52 [label=< 00000020<br/>00000000000000000000000000100000>];
	51 -> 52;
	53 [label=< 00000001<br/>00000000000000000000000000000001>];
	51 -> 53;
	54 [label=< 00000000<br/>00000000000000000000000000000000>];
	50 -> 54;
	55 [label=< output rf_dataw>];
	1 -> 55;
	56 [label=<RANGE_REF>];
	55 -> 56;
	57 [label=< MIN>];
	56 -> 57;
	58 [label=< 00000020<br/>00000000000000000000000000100000>];
	57 -> 58;
	59 [label=< 00000001<br/>00000000000000000000000000000001>];
	57 -> 59;
	60 [label=< 00000000<br/>00000000000000000000000000000000>];
	56 -> 60;
	61 [label=< input du_stall>];
	1 -> 61;
	62 [label=< input du_addr>];
	1 -> 62;
	63 [label=<RANGE_REF>];
	62 -> 63;
	64 [label=< MIN>];
	63 -> 64;
	65 [label=< 00000020<br/>00000000000000000000000000100000>];
	64 -> 65;
	66 [label=< 00000001<br/>00000000000000000000000000000001>];
	64 -> 66;
	67 [label=< 00000000<br/>00000000000000000000000000000000>];
	63 -> 67;
	68 [label=< input du_dat_du>];
	1 -> 68;
	69 [label=<RANGE_REF>];
	68 -> 69;
	70 [label=< MIN>];
	69 -> 70;
	71 [label=< 00000020<br/>00000000000000000000000000100000>];
	70 -> 71;
	72 [label=< 00000001<br/>00000000000000000000000000000001>];
	70 -> 72;
	73 [label=< 00000000<br/>00000000000000000000000000000000>];
	69 -> 73;
	74 [label=< input du_read>];
	1 -> 74;
	75 [label=< input du_write>];
	1 -> 75;
	76 [label=< input du_dsr>];
	1 -> 76;
	77 [label=<RANGE_REF>];
	76 -> 77;
	78 [label=< MIN>];
	77 -> 78;
	79 [label=< 0000000e<br/>00000000000000000000000000001110>];
	78 -> 79;
	80 [label=< 00000001<br/>00000000000000000000000000000001>];
	78 -> 80;
	81 [label=< 00000000<br/>00000000000000000000000000000000>];
	77 -> 81;
	82 [label=< input du_hwbkpt>];
	1 -> 82;
	83 [label=< output du_except>];
	1 -> 83;
	84 [label=<RANGE_REF>];
	83 -> 84;
	85 [label=< 0000000c<br/>00000000000000000000000000001100>];
	84 -> 85;
	86 [label=< 00000000<br/>00000000000000000000000000000000>];
	84 -> 86;
	87 [label=< output du_dat_cpu>];
	1 -> 87;
	88 [label=<RANGE_REF>];
	87 -> 88;
	89 [label=< MIN>];
	88 -> 89;
	90 [label=< 00000020<br/>00000000000000000000000000100000>];
	89 -> 90;
	91 [label=< 00000001<br/>00000000000000000000000000000001>];
	89 -> 91;
	92 [label=< 00000000<br/>00000000000000000000000000000000>];
	88 -> 92;
	93 [label=< output dc_en>];
	1 -> 93;
	94 [label=< output dcpu_adr_o>];
	1 -> 94;
	95 [label=<RANGE_REF>];
	94 -> 95;
	96 [label=< 0000001f<br/>00000000000000000000000000011111>];
	95 -> 96;
	97 [label=< 00000000<br/>00000000000000000000000000000000>];
	95 -> 97;
	98 [label=< output dcpu_cycstb_o>];
	1 -> 98;
	99 [label=< output dcpu_we_o>];
	1 -> 99;
	100 [label=< output dcpu_sel_o>];
	1 -> 100;
	101 [label=<RANGE_REF>];
	100 -> 101;
	102 [label=< 00000003<br/>00000000000000000000000000000011>];
	101 -> 102;
	103 [label=< 00000000<br/>00000000000000000000000000000000>];
	101 -> 103;
	104 [label=< output dcpu_tag_o>];
	1 -> 104;
	105 [label=<RANGE_REF>];
	104 -> 105;
	106 [label=< 00000003<br/>00000000000000000000000000000011>];
	105 -> 106;
	107 [label=< 00000000<br/>00000000000000000000000000000000>];
	105 -> 107;
	108 [label=< output dcpu_dat_o>];
	1 -> 108;
	109 [label=<RANGE_REF>];
	108 -> 109;
	110 [label=< 0000001f<br/>00000000000000000000000000011111>];
	109 -> 110;
	111 [label=< 00000000<br/>00000000000000000000000000000000>];
	109 -> 111;
	112 [label=< input dcpu_dat_i>];
	1 -> 112;
	113 [label=<RANGE_REF>];
	112 -> 113;
	114 [label=< 0000001f<br/>00000000000000000000000000011111>];
	113 -> 114;
	115 [label=< 00000000<br/>00000000000000000000000000000000>];
	113 -> 115;
	116 [label=< input dcpu_ack_i>];
	1 -> 116;
	117 [label=< input dcpu_rty_i>];
	1 -> 117;
	118 [label=< input dcpu_err_i>];
	1 -> 118;
	119 [label=< input dcpu_tag_i>];
	1 -> 119;
	120 [label=<RANGE_REF>];
	119 -> 120;
	121 [label=< 00000003<br/>00000000000000000000000000000011>];
	120 -> 121;
	122 [label=< 00000000<br/>00000000000000000000000000000000>];
	120 -> 122;
	123 [label=< output dmmu_en>];
	1 -> 123;
	124 [label=< input sig_int>];
	1 -> 124;
	125 [label=< input sig_tick>];
	1 -> 125;
	126 [label=< output supv>];
	1 -> 126;
	127 [label=< output spr_addr>];
	1 -> 127;
	128 [label=<RANGE_REF>];
	127 -> 128;
	129 [label=< MIN>];
	128 -> 129;
	130 [label=< 00000020<br/>00000000000000000000000000100000>];
	129 -> 130;
	131 [label=< 00000001<br/>00000000000000000000000000000001>];
	129 -> 131;
	132 [label=< 00000000<br/>00000000000000000000000000000000>];
	128 -> 132;
	133 [label=< output spr_dat_cpu>];
	1 -> 133;
	134 [label=<RANGE_REF>];
	133 -> 134;
	135 [label=< MIN>];
	134 -> 135;
	136 [label=< 00000020<br/>00000000000000000000000000100000>];
	135 -> 136;
	137 [label=< 00000001<br/>00000000000000000000000000000001>];
	135 -> 137;
	138 [label=< 00000000<br/>00000000000000000000000000000000>];
	134 -> 138;
	139 [label=< input spr_dat_pic>];
	1 -> 139;
	140 [label=<RANGE_REF>];
	139 -> 140;
	141 [label=< MIN>];
	140 -> 141;
	142 [label=< 00000020<br/>00000000000000000000000000100000>];
	141 -> 142;
	143 [label=< 00000001<br/>00000000000000000000000000000001>];
	141 -> 143;
	144 [label=< 00000000<br/>00000000000000000000000000000000>];
	140 -> 144;
	145 [label=< input spr_dat_tt>];
	1 -> 145;
	146 [label=<RANGE_REF>];
	145 -> 146;
	147 [label=< MIN>];
	146 -> 147;
	148 [label=< 00000020<br/>00000000000000000000000000100000>];
	147 -> 148;
	149 [label=< 00000001<br/>00000000000000000000000000000001>];
	147 -> 149;
	150 [label=< 00000000<br/>00000000000000000000000000000000>];
	146 -> 150;
	151 [label=< input spr_dat_pm>];
	1 -> 151;
	152 [label=<RANGE_REF>];
	151 -> 152;
	153 [label=< MIN>];
	152 -> 153;
	154 [label=< 00000020<br/>00000000000000000000000000100000>];
	153 -> 154;
	155 [label=< 00000001<br/>00000000000000000000000000000001>];
	153 -> 155;
	156 [label=< 00000000<br/>00000000000000000000000000000000>];
	152 -> 156;
	157 [label=< input spr_dat_dmmu>];
	1 -> 157;
	158 [label=<RANGE_REF>];
	157 -> 158;
	159 [label=< MIN>];
	158 -> 159;
	160 [label=< 00000020<br/>00000000000000000000000000100000>];
	159 -> 160;
	161 [label=< 00000001<br/>00000000000000000000000000000001>];
	159 -> 161;
	162 [label=< 00000000<br/>00000000000000000000000000000000>];
	158 -> 162;
	163 [label=< input spr_dat_immu>];
	1 -> 163;
	164 [label=<RANGE_REF>];
	163 -> 164;
	165 [label=< MIN>];
	164 -> 165;
	166 [label=< 00000020<br/>00000000000000000000000000100000>];
	165 -> 166;
	167 [label=< 00000001<br/>00000000000000000000000000000001>];
	165 -> 167;
	168 [label=< 00000000<br/>00000000000000000000000000000000>];
	164 -> 168;
	169 [label=< input spr_dat_du>];
	1 -> 169;
	170 [label=<RANGE_REF>];
	169 -> 170;
	171 [label=< MIN>];
	170 -> 171;
	172 [label=< 00000020<br/>00000000000000000000000000100000>];
	171 -> 172;
	173 [label=< 00000001<br/>00000000000000000000000000000001>];
	171 -> 173;
	174 [label=< 00000000<br/>00000000000000000000000000000000>];
	170 -> 174;
	175 [label=< output spr_cs>];
	1 -> 175;
	176 [label=<RANGE_REF>];
	175 -> 176;
	177 [label=< 0000001f<br/>00000000000000000000000000011111>];
	176 -> 177;
	178 [label=< 00000000<br/>00000000000000000000000000000000>];
	176 -> 178;
	179 [label=< output spr_we>];
	1 -> 179;
	180 [label=< MODULE_ITEMS>];
	0 -> 180;
	181 [label=< VAR_DECLARE_LIST>];
	180 -> 181;
	182 [label=< input clk>];
	181 -> 182;
	183 [label=< VAR_DECLARE_LIST>];
	180 -> 183;
	184 [label=< input rst>];
	183 -> 184;
	185 [label=< VAR_DECLARE_LIST>];
	180 -> 185;
	186 [label=< output ic_en>];
	185 -> 186;
	187 [label=< VAR_DECLARE_LIST>];
	180 -> 187;
	188 [label=< output icpu_adr_o>];
	187 -> 188;
	189 [label=<RANGE_REF>];
	188 -> 189;
	190 [label=< 0000001f<br/>00000000000000000000000000011111>];
	189 -> 190;
	191 [label=< 00000000<br/>00000000000000000000000000000000>];
	189 -> 191;
	192 [label=< VAR_DECLARE_LIST>];
	180 -> 192;
	193 [label=< output icpu_cycstb_o>];
	192 -> 193;
	194 [label=< VAR_DECLARE_LIST>];
	180 -> 194;
	195 [label=< output icpu_sel_o>];
	194 -> 195;
	196 [label=<RANGE_REF>];
	195 -> 196;
	197 [label=< 00000003<br/>00000000000000000000000000000011>];
	196 -> 197;
	198 [label=< 00000000<br/>00000000000000000000000000000000>];
	196 -> 198;
	199 [label=< VAR_DECLARE_LIST>];
	180 -> 199;
	200 [label=< output icpu_tag_o>];
	199 -> 200;
	201 [label=<RANGE_REF>];
	200 -> 201;
	202 [label=< 00000003<br/>00000000000000000000000000000011>];
	201 -> 202;
	203 [label=< 00000000<br/>00000000000000000000000000000000>];
	201 -> 203;
	204 [label=< VAR_DECLARE_LIST>];
	180 -> 204;
	205 [label=< input icpu_dat_i>];
	204 -> 205;
	206 [label=<RANGE_REF>];
	205 -> 206;
	207 [label=< 0000001f<br/>00000000000000000000000000011111>];
	206 -> 207;
	208 [label=< 00000000<br/>00000000000000000000000000000000>];
	206 -> 208;
	209 [label=< VAR_DECLARE_LIST>];
	180 -> 209;
	210 [label=< input icpu_ack_i>];
	209 -> 210;
	211 [label=< VAR_DECLARE_LIST>];
	180 -> 211;
	212 [label=< input icpu_rty_i>];
	211 -> 212;
	213 [label=< VAR_DECLARE_LIST>];
	180 -> 213;
	214 [label=< input icpu_err_i>];
	213 -> 214;
	215 [label=< VAR_DECLARE_LIST>];
	180 -> 215;
	216 [label=< input icpu_adr_i>];
	215 -> 216;
	217 [label=<RANGE_REF>];
	216 -> 217;
	218 [label=< 0000001f<br/>00000000000000000000000000011111>];
	217 -> 218;
	219 [label=< 00000000<br/>00000000000000000000000000000000>];
	217 -> 219;
	220 [label=< VAR_DECLARE_LIST>];
	180 -> 220;
	221 [label=< input icpu_tag_i>];
	220 -> 221;
	222 [label=<RANGE_REF>];
	221 -> 222;
	223 [label=< 00000003<br/>00000000000000000000000000000011>];
	222 -> 223;
	224 [label=< 00000000<br/>00000000000000000000000000000000>];
	222 -> 224;
	225 [label=< VAR_DECLARE_LIST>];
	180 -> 225;
	226 [label=< output immu_en>];
	225 -> 226;
	227 [label=< VAR_DECLARE_LIST>];
	180 -> 227;
	228 [label=< output ex_insn>];
	227 -> 228;
	229 [label=<RANGE_REF>];
	228 -> 229;
	230 [label=< 0000001f<br/>00000000000000000000000000011111>];
	229 -> 230;
	231 [label=< 00000000<br/>00000000000000000000000000000000>];
	229 -> 231;
	232 [label=< VAR_DECLARE_LIST>];
	180 -> 232;
	233 [label=< output ex_freeze>];
	232 -> 233;
	234 [label=< VAR_DECLARE_LIST>];
	180 -> 234;
	235 [label=< output id_pc>];
	234 -> 235;
	236 [label=<RANGE_REF>];
	235 -> 236;
	237 [label=< 0000001f<br/>00000000000000000000000000011111>];
	236 -> 237;
	238 [label=< 00000000<br/>00000000000000000000000000000000>];
	236 -> 238;
	239 [label=< VAR_DECLARE_LIST>];
	180 -> 239;
	240 [label=< output branch_op>];
	239 -> 240;
	241 [label=<RANGE_REF>];
	240 -> 241;
	242 [label=< MIN>];
	241 -> 242;
	243 [label=< 00000003<br/>00000000000000000000000000000011>];
	242 -> 243;
	244 [label=< 00000001<br/>00000000000000000000000000000001>];
	242 -> 244;
	245 [label=< 00000000<br/>00000000000000000000000000000000>];
	241 -> 245;
	246 [label=< VAR_DECLARE_LIST>];
	180 -> 246;
	247 [label=< input du_stall>];
	246 -> 247;
	248 [label=< VAR_DECLARE_LIST>];
	180 -> 248;
	249 [label=< input du_addr>];
	248 -> 249;
	250 [label=<RANGE_REF>];
	249 -> 250;
	251 [label=< MIN>];
	250 -> 251;
	252 [label=< 00000020<br/>00000000000000000000000000100000>];
	251 -> 252;
	253 [label=< 00000001<br/>00000000000000000000000000000001>];
	251 -> 253;
	254 [label=< 00000000<br/>00000000000000000000000000000000>];
	250 -> 254;
	255 [label=< VAR_DECLARE_LIST>];
	180 -> 255;
	256 [label=< input du_dat_du>];
	255 -> 256;
	257 [label=<RANGE_REF>];
	256 -> 257;
	258 [label=< MIN>];
	257 -> 258;
	259 [label=< 00000020<br/>00000000000000000000000000100000>];
	258 -> 259;
	260 [label=< 00000001<br/>00000000000000000000000000000001>];
	258 -> 260;
	261 [label=< 00000000<br/>00000000000000000000000000000000>];
	257 -> 261;
	262 [label=< VAR_DECLARE_LIST>];
	180 -> 262;
	263 [label=< input du_read>];
	262 -> 263;
	264 [label=< VAR_DECLARE_LIST>];
	180 -> 264;
	265 [label=< input du_write>];
	264 -> 265;
	266 [label=< VAR_DECLARE_LIST>];
	180 -> 266;
	267 [label=< input du_dsr>];
	266 -> 267;
	268 [label=<RANGE_REF>];
	267 -> 268;
	269 [label=< MIN>];
	268 -> 269;
	270 [label=< 0000000e<br/>00000000000000000000000000001110>];
	269 -> 270;
	271 [label=< 00000001<br/>00000000000000000000000000000001>];
	269 -> 271;
	272 [label=< 00000000<br/>00000000000000000000000000000000>];
	268 -> 272;
	273 [label=< VAR_DECLARE_LIST>];
	180 -> 273;
	274 [label=< input du_hwbkpt>];
	273 -> 274;
	275 [label=< VAR_DECLARE_LIST>];
	180 -> 275;
	276 [label=< output du_except>];
	275 -> 276;
	277 [label=<RANGE_REF>];
	276 -> 277;
	278 [label=< 0000000c<br/>00000000000000000000000000001100>];
	277 -> 278;
	279 [label=< 00000000<br/>00000000000000000000000000000000>];
	277 -> 279;
	280 [label=< VAR_DECLARE_LIST>];
	180 -> 280;
	281 [label=< output du_dat_cpu>];
	280 -> 281;
	282 [label=<RANGE_REF>];
	281 -> 282;
	283 [label=< MIN>];
	282 -> 283;
	284 [label=< 00000020<br/>00000000000000000000000000100000>];
	283 -> 284;
	285 [label=< 00000001<br/>00000000000000000000000000000001>];
	283 -> 285;
	286 [label=< 00000000<br/>00000000000000000000000000000000>];
	282 -> 286;
	287 [label=< VAR_DECLARE_LIST>];
	180 -> 287;
	288 [label=< output rf_dataw>];
	287 -> 288;
	289 [label=<RANGE_REF>];
	288 -> 289;
	290 [label=< MIN>];
	289 -> 290;
	291 [label=< 00000020<br/>00000000000000000000000000100000>];
	290 -> 291;
	292 [label=< 00000001<br/>00000000000000000000000000000001>];
	290 -> 292;
	293 [label=< 00000000<br/>00000000000000000000000000000000>];
	289 -> 293;
	294 [label=< VAR_DECLARE_LIST>];
	180 -> 294;
	295 [label=< output dcpu_adr_o>];
	294 -> 295;
	296 [label=<RANGE_REF>];
	295 -> 296;
	297 [label=< 0000001f<br/>00000000000000000000000000011111>];
	296 -> 297;
	298 [label=< 00000000<br/>00000000000000000000000000000000>];
	296 -> 298;
	299 [label=< VAR_DECLARE_LIST>];
	180 -> 299;
	300 [label=< output dcpu_cycstb_o>];
	299 -> 300;
	301 [label=< VAR_DECLARE_LIST>];
	180 -> 301;
	302 [label=< output dcpu_we_o>];
	301 -> 302;
	303 [label=< VAR_DECLARE_LIST>];
	180 -> 303;
	304 [label=< output dcpu_sel_o>];
	303 -> 304;
	305 [label=<RANGE_REF>];
	304 -> 305;
	306 [label=< 00000003<br/>00000000000000000000000000000011>];
	305 -> 306;
	307 [label=< 00000000<br/>00000000000000000000000000000000>];
	305 -> 307;
	308 [label=< VAR_DECLARE_LIST>];
	180 -> 308;
	309 [label=< output dcpu_tag_o>];
	308 -> 309;
	310 [label=<RANGE_REF>];
	309 -> 310;
	311 [label=< 00000003<br/>00000000000000000000000000000011>];
	310 -> 311;
	312 [label=< 00000000<br/>00000000000000000000000000000000>];
	310 -> 312;
	313 [label=< VAR_DECLARE_LIST>];
	180 -> 313;
	314 [label=< output dcpu_dat_o>];
	313 -> 314;
	315 [label=<RANGE_REF>];
	314 -> 315;
	316 [label=< 0000001f<br/>00000000000000000000000000011111>];
	315 -> 316;
	317 [label=< 00000000<br/>00000000000000000000000000000000>];
	315 -> 317;
	318 [label=< VAR_DECLARE_LIST>];
	180 -> 318;
	319 [label=< input dcpu_dat_i>];
	318 -> 319;
	320 [label=<RANGE_REF>];
	319 -> 320;
	321 [label=< 0000001f<br/>00000000000000000000000000011111>];
	320 -> 321;
	322 [label=< 00000000<br/>00000000000000000000000000000000>];
	320 -> 322;
	323 [label=< VAR_DECLARE_LIST>];
	180 -> 323;
	324 [label=< input dcpu_ack_i>];
	323 -> 324;
	325 [label=< VAR_DECLARE_LIST>];
	180 -> 325;
	326 [label=< input dcpu_rty_i>];
	325 -> 326;
	327 [label=< VAR_DECLARE_LIST>];
	180 -> 327;
	328 [label=< input dcpu_err_i>];
	327 -> 328;
	329 [label=< VAR_DECLARE_LIST>];
	180 -> 329;
	330 [label=< input dcpu_tag_i>];
	329 -> 330;
	331 [label=<RANGE_REF>];
	330 -> 331;
	332 [label=< 00000003<br/>00000000000000000000000000000011>];
	331 -> 332;
	333 [label=< 00000000<br/>00000000000000000000000000000000>];
	331 -> 333;
	334 [label=< VAR_DECLARE_LIST>];
	180 -> 334;
	335 [label=< output dc_en>];
	334 -> 335;
	336 [label=< VAR_DECLARE_LIST>];
	180 -> 336;
	337 [label=< output dmmu_en>];
	336 -> 337;
	338 [label=< VAR_DECLARE_LIST>];
	180 -> 338;
	339 [label=< output supv>];
	338 -> 339;
	340 [label=< VAR_DECLARE_LIST>];
	180 -> 340;
	341 [label=< input spr_dat_pic>];
	340 -> 341;
	342 [label=<RANGE_REF>];
	341 -> 342;
	343 [label=< MIN>];
	342 -> 343;
	344 [label=< 00000020<br/>00000000000000000000000000100000>];
	343 -> 344;
	345 [label=< 00000001<br/>00000000000000000000000000000001>];
	343 -> 345;
	346 [label=< 00000000<br/>00000000000000000000000000000000>];
	342 -> 346;
	347 [label=< VAR_DECLARE_LIST>];
	180 -> 347;
	348 [label=< input spr_dat_tt>];
	347 -> 348;
	349 [label=<RANGE_REF>];
	348 -> 349;
	350 [label=< MIN>];
	349 -> 350;
	351 [label=< 00000020<br/>00000000000000000000000000100000>];
	350 -> 351;
	352 [label=< 00000001<br/>00000000000000000000000000000001>];
	350 -> 352;
	353 [label=< 00000000<br/>00000000000000000000000000000000>];
	349 -> 353;
	354 [label=< VAR_DECLARE_LIST>];
	180 -> 354;
	355 [label=< input spr_dat_pm>];
	354 -> 355;
	356 [label=<RANGE_REF>];
	355 -> 356;
	357 [label=< MIN>];
	356 -> 357;
	358 [label=< 00000020<br/>00000000000000000000000000100000>];
	357 -> 358;
	359 [label=< 00000001<br/>00000000000000000000000000000001>];
	357 -> 359;
	360 [label=< 00000000<br/>00000000000000000000000000000000>];
	356 -> 360;
	361 [label=< VAR_DECLARE_LIST>];
	180 -> 361;
	362 [label=< input spr_dat_dmmu>];
	361 -> 362;
	363 [label=<RANGE_REF>];
	362 -> 363;
	364 [label=< MIN>];
	363 -> 364;
	365 [label=< 00000020<br/>00000000000000000000000000100000>];
	364 -> 365;
	366 [label=< 00000001<br/>00000000000000000000000000000001>];
	364 -> 366;
	367 [label=< 00000000<br/>00000000000000000000000000000000>];
	363 -> 367;
	368 [label=< VAR_DECLARE_LIST>];
	180 -> 368;
	369 [label=< input spr_dat_immu>];
	368 -> 369;
	370 [label=<RANGE_REF>];
	369 -> 370;
	371 [label=< MIN>];
	370 -> 371;
	372 [label=< 00000020<br/>00000000000000000000000000100000>];
	371 -> 372;
	373 [label=< 00000001<br/>00000000000000000000000000000001>];
	371 -> 373;
	374 [label=< 00000000<br/>00000000000000000000000000000000>];
	370 -> 374;
	375 [label=< VAR_DECLARE_LIST>];
	180 -> 375;
	376 [label=< input spr_dat_du>];
	375 -> 376;
	377 [label=<RANGE_REF>];
	376 -> 377;
	378 [label=< MIN>];
	377 -> 378;
	379 [label=< 00000020<br/>00000000000000000000000000100000>];
	378 -> 379;
	380 [label=< 00000001<br/>00000000000000000000000000000001>];
	378 -> 380;
	381 [label=< 00000000<br/>00000000000000000000000000000000>];
	377 -> 381;
	382 [label=< VAR_DECLARE_LIST>];
	180 -> 382;
	383 [label=< output spr_addr>];
	382 -> 383;
	384 [label=<RANGE_REF>];
	383 -> 384;
	385 [label=< MIN>];
	384 -> 385;
	386 [label=< 00000020<br/>00000000000000000000000000100000>];
	385 -> 386;
	387 [label=< 00000001<br/>00000000000000000000000000000001>];
	385 -> 387;
	388 [label=< 00000000<br/>00000000000000000000000000000000>];
	384 -> 388;
	389 [label=< VAR_DECLARE_LIST>];
	180 -> 389;
	390 [label=< output spr_dat_cpu>];
	389 -> 390;
	391 [label=<RANGE_REF>];
	390 -> 391;
	392 [label=< MIN>];
	391 -> 392;
	393 [label=< 00000020<br/>00000000000000000000000000100000>];
	392 -> 393;
	394 [label=< 00000001<br/>00000000000000000000000000000001>];
	392 -> 394;
	395 [label=< 00000000<br/>00000000000000000000000000000000>];
	391 -> 395;
	396 [label=< VAR_DECLARE_LIST>];
	180 -> 396;
	397 [label=< output spr_dat_npc>];
	396 -> 397;
	398 [label=<RANGE_REF>];
	397 -> 398;
	399 [label=< MIN>];
	398 -> 399;
	400 [label=< 00000020<br/>00000000000000000000000000100000>];
	399 -> 400;
	401 [label=< 00000001<br/>00000000000000000000000000000001>];
	399 -> 401;
	402 [label=< 00000000<br/>00000000000000000000000000000000>];
	398 -> 402;
	403 [label=< VAR_DECLARE_LIST>];
	180 -> 403;
	404 [label=< output spr_cs>];
	403 -> 404;
	405 [label=<RANGE_REF>];
	404 -> 405;
	406 [label=< 0000001f<br/>00000000000000000000000000011111>];
	405 -> 406;
	407 [label=< 00000000<br/>00000000000000000000000000000000>];
	405 -> 407;
	408 [label=< VAR_DECLARE_LIST>];
	180 -> 408;
	409 [label=< output spr_we>];
	408 -> 409;
	410 [label=< VAR_DECLARE_LIST>];
	180 -> 410;
	411 [label=< input sig_int>];
	410 -> 411;
	412 [label=< VAR_DECLARE_LIST>];
	180 -> 412;
	413 [label=< input sig_tick>];
	412 -> 413;
	414 [label=< VAR_DECLARE_LIST>];
	180 -> 414;
	415 [label=< wire if_insn>];
	414 -> 415;
	416 [label=<RANGE_REF>];
	415 -> 416;
	417 [label=< 0000001f<br/>00000000000000000000000000011111>];
	416 -> 417;
	418 [label=< 00000000<br/>00000000000000000000000000000000>];
	416 -> 418;
	419 [label=< VAR_DECLARE_LIST>];
	180 -> 419;
	420 [label=< wire if_pc>];
	419 -> 420;
	421 [label=<RANGE_REF>];
	420 -> 421;
	422 [label=< 0000001f<br/>00000000000000000000000000011111>];
	421 -> 422;
	423 [label=< 00000000<br/>00000000000000000000000000000000>];
	421 -> 423;
	424 [label=< VAR_DECLARE_LIST>];
	180 -> 424;
	425 [label=< wire lr_sav>];
	424 -> 425;
	426 [label=<RANGE_REF>];
	425 -> 426;
	427 [label=< 0000001f<br/>00000000000000000000000000011111>];
	426 -> 427;
	428 [label=< 00000002<br/>00000000000000000000000000000010>];
	426 -> 428;
	429 [label=< VAR_DECLARE_LIST>];
	180 -> 429;
	430 [label=< wire rf_addrw>];
	429 -> 430;
	431 [label=<RANGE_REF>];
	430 -> 431;
	432 [label=< MIN>];
	431 -> 432;
	433 [label=< 00000005<br/>00000000000000000000000000000101>];
	432 -> 433;
	434 [label=< 00000001<br/>00000000000000000000000000000001>];
	432 -> 434;
	435 [label=< 00000000<br/>00000000000000000000000000000000>];
	431 -> 435;
	436 [label=< VAR_DECLARE_LIST>];
	180 -> 436;
	437 [label=< wire rf_addra>];
	436 -> 437;
	438 [label=<RANGE_REF>];
	437 -> 438;
	439 [label=< MIN>];
	438 -> 439;
	440 [label=< 00000005<br/>00000000000000000000000000000101>];
	439 -> 440;
	441 [label=< 00000001<br/>00000000000000000000000000000001>];
	439 -> 441;
	442 [label=< 00000000<br/>00000000000000000000000000000000>];
	438 -> 442;
	443 [label=< VAR_DECLARE_LIST>];
	180 -> 443;
	444 [label=< wire rf_addrb>];
	443 -> 444;
	445 [label=<RANGE_REF>];
	444 -> 445;
	446 [label=< MIN>];
	445 -> 446;
	447 [label=< 00000005<br/>00000000000000000000000000000101>];
	446 -> 447;
	448 [label=< 00000001<br/>00000000000000000000000000000001>];
	446 -> 448;
	449 [label=< 00000000<br/>00000000000000000000000000000000>];
	445 -> 449;
	450 [label=< VAR_DECLARE_LIST>];
	180 -> 450;
	451 [label=< wire rf_rda>];
	450 -> 451;
	452 [label=< VAR_DECLARE_LIST>];
	180 -> 452;
	453 [label=< wire rf_rdb>];
	452 -> 453;
	454 [label=< VAR_DECLARE_LIST>];
	180 -> 454;
	455 [label=< wire simm>];
	454 -> 455;
	456 [label=<RANGE_REF>];
	455 -> 456;
	457 [label=< MIN>];
	456 -> 457;
	458 [label=< 00000020<br/>00000000000000000000000000100000>];
	457 -> 458;
	459 [label=< 00000001<br/>00000000000000000000000000000001>];
	457 -> 459;
	460 [label=< 00000000<br/>00000000000000000000000000000000>];
	456 -> 460;
	461 [label=< VAR_DECLARE_LIST>];
	180 -> 461;
	462 [label=< wire branch_addrofs>];
	461 -> 462;
	463 [label=<RANGE_REF>];
	462 -> 463;
	464 [label=< MIN>];
	463 -> 464;
	465 [label=< 00000020<br/>00000000000000000000000000100000>];
	464 -> 465;
	466 [label=< 00000001<br/>00000000000000000000000000000001>];
	464 -> 466;
	467 [label=< 00000002<br/>00000000000000000000000000000010>];
	463 -> 467;
	468 [label=< VAR_DECLARE_LIST>];
	180 -> 468;
	469 [label=< wire alu_op>];
	468 -> 469;
	470 [label=<RANGE_REF>];
	469 -> 470;
	471 [label=< MIN>];
	470 -> 471;
	472 [label=< 00000004<br/>00000000000000000000000000000100>];
	471 -> 472;
	473 [label=< 00000001<br/>00000000000000000000000000000001>];
	471 -> 473;
	474 [label=< 00000000<br/>00000000000000000000000000000000>];
	470 -> 474;
	475 [label=< VAR_DECLARE_LIST>];
	180 -> 475;
	476 [label=< wire shrot_op>];
	475 -> 476;
	477 [label=<RANGE_REF>];
	476 -> 477;
	478 [label=< MIN>];
	477 -> 478;
	479 [label=< 00000002<br/>00000000000000000000000000000010>];
	478 -> 479;
	480 [label=< 00000001<br/>00000000000000000000000000000001>];
	478 -> 480;
	481 [label=< 00000000<br/>00000000000000000000000000000000>];
	477 -> 481;
	482 [label=< VAR_DECLARE_LIST>];
	180 -> 482;
	483 [label=< wire comp_op>];
	482 -> 483;
	484 [label=<RANGE_REF>];
	483 -> 484;
	485 [label=< MIN>];
	484 -> 485;
	486 [label=< 00000004<br/>00000000000000000000000000000100>];
	485 -> 486;
	487 [label=< 00000001<br/>00000000000000000000000000000001>];
	485 -> 487;
	488 [label=< 00000000<br/>00000000000000000000000000000000>];
	484 -> 488;
	489 [label=< VAR_DECLARE_LIST>];
	180 -> 489;
	490 [label=< wire branch_op>];
	489 -> 490;
	491 [label=<RANGE_REF>];
	490 -> 491;
	492 [label=< MIN>];
	491 -> 492;
	493 [label=< 00000003<br/>00000000000000000000000000000011>];
	492 -> 493;
	494 [label=< 00000001<br/>00000000000000000000000000000001>];
	492 -> 494;
	495 [label=< 00000000<br/>00000000000000000000000000000000>];
	491 -> 495;
	496 [label=< VAR_DECLARE_LIST>];
	180 -> 496;
	497 [label=< wire lsu_op>];
	496 -> 497;
	498 [label=<RANGE_REF>];
	497 -> 498;
	499 [label=< MIN>];
	498 -> 499;
	500 [label=< 00000004<br/>00000000000000000000000000000100>];
	499 -> 500;
	501 [label=< 00000001<br/>00000000000000000000000000000001>];
	499 -> 501;
	502 [label=< 00000000<br/>00000000000000000000000000000000>];
	498 -> 502;
	503 [label=< VAR_DECLARE_LIST>];
	180 -> 503;
	504 [label=< wire genpc_freeze>];
	503 -> 504;
	505 [label=< VAR_DECLARE_LIST>];
	180 -> 505;
	506 [label=< wire if_freeze>];
	505 -> 506;
	507 [label=< VAR_DECLARE_LIST>];
	180 -> 507;
	508 [label=< wire id_freeze>];
	507 -> 508;
	509 [label=< VAR_DECLARE_LIST>];
	180 -> 509;
	510 [label=< wire ex_freeze>];
	509 -> 510;
	511 [label=< VAR_DECLARE_LIST>];
	180 -> 511;
	512 [label=< wire wb_freeze>];
	511 -> 512;
	513 [label=< VAR_DECLARE_LIST>];
	180 -> 513;
	514 [label=< wire sel_a>];
	513 -> 514;
	515 [label=<RANGE_REF>];
	514 -> 515;
	516 [label=< MIN>];
	515 -> 516;
	517 [label=< 00000002<br/>00000000000000000000000000000010>];
	516 -> 517;
	518 [label=< 00000001<br/>00000000000000000000000000000001>];
	516 -> 518;
	519 [label=< 00000000<br/>00000000000000000000000000000000>];
	515 -> 519;
	520 [label=< VAR_DECLARE_LIST>];
	180 -> 520;
	521 [label=< wire sel_b>];
	520 -> 521;
	522 [label=<RANGE_REF>];
	521 -> 522;
	523 [label=< MIN>];
	522 -> 523;
	524 [label=< 00000002<br/>00000000000000000000000000000010>];
	523 -> 524;
	525 [label=< 00000001<br/>00000000000000000000000000000001>];
	523 -> 525;
	526 [label=< 00000000<br/>00000000000000000000000000000000>];
	522 -> 526;
	527 [label=< VAR_DECLARE_LIST>];
	180 -> 527;
	528 [label=< wire rfwb_op>];
	527 -> 528;
	529 [label=<RANGE_REF>];
	528 -> 529;
	530 [label=< MIN>];
	529 -> 530;
	531 [label=< 00000003<br/>00000000000000000000000000000011>];
	530 -> 531;
	532 [label=< 00000001<br/>00000000000000000000000000000001>];
	530 -> 532;
	533 [label=< 00000000<br/>00000000000000000000000000000000>];
	529 -> 533;
	534 [label=< VAR_DECLARE_LIST>];
	180 -> 534;
	535 [label=< wire rf_dataw>];
	534 -> 535;
	536 [label=<RANGE_REF>];
	535 -> 536;
	537 [label=< MIN>];
	536 -> 537;
	538 [label=< 00000020<br/>00000000000000000000000000100000>];
	537 -> 538;
	539 [label=< 00000001<br/>00000000000000000000000000000001>];
	537 -> 539;
	540 [label=< 00000000<br/>00000000000000000000000000000000>];
	536 -> 540;
	541 [label=< VAR_DECLARE_LIST>];
	180 -> 541;
	542 [label=< wire rf_dataa>];
	541 -> 542;
	543 [label=<RANGE_REF>];
	542 -> 543;
	544 [label=< MIN>];
	543 -> 544;
	545 [label=< 00000020<br/>00000000000000000000000000100000>];
	544 -> 545;
	546 [label=< 00000001<br/>00000000000000000000000000000001>];
	544 -> 546;
	547 [label=< 00000000<br/>00000000000000000000000000000000>];
	543 -> 547;
	548 [label=< VAR_DECLARE_LIST>];
	180 -> 548;
	549 [label=< wire rf_datab>];
	548 -> 549;
	550 [label=<RANGE_REF>];
	549 -> 550;
	551 [label=< MIN>];
	550 -> 551;
	552 [label=< 00000020<br/>00000000000000000000000000100000>];
	551 -> 552;
	553 [label=< 00000001<br/>00000000000000000000000000000001>];
	551 -> 553;
	554 [label=< 00000000<br/>00000000000000000000000000000000>];
	550 -> 554;
	555 [label=< VAR_DECLARE_LIST>];
	180 -> 555;
	556 [label=< wire muxed_b>];
	555 -> 556;
	557 [label=<RANGE_REF>];
	556 -> 557;
	558 [label=< MIN>];
	557 -> 558;
	559 [label=< 00000020<br/>00000000000000000000000000100000>];
	558 -> 559;
	560 [label=< 00000001<br/>00000000000000000000000000000001>];
	558 -> 560;
	561 [label=< 00000000<br/>00000000000000000000000000000000>];
	557 -> 561;
	562 [label=< VAR_DECLARE_LIST>];
	180 -> 562;
	563 [label=< wire wb_forw>];
	562 -> 563;
	564 [label=<RANGE_REF>];
	563 -> 564;
	565 [label=< MIN>];
	564 -> 565;
	566 [label=< 00000020<br/>00000000000000000000000000100000>];
	565 -> 566;
	567 [label=< 00000001<br/>00000000000000000000000000000001>];
	565 -> 567;
	568 [label=< 00000000<br/>00000000000000000000000000000000>];
	564 -> 568;
	569 [label=< VAR_DECLARE_LIST>];
	180 -> 569;
	570 [label=< wire wbforw_valid>];
	569 -> 570;
	571 [label=< VAR_DECLARE_LIST>];
	180 -> 571;
	572 [label=< wire operand_a>];
	571 -> 572;
	573 [label=<RANGE_REF>];
	572 -> 573;
	574 [label=< MIN>];
	573 -> 574;
	575 [label=< 00000020<br/>00000000000000000000000000100000>];
	574 -> 575;
	576 [label=< 00000001<br/>00000000000000000000000000000001>];
	574 -> 576;
	577 [label=< 00000000<br/>00000000000000000000000000000000>];
	573 -> 577;
	578 [label=< VAR_DECLARE_LIST>];
	180 -> 578;
	579 [label=< wire operand_b>];
	578 -> 579;
	580 [label=<RANGE_REF>];
	579 -> 580;
	581 [label=< MIN>];
	580 -> 581;
	582 [label=< 00000020<br/>00000000000000000000000000100000>];
	581 -> 582;
	583 [label=< 00000001<br/>00000000000000000000000000000001>];
	581 -> 583;
	584 [label=< 00000000<br/>00000000000000000000000000000000>];
	580 -> 584;
	585 [label=< VAR_DECLARE_LIST>];
	180 -> 585;
	586 [label=< wire alu_dataout>];
	585 -> 586;
	587 [label=<RANGE_REF>];
	586 -> 587;
	588 [label=< MIN>];
	587 -> 588;
	589 [label=< 00000020<br/>00000000000000000000000000100000>];
	588 -> 589;
	590 [label=< 00000001<br/>00000000000000000000000000000001>];
	588 -> 590;
	591 [label=< 00000000<br/>00000000000000000000000000000000>];
	587 -> 591;
	592 [label=< VAR_DECLARE_LIST>];
	180 -> 592;
	593 [label=< wire lsu_dataout>];
	592 -> 593;
	594 [label=<RANGE_REF>];
	593 -> 594;
	595 [label=< MIN>];
	594 -> 595;
	596 [label=< 00000020<br/>00000000000000000000000000100000>];
	595 -> 596;
	597 [label=< 00000001<br/>00000000000000000000000000000001>];
	595 -> 597;
	598 [label=< 00000000<br/>00000000000000000000000000000000>];
	594 -> 598;
	599 [label=< VAR_DECLARE_LIST>];
	180 -> 599;
	600 [label=< wire sprs_dataout>];
	599 -> 600;
	601 [label=<RANGE_REF>];
	600 -> 601;
	602 [label=< MIN>];
	601 -> 602;
	603 [label=< 00000020<br/>00000000000000000000000000100000>];
	602 -> 603;
	604 [label=< 00000001<br/>00000000000000000000000000000001>];
	602 -> 604;
	605 [label=< 00000000<br/>00000000000000000000000000000000>];
	601 -> 605;
	606 [label=< VAR_DECLARE_LIST>];
	180 -> 606;
	607 [label=< wire lsu_addrofs>];
	606 -> 607;
	608 [label=<RANGE_REF>];
	607 -> 608;
	609 [label=< 0000001f<br/>00000000000000000000000000011111>];
	608 -> 609;
	610 [label=< 00000000<br/>00000000000000000000000000000000>];
	608 -> 610;
	611 [label=< VAR_DECLARE_LIST>];
	180 -> 611;
	612 [label=< wire multicycle>];
	611 -> 612;
	613 [label=<RANGE_REF>];
	612 -> 613;
	614 [label=< MIN>];
	613 -> 614;
	615 [label=< 00000002<br/>00000000000000000000000000000010>];
	614 -> 615;
	616 [label=< 00000001<br/>00000000000000000000000000000001>];
	614 -> 616;
	617 [label=< 00000000<br/>00000000000000000000000000000000>];
	613 -> 617;
	618 [label=< VAR_DECLARE_LIST>];
	180 -> 618;
	619 [label=< wire except_type>];
	618 -> 619;
	620 [label=<RANGE_REF>];
	619 -> 620;
	621 [label=< MIN>];
	620 -> 621;
	622 [label=< 00000004<br/>00000000000000000000000000000100>];
	621 -> 622;
	623 [label=< 00000001<br/>00000000000000000000000000000001>];
	621 -> 623;
	624 [label=< 00000000<br/>00000000000000000000000000000000>];
	620 -> 624;
	625 [label=< VAR_DECLARE_LIST>];
	180 -> 625;
	626 [label=< wire cust5_op>];
	625 -> 626;
	627 [label=<RANGE_REF>];
	626 -> 627;
	628 [label=< 00000004<br/>00000000000000000000000000000100>];
	627 -> 628;
	629 [label=< 00000000<br/>00000000000000000000000000000000>];
	627 -> 629;
	630 [label=< VAR_DECLARE_LIST>];
	180 -> 630;
	631 [label=< wire cust5_limm>];
	630 -> 631;
	632 [label=<RANGE_REF>];
	631 -> 632;
	633 [label=< 00000005<br/>00000000000000000000000000000101>];
	632 -> 633;
	634 [label=< 00000000<br/>00000000000000000000000000000000>];
	632 -> 634;
	635 [label=< VAR_DECLARE_LIST>];
	180 -> 635;
	636 [label=< wire flushpipe>];
	635 -> 636;
	637 [label=< VAR_DECLARE_LIST>];
	180 -> 637;
	638 [label=< wire extend_flush>];
	637 -> 638;
	639 [label=< VAR_DECLARE_LIST>];
	180 -> 639;
	640 [label=< wire branch_taken>];
	639 -> 640;
	641 [label=< VAR_DECLARE_LIST>];
	180 -> 641;
	642 [label=< wire flag>];
	641 -> 642;
	643 [label=< VAR_DECLARE_LIST>];
	180 -> 643;
	644 [label=< wire flagforw>];
	643 -> 644;
	645 [label=< VAR_DECLARE_LIST>];
	180 -> 645;
	646 [label=< wire flag_we>];
	645 -> 646;
	647 [label=< VAR_DECLARE_LIST>];
	180 -> 647;
	648 [label=< wire k_carry>];
	647 -> 648;
	649 [label=< VAR_DECLARE_LIST>];
	180 -> 649;
	650 [label=< wire cyforw>];
	649 -> 650;
	651 [label=< VAR_DECLARE_LIST>];
	180 -> 651;
	652 [label=< wire cy_we>];
	651 -> 652;
	653 [label=< VAR_DECLARE_LIST>];
	180 -> 653;
	654 [label=< wire lsu_stall>];
	653 -> 654;
	655 [label=< VAR_DECLARE_LIST>];
	180 -> 655;
	656 [label=< wire epcr_we>];
	655 -> 656;
	657 [label=< VAR_DECLARE_LIST>];
	180 -> 657;
	658 [label=< wire eear_we>];
	657 -> 658;
	659 [label=< VAR_DECLARE_LIST>];
	180 -> 659;
	660 [label=< wire esr_we>];
	659 -> 660;
	661 [label=< VAR_DECLARE_LIST>];
	180 -> 661;
	662 [label=< wire pc_we>];
	661 -> 662;
	663 [label=< VAR_DECLARE_LIST>];
	180 -> 663;
	664 [label=< wire epcr>];
	663 -> 664;
	665 [label=<RANGE_REF>];
	664 -> 665;
	666 [label=< 0000001f<br/>00000000000000000000000000011111>];
	665 -> 666;
	667 [label=< 00000000<br/>00000000000000000000000000000000>];
	665 -> 667;
	668 [label=< VAR_DECLARE_LIST>];
	180 -> 668;
	669 [label=< wire eear>];
	668 -> 669;
	670 [label=<RANGE_REF>];
	669 -> 670;
	671 [label=< 0000001f<br/>00000000000000000000000000011111>];
	670 -> 671;
	672 [label=< 00000000<br/>00000000000000000000000000000000>];
	670 -> 672;
	673 [label=< VAR_DECLARE_LIST>];
	180 -> 673;
	674 [label=< wire esr>];
	673 -> 674;
	675 [label=<RANGE_REF>];
	674 -> 675;
	676 [label=< MIN>];
	675 -> 676;
	677 [label=< 00000010<br/>00000000000000000000000000010000>];
	676 -> 677;
	678 [label=< 00000001<br/>00000000000000000000000000000001>];
	676 -> 678;
	679 [label=< 00000000<br/>00000000000000000000000000000000>];
	675 -> 679;
	680 [label=< VAR_DECLARE_LIST>];
	180 -> 680;
	681 [label=< wire sr_we>];
	680 -> 681;
	682 [label=< VAR_DECLARE_LIST>];
	180 -> 682;
	683 [label=< wire to_sr>];
	682 -> 683;
	684 [label=<RANGE_REF>];
	683 -> 684;
	685 [label=< MIN>];
	684 -> 685;
	686 [label=< 00000010<br/>00000000000000000000000000010000>];
	685 -> 686;
	687 [label=< 00000001<br/>00000000000000000000000000000001>];
	685 -> 687;
	688 [label=< 00000000<br/>00000000000000000000000000000000>];
	684 -> 688;
	689 [label=< VAR_DECLARE_LIST>];
	180 -> 689;
	690 [label=< wire sr>];
	689 -> 690;
	691 [label=<RANGE_REF>];
	690 -> 691;
	692 [label=< MIN>];
	691 -> 692;
	693 [label=< 00000010<br/>00000000000000000000000000010000>];
	692 -> 693;
	694 [label=< 00000001<br/>00000000000000000000000000000001>];
	692 -> 694;
	695 [label=< 00000000<br/>00000000000000000000000000000000>];
	691 -> 695;
	696 [label=< VAR_DECLARE_LIST>];
	180 -> 696;
	697 [label=< wire except_start>];
	696 -> 697;
	698 [label=< VAR_DECLARE_LIST>];
	180 -> 698;
	699 [label=< wire except_started>];
	698 -> 699;
	700 [label=< VAR_DECLARE_LIST>];
	180 -> 700;
	701 [label=< wire wb_insn>];
	700 -> 701;
	702 [label=<RANGE_REF>];
	701 -> 702;
	703 [label=< 0000001f<br/>00000000000000000000000000011111>];
	702 -> 703;
	704 [label=< 00000000<br/>00000000000000000000000000000000>];
	702 -> 704;
	705 [label=< VAR_DECLARE_LIST>];
	180 -> 705;
	706 [label=< wire spr_addrimm>];
	705 -> 706;
	707 [label=<RANGE_REF>];
	706 -> 707;
	708 [label=< 0000000f<br/>00000000000000000000000000001111>];
	707 -> 708;
	709 [label=< 00000000<br/>00000000000000000000000000000000>];
	707 -> 709;
	710 [label=< VAR_DECLARE_LIST>];
	180 -> 710;
	711 [label=< wire sig_syscall>];
	710 -> 711;
	712 [label=< VAR_DECLARE_LIST>];
	180 -> 712;
	713 [label=< wire sig_trap>];
	712 -> 713;
	714 [label=< VAR_DECLARE_LIST>];
	180 -> 714;
	715 [label=< wire spr_dat_cfgr>];
	714 -> 715;
	716 [label=<RANGE_REF>];
	715 -> 716;
	717 [label=< 0000001f<br/>00000000000000000000000000011111>];
	716 -> 717;
	718 [label=< 00000000<br/>00000000000000000000000000000000>];
	716 -> 718;
	719 [label=< VAR_DECLARE_LIST>];
	180 -> 719;
	720 [label=< wire spr_dat_rf>];
	719 -> 720;
	721 [label=<RANGE_REF>];
	720 -> 721;
	722 [label=< 0000001f<br/>00000000000000000000000000011111>];
	721 -> 722;
	723 [label=< 00000000<br/>00000000000000000000000000000000>];
	721 -> 723;
	724 [label=< VAR_DECLARE_LIST>];
	180 -> 724;
	725 [label=< wire spr_dat_npc>];
	724 -> 725;
	726 [label=<RANGE_REF>];
	725 -> 726;
	727 [label=< 0000001f<br/>00000000000000000000000000011111>];
	726 -> 727;
	728 [label=< 00000000<br/>00000000000000000000000000000000>];
	726 -> 728;
	729 [label=< VAR_DECLARE_LIST>];
	180 -> 729;
	730 [label=< wire spr_dat_ppc>];
	729 -> 730;
	731 [label=<RANGE_REF>];
	730 -> 731;
	732 [label=< 0000001f<br/>00000000000000000000000000011111>];
	731 -> 732;
	733 [label=< 00000000<br/>00000000000000000000000000000000>];
	731 -> 733;
	734 [label=< VAR_DECLARE_LIST>];
	180 -> 734;
	735 [label=< wire spr_dat_mac>];
	734 -> 735;
	736 [label=<RANGE_REF>];
	735 -> 736;
	737 [label=< 0000001f<br/>00000000000000000000000000011111>];
	736 -> 737;
	738 [label=< 00000000<br/>00000000000000000000000000000000>];
	736 -> 738;
	739 [label=< VAR_DECLARE_LIST>];
	180 -> 739;
	740 [label=< wire force_dslot_fetch>];
	739 -> 740;
	741 [label=< VAR_DECLARE_LIST>];
	180 -> 741;
	742 [label=< wire no_more_dslot>];
	741 -> 742;
	743 [label=< VAR_DECLARE_LIST>];
	180 -> 743;
	744 [label=< wire ex_void>];
	743 -> 744;
	745 [label=< VAR_DECLARE_LIST>];
	180 -> 745;
	746 [label=< wire if_stall>];
	745 -> 746;
	747 [label=< VAR_DECLARE_LIST>];
	180 -> 747;
	748 [label=< wire id_macrc_op>];
	747 -> 748;
	749 [label=< VAR_DECLARE_LIST>];
	180 -> 749;
	750 [label=< wire ex_macrc_op>];
	749 -> 750;
	751 [label=< VAR_DECLARE_LIST>];
	180 -> 751;
	752 [label=< wire mac_op>];
	751 -> 752;
	753 [label=<RANGE_REF>];
	752 -> 753;
	754 [label=< MIN>];
	753 -> 754;
	755 [label=< 00000002<br/>00000000000000000000000000000010>];
	754 -> 755;
	756 [label=< 00000001<br/>00000000000000000000000000000001>];
	754 -> 756;
	757 [label=< 00000000<br/>00000000000000000000000000000000>];
	753 -> 757;
	758 [label=< VAR_DECLARE_LIST>];
	180 -> 758;
	759 [label=< wire mult_mac_result>];
	758 -> 759;
	760 [label=<RANGE_REF>];
	759 -> 760;
	761 [label=< 0000001f<br/>00000000000000000000000000011111>];
	760 -> 761;
	762 [label=< 00000000<br/>00000000000000000000000000000000>];
	760 -> 762;
	763 [label=< VAR_DECLARE_LIST>];
	180 -> 763;
	764 [label=< wire mac_stall>];
	763 -> 764;
	765 [label=< VAR_DECLARE_LIST>];
	180 -> 765;
	766 [label=< wire except_stop>];
	765 -> 766;
	767 [label=<RANGE_REF>];
	766 -> 767;
	768 [label=< 0000000c<br/>00000000000000000000000000001100>];
	767 -> 768;
	769 [label=< 00000000<br/>00000000000000000000000000000000>];
	767 -> 769;
	770 [label=< VAR_DECLARE_LIST>];
	180 -> 770;
	771 [label=< wire genpc_refetch>];
	770 -> 771;
	772 [label=< VAR_DECLARE_LIST>];
	180 -> 772;
	773 [label=< wire rfe>];
	772 -> 773;
	774 [label=< VAR_DECLARE_LIST>];
	180 -> 774;
	775 [label=< wire lsu_unstall>];
	774 -> 775;
	776 [label=< VAR_DECLARE_LIST>];
	180 -> 776;
	777 [label=< wire except_align>];
	776 -> 777;
	778 [label=< VAR_DECLARE_LIST>];
	180 -> 778;
	779 [label=< wire except_dtlbmiss>];
	778 -> 779;
	780 [label=< VAR_DECLARE_LIST>];
	180 -> 780;
	781 [label=< wire except_dmmufault>];
	780 -> 781;
	782 [label=< VAR_DECLARE_LIST>];
	180 -> 782;
	783 [label=< wire except_illegal>];
	782 -> 783;
	784 [label=< VAR_DECLARE_LIST>];
	180 -> 784;
	785 [label=< wire except_itlbmiss>];
	784 -> 785;
	786 [label=< VAR_DECLARE_LIST>];
	180 -> 786;
	787 [label=< wire except_immufault>];
	786 -> 787;
	788 [label=< VAR_DECLARE_LIST>];
	180 -> 788;
	789 [label=< wire except_ibuserr>];
	788 -> 789;
	790 [label=< VAR_DECLARE_LIST>];
	180 -> 790;
	791 [label=< wire except_dbuserr>];
	790 -> 791;
	792 [label=< VAR_DECLARE_LIST>];
	180 -> 792;
	793 [label=< wire abort_ex>];
	792 -> 793;
	794 [label=< ASSIGN>];
	180 -> 794;
	795 [label=< BLOCKING_STATEMENT>];
	794 -> 795;
	796 [label=< du_except>];
	795 -> 796;
	797 [label=< except_stop>];
	795 -> 797;
	798 [label=< ASSIGN>];
	180 -> 798;
	799 [label=< BLOCKING_STATEMENT>];
	798 -> 799;
	800 [label=< dc_en>];
	799 -> 800;
	801 [label=< ARRAY_REF<br/>sr>];
	799 -> 801;
	802 [label=< 00000003<br/>00000000000000000000000000000011>];
	801 -> 802;
	803 [label=< ASSIGN>];
	180 -> 803;
	804 [label=< BLOCKING_STATEMENT>];
	803 -> 804;
	805 [label=< ic_en>];
	804 -> 805;
	806 [label=< ARRAY_REF<br/>sr>];
	804 -> 806;
	807 [label=< 00000004<br/>00000000000000000000000000000100>];
	806 -> 807;
	808 [label=< ASSIGN>];
	180 -> 808;
	809 [label=< BLOCKING_STATEMENT>];
	808 -> 809;
	810 [label=< dmmu_en>];
	809 -> 810;
	811 [label=< ARRAY_REF<br/>sr>];
	809 -> 811;
	812 [label=< 00000005<br/>00000000000000000000000000000101>];
	811 -> 812;
	813 [label=< ASSIGN>];
	180 -> 813;
	814 [label=< BLOCKING_STATEMENT>];
	813 -> 814;
	815 [label=< immu_en>];
	814 -> 815;
	816 [label=< ARRAY_REF<br/>sr>];
	814 -> 816;
	817 [label=< 00000006<br/>00000000000000000000000000000110>];
	816 -> 817;
	818 [label=< ASSIGN>];
	180 -> 818;
	819 [label=< BLOCKING_STATEMENT>];
	818 -> 819;
	820 [label=< supv>];
	819 -> 820;
	821 [label=< ARRAY_REF<br/>sr>];
	819 -> 821;
	822 [label=< 00000000<br/>00000000000000000000000000000000>];
	821 -> 822;
	823 [label=< MODULE_INSTANCE>];
	180 -> 823;
	824 [label=< MODULE_INSTANCE<br/>or1200_genpc>];
	823 -> 824;
	825 [label=< MODULE_NAMED_INSTANCE<br/>or1200_genpc>];
	824 -> 825;
	826 [label=< MODULE_CONNECT_LIST>];
	825 -> 826;
	827 [label=< MODULE_CONNECT<br/>clk>];
	826 -> 827;
	828 [label=< clk>];
	827 -> 828;
	829 [label=< MODULE_CONNECT<br/>rst>];
	826 -> 829;
	830 [label=< rst>];
	829 -> 830;
	831 [label=< MODULE_CONNECT<br/>icpu_adr_o>];
	826 -> 831;
	832 [label=< icpu_adr_o>];
	831 -> 832;
	833 [label=< MODULE_CONNECT<br/>icpu_cycstb_o>];
	826 -> 833;
	834 [label=< icpu_cycstb_o>];
	833 -> 834;
	835 [label=< MODULE_CONNECT<br/>icpu_sel_o>];
	826 -> 835;
	836 [label=< icpu_sel_o>];
	835 -> 836;
	837 [label=< MODULE_CONNECT<br/>icpu_tag_o>];
	826 -> 837;
	838 [label=< icpu_tag_o>];
	837 -> 838;
	839 [label=< MODULE_CONNECT<br/>icpu_rty_i>];
	826 -> 839;
	840 [label=< icpu_rty_i>];
	839 -> 840;
	841 [label=< MODULE_CONNECT<br/>icpu_adr_i>];
	826 -> 841;
	842 [label=< icpu_adr_i>];
	841 -> 842;
	843 [label=< MODULE_CONNECT<br/>branch_op>];
	826 -> 843;
	844 [label=< branch_op>];
	843 -> 844;
	845 [label=< MODULE_CONNECT<br/>except_type>];
	826 -> 845;
	846 [label=< except_type>];
	845 -> 846;
	847 [label=< MODULE_CONNECT<br/>except_start>];
	826 -> 847;
	848 [label=< except_start>];
	847 -> 848;
	849 [label=< MODULE_CONNECT<br/>except_prefix>];
	826 -> 849;
	850 [label=< ARRAY_REF<br/>sr>];
	849 -> 850;
	851 [label=< 0000000e<br/>00000000000000000000000000001110>];
	850 -> 851;
	852 [label=< MODULE_CONNECT<br/>branch_addrofs>];
	826 -> 852;
	853 [label=< branch_addrofs>];
	852 -> 853;
	854 [label=< MODULE_CONNECT<br/>lr_restor>];
	826 -> 854;
	855 [label=< operand_b>];
	854 -> 855;
	856 [label=< MODULE_CONNECT<br/>flag>];
	826 -> 856;
	857 [label=< flag>];
	856 -> 857;
	858 [label=< MODULE_CONNECT<br/>taken>];
	826 -> 858;
	859 [label=< branch_taken>];
	858 -> 859;
	860 [label=< MODULE_CONNECT<br/>binsn_addr>];
	826 -> 860;
	861 [label=< lr_sav>];
	860 -> 861;
	862 [label=< MODULE_CONNECT<br/>epcr>];
	826 -> 862;
	863 [label=< epcr>];
	862 -> 863;
	864 [label=< MODULE_CONNECT<br/>spr_dat_i>];
	826 -> 864;
	865 [label=< spr_dat_cpu>];
	864 -> 865;
	866 [label=< MODULE_CONNECT<br/>spr_pc_we>];
	826 -> 866;
	867 [label=< pc_we>];
	866 -> 867;
	868 [label=< MODULE_CONNECT<br/>genpc_refetch>];
	826 -> 868;
	869 [label=< genpc_refetch>];
	868 -> 869;
	870 [label=< MODULE_CONNECT<br/>genpc_freeze>];
	826 -> 870;
	871 [label=< genpc_freeze>];
	870 -> 871;
	872 [label=< MODULE_CONNECT<br/>genpc_stop_prefetch>];
	826 -> 872;
	873 [label=< 0<br/>0>];
	872 -> 873;
	874 [label=< MODULE_CONNECT<br/>no_more_dslot>];
	826 -> 874;
	875 [label=< no_more_dslot>];
	874 -> 875;
	876 [label=< MODULE_INSTANCE>];
	180 -> 876;
	877 [label=< MODULE_INSTANCE<br/>or1200_if>];
	876 -> 877;
	878 [label=< MODULE_NAMED_INSTANCE<br/>or1200_if>];
	877 -> 878;
	879 [label=< MODULE_CONNECT_LIST>];
	878 -> 879;
	880 [label=< MODULE_CONNECT<br/>clk>];
	879 -> 880;
	881 [label=< clk>];
	880 -> 881;
	882 [label=< MODULE_CONNECT<br/>rst>];
	879 -> 882;
	883 [label=< rst>];
	882 -> 883;
	884 [label=< MODULE_CONNECT<br/>icpu_dat_i>];
	879 -> 884;
	885 [label=< icpu_dat_i>];
	884 -> 885;
	886 [label=< MODULE_CONNECT<br/>icpu_ack_i>];
	879 -> 886;
	887 [label=< icpu_ack_i>];
	886 -> 887;
	888 [label=< MODULE_CONNECT<br/>icpu_err_i>];
	879 -> 888;
	889 [label=< icpu_err_i>];
	888 -> 889;
	890 [label=< MODULE_CONNECT<br/>icpu_adr_i>];
	879 -> 890;
	891 [label=< icpu_adr_i>];
	890 -> 891;
	892 [label=< MODULE_CONNECT<br/>icpu_tag_i>];
	879 -> 892;
	893 [label=< icpu_tag_i>];
	892 -> 893;
	894 [label=< MODULE_CONNECT<br/>if_freeze>];
	879 -> 894;
	895 [label=< if_freeze>];
	894 -> 895;
	896 [label=< MODULE_CONNECT<br/>if_insn>];
	879 -> 896;
	897 [label=< if_insn>];
	896 -> 897;
	898 [label=< MODULE_CONNECT<br/>if_pc>];
	879 -> 898;
	899 [label=< if_pc>];
	898 -> 899;
	900 [label=< MODULE_CONNECT<br/>flushpipe>];
	879 -> 900;
	901 [label=< flushpipe>];
	900 -> 901;
	902 [label=< MODULE_CONNECT<br/>if_stall>];
	879 -> 902;
	903 [label=< if_stall>];
	902 -> 903;
	904 [label=< MODULE_CONNECT<br/>no_more_dslot>];
	879 -> 904;
	905 [label=< no_more_dslot>];
	904 -> 905;
	906 [label=< MODULE_CONNECT<br/>genpc_refetch>];
	879 -> 906;
	907 [label=< genpc_refetch>];
	906 -> 907;
	908 [label=< MODULE_CONNECT<br/>rfe>];
	879 -> 908;
	909 [label=< rfe>];
	908 -> 909;
	910 [label=< MODULE_CONNECT<br/>except_itlbmiss>];
	879 -> 910;
	911 [label=< except_itlbmiss>];
	910 -> 911;
	912 [label=< MODULE_CONNECT<br/>except_immufault>];
	879 -> 912;
	913 [label=< except_immufault>];
	912 -> 913;
	914 [label=< MODULE_CONNECT<br/>except_ibuserr>];
	879 -> 914;
	915 [label=< except_ibuserr>];
	914 -> 915;
	916 [label=< MODULE_INSTANCE>];
	180 -> 916;
	917 [label=< MODULE_INSTANCE<br/>or1200_ctrl>];
	916 -> 917;
	918 [label=< MODULE_NAMED_INSTANCE<br/>or1200_ctrl>];
	917 -> 918;
	919 [label=< MODULE_CONNECT_LIST>];
	918 -> 919;
	920 [label=< MODULE_CONNECT<br/>clk>];
	919 -> 920;
	921 [label=< clk>];
	920 -> 921;
	922 [label=< MODULE_CONNECT<br/>rst>];
	919 -> 922;
	923 [label=< rst>];
	922 -> 923;
	924 [label=< MODULE_CONNECT<br/>id_freeze>];
	919 -> 924;
	925 [label=< id_freeze>];
	924 -> 925;
	926 [label=< MODULE_CONNECT<br/>ex_freeze>];
	919 -> 926;
	927 [label=< ex_freeze>];
	926 -> 927;
	928 [label=< MODULE_CONNECT<br/>wb_freeze>];
	919 -> 928;
	929 [label=< wb_freeze>];
	928 -> 929;
	930 [label=< MODULE_CONNECT<br/>flushpipe>];
	919 -> 930;
	931 [label=< flushpipe>];
	930 -> 931;
	932 [label=< MODULE_CONNECT<br/>if_insn>];
	919 -> 932;
	933 [label=< if_insn>];
	932 -> 933;
	934 [label=< MODULE_CONNECT<br/>ex_insn>];
	919 -> 934;
	935 [label=< ex_insn>];
	934 -> 935;
	936 [label=< MODULE_CONNECT<br/>branch_op>];
	919 -> 936;
	937 [label=< branch_op>];
	936 -> 937;
	938 [label=< MODULE_CONNECT<br/>branch_taken>];
	919 -> 938;
	939 [label=< branch_taken>];
	938 -> 939;
	940 [label=< MODULE_CONNECT<br/>rf_addra>];
	919 -> 940;
	941 [label=< rf_addra>];
	940 -> 941;
	942 [label=< MODULE_CONNECT<br/>rf_addrb>];
	919 -> 942;
	943 [label=< rf_addrb>];
	942 -> 943;
	944 [label=< MODULE_CONNECT<br/>rf_rda>];
	919 -> 944;
	945 [label=< rf_rda>];
	944 -> 945;
	946 [label=< MODULE_CONNECT<br/>rf_rdb>];
	919 -> 946;
	947 [label=< rf_rdb>];
	946 -> 947;
	948 [label=< MODULE_CONNECT<br/>alu_op>];
	919 -> 948;
	949 [label=< alu_op>];
	948 -> 949;
	950 [label=< MODULE_CONNECT<br/>mac_op>];
	919 -> 950;
	951 [label=< mac_op>];
	950 -> 951;
	952 [label=< MODULE_CONNECT<br/>shrot_op>];
	919 -> 952;
	953 [label=< shrot_op>];
	952 -> 953;
	954 [label=< MODULE_CONNECT<br/>comp_op>];
	919 -> 954;
	955 [label=< comp_op>];
	954 -> 955;
	956 [label=< MODULE_CONNECT<br/>rf_addrw>];
	919 -> 956;
	957 [label=< rf_addrw>];
	956 -> 957;
	958 [label=< MODULE_CONNECT<br/>rfwb_op>];
	919 -> 958;
	959 [label=< rfwb_op>];
	958 -> 959;
	960 [label=< MODULE_CONNECT<br/>wb_insn>];
	919 -> 960;
	961 [label=< wb_insn>];
	960 -> 961;
	962 [label=< MODULE_CONNECT<br/>simm>];
	919 -> 962;
	963 [label=< simm>];
	962 -> 963;
	964 [label=< MODULE_CONNECT<br/>branch_addrofs>];
	919 -> 964;
	965 [label=< branch_addrofs>];
	964 -> 965;
	966 [label=< MODULE_CONNECT<br/>lsu_addrofs>];
	919 -> 966;
	967 [label=< lsu_addrofs>];
	966 -> 967;
	968 [label=< MODULE_CONNECT<br/>sel_a>];
	919 -> 968;
	969 [label=< sel_a>];
	968 -> 969;
	970 [label=< MODULE_CONNECT<br/>sel_b>];
	919 -> 970;
	971 [label=< sel_b>];
	970 -> 971;
	972 [label=< MODULE_CONNECT<br/>lsu_op>];
	919 -> 972;
	973 [label=< lsu_op>];
	972 -> 973;
	974 [label=< MODULE_CONNECT<br/>cust5_op>];
	919 -> 974;
	975 [label=< cust5_op>];
	974 -> 975;
	976 [label=< MODULE_CONNECT<br/>cust5_limm>];
	919 -> 976;
	977 [label=< cust5_limm>];
	976 -> 977;
	978 [label=< MODULE_CONNECT<br/>multicycle>];
	919 -> 978;
	979 [label=< multicycle>];
	978 -> 979;
	980 [label=< MODULE_CONNECT<br/>spr_addrimm>];
	919 -> 980;
	981 [label=< spr_addrimm>];
	980 -> 981;
	982 [label=< MODULE_CONNECT<br/>wbforw_valid>];
	919 -> 982;
	983 [label=< wbforw_valid>];
	982 -> 983;
	984 [label=< MODULE_CONNECT<br/>sig_syscall>];
	919 -> 984;
	985 [label=< sig_syscall>];
	984 -> 985;
	986 [label=< MODULE_CONNECT<br/>sig_trap>];
	919 -> 986;
	987 [label=< sig_trap>];
	986 -> 987;
	988 [label=< MODULE_CONNECT<br/>force_dslot_fetch>];
	919 -> 988;
	989 [label=< force_dslot_fetch>];
	988 -> 989;
	990 [label=< MODULE_CONNECT<br/>no_more_dslot>];
	919 -> 990;
	991 [label=< no_more_dslot>];
	990 -> 991;
	992 [label=< MODULE_CONNECT<br/>ex_void>];
	919 -> 992;
	993 [label=< ex_void>];
	992 -> 993;
	994 [label=< MODULE_CONNECT<br/>id_macrc_op>];
	919 -> 994;
	995 [label=< id_macrc_op>];
	994 -> 995;
	996 [label=< MODULE_CONNECT<br/>ex_macrc_op>];
	919 -> 996;
	997 [label=< ex_macrc_op>];
	996 -> 997;
	998 [label=< MODULE_CONNECT<br/>rfe>];
	919 -> 998;
	999 [label=< rfe>];
	998 -> 999;
	1000 [label=< MODULE_CONNECT<br/>du_hwbkpt>];
	919 -> 1000;
	1001 [label=< du_hwbkpt>];
	1000 -> 1001;
	1002 [label=< MODULE_CONNECT<br/>except_illegal>];
	919 -> 1002;
	1003 [label=< except_illegal>];
	1002 -> 1003;
	1004 [label=< MODULE_INSTANCE>];
	180 -> 1004;
	1005 [label=< MODULE_INSTANCE<br/>or1200_rf>];
	1004 -> 1005;
	1006 [label=< MODULE_NAMED_INSTANCE<br/>or1200_rf>];
	1005 -> 1006;
	1007 [label=< MODULE_CONNECT_LIST>];
	1006 -> 1007;
	1008 [label=< MODULE_CONNECT<br/>clk>];
	1007 -> 1008;
	1009 [label=< clk>];
	1008 -> 1009;
	1010 [label=< MODULE_CONNECT<br/>rst>];
	1007 -> 1010;
	1011 [label=< rst>];
	1010 -> 1011;
	1012 [label=< MODULE_CONNECT<br/>supv>];
	1007 -> 1012;
	1013 [label=< ARRAY_REF<br/>sr>];
	1012 -> 1013;
	1014 [label=< 00000000<br/>00000000000000000000000000000000>];
	1013 -> 1014;
	1015 [label=< MODULE_CONNECT<br/>wb_freeze>];
	1007 -> 1015;
	1016 [label=< wb_freeze>];
	1015 -> 1016;
	1017 [label=< MODULE_CONNECT<br/>addrw>];
	1007 -> 1017;
	1018 [label=< rf_addrw>];
	1017 -> 1018;
	1019 [label=< MODULE_CONNECT<br/>dataw>];
	1007 -> 1019;
	1020 [label=< rf_dataw>];
	1019 -> 1020;
	1021 [label=< MODULE_CONNECT<br/>id_freeze>];
	1007 -> 1021;
	1022 [label=< id_freeze>];
	1021 -> 1022;
	1023 [label=< MODULE_CONNECT<br/>we>];
	1007 -> 1023;
	1024 [label=< ARRAY_REF<br/>rfwb_op>];
	1023 -> 1024;
	1025 [label=< 00000000<br/>00000000000000000000000000000000>];
	1024 -> 1025;
	1026 [label=< MODULE_CONNECT<br/>flushpipe>];
	1007 -> 1026;
	1027 [label=< flushpipe>];
	1026 -> 1027;
	1028 [label=< MODULE_CONNECT<br/>addra>];
	1007 -> 1028;
	1029 [label=< rf_addra>];
	1028 -> 1029;
	1030 [label=< MODULE_CONNECT<br/>rda>];
	1007 -> 1030;
	1031 [label=< rf_rda>];
	1030 -> 1031;
	1032 [label=< MODULE_CONNECT<br/>dataa>];
	1007 -> 1032;
	1033 [label=< rf_dataa>];
	1032 -> 1033;
	1034 [label=< MODULE_CONNECT<br/>addrb>];
	1007 -> 1034;
	1035 [label=< rf_addrb>];
	1034 -> 1035;
	1036 [label=< MODULE_CONNECT<br/>rdb>];
	1007 -> 1036;
	1037 [label=< rf_rdb>];
	1036 -> 1037;
	1038 [label=< MODULE_CONNECT<br/>datab>];
	1007 -> 1038;
	1039 [label=< rf_datab>];
	1038 -> 1039;
	1040 [label=< MODULE_CONNECT<br/>spr_cs>];
	1007 -> 1040;
	1041 [label=< ARRAY_REF<br/>spr_cs>];
	1040 -> 1041;
	1042 [label=< 00<br/>00000>];
	1041 -> 1042;
	1043 [label=< MODULE_CONNECT<br/>spr_write>];
	1007 -> 1043;
	1044 [label=< spr_we>];
	1043 -> 1044;
	1045 [label=< MODULE_CONNECT<br/>spr_addr>];
	1007 -> 1045;
	1046 [label=< spr_addr>];
	1045 -> 1046;
	1047 [label=< MODULE_CONNECT<br/>spr_dat_i>];
	1007 -> 1047;
	1048 [label=< spr_dat_cpu>];
	1047 -> 1048;
	1049 [label=< MODULE_CONNECT<br/>spr_dat_o>];
	1007 -> 1049;
	1050 [label=< spr_dat_rf>];
	1049 -> 1050;
	1051 [label=< MODULE_INSTANCE>];
	180 -> 1051;
	1052 [label=< MODULE_INSTANCE<br/>or1200_operandmuxes>];
	1051 -> 1052;
	1053 [label=< MODULE_NAMED_INSTANCE<br/>or1200_operandmuxes>];
	1052 -> 1053;
	1054 [label=< MODULE_CONNECT_LIST>];
	1053 -> 1054;
	1055 [label=< MODULE_CONNECT<br/>clk>];
	1054 -> 1055;
	1056 [label=< clk>];
	1055 -> 1056;
	1057 [label=< MODULE_CONNECT<br/>rst>];
	1054 -> 1057;
	1058 [label=< rst>];
	1057 -> 1058;
	1059 [label=< MODULE_CONNECT<br/>id_freeze>];
	1054 -> 1059;
	1060 [label=< id_freeze>];
	1059 -> 1060;
	1061 [label=< MODULE_CONNECT<br/>ex_freeze>];
	1054 -> 1061;
	1062 [label=< ex_freeze>];
	1061 -> 1062;
	1063 [label=< MODULE_CONNECT<br/>rf_dataa>];
	1054 -> 1063;
	1064 [label=< rf_dataa>];
	1063 -> 1064;
	1065 [label=< MODULE_CONNECT<br/>rf_datab>];
	1054 -> 1065;
	1066 [label=< rf_datab>];
	1065 -> 1066;
	1067 [label=< MODULE_CONNECT<br/>ex_forw>];
	1054 -> 1067;
	1068 [label=< rf_dataw>];
	1067 -> 1068;
	1069 [label=< MODULE_CONNECT<br/>wb_forw>];
	1054 -> 1069;
	1070 [label=< wb_forw>];
	1069 -> 1070;
	1071 [label=< MODULE_CONNECT<br/>simm>];
	1054 -> 1071;
	1072 [label=< simm>];
	1071 -> 1072;
	1073 [label=< MODULE_CONNECT<br/>sel_a>];
	1054 -> 1073;
	1074 [label=< sel_a>];
	1073 -> 1074;
	1075 [label=< MODULE_CONNECT<br/>sel_b>];
	1054 -> 1075;
	1076 [label=< sel_b>];
	1075 -> 1076;
	1077 [label=< MODULE_CONNECT<br/>operand_a>];
	1054 -> 1077;
	1078 [label=< operand_a>];
	1077 -> 1078;
	1079 [label=< MODULE_CONNECT<br/>operand_b>];
	1054 -> 1079;
	1080 [label=< operand_b>];
	1079 -> 1080;
	1081 [label=< MODULE_CONNECT<br/>muxed_b>];
	1054 -> 1081;
	1082 [label=< muxed_b>];
	1081 -> 1082;
	1083 [label=< MODULE_INSTANCE>];
	180 -> 1083;
	1084 [label=< MODULE_INSTANCE<br/>or1200_alu>];
	1083 -> 1084;
	1085 [label=< MODULE_NAMED_INSTANCE<br/>or1200_alu>];
	1084 -> 1085;
	1086 [label=< MODULE_CONNECT_LIST>];
	1085 -> 1086;
	1087 [label=< MODULE_CONNECT<br/>a>];
	1086 -> 1087;
	1088 [label=< operand_a>];
	1087 -> 1088;
	1089 [label=< MODULE_CONNECT<br/>b>];
	1086 -> 1089;
	1090 [label=< operand_b>];
	1089 -> 1090;
	1091 [label=< MODULE_CONNECT<br/>mult_mac_result>];
	1086 -> 1091;
	1092 [label=< mult_mac_result>];
	1091 -> 1092;
	1093 [label=< MODULE_CONNECT<br/>macrc_op>];
	1086 -> 1093;
	1094 [label=< ex_macrc_op>];
	1093 -> 1094;
	1095 [label=< MODULE_CONNECT<br/>alu_op>];
	1086 -> 1095;
	1096 [label=< alu_op>];
	1095 -> 1096;
	1097 [label=< MODULE_CONNECT<br/>shrot_op>];
	1086 -> 1097;
	1098 [label=< shrot_op>];
	1097 -> 1098;
	1099 [label=< MODULE_CONNECT<br/>comp_op>];
	1086 -> 1099;
	1100 [label=< comp_op>];
	1099 -> 1100;
	1101 [label=< MODULE_CONNECT<br/>cust5_op>];
	1086 -> 1101;
	1102 [label=< cust5_op>];
	1101 -> 1102;
	1103 [label=< MODULE_CONNECT<br/>cust5_limm>];
	1086 -> 1103;
	1104 [label=< cust5_limm>];
	1103 -> 1104;
	1105 [label=< MODULE_CONNECT<br/>result>];
	1086 -> 1105;
	1106 [label=< alu_dataout>];
	1105 -> 1106;
	1107 [label=< MODULE_CONNECT<br/>flagforw>];
	1086 -> 1107;
	1108 [label=< flagforw>];
	1107 -> 1108;
	1109 [label=< MODULE_CONNECT<br/>flag_we>];
	1086 -> 1109;
	1110 [label=< flag_we>];
	1109 -> 1110;
	1111 [label=< MODULE_CONNECT<br/>cyforw>];
	1086 -> 1111;
	1112 [label=< cyforw>];
	1111 -> 1112;
	1113 [label=< MODULE_CONNECT<br/>cy_we>];
	1086 -> 1113;
	1114 [label=< cy_we>];
	1113 -> 1114;
	1115 [label=< MODULE_CONNECT<br/>flag>];
	1086 -> 1115;
	1116 [label=< flag>];
	1115 -> 1116;
	1117 [label=< MODULE_CONNECT<br/>k_carry>];
	1086 -> 1117;
	1118 [label=< k_carry>];
	1117 -> 1118;
	1119 [label=< MODULE_INSTANCE>];
	180 -> 1119;
	1120 [label=< MODULE_INSTANCE<br/>or1200_mult_mac>];
	1119 -> 1120;
	1121 [label=< MODULE_NAMED_INSTANCE<br/>or1200_mult_mac>];
	1120 -> 1121;
	1122 [label=< MODULE_CONNECT_LIST>];
	1121 -> 1122;
	1123 [label=< MODULE_CONNECT<br/>clk>];
	1122 -> 1123;
	1124 [label=< clk>];
	1123 -> 1124;
	1125 [label=< MODULE_CONNECT<br/>rst>];
	1122 -> 1125;
	1126 [label=< rst>];
	1125 -> 1126;
	1127 [label=< MODULE_CONNECT<br/>ex_freeze>];
	1122 -> 1127;
	1128 [label=< ex_freeze>];
	1127 -> 1128;
	1129 [label=< MODULE_CONNECT<br/>id_macrc_op>];
	1122 -> 1129;
	1130 [label=< id_macrc_op>];
	1129 -> 1130;
	1131 [label=< MODULE_CONNECT<br/>macrc_op>];
	1122 -> 1131;
	1132 [label=< ex_macrc_op>];
	1131 -> 1132;
	1133 [label=< MODULE_CONNECT<br/>a>];
	1122 -> 1133;
	1134 [label=< operand_a>];
	1133 -> 1134;
	1135 [label=< MODULE_CONNECT<br/>b>];
	1122 -> 1135;
	1136 [label=< operand_b>];
	1135 -> 1136;
	1137 [label=< MODULE_CONNECT<br/>mac_op>];
	1122 -> 1137;
	1138 [label=< mac_op>];
	1137 -> 1138;
	1139 [label=< MODULE_CONNECT<br/>alu_op>];
	1122 -> 1139;
	1140 [label=< alu_op>];
	1139 -> 1140;
	1141 [label=< MODULE_CONNECT<br/>result>];
	1122 -> 1141;
	1142 [label=< mult_mac_result>];
	1141 -> 1142;
	1143 [label=< MODULE_CONNECT<br/>mac_stall_r>];
	1122 -> 1143;
	1144 [label=< mac_stall>];
	1143 -> 1144;
	1145 [label=< MODULE_CONNECT<br/>spr_cs>];
	1122 -> 1145;
	1146 [label=< ARRAY_REF<br/>spr_cs>];
	1145 -> 1146;
	1147 [label=< 05<br/>00101>];
	1146 -> 1147;
	1148 [label=< MODULE_CONNECT<br/>spr_write>];
	1122 -> 1148;
	1149 [label=< spr_we>];
	1148 -> 1149;
	1150 [label=< MODULE_CONNECT<br/>spr_addr>];
	1122 -> 1150;
	1151 [label=< spr_addr>];
	1150 -> 1151;
	1152 [label=< MODULE_CONNECT<br/>spr_dat_i>];
	1122 -> 1152;
	1153 [label=< spr_dat_cpu>];
	1152 -> 1153;
	1154 [label=< MODULE_CONNECT<br/>spr_dat_o>];
	1122 -> 1154;
	1155 [label=< spr_dat_mac>];
	1154 -> 1155;
	1156 [label=< MODULE_INSTANCE>];
	180 -> 1156;
	1157 [label=< MODULE_INSTANCE<br/>or1200_sprs>];
	1156 -> 1157;
	1158 [label=< MODULE_NAMED_INSTANCE<br/>or1200_sprs>];
	1157 -> 1158;
	1159 [label=< MODULE_CONNECT_LIST>];
	1158 -> 1159;
	1160 [label=< MODULE_CONNECT<br/>clk>];
	1159 -> 1160;
	1161 [label=< clk>];
	1160 -> 1161;
	1162 [label=< MODULE_CONNECT<br/>rst>];
	1159 -> 1162;
	1163 [label=< rst>];
	1162 -> 1163;
	1164 [label=< MODULE_CONNECT<br/>addrbase>];
	1159 -> 1164;
	1165 [label=< operand_a>];
	1164 -> 1165;
	1166 [label=< MODULE_CONNECT<br/>addrofs>];
	1159 -> 1166;
	1167 [label=< spr_addrimm>];
	1166 -> 1167;
	1168 [label=< MODULE_CONNECT<br/>dat_i>];
	1159 -> 1168;
	1169 [label=< operand_b>];
	1168 -> 1169;
	1170 [label=< MODULE_CONNECT<br/>alu_op>];
	1159 -> 1170;
	1171 [label=< alu_op>];
	1170 -> 1171;
	1172 [label=< MODULE_CONNECT<br/>flagforw>];
	1159 -> 1172;
	1173 [label=< flagforw>];
	1172 -> 1173;
	1174 [label=< MODULE_CONNECT<br/>flag_we>];
	1159 -> 1174;
	1175 [label=< flag_we>];
	1174 -> 1175;
	1176 [label=< MODULE_CONNECT<br/>flag>];
	1159 -> 1176;
	1177 [label=< flag>];
	1176 -> 1177;
	1178 [label=< MODULE_CONNECT<br/>cyforw>];
	1159 -> 1178;
	1179 [label=< cyforw>];
	1178 -> 1179;
	1180 [label=< MODULE_CONNECT<br/>cy_we>];
	1159 -> 1180;
	1181 [label=< cy_we>];
	1180 -> 1181;
	1182 [label=< MODULE_CONNECT<br/>carry>];
	1159 -> 1182;
	1183 [label=< k_carry>];
	1182 -> 1183;
	1184 [label=< MODULE_CONNECT<br/>to_wbmux>];
	1159 -> 1184;
	1185 [label=< sprs_dataout>];
	1184 -> 1185;
	1186 [label=< MODULE_CONNECT<br/>du_addr>];
	1159 -> 1186;
	1187 [label=< du_addr>];
	1186 -> 1187;
	1188 [label=< MODULE_CONNECT<br/>du_dat_du>];
	1159 -> 1188;
	1189 [label=< du_dat_du>];
	1188 -> 1189;
	1190 [label=< MODULE_CONNECT<br/>du_read>];
	1159 -> 1190;
	1191 [label=< du_read>];
	1190 -> 1191;
	1192 [label=< MODULE_CONNECT<br/>du_write>];
	1159 -> 1192;
	1193 [label=< du_write>];
	1192 -> 1193;
	1194 [label=< MODULE_CONNECT<br/>du_dat_cpu>];
	1159 -> 1194;
	1195 [label=< du_dat_cpu>];
	1194 -> 1195;
	1196 [label=< MODULE_CONNECT<br/>spr_addr>];
	1159 -> 1196;
	1197 [label=< spr_addr>];
	1196 -> 1197;
	1198 [label=< MODULE_CONNECT<br/>spr_dat_pic>];
	1159 -> 1198;
	1199 [label=< spr_dat_pic>];
	1198 -> 1199;
	1200 [label=< MODULE_CONNECT<br/>spr_dat_tt>];
	1159 -> 1200;
	1201 [label=< spr_dat_tt>];
	1200 -> 1201;
	1202 [label=< MODULE_CONNECT<br/>spr_dat_pm>];
	1159 -> 1202;
	1203 [label=< spr_dat_pm>];
	1202 -> 1203;
	1204 [label=< MODULE_CONNECT<br/>spr_dat_cfgr>];
	1159 -> 1204;
	1205 [label=< spr_dat_cfgr>];
	1204 -> 1205;
	1206 [label=< MODULE_CONNECT<br/>spr_dat_rf>];
	1159 -> 1206;
	1207 [label=< spr_dat_rf>];
	1206 -> 1207;
	1208 [label=< MODULE_CONNECT<br/>spr_dat_npc>];
	1159 -> 1208;
	1209 [label=< spr_dat_npc>];
	1208 -> 1209;
	1210 [label=< MODULE_CONNECT<br/>spr_dat_ppc>];
	1159 -> 1210;
	1211 [label=< spr_dat_ppc>];
	1210 -> 1211;
	1212 [label=< MODULE_CONNECT<br/>spr_dat_mac>];
	1159 -> 1212;
	1213 [label=< spr_dat_mac>];
	1212 -> 1213;
	1214 [label=< MODULE_CONNECT<br/>spr_dat_dmmu>];
	1159 -> 1214;
	1215 [label=< spr_dat_dmmu>];
	1214 -> 1215;
	1216 [label=< MODULE_CONNECT<br/>spr_dat_immu>];
	1159 -> 1216;
	1217 [label=< spr_dat_immu>];
	1216 -> 1217;
	1218 [label=< MODULE_CONNECT<br/>spr_dat_du>];
	1159 -> 1218;
	1219 [label=< spr_dat_du>];
	1218 -> 1219;
	1220 [label=< MODULE_CONNECT<br/>spr_dat_o>];
	1159 -> 1220;
	1221 [label=< spr_dat_cpu>];
	1220 -> 1221;
	1222 [label=< MODULE_CONNECT<br/>spr_cs>];
	1159 -> 1222;
	1223 [label=< spr_cs>];
	1222 -> 1223;
	1224 [label=< MODULE_CONNECT<br/>spr_we>];
	1159 -> 1224;
	1225 [label=< spr_we>];
	1224 -> 1225;
	1226 [label=< MODULE_CONNECT<br/>epcr_we>];
	1159 -> 1226;
	1227 [label=< epcr_we>];
	1226 -> 1227;
	1228 [label=< MODULE_CONNECT<br/>eear_we>];
	1159 -> 1228;
	1229 [label=< eear_we>];
	1228 -> 1229;
	1230 [label=< MODULE_CONNECT<br/>esr_we>];
	1159 -> 1230;
	1231 [label=< esr_we>];
	1230 -> 1231;
	1232 [label=< MODULE_CONNECT<br/>pc_we>];
	1159 -> 1232;
	1233 [label=< pc_we>];
	1232 -> 1233;
	1234 [label=< MODULE_CONNECT<br/>epcr>];
	1159 -> 1234;
	1235 [label=< epcr>];
	1234 -> 1235;
	1236 [label=< MODULE_CONNECT<br/>eear>];
	1159 -> 1236;
	1237 [label=< eear>];
	1236 -> 1237;
	1238 [label=< MODULE_CONNECT<br/>esr>];
	1159 -> 1238;
	1239 [label=< esr>];
	1238 -> 1239;
	1240 [label=< MODULE_CONNECT<br/>except_started>];
	1159 -> 1240;
	1241 [label=< except_started>];
	1240 -> 1241;
	1242 [label=< MODULE_CONNECT<br/>sr_we>];
	1159 -> 1242;
	1243 [label=< sr_we>];
	1242 -> 1243;
	1244 [label=< MODULE_CONNECT<br/>to_sr>];
	1159 -> 1244;
	1245 [label=< to_sr>];
	1244 -> 1245;
	1246 [label=< MODULE_CONNECT<br/>sr>];
	1159 -> 1246;
	1247 [label=< sr>];
	1246 -> 1247;
	1248 [label=< MODULE_CONNECT<br/>branch_op>];
	1159 -> 1248;
	1249 [label=< branch_op>];
	1248 -> 1249;
	1250 [label=< MODULE_INSTANCE>];
	180 -> 1250;
	1251 [label=< MODULE_INSTANCE<br/>or1200_lsu>];
	1250 -> 1251;
	1252 [label=< MODULE_NAMED_INSTANCE<br/>or1200_lsu>];
	1251 -> 1252;
	1253 [label=< MODULE_CONNECT_LIST>];
	1252 -> 1253;
	1254 [label=< MODULE_CONNECT<br/>addrbase>];
	1253 -> 1254;
	1255 [label=< operand_a>];
	1254 -> 1255;
	1256 [label=< MODULE_CONNECT<br/>addrofs>];
	1253 -> 1256;
	1257 [label=< lsu_addrofs>];
	1256 -> 1257;
	1258 [label=< MODULE_CONNECT<br/>lsu_op>];
	1253 -> 1258;
	1259 [label=< lsu_op>];
	1258 -> 1259;
	1260 [label=< MODULE_CONNECT<br/>lsu_datain>];
	1253 -> 1260;
	1261 [label=< operand_b>];
	1260 -> 1261;
	1262 [label=< MODULE_CONNECT<br/>lsu_dataout>];
	1253 -> 1262;
	1263 [label=< lsu_dataout>];
	1262 -> 1263;
	1264 [label=< MODULE_CONNECT<br/>lsu_stall>];
	1253 -> 1264;
	1265 [label=< lsu_stall>];
	1264 -> 1265;
	1266 [label=< MODULE_CONNECT<br/>lsu_unstall>];
	1253 -> 1266;
	1267 [label=< lsu_unstall>];
	1266 -> 1267;
	1268 [label=< MODULE_CONNECT<br/>du_stall>];
	1253 -> 1268;
	1269 [label=< du_stall>];
	1268 -> 1269;
	1270 [label=< MODULE_CONNECT<br/>except_align>];
	1253 -> 1270;
	1271 [label=< except_align>];
	1270 -> 1271;
	1272 [label=< MODULE_CONNECT<br/>except_dtlbmiss>];
	1253 -> 1272;
	1273 [label=< except_dtlbmiss>];
	1272 -> 1273;
	1274 [label=< MODULE_CONNECT<br/>except_dmmufault>];
	1253 -> 1274;
	1275 [label=< except_dmmufault>];
	1274 -> 1275;
	1276 [label=< MODULE_CONNECT<br/>except_dbuserr>];
	1253 -> 1276;
	1277 [label=< except_dbuserr>];
	1276 -> 1277;
	1278 [label=< MODULE_CONNECT<br/>dcpu_adr_o>];
	1253 -> 1278;
	1279 [label=< dcpu_adr_o>];
	1278 -> 1279;
	1280 [label=< MODULE_CONNECT<br/>dcpu_cycstb_o>];
	1253 -> 1280;
	1281 [label=< dcpu_cycstb_o>];
	1280 -> 1281;
	1282 [label=< MODULE_CONNECT<br/>dcpu_we_o>];
	1253 -> 1282;
	1283 [label=< dcpu_we_o>];
	1282 -> 1283;
	1284 [label=< MODULE_CONNECT<br/>dcpu_sel_o>];
	1253 -> 1284;
	1285 [label=< dcpu_sel_o>];
	1284 -> 1285;
	1286 [label=< MODULE_CONNECT<br/>dcpu_tag_o>];
	1253 -> 1286;
	1287 [label=< dcpu_tag_o>];
	1286 -> 1287;
	1288 [label=< MODULE_CONNECT<br/>dcpu_dat_o>];
	1253 -> 1288;
	1289 [label=< dcpu_dat_o>];
	1288 -> 1289;
	1290 [label=< MODULE_CONNECT<br/>dcpu_dat_i>];
	1253 -> 1290;
	1291 [label=< dcpu_dat_i>];
	1290 -> 1291;
	1292 [label=< MODULE_CONNECT<br/>dcpu_ack_i>];
	1253 -> 1292;
	1293 [label=< dcpu_ack_i>];
	1292 -> 1293;
	1294 [label=< MODULE_CONNECT<br/>dcpu_rty_i>];
	1253 -> 1294;
	1295 [label=< dcpu_rty_i>];
	1294 -> 1295;
	1296 [label=< MODULE_CONNECT<br/>dcpu_err_i>];
	1253 -> 1296;
	1297 [label=< dcpu_err_i>];
	1296 -> 1297;
	1298 [label=< MODULE_CONNECT<br/>dcpu_tag_i>];
	1253 -> 1298;
	1299 [label=< dcpu_tag_i>];
	1298 -> 1299;
	1300 [label=< MODULE_INSTANCE>];
	180 -> 1300;
	1301 [label=< MODULE_INSTANCE<br/>or1200_wbmux>];
	1300 -> 1301;
	1302 [label=< MODULE_NAMED_INSTANCE<br/>or1200_wbmux>];
	1301 -> 1302;
	1303 [label=< MODULE_CONNECT_LIST>];
	1302 -> 1303;
	1304 [label=< MODULE_CONNECT<br/>clk>];
	1303 -> 1304;
	1305 [label=< clk>];
	1304 -> 1305;
	1306 [label=< MODULE_CONNECT<br/>rst>];
	1303 -> 1306;
	1307 [label=< rst>];
	1306 -> 1307;
	1308 [label=< MODULE_CONNECT<br/>wb_freeze>];
	1303 -> 1308;
	1309 [label=< wb_freeze>];
	1308 -> 1309;
	1310 [label=< MODULE_CONNECT<br/>rfwb_op>];
	1303 -> 1310;
	1311 [label=< rfwb_op>];
	1310 -> 1311;
	1312 [label=< MODULE_CONNECT<br/>muxin_a>];
	1303 -> 1312;
	1313 [label=< alu_dataout>];
	1312 -> 1313;
	1314 [label=< MODULE_CONNECT<br/>muxin_b>];
	1303 -> 1314;
	1315 [label=< lsu_dataout>];
	1314 -> 1315;
	1316 [label=< MODULE_CONNECT<br/>muxin_c>];
	1303 -> 1316;
	1317 [label=< sprs_dataout>];
	1316 -> 1317;
	1318 [label=< MODULE_CONNECT<br/>muxin_d>];
	1303 -> 1318;
	1319 [label=< CONCATENATE>];
	1318 -> 1319;
	1320 [label=< lr_sav>];
	1319 -> 1320;
	1321 [label=< 0<br/>00>];
	1319 -> 1321;
	1322 [label=< MODULE_CONNECT<br/>muxout>];
	1303 -> 1322;
	1323 [label=< rf_dataw>];
	1322 -> 1323;
	1324 [label=< MODULE_CONNECT<br/>muxreg>];
	1303 -> 1324;
	1325 [label=< wb_forw>];
	1324 -> 1325;
	1326 [label=< MODULE_CONNECT<br/>muxreg_valid>];
	1303 -> 1326;
	1327 [label=< wbforw_valid>];
	1326 -> 1327;
	1328 [label=< MODULE_INSTANCE>];
	180 -> 1328;
	1329 [label=< MODULE_INSTANCE<br/>or1200_freeze>];
	1328 -> 1329;
	1330 [label=< MODULE_NAMED_INSTANCE<br/>or1200_freeze>];
	1329 -> 1330;
	1331 [label=< MODULE_CONNECT_LIST>];
	1330 -> 1331;
	1332 [label=< MODULE_CONNECT<br/>clk>];
	1331 -> 1332;
	1333 [label=< clk>];
	1332 -> 1333;
	1334 [label=< MODULE_CONNECT<br/>rst>];
	1331 -> 1334;
	1335 [label=< rst>];
	1334 -> 1335;
	1336 [label=< MODULE_CONNECT<br/>multicycle>];
	1331 -> 1336;
	1337 [label=< multicycle>];
	1336 -> 1337;
	1338 [label=< MODULE_CONNECT<br/>flushpipe>];
	1331 -> 1338;
	1339 [label=< flushpipe>];
	1338 -> 1339;
	1340 [label=< MODULE_CONNECT<br/>extend_flush>];
	1331 -> 1340;
	1341 [label=< extend_flush>];
	1340 -> 1341;
	1342 [label=< MODULE_CONNECT<br/>lsu_stall>];
	1331 -> 1342;
	1343 [label=< lsu_stall>];
	1342 -> 1343;
	1344 [label=< MODULE_CONNECT<br/>if_stall>];
	1331 -> 1344;
	1345 [label=< if_stall>];
	1344 -> 1345;
	1346 [label=< MODULE_CONNECT<br/>lsu_unstall>];
	1331 -> 1346;
	1347 [label=< lsu_unstall>];
	1346 -> 1347;
	1348 [label=< MODULE_CONNECT<br/>force_dslot_fetch>];
	1331 -> 1348;
	1349 [label=< force_dslot_fetch>];
	1348 -> 1349;
	1350 [label=< MODULE_CONNECT<br/>abort_ex>];
	1331 -> 1350;
	1351 [label=< abort_ex>];
	1350 -> 1351;
	1352 [label=< MODULE_CONNECT<br/>du_stall>];
	1331 -> 1352;
	1353 [label=< du_stall>];
	1352 -> 1353;
	1354 [label=< MODULE_CONNECT<br/>mac_stall>];
	1331 -> 1354;
	1355 [label=< mac_stall>];
	1354 -> 1355;
	1356 [label=< MODULE_CONNECT<br/>genpc_freeze>];
	1331 -> 1356;
	1357 [label=< genpc_freeze>];
	1356 -> 1357;
	1358 [label=< MODULE_CONNECT<br/>if_freeze>];
	1331 -> 1358;
	1359 [label=< if_freeze>];
	1358 -> 1359;
	1360 [label=< MODULE_CONNECT<br/>id_freeze>];
	1331 -> 1360;
	1361 [label=< id_freeze>];
	1360 -> 1361;
	1362 [label=< MODULE_CONNECT<br/>ex_freeze>];
	1331 -> 1362;
	1363 [label=< ex_freeze>];
	1362 -> 1363;
	1364 [label=< MODULE_CONNECT<br/>wb_freeze>];
	1331 -> 1364;
	1365 [label=< wb_freeze>];
	1364 -> 1365;
	1366 [label=< MODULE_CONNECT<br/>icpu_ack_i>];
	1331 -> 1366;
	1367 [label=< icpu_ack_i>];
	1366 -> 1367;
	1368 [label=< MODULE_CONNECT<br/>icpu_err_i>];
	1331 -> 1368;
	1369 [label=< icpu_err_i>];
	1368 -> 1369;
	1370 [label=< MODULE_INSTANCE>];
	180 -> 1370;
	1371 [label=< MODULE_INSTANCE<br/>or1200_except>];
	1370 -> 1371;
	1372 [label=< MODULE_NAMED_INSTANCE<br/>or1200_except>];
	1371 -> 1372;
	1373 [label=< MODULE_CONNECT_LIST>];
	1372 -> 1373;
	1374 [label=< MODULE_CONNECT<br/>clk>];
	1373 -> 1374;
	1375 [label=< clk>];
	1374 -> 1375;
	1376 [label=< MODULE_CONNECT<br/>rst>];
	1373 -> 1376;
	1377 [label=< rst>];
	1376 -> 1377;
	1378 [label=< MODULE_CONNECT<br/>sig_ibuserr>];
	1373 -> 1378;
	1379 [label=< except_ibuserr>];
	1378 -> 1379;
	1380 [label=< MODULE_CONNECT<br/>sig_dbuserr>];
	1373 -> 1380;
	1381 [label=< except_dbuserr>];
	1380 -> 1381;
	1382 [label=< MODULE_CONNECT<br/>sig_illegal>];
	1373 -> 1382;
	1383 [label=< except_illegal>];
	1382 -> 1383;
	1384 [label=< MODULE_CONNECT<br/>sig_align>];
	1373 -> 1384;
	1385 [label=< except_align>];
	1384 -> 1385;
	1386 [label=< MODULE_CONNECT<br/>sig_range>];
	1373 -> 1386;
	1387 [label=< 0<br/>0>];
	1386 -> 1387;
	1388 [label=< MODULE_CONNECT<br/>sig_dtlbmiss>];
	1373 -> 1388;
	1389 [label=< except_dtlbmiss>];
	1388 -> 1389;
	1390 [label=< MODULE_CONNECT<br/>sig_dmmufault>];
	1373 -> 1390;
	1391 [label=< except_dmmufault>];
	1390 -> 1391;
	1392 [label=< MODULE_CONNECT<br/>sig_int>];
	1373 -> 1392;
	1393 [label=< sig_int>];
	1392 -> 1393;
	1394 [label=< MODULE_CONNECT<br/>sig_syscall>];
	1373 -> 1394;
	1395 [label=< sig_syscall>];
	1394 -> 1395;
	1396 [label=< MODULE_CONNECT<br/>sig_trap>];
	1373 -> 1396;
	1397 [label=< sig_trap>];
	1396 -> 1397;
	1398 [label=< MODULE_CONNECT<br/>sig_itlbmiss>];
	1373 -> 1398;
	1399 [label=< except_itlbmiss>];
	1398 -> 1399;
	1400 [label=< MODULE_CONNECT<br/>sig_immufault>];
	1373 -> 1400;
	1401 [label=< except_immufault>];
	1400 -> 1401;
	1402 [label=< MODULE_CONNECT<br/>sig_tick>];
	1373 -> 1402;
	1403 [label=< sig_tick>];
	1402 -> 1403;
	1404 [label=< MODULE_CONNECT<br/>branch_taken>];
	1373 -> 1404;
	1405 [label=< branch_taken>];
	1404 -> 1405;
	1406 [label=< MODULE_CONNECT<br/>icpu_ack_i>];
	1373 -> 1406;
	1407 [label=< icpu_ack_i>];
	1406 -> 1407;
	1408 [label=< MODULE_CONNECT<br/>icpu_err_i>];
	1373 -> 1408;
	1409 [label=< icpu_err_i>];
	1408 -> 1409;
	1410 [label=< MODULE_CONNECT<br/>dcpu_ack_i>];
	1373 -> 1410;
	1411 [label=< dcpu_ack_i>];
	1410 -> 1411;
	1412 [label=< MODULE_CONNECT<br/>dcpu_err_i>];
	1373 -> 1412;
	1413 [label=< dcpu_err_i>];
	1412 -> 1413;
	1414 [label=< MODULE_CONNECT<br/>genpc_freeze>];
	1373 -> 1414;
	1415 [label=< genpc_freeze>];
	1414 -> 1415;
	1416 [label=< MODULE_CONNECT<br/>id_freeze>];
	1373 -> 1416;
	1417 [label=< id_freeze>];
	1416 -> 1417;
	1418 [label=< MODULE_CONNECT<br/>ex_freeze>];
	1373 -> 1418;
	1419 [label=< ex_freeze>];
	1418 -> 1419;
	1420 [label=< MODULE_CONNECT<br/>wb_freeze>];
	1373 -> 1420;
	1421 [label=< wb_freeze>];
	1420 -> 1421;
	1422 [label=< MODULE_CONNECT<br/>if_stall>];
	1373 -> 1422;
	1423 [label=< if_stall>];
	1422 -> 1423;
	1424 [label=< MODULE_CONNECT<br/>if_pc>];
	1373 -> 1424;
	1425 [label=< if_pc>];
	1424 -> 1425;
	1426 [label=< MODULE_CONNECT<br/>id_pc>];
	1373 -> 1426;
	1427 [label=< id_pc>];
	1426 -> 1427;
	1428 [label=< MODULE_CONNECT<br/>lr_sav>];
	1373 -> 1428;
	1429 [label=< lr_sav>];
	1428 -> 1429;
	1430 [label=< MODULE_CONNECT<br/>flushpipe>];
	1373 -> 1430;
	1431 [label=< flushpipe>];
	1430 -> 1431;
	1432 [label=< MODULE_CONNECT<br/>extend_flush>];
	1373 -> 1432;
	1433 [label=< extend_flush>];
	1432 -> 1433;
	1434 [label=< MODULE_CONNECT<br/>except_type>];
	1373 -> 1434;
	1435 [label=< except_type>];
	1434 -> 1435;
	1436 [label=< MODULE_CONNECT<br/>except_start>];
	1373 -> 1436;
	1437 [label=< except_start>];
	1436 -> 1437;
	1438 [label=< MODULE_CONNECT<br/>except_started>];
	1373 -> 1438;
	1439 [label=< except_started>];
	1438 -> 1439;
	1440 [label=< MODULE_CONNECT<br/>except_stop>];
	1373 -> 1440;
	1441 [label=< except_stop>];
	1440 -> 1441;
	1442 [label=< MODULE_CONNECT<br/>ex_void>];
	1373 -> 1442;
	1443 [label=< ex_void>];
	1442 -> 1443;
	1444 [label=< MODULE_CONNECT<br/>spr_dat_ppc>];
	1373 -> 1444;
	1445 [label=< spr_dat_ppc>];
	1444 -> 1445;
	1446 [label=< MODULE_CONNECT<br/>spr_dat_npc>];
	1373 -> 1446;
	1447 [label=< spr_dat_npc>];
	1446 -> 1447;
	1448 [label=< MODULE_CONNECT<br/>datain>];
	1373 -> 1448;
	1449 [label=< operand_b>];
	1448 -> 1449;
	1450 [label=< MODULE_CONNECT<br/>du_dsr>];
	1373 -> 1450;
	1451 [label=< du_dsr>];
	1450 -> 1451;
	1452 [label=< MODULE_CONNECT<br/>epcr_we>];
	1373 -> 1452;
	1453 [label=< epcr_we>];
	1452 -> 1453;
	1454 [label=< MODULE_CONNECT<br/>eear_we>];
	1373 -> 1454;
	1455 [label=< eear_we>];
	1454 -> 1455;
	1456 [label=< MODULE_CONNECT<br/>esr_we>];
	1373 -> 1456;
	1457 [label=< esr_we>];
	1456 -> 1457;
	1458 [label=< MODULE_CONNECT<br/>pc_we>];
	1373 -> 1458;
	1459 [label=< pc_we>];
	1458 -> 1459;
	1460 [label=< MODULE_CONNECT<br/>epcr>];
	1373 -> 1460;
	1461 [label=< epcr>];
	1460 -> 1461;
	1462 [label=< MODULE_CONNECT<br/>eear>];
	1373 -> 1462;
	1463 [label=< eear>];
	1462 -> 1463;
	1464 [label=< MODULE_CONNECT<br/>esr>];
	1373 -> 1464;
	1465 [label=< esr>];
	1464 -> 1465;
	1466 [label=< MODULE_CONNECT<br/>lsu_addr>];
	1373 -> 1466;
	1467 [label=< dcpu_adr_o>];
	1466 -> 1467;
	1468 [label=< MODULE_CONNECT<br/>sr_we>];
	1373 -> 1468;
	1469 [label=< sr_we>];
	1468 -> 1469;
	1470 [label=< MODULE_CONNECT<br/>to_sr>];
	1373 -> 1470;
	1471 [label=< to_sr>];
	1470 -> 1471;
	1472 [label=< MODULE_CONNECT<br/>sr>];
	1373 -> 1472;
	1473 [label=< sr>];
	1472 -> 1473;
	1474 [label=< MODULE_CONNECT<br/>abort_ex>];
	1373 -> 1474;
	1475 [label=< abort_ex>];
	1474 -> 1475;
	1476 [label=< MODULE_INSTANCE>];
	180 -> 1476;
	1477 [label=< MODULE_INSTANCE<br/>or1200_cfgr>];
	1476 -> 1477;
	1478 [label=< MODULE_NAMED_INSTANCE<br/>or1200_cfgr>];
	1477 -> 1478;
	1479 [label=< MODULE_CONNECT_LIST>];
	1478 -> 1479;
	1480 [label=< MODULE_CONNECT<br/>spr_addr>];
	1479 -> 1480;
	1481 [label=< spr_addr>];
	1480 -> 1481;
	1482 [label=< MODULE_CONNECT<br/>spr_dat_o>];
	1479 -> 1482;
	1483 [label=< spr_dat_cfgr>];
	1482 -> 1483;
}
