
*** Running vivado
    with args -log uart_hello.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_hello.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source uart_hello.tcl -notrace
Command: synth_design -top uart_hello -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/mmcm_100MHz/mmcm_100MHz.xci
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/ila_uart_hello/ila_uart_hello.xci
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/vio_uart_hello/vio_uart_hello.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/mmcm_100MHz/mmcm_100MHz.xci
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/ila_uart_hello/ila_uart_hello.xci

INFO: [IP_Flow 19-2162] IP 'mmcm_100MHz' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'mmcm_100MHz' do not match.
INFO: [IP_Flow 19-2162] IP 'ila_uart_hello' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'ila_uart_hello' do not match.
INFO: [IP_Flow 19-2162] IP 'vio_uart_hello' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'vio_uart_hello' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9940

*** Running vivado
    with args -log uart_hello.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_hello.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source uart_hello.tcl -notrace
Command: synth_design -top uart_hello -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/mmcm_100MHz/mmcm_100MHz.xci
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/ila_uart_hello/ila_uart_hello.xci
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/vio_uart_hello/vio_uart_hello.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/mmcm_100MHz/mmcm_100MHz.xci
C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/ip/ila_uart_hello/ila_uart_hello.xci

INFO: [IP_Flow 19-2162] IP 'mmcm_100MHz' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'mmcm_100MHz' do not match.
INFO: [IP_Flow 19-2162] IP 'ila_uart_hello' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'ila_uart_hello' do not match.
INFO: [IP_Flow 19-2162] IP 'vio_uart_hello' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'vio_uart_hello' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20856
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'mmcm_locked', assumed default net type 'wire' [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1850.328 ; gain = 407.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_hello' [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mmcm_100MHz' [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.runs/synth_1/.Xil/Vivado-9776-DESKTOP-905B2CS/realtime/mmcm_100MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_100MHz' (0#1) [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.runs/synth_1/.Xil/Vivado-9776-DESKTOP-905B2CS/realtime/mmcm_100MHz_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'mmcm_100MHz' is unconnected for instance 'mmcm' [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:38]
WARNING: [Synth 8-7023] instance 'mmcm' of module 'mmcm_100MHz' has 4 connections declared, but only 3 given [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:38]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:45]
INFO: [Synth 8-6157] synthesizing module 'ila_uart_hello' [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.runs/synth_1/.Xil/Vivado-9776-DESKTOP-905B2CS/realtime/ila_uart_hello_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_uart_hello' (0#1) [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.runs/synth_1/.Xil/Vivado-9776-DESKTOP-905B2CS/realtime/ila_uart_hello_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vio_uart_hello' [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.runs/synth_1/.Xil/Vivado-9776-DESKTOP-905B2CS/realtime/vio_uart_hello_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_uart_hello' (0#1) [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.runs/synth_1/.Xil/Vivado-9776-DESKTOP-905B2CS/realtime/vio_uart_hello_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'uart_hello' (0#1) [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:58]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.211 ; gain = 501.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1962.137 ; gain = 519.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1962.137 ; gain = 519.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1962.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.gen/sources_1/ip/mmcm_100MHz/mmcm_100MHz/mmcm_100MHz_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [c:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.gen/sources_1/ip/mmcm_100MHz/mmcm_100MHz/mmcm_100MHz_in_context.xdc] for cell 'mmcm'
Parsing XDC File [c:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.gen/sources_1/ip/ila_uart_hello/ila_uart_hello/ila_uart_hello_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [c:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.gen/sources_1/ip/ila_uart_hello/ila_uart_hello/ila_uart_hello_in_context.xdc] for cell 'ila'
Parsing XDC File [c:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.gen/sources_1/ip/vio_uart_hello/vio_uart_hello/vio_uart_hello_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [c:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.gen/sources_1/ip/vio_uart_hello/vio_uart_hello/vio_uart_hello_in_context.xdc] for cell 'vio'
Parsing XDC File [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_hello_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_hello_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2068.773 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.gen/sources_1/ip/mmcm_100MHz/mmcm_100MHz/mmcm_100MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.gen/sources_1/ip/mmcm_100MHz/mmcm_100MHz/mmcm_100MHz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mmcm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin mmcm_locked_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.srcs/sources_1/new/uart_hello.sv:128]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |mmcm_100MHz    |         1|
|2     |ila_uart_hello |         1|
|3     |vio_uart_hello |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |ila_uart_hello |     1|
|2     |mmcm_100MHz    |     1|
|3     |vio_uart_hello |     1|
|4     |CARRY4         |    17|
|5     |LUT1           |     4|
|6     |LUT2           |    75|
|7     |LUT3           |     2|
|8     |LUT4           |     9|
|9     |LUT5           |     9|
|10    |LUT6           |     7|
|11    |FDCE           |    52|
|12    |FDPE           |     1|
|13    |FDRE           |    13|
|14    |OBUF           |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.773 ; gain = 625.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2068.773 ; gain = 519.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2068.773 ; gain = 625.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2068.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f06b1968
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2068.773 ; gain = 1012.203
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rp/Desktop/Homework/Homework/uart_hello/uart_hello/uart_hello.runs/synth_1/uart_hello.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_hello_utilization_synth.rpt -pb uart_hello_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 12:09:22 2024...
