Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot convFXtoCSD_tb_behav xil_defaultlib.convFXtoCSD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'data' [C:/Users/ADMIN/Thesis/Thesis.srcs/sources_1/new/convFXtoCSD.v:49]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'q' [C:/Users/ADMIN/Thesis/Thesis.srcs/sources_1/new/convFXtoCSD.v:51]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'data' [C:/Users/ADMIN/Thesis/Thesis.srcs/sources_1/new/convFXtoCSD.v:57]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'q' [C:/Users/ADMIN/Thesis/Thesis.srcs/sources_1/new/convFXtoCSD.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.five_bit_counter
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.convFXtoCSD
Compiling module xil_defaultlib.convFXtoCSD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot convFXtoCSD_tb_behav
