#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562a9a530de0 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x562a9a567b50_0 .var "clk", 0 0;
v0x562a9a567c10_0 .net "instr_opcode", 5 0, v0x562a9a5662b0_0;  1 drivers
v0x562a9a567cd0_0 .var/i "passedTests", 31 0;
v0x562a9a567d70_0 .net "prog_count", 31 0, v0x562a9a566940_0;  1 drivers
v0x562a9a567e30_0 .net "reg1_addr", 4 0, v0x562a9a566bf0_0;  1 drivers
v0x562a9a567ed0_0 .net "reg1_data", 31 0, v0x562a9a566cd0_0;  1 drivers
v0x562a9a567f70_0 .net "reg2_addr", 4 0, v0x562a9a566db0_0;  1 drivers
v0x562a9a568010_0 .net "reg2_data", 31 0, v0x562a9a566e90_0;  1 drivers
v0x562a9a5680b0_0 .var "rst", 0 0;
v0x562a9a568270_0 .var/i "totalTests", 31 0;
v0x562a9a568330_0 .net "write_reg_addr", 4 0, v0x562a9a567790_0;  1 drivers
v0x562a9a5683f0_0 .net "write_reg_data", 31 0, v0x562a9a567850_0;  1 drivers
E_0x562a9a4f4b80 .event negedge, v0x562a9a5433b0_0;
S_0x562a9a52cb90 .scope module, "uut" "processor" 2 42, 3 18 0, S_0x562a9a530de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_0x562a9a5409a0 .param/str "MEM_FILE" 0 3 18, "individualInstructions.coe";
P_0x562a9a5409e0 .param/l "WORD_SIZE" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x562a9a545e60 .functor AND 1, v0x562a9a560190_0, v0x562a9a561680_0, C4<1>, C4<1>;
L_0x7fd8848d9180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562a9a5654a0_0 .net/2u *"_ivl_26", 26 0, L_0x7fd8848d9180;  1 drivers
L_0x7fd8848d91c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562a9a5655a0_0 .net/2u *"_ivl_30", 26 0, L_0x7fd8848d91c8;  1 drivers
v0x562a9a565680_0 .net *"_ivl_5", 0 0, L_0x562a9a5685d0;  1 drivers
v0x562a9a565740_0 .net *"_ivl_6", 15 0, L_0x562a9a568700;  1 drivers
v0x562a9a565820_0 .net *"_ivl_9", 15 0, L_0x562a9a568b00;  1 drivers
v0x562a9a565950_0 .net "alu_op", 1 0, v0x562a9a5614d0_0;  1 drivers
v0x562a9a565a60_0 .net "alu_out", 3 0, v0x562a9a560fc0_0;  1 drivers
v0x562a9a565b70_0 .net "alu_result", 31 0, v0x562a9a55fdc0_0;  1 drivers
v0x562a9a565c80_0 .net "alu_src", 0 0, v0x562a9a5615e0_0;  1 drivers
v0x562a9a565d20_0 .net "alusrc_mux", 31 0, L_0x562a9a57a290;  1 drivers
v0x562a9a565e30_0 .net "branch", 0 0, v0x562a9a561680_0;  1 drivers
v0x562a9a565ed0_0 .net "branch_addr", 31 0, v0x562a9a5606a0_0;  1 drivers
v0x562a9a565fc0_0 .net "branch_zero", 0 0, L_0x562a9a545e60;  1 drivers
v0x562a9a566060_0 .net "clk", 0 0, v0x562a9a567b50_0;  1 drivers
v0x562a9a566100_0 .net "imme", 31 0, L_0x562a9a568ba0;  1 drivers
v0x562a9a5661f0_0 .net "instr", 31 0, L_0x562a9a545ed0;  1 drivers
v0x562a9a5662b0_0 .var "instr_opcode", 5 0;
v0x562a9a566370_0 .net "mem_data", 31 0, L_0x562a9a5691b0;  1 drivers
v0x562a9a566480_0 .net "mem_to_reg", 0 0, v0x562a9a561940_0;  1 drivers
v0x562a9a566570_0 .net "mem_write", 0 0, v0x562a9a561a00_0;  1 drivers
v0x562a9a566660_0 .net "pcI", 31 0, L_0x562a9a57a3d0;  1 drivers
v0x562a9a566770_0 .net "pcO", 31 0, v0x562a9a50c3d0_0;  1 drivers
v0x562a9a566880_0 .net "pc_add_4", 31 0, v0x562a9a564f70_0;  1 drivers
v0x562a9a566940_0 .var "prog_count", 31 0;
v0x562a9a566a20_0 .net "read_data1", 31 0, L_0x562a9a579ba0;  1 drivers
v0x562a9a566b30_0 .net "read_data2", 31 0, L_0x562a9a579e70;  1 drivers
v0x562a9a566bf0_0 .var "reg1_addr", 4 0;
v0x562a9a566cd0_0 .var "reg1_data", 31 0;
v0x562a9a566db0_0 .var "reg2_addr", 4 0;
v0x562a9a566e90_0 .var "reg2_data", 31 0;
v0x562a9a566f70_0 .net "reg_dst", 0 0, v0x562a9a561ac0_0;  1 drivers
v0x562a9a567060_0 .net "reg_write", 0 0, v0x562a9a561b80_0;  1 drivers
v0x562a9a567150_0 .net "reg_write_data", 31 0, L_0x562a9a57a500;  1 drivers
v0x562a9a567470_0 .net "rst", 0 0, v0x562a9a5680b0_0;  1 drivers
v0x562a9a567510_0 .net "writeReg1", 4 0, L_0x562a9a568490;  1 drivers
v0x562a9a5675f0_0 .net "writeReg2", 4 0, L_0x562a9a568530;  1 drivers
v0x562a9a5676d0_0 .net "write_reg", 31 0, L_0x562a9a5795a0;  1 drivers
v0x562a9a567790_0 .var "write_reg_addr", 4 0;
v0x562a9a567850_0 .var "write_reg_data", 31 0;
v0x562a9a567930_0 .net "zero", 0 0, v0x562a9a560190_0;  1 drivers
E_0x562a9a4f4d50/0 .event edge, v0x562a9a50c3d0_0, v0x562a9a562ca0_0, v0x562a9a55f2d0_0, v0x562a9a55f3b0_0;
E_0x562a9a4f4d50/1 .event edge, v0x562a9a5640e0_0, v0x562a9a55f7e0_0;
E_0x562a9a4f4d50 .event/or E_0x562a9a4f4d50/0, E_0x562a9a4f4d50/1;
L_0x562a9a568490 .part L_0x562a9a545ed0, 16, 5;
L_0x562a9a568530 .part L_0x562a9a545ed0, 11, 5;
L_0x562a9a5685d0 .part L_0x562a9a545ed0, 15, 1;
LS_0x562a9a568700_0_0 .concat [ 1 1 1 1], L_0x562a9a5685d0, L_0x562a9a5685d0, L_0x562a9a5685d0, L_0x562a9a5685d0;
LS_0x562a9a568700_0_4 .concat [ 1 1 1 1], L_0x562a9a5685d0, L_0x562a9a5685d0, L_0x562a9a5685d0, L_0x562a9a5685d0;
LS_0x562a9a568700_0_8 .concat [ 1 1 1 1], L_0x562a9a5685d0, L_0x562a9a5685d0, L_0x562a9a5685d0, L_0x562a9a5685d0;
LS_0x562a9a568700_0_12 .concat [ 1 1 1 1], L_0x562a9a5685d0, L_0x562a9a5685d0, L_0x562a9a5685d0, L_0x562a9a5685d0;
L_0x562a9a568700 .concat [ 4 4 4 4], LS_0x562a9a568700_0_0, LS_0x562a9a568700_0_4, LS_0x562a9a568700_0_8, LS_0x562a9a568700_0_12;
L_0x562a9a568b00 .part L_0x562a9a545ed0, 0, 16;
L_0x562a9a568ba0 .concat [ 16 16 0 0], L_0x562a9a568b00, L_0x562a9a568700;
L_0x562a9a569270 .part v0x562a9a50c3d0_0, 2, 8;
L_0x562a9a569360 .part v0x562a9a55fdc0_0, 0, 8;
L_0x562a9a579500 .part L_0x562a9a545ed0, 26, 6;
L_0x562a9a579690 .concat [ 5 27 0 0], L_0x562a9a568490, L_0x7fd8848d9180;
L_0x562a9a579880 .concat [ 5 27 0 0], L_0x562a9a568530, L_0x7fd8848d91c8;
L_0x562a9a579f70 .part L_0x562a9a545ed0, 21, 5;
L_0x562a9a57a080 .part L_0x562a9a545ed0, 16, 5;
L_0x562a9a57a170 .part L_0x562a9a5795a0, 0, 5;
L_0x562a9a57a330 .part L_0x562a9a545ed0, 0, 6;
S_0x562a9a53fa50 .scope module, "PC" "gen_register" 3 79, 4 25 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x562a9a4f99f0 .param/l "WORD_SIZE" 0 4 27, +C4<00000000000000000000000000100000>;
v0x562a9a4ff040_0 .net "clk", 0 0, v0x562a9a567b50_0;  alias, 1 drivers
v0x562a9a509450_0 .net "data_in", 31 0, L_0x562a9a57a3d0;  alias, 1 drivers
v0x562a9a50c3d0_0 .var "data_out", 31 0;
v0x562a9a5433b0_0 .net "rst", 0 0, v0x562a9a5680b0_0;  alias, 1 drivers
L_0x7fd8848d9018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x562a9a5435e0_0 .net "write_en", 0 0, L_0x7fd8848d9018;  1 drivers
E_0x562a9a5276e0 .event posedge, v0x562a9a4ff040_0, v0x562a9a5433b0_0;
S_0x562a9a55e910 .scope module, "Register" "cpu_registers" 3 124, 5 28 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x562a9a579ba0 .functor BUFZ 32, L_0x562a9a5799c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562a9a579e70 .functor BUFZ 32, L_0x562a9a579c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562a9a544a70 .array "RFILE", 0 31, 31 0;
v0x562a9a530980_0 .net *"_ivl_0", 31 0, L_0x562a9a5799c0;  1 drivers
v0x562a9a55ece0_0 .net *"_ivl_10", 6 0, L_0x562a9a579d00;  1 drivers
L_0x7fd8848d9258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562a9a55eda0_0 .net *"_ivl_13", 1 0, L_0x7fd8848d9258;  1 drivers
v0x562a9a55ee80_0 .net *"_ivl_2", 6 0, L_0x562a9a579a60;  1 drivers
L_0x7fd8848d9210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562a9a55efb0_0 .net *"_ivl_5", 1 0, L_0x7fd8848d9210;  1 drivers
v0x562a9a55f090_0 .net *"_ivl_8", 31 0, L_0x562a9a579c60;  1 drivers
v0x562a9a55f170_0 .net "clk", 0 0, v0x562a9a567b50_0;  alias, 1 drivers
v0x562a9a55f210_0 .var/i "i", 31 0;
v0x562a9a55f2d0_0 .net "read_data_1", 31 0, L_0x562a9a579ba0;  alias, 1 drivers
v0x562a9a55f3b0_0 .net "read_data_2", 31 0, L_0x562a9a579e70;  alias, 1 drivers
v0x562a9a55f490_0 .net "read_register_1", 4 0, L_0x562a9a579f70;  1 drivers
v0x562a9a55f570_0 .net "read_register_2", 4 0, L_0x562a9a57a080;  1 drivers
v0x562a9a55f650_0 .net "reg_write", 0 0, v0x562a9a561b80_0;  alias, 1 drivers
v0x562a9a55f710_0 .net "rst", 0 0, v0x562a9a5680b0_0;  alias, 1 drivers
v0x562a9a55f7e0_0 .net "write_data", 31 0, L_0x562a9a57a500;  alias, 1 drivers
v0x562a9a55f8a0_0 .net "write_register", 4 0, L_0x562a9a57a170;  1 drivers
E_0x562a9a5388c0 .event posedge, v0x562a9a4ff040_0;
L_0x562a9a5799c0 .array/port v0x562a9a544a70, L_0x562a9a579a60;
L_0x562a9a579a60 .concat [ 5 2 0 0], L_0x562a9a579f70, L_0x7fd8848d9210;
L_0x562a9a579c60 .array/port v0x562a9a544a70, L_0x562a9a579d00;
L_0x562a9a579d00 .concat [ 5 2 0 0], L_0x562a9a57a080, L_0x7fd8848d9258;
S_0x562a9a55faa0 .scope module, "alu" "alu" 3 149, 6 29 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
v0x562a9a55fcc0_0 .net "alu_control_in", 3 0, v0x562a9a560fc0_0;  alias, 1 drivers
v0x562a9a55fdc0_0 .var "alu_result_out", 31 0;
v0x562a9a55fea0_0 .net "channel_a_in", 31 0, L_0x562a9a579ba0;  alias, 1 drivers
v0x562a9a55ffa0_0 .net "channel_b_in", 31 0, L_0x562a9a57a290;  alias, 1 drivers
v0x562a9a560060_0 .var "temp", 31 0;
v0x562a9a560190_0 .var "zero_out", 0 0;
E_0x562a9a537aa0 .event edge, v0x562a9a55fcc0_0, v0x562a9a55f2d0_0, v0x562a9a55ffa0_0, v0x562a9a560060_0;
S_0x562a9a5602f0 .scope module, "alu_branch" "alu" 3 157, 6 29 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7fd8848d92a0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x562a9a5605a0_0 .net "alu_control_in", 3 0, L_0x7fd8848d92a0;  1 drivers
v0x562a9a5606a0_0 .var "alu_result_out", 31 0;
v0x562a9a560780_0 .net "channel_a_in", 31 0, v0x562a9a564f70_0;  alias, 1 drivers
v0x562a9a560870_0 .net "channel_b_in", 31 0, L_0x562a9a568ba0;  alias, 1 drivers
v0x562a9a560950_0 .var "temp", 31 0;
v0x562a9a560a80_0 .var "zero_out", 0 0;
E_0x562a9a4f5540 .event edge, v0x562a9a5605a0_0, v0x562a9a560780_0, v0x562a9a560870_0, v0x562a9a560950_0;
S_0x562a9a560be0 .scope module, "alu_control" "alu_control" 3 143, 7 27 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x562a9a560ec0_0 .net "alu_op", 1 0, v0x562a9a5614d0_0;  alias, 1 drivers
v0x562a9a560fc0_0 .var "alu_out", 3 0;
v0x562a9a561080_0 .net "instruction_5_0", 5 0, L_0x562a9a57a330;  1 drivers
E_0x562a9a4dbbd0 .event edge, v0x562a9a560ec0_0, v0x562a9a561080_0;
S_0x562a9a5611a0 .scope module, "control_unit" "control_unit" 3 105, 8 27 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x562a9a5614d0_0 .var "alu_op", 1 0;
v0x562a9a5615e0_0 .var "alu_src", 0 0;
v0x562a9a561680_0 .var "branch", 0 0;
v0x562a9a561750_0 .net "instr_op", 5 0, L_0x562a9a579500;  1 drivers
v0x562a9a561830_0 .var "mem_read", 0 0;
v0x562a9a561940_0 .var "mem_to_reg", 0 0;
v0x562a9a561a00_0 .var "mem_write", 0 0;
v0x562a9a561ac0_0 .var "reg_dst", 0 0;
v0x562a9a561b80_0 .var "reg_write", 0 0;
E_0x562a9a546130 .event edge, v0x562a9a561750_0;
S_0x562a9a561d20 .scope module, "instr_mem_data_mem" "cpumemory" 3 87, 9 28 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x562a9a561eb0 .param/str "FILENAME" 0 9 28, "individualInstructions.coe";
P_0x562a9a561ef0 .param/l "WORD_SIZE" 0 9 28, +C4<00000000000000000000000000100000>;
L_0x562a9a545ed0 .functor BUFZ 32, L_0x562a9a568d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562a9a5691b0 .functor BUFZ 32, L_0x562a9a568fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562a9a562250_0 .net *"_ivl_0", 31 0, L_0x562a9a568d70;  1 drivers
v0x562a9a562330_0 .net *"_ivl_10", 9 0, L_0x562a9a569040;  1 drivers
L_0x7fd8848d90a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562a9a562410_0 .net *"_ivl_13", 1 0, L_0x7fd8848d90a8;  1 drivers
v0x562a9a562500_0 .net *"_ivl_2", 9 0, L_0x562a9a568e10;  1 drivers
L_0x7fd8848d9060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562a9a5625e0_0 .net *"_ivl_5", 1 0, L_0x7fd8848d9060;  1 drivers
v0x562a9a562710_0 .net *"_ivl_8", 31 0, L_0x562a9a568fa0;  1 drivers
v0x562a9a5627f0 .array "buff", 0 255, 31 0;
v0x562a9a5628b0_0 .net "clk", 0 0, v0x562a9a567b50_0;  alias, 1 drivers
v0x562a9a5629a0_0 .net "data_address", 7 0, L_0x562a9a569360;  1 drivers
v0x562a9a562a80_0 .net "data_mem_write", 0 0, v0x562a9a561a00_0;  alias, 1 drivers
v0x562a9a562b20_0 .net "data_read_data", 31 0, L_0x562a9a5691b0;  alias, 1 drivers
v0x562a9a562be0_0 .net "data_write_data", 31 0, L_0x562a9a579e70;  alias, 1 drivers
v0x562a9a562ca0_0 .net "instr_instruction", 31 0, L_0x562a9a545ed0;  alias, 1 drivers
v0x562a9a562d60_0 .net "instr_read_address", 7 0, L_0x562a9a569270;  1 drivers
v0x562a9a562e40_0 .net "rst", 0 0, v0x562a9a5680b0_0;  alias, 1 drivers
L_0x562a9a568d70 .array/port v0x562a9a5627f0, L_0x562a9a568e10;
L_0x562a9a568e10 .concat [ 8 2 0 0], L_0x562a9a569270, L_0x7fd8848d9060;
L_0x562a9a568fa0 .array/port v0x562a9a5627f0, L_0x562a9a569040;
L_0x562a9a569040 .concat [ 8 2 0 0], L_0x562a9a569360, L_0x7fd8848d90a8;
S_0x562a9a563030 .scope module, "mux_alusrc" "mux_2_1" 3 136, 10 25 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x562a9a5631c0 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
v0x562a9a563320_0 .net "data_out", 31 0, L_0x562a9a57a290;  alias, 1 drivers
v0x562a9a563430_0 .net "datain1", 31 0, L_0x562a9a579e70;  alias, 1 drivers
v0x562a9a563520_0 .net "datain2", 31 0, L_0x562a9a568ba0;  alias, 1 drivers
v0x562a9a5635f0_0 .net "select_in", 0 0, v0x562a9a5615e0_0;  alias, 1 drivers
L_0x562a9a57a290 .functor MUXZ 32, L_0x562a9a579e70, L_0x562a9a568ba0, v0x562a9a5615e0_0, C4<>;
S_0x562a9a563730 .scope module, "mux_branch" "mux_2_1" 3 164, 10 25 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x562a9a560dc0 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
v0x562a9a563a20_0 .net "data_out", 31 0, L_0x562a9a57a3d0;  alias, 1 drivers
v0x562a9a563b30_0 .net "datain1", 31 0, v0x562a9a564f70_0;  alias, 1 drivers
v0x562a9a563c00_0 .net "datain2", 31 0, v0x562a9a5606a0_0;  alias, 1 drivers
v0x562a9a563d00_0 .net "select_in", 0 0, L_0x562a9a545e60;  alias, 1 drivers
L_0x562a9a57a3d0 .functor MUXZ 32, v0x562a9a564f70_0, v0x562a9a5606a0_0, L_0x562a9a545e60, C4<>;
S_0x562a9a563e30 .scope module, "mux_reg_dst" "mux_2_1" 3 117, 10 25 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x562a9a564010 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
v0x562a9a5640e0_0 .net "data_out", 31 0, L_0x562a9a5795a0;  alias, 1 drivers
v0x562a9a5641e0_0 .net "datain1", 31 0, L_0x562a9a579690;  1 drivers
v0x562a9a5642c0_0 .net "datain2", 31 0, L_0x562a9a579880;  1 drivers
v0x562a9a5643b0_0 .net "select_in", 0 0, v0x562a9a561ac0_0;  alias, 1 drivers
L_0x562a9a5795a0 .functor MUXZ 32, L_0x562a9a579690, L_0x562a9a579880, v0x562a9a561ac0_0, C4<>;
S_0x562a9a564510 .scope module, "mux_to_reg" "mux_2_1" 3 171, 10 25 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x562a9a5646f0 .param/l "WORD_SIZE" 0 10 28, +C4<00000000000000000000000000100000>;
v0x562a9a5647c0_0 .net "data_out", 31 0, L_0x562a9a57a500;  alias, 1 drivers
v0x562a9a5648d0_0 .net "datain1", 31 0, v0x562a9a55fdc0_0;  alias, 1 drivers
v0x562a9a5649a0_0 .net "datain2", 31 0, L_0x562a9a5691b0;  alias, 1 drivers
v0x562a9a564aa0_0 .net "select_in", 0 0, v0x562a9a561940_0;  alias, 1 drivers
L_0x562a9a57a500 .functor MUXZ 32, v0x562a9a55fdc0_0, L_0x562a9a5691b0, v0x562a9a561940_0, C4<>;
S_0x562a9a564bc0 .scope module, "pc_add" "alu" 3 98, 6 29 0, S_0x562a9a52cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7fd8848d90f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x562a9a564e70_0 .net "alu_control_in", 3 0, L_0x7fd8848d90f0;  1 drivers
v0x562a9a564f70_0 .var "alu_result_out", 31 0;
v0x562a9a565080_0 .net "channel_a_in", 31 0, v0x562a9a50c3d0_0;  alias, 1 drivers
L_0x7fd8848d9138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562a9a565150_0 .net "channel_b_in", 31 0, L_0x7fd8848d9138;  1 drivers
v0x562a9a565210_0 .var "temp", 31 0;
v0x562a9a565340_0 .var "zero_out", 0 0;
E_0x562a9a562010 .event edge, v0x562a9a564e70_0, v0x562a9a50c3d0_0, v0x562a9a565150_0, v0x562a9a565210_0;
    .scope S_0x562a9a53fa50;
T_0 ;
    %wait E_0x562a9a5276e0;
    %load/vec4 v0x562a9a5433b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562a9a50c3d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562a9a4ff040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x562a9a5435e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x562a9a509450_0;
    %assign/vec4 v0x562a9a50c3d0_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562a9a561d20;
T_1 ;
    %vpi_call 9 46 "$readmemb", P_0x562a9a561eb0, v0x562a9a5627f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x562a9a561d20;
T_2 ;
    %wait E_0x562a9a5388c0;
    %load/vec4 v0x562a9a562a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x562a9a562be0_0;
    %load/vec4 v0x562a9a5629a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x562a9a5627f0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562a9a564bc0;
T_3 ;
    %wait E_0x562a9a562010;
    %load/vec4 v0x562a9a564e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a565210_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x562a9a565080_0;
    %load/vec4 v0x562a9a565150_0;
    %and;
    %store/vec4 v0x562a9a565210_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x562a9a565080_0;
    %load/vec4 v0x562a9a565150_0;
    %or;
    %store/vec4 v0x562a9a565210_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x562a9a565080_0;
    %load/vec4 v0x562a9a565150_0;
    %add;
    %store/vec4 v0x562a9a565210_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x562a9a565080_0;
    %load/vec4 v0x562a9a565150_0;
    %sub;
    %store/vec4 v0x562a9a565210_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x562a9a565080_0;
    %load/vec4 v0x562a9a565150_0;
    %or;
    %inv;
    %store/vec4 v0x562a9a565210_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x562a9a565080_0;
    %load/vec4 v0x562a9a565150_0;
    %cmp/u;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x562a9a565210_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a565210_0, 0, 32;
T_3.9 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x562a9a565210_0;
    %store/vec4 v0x562a9a564f70_0, 0, 32;
    %load/vec4 v0x562a9a565210_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x562a9a565340_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562a9a5611a0;
T_4 ;
    %wait E_0x562a9a546130;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a561ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a561680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a561830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a561940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562a9a5614d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a561a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a5615e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a561b80_0, 0, 1;
    %load/vec4 v0x562a9a561750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a561680_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561b80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562a9a5614d0_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a5615e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561b80_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a5615e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561830_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a5615e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561a00_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a561680_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562a9a5614d0_0, 0, 2;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562a9a55e910;
T_5 ;
    %wait E_0x562a9a5388c0;
    %load/vec4 v0x562a9a55f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a55f210_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x562a9a55f210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x562a9a55f210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562a9a544a70, 0, 4;
    %load/vec4 v0x562a9a55f210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a9a55f210_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562a9a55f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x562a9a55f7e0_0;
    %load/vec4 v0x562a9a55f8a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562a9a544a70, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562a9a560be0;
T_6 ;
    %wait E_0x562a9a4dbbd0;
    %load/vec4 v0x562a9a560ec0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x562a9a560ec0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x562a9a561080_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x562a9a560fc0_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562a9a55faa0;
T_7 ;
    %wait E_0x562a9a537aa0;
    %load/vec4 v0x562a9a55fcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a560060_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x562a9a55fea0_0;
    %load/vec4 v0x562a9a55ffa0_0;
    %and;
    %store/vec4 v0x562a9a560060_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x562a9a55fea0_0;
    %load/vec4 v0x562a9a55ffa0_0;
    %or;
    %store/vec4 v0x562a9a560060_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x562a9a55fea0_0;
    %load/vec4 v0x562a9a55ffa0_0;
    %add;
    %store/vec4 v0x562a9a560060_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x562a9a55fea0_0;
    %load/vec4 v0x562a9a55ffa0_0;
    %sub;
    %store/vec4 v0x562a9a560060_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x562a9a55fea0_0;
    %load/vec4 v0x562a9a55ffa0_0;
    %or;
    %inv;
    %store/vec4 v0x562a9a560060_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x562a9a55fea0_0;
    %load/vec4 v0x562a9a55ffa0_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x562a9a560060_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a560060_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x562a9a560060_0;
    %store/vec4 v0x562a9a55fdc0_0, 0, 32;
    %load/vec4 v0x562a9a560060_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x562a9a560190_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x562a9a5602f0;
T_8 ;
    %wait E_0x562a9a4f5540;
    %load/vec4 v0x562a9a5605a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a560950_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x562a9a560780_0;
    %load/vec4 v0x562a9a560870_0;
    %and;
    %store/vec4 v0x562a9a560950_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x562a9a560780_0;
    %load/vec4 v0x562a9a560870_0;
    %or;
    %store/vec4 v0x562a9a560950_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x562a9a560780_0;
    %load/vec4 v0x562a9a560870_0;
    %add;
    %store/vec4 v0x562a9a560950_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x562a9a560780_0;
    %load/vec4 v0x562a9a560870_0;
    %sub;
    %store/vec4 v0x562a9a560950_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x562a9a560780_0;
    %load/vec4 v0x562a9a560870_0;
    %or;
    %inv;
    %store/vec4 v0x562a9a560950_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x562a9a560780_0;
    %load/vec4 v0x562a9a560870_0;
    %cmp/u;
    %jmp/0xz  T_8.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x562a9a560950_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a560950_0, 0, 32;
T_8.9 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x562a9a560950_0;
    %store/vec4 v0x562a9a5606a0_0, 0, 32;
    %load/vec4 v0x562a9a560950_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 1;
    %store/vec4 v0x562a9a560a80_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x562a9a52cb90;
T_9 ;
    %wait E_0x562a9a4f4d50;
    %load/vec4 v0x562a9a566770_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x562a9a566940_0, 0;
    %load/vec4 v0x562a9a5661f0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x562a9a5662b0_0, 0;
    %load/vec4 v0x562a9a5661f0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x562a9a566bf0_0, 0;
    %load/vec4 v0x562a9a566a20_0;
    %assign/vec4 v0x562a9a566cd0_0, 0;
    %load/vec4 v0x562a9a5661f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x562a9a566db0_0, 0;
    %load/vec4 v0x562a9a566b30_0;
    %assign/vec4 v0x562a9a566e90_0, 0;
    %load/vec4 v0x562a9a5676d0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x562a9a567790_0, 0;
    %load/vec4 v0x562a9a567150_0;
    %assign/vec4 v0x562a9a567850_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x562a9a530de0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a567cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a9a568270_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x562a9a530de0;
T_11 ;
    %vpi_call 2 38 "$dumpfile", "lab05.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x562a9a530de0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a567b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a5680b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a567b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a9a5680b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a567b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a9a5680b0_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x562a9a567b50_0;
    %inv;
    %store/vec4 v0x562a9a567b50_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x562a9a530de0;
T_13 ;
    %wait E_0x562a9a4f4b80;
    %wait E_0x562a9a5388c0;
    %wait E_0x562a9a5388c0;
    %delay 1000, 0;
    %load/vec4 v0x562a9a568270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a9a568270_0, 0, 32;
    %vpi_call 2 90 "$write", "Test Case %0d: add $a0, $v0, V1...", v0x562a9a568270_0 {0 0 0};
    %load/vec4 v0x562a9a568330_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x562a9a5683f0_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x562a9a567cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a9a567cd0_0, 0, 32;
    %vpi_call 2 93 "$display", "passed." {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 2 95 "$display", "failed." {0 0 0};
T_13.1 ;
    %wait E_0x562a9a5388c0;
    %delay 1000, 0;
    %load/vec4 v0x562a9a568270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a9a568270_0, 0, 32;
    %vpi_call 2 100 "$write", "Test Case %0d: addi $a0, $v0, 100...", v0x562a9a568270_0 {0 0 0};
    %load/vec4 v0x562a9a568330_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x562a9a5683f0_0;
    %pushi/vec4 461, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x562a9a567cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a9a567cd0_0, 0, 32;
    %vpi_call 2 103 "$display", "passed." {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call 2 105 "$display", "failed." {0 0 0};
T_13.3 ;
    %vpi_call 2 108 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 109 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x562a9a567cd0_0, v0x562a9a568270_0 {0 0 0};
    %vpi_call 2 110 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "gen_register.v";
    "cpu_registers.v";
    "alu.v";
    "alu_control.v";
    "control_unit.v";
    "cpumemory.v";
    "mux_2_1.v";
