0.7
2020.2
May  7 2023
15:24:31
C:/Users/DELL/Single_cycle_processor/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/ALU_tb.sv,1697022134,systemVerilog,,,,ALU_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Data_Memory_tb.sv,1697111520,systemVerilog,,,,Data_Memory_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Datapath_tb.sv,1697473917,systemVerilog,,,,Step_Datapath_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Imm_Gen_tb.sv,1697020219,systemVerilog,,,,Imm_Gen_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Instruction_mem_tb.sv,1696735026,systemVerilog,,,,Instruction_mem_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/PC_ALU_tb.sv,1696835828,systemVerilog,,,,PC_ALU_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Registry_file_tb.sv,1696832255,systemVerilog,,,,Registry_file_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Step_Datapath_tb.sv,1697008706,systemVerilog,,,,Datapath_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Unsigned_Mul_tb.sv,1697352817,systemVerilog,,,,Unsigned_Mul_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/mux_2_tb.sv,1697019138,systemVerilog,,,,Mux_2_tb,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/ALU.sv,1697356856,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Branch_comp.sv,,ALU,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Branch_comp.sv,1697115110,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Control_logic.sv,,Branch_comp,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Control_logic.sv,1697356610,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Data_Memory.v,,Control_logic,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Data_Memory.v,1697111722,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Imm_Gen.sv,,Data_Memory,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Datapath.sv,1697008735,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Instruction_mem.sv,,Datapath,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Imm_Gen.sv,1697472362,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Instruction_mem.sv,,Imm_Gen,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Instruction_mem.sv,1697474081,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mem_copy.sv,,Instruction_mem,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mem_copy.sv,1697466604,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2.sv,,Mem_copy,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2.sv,1697342711,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2_B.sv,,Mux_2,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2_B.sv,1697355527,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2_D.sv,,Mux_2_B,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Mux_2_D.sv,1697124925,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/PC.sv,,Mux_2_D,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/PC.sv,1696836631,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/PC_ALU4.sv,,PC,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/PC_ALU4.sv,1697460179,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Registry_file.sv,,PC_ALU,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Registry_file.sv,1697466595,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Step_Datapath.sv,,Registry_file,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Step_Datapath.sv,1697463742,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/mux_2_C.sv,,Step_Datapath,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/Unsigned_Mul.sv,1697352382,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Unsigned_Mul_tb.sv,,Unsigned_Mul,,uvm,,,,,,
C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/mux_2_C.sv,1697124828,systemVerilog,,C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sim_1/new/Datapath_tb.sv,,Mux_2_C,,uvm,,,,,,
