Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/ultralyj/AppData/Local/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2aecd832af94fb3a8b5af7c7d9f6c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ares_tb_behav xil_defaultlib.ares_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=22.25...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.hcc_clk_wiz
Compiling module xil_defaultlib.hcc
Compiling module xil_defaultlib.rbus
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="z...
Compiling module xil_defaultlib.bootloader
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="z...
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.video_driver
Compiling module xil_defaultlib.video_display
Compiling module xil_defaultlib.asyn_rst_syn
Compiling module xil_defaultlib.dvi_encoder
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serializer_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.dvi_transmitter_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.gmem
Compiling module xil_defaultlib.hdmi_top
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_baud_generate_default
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.stage_FD
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.stage_DE
Compiling module xil_defaultlib.ctrl_br
Compiling module xil_defaultlib.BranchComp
Compiling module xil_defaultlib.ASel
Compiling module xil_defaultlib.BSel
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.stage_EM
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.stage_MW
Compiling module xil_defaultlib.rv_core
Compiling module xil_defaultlib.rvtop
Compiling module xil_defaultlib.ares_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ares_tb_behav
