-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_rms_norm3_Pipeline_normalize_blocks is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    rms : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_1_ce1 : OUT STD_LOGIC;
    x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_2_ce1 : OUT STD_LOGIC;
    x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_3_ce1 : OUT STD_LOGIC;
    x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_4_ce1 : OUT STD_LOGIC;
    x_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_5_ce1 : OUT STD_LOGIC;
    x_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_6_ce1 : OUT STD_LOGIC;
    x_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_7_ce1 : OUT STD_LOGIC;
    x_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_8_ce1 : OUT STD_LOGIC;
    x_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_9_ce1 : OUT STD_LOGIC;
    x_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_10_ce1 : OUT STD_LOGIC;
    x_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_11_ce1 : OUT STD_LOGIC;
    x_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_12_ce1 : OUT STD_LOGIC;
    x_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_13_ce1 : OUT STD_LOGIC;
    x_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_14_ce1 : OUT STD_LOGIC;
    x_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_15_ce1 : OUT STD_LOGIC;
    x_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_349_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_349_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_349_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_349_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_float_rms_norm3_Pipeline_normalize_blocks is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_C000 : STD_LOGIC_VECTOR (15 downto 0) := "1100000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv16_20 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln427_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln434_fu_1068_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_reg_1620_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_fu_1094_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln434_1_reg_1720_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal x_0_load_reg_1820 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_reg_1825 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_reg_1830 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_reg_1835 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_reg_1840 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_reg_1845 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_reg_1850 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_1855 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_1860 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_1865 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_1870 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_1875 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_1880 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_1885 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_1890 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_1895 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_5_reg_1900 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_5_reg_1905 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_5_reg_1910 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_5_reg_1915 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_5_reg_1920 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_5_reg_1925 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_5_reg_1930 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_5_reg_1935 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_5_reg_1940 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_5_reg_1945 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_5_reg_1950 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_5_reg_1955 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_5_reg_1960 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_5_reg_1965 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_5_reg_1970 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_5_reg_1975 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln7_reg_1980 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_1_reg_1985 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_2_reg_1990 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_3_reg_1995 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_4_reg_2000 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_5_reg_2005 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_6_reg_2010 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_7_reg_2015 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_8_reg_2020 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_9_reg_2025 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_s_reg_2030 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_10_reg_2035 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_11_reg_2040 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_12_reg_2045 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_13_reg_2050 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_14_reg_2055 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_15_reg_2060 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_16_reg_2065 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_17_reg_2070 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_18_reg_2075 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_19_reg_2080 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_20_reg_2085 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_21_reg_2090 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_22_reg_2095 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_23_reg_2100 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_24_reg_2105 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_25_reg_2110 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_26_reg_2115 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_27_reg_2120 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_28_reg_2125 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_29_reg_2130 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln436_30_reg_2135 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal idx_fu_106 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln427_fu_1114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln4_fu_1058_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln434_fu_1088_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_fu_1125_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_1_fu_1139_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_924_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_2_fu_1153_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_3_fu_1167_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_4_fu_1181_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_5_fu_1195_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_6_fu_1209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_944_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_7_fu_1223_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_948_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_8_fu_1237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_952_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_9_fu_1251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_10_fu_1265_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_11_fu_1279_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_12_fu_1293_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_968_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_13_fu_1307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_14_fu_1321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_976_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_15_fu_1335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_16_fu_1349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_17_fu_1363_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_988_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_18_fu_1377_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_992_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_19_fu_1391_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_20_fu_1405_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_21_fu_1419_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_22_fu_1433_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_23_fu_1447_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1012_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_24_fu_1461_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_25_fu_1475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_26_fu_1489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1024_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_27_fu_1503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_28_fu_1517_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1032_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_29_fu_1531_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_30_fu_1545_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln436_31_fu_1559_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fdiv_32ns_32ns_32_9_no_dsp_1_U423 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_0_load_reg_1820,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_916_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U424 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_1_load_reg_1825,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_920_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U425 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_2_load_reg_1830,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_924_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U426 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_3_load_reg_1835,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_928_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U427 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_4_load_reg_1840,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_932_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U428 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_5_load_reg_1845,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_936_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U429 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_6_load_reg_1850,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_940_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U430 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_7_load_reg_1855,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_944_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U431 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_8_load_reg_1860,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_948_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U432 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_9_load_reg_1865,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_952_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U433 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_10_load_reg_1870,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_956_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U434 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_11_load_reg_1875,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_960_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U435 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_12_load_reg_1880,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_964_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U436 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_13_load_reg_1885,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_968_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U437 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_14_load_reg_1890,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_972_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U438 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_15_load_reg_1895,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_976_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U439 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_0_load_5_reg_1900,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_980_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U440 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_1_load_5_reg_1905,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_984_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U441 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_2_load_5_reg_1910,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_988_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U442 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_3_load_5_reg_1915,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_992_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U443 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_4_load_5_reg_1920,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_996_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U445 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_6_load_5_reg_1930,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1004_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U446 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_7_load_5_reg_1935,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1008_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U447 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_8_load_5_reg_1940,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1012_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U448 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_9_load_5_reg_1945,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1016_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U449 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_10_load_5_reg_1950,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1020_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U450 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_11_load_5_reg_1955,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1024_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U451 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_12_load_5_reg_1960,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1028_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U452 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_13_load_5_reg_1965,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1032_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U453 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_14_load_5_reg_1970,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1036_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U454 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => x_15_load_5_reg_1975,
        din1 => rms,
        ce => ap_const_logic_1,
        dout => grp_fu_1040_p2);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln427_fu_1052_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_106 <= add_ln427_fu_1114_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_106 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                trunc_ln436_10_reg_2035 <= bitcast_ln436_11_fu_1279_p1(31 downto 16);
                trunc_ln436_11_reg_2040 <= bitcast_ln436_12_fu_1293_p1(31 downto 16);
                trunc_ln436_12_reg_2045 <= bitcast_ln436_13_fu_1307_p1(31 downto 16);
                trunc_ln436_13_reg_2050 <= bitcast_ln436_14_fu_1321_p1(31 downto 16);
                trunc_ln436_14_reg_2055 <= bitcast_ln436_15_fu_1335_p1(31 downto 16);
                trunc_ln436_15_reg_2060 <= bitcast_ln436_16_fu_1349_p1(31 downto 16);
                trunc_ln436_16_reg_2065 <= bitcast_ln436_17_fu_1363_p1(31 downto 16);
                trunc_ln436_17_reg_2070 <= bitcast_ln436_18_fu_1377_p1(31 downto 16);
                trunc_ln436_18_reg_2075 <= bitcast_ln436_19_fu_1391_p1(31 downto 16);
                trunc_ln436_19_reg_2080 <= bitcast_ln436_20_fu_1405_p1(31 downto 16);
                trunc_ln436_1_reg_1985 <= bitcast_ln436_1_fu_1139_p1(31 downto 16);
                trunc_ln436_20_reg_2085 <= bitcast_ln436_21_fu_1419_p1(31 downto 16);
                trunc_ln436_21_reg_2090 <= bitcast_ln436_22_fu_1433_p1(31 downto 16);
                trunc_ln436_22_reg_2095 <= bitcast_ln436_23_fu_1447_p1(31 downto 16);
                trunc_ln436_23_reg_2100 <= bitcast_ln436_24_fu_1461_p1(31 downto 16);
                trunc_ln436_24_reg_2105 <= bitcast_ln436_25_fu_1475_p1(31 downto 16);
                trunc_ln436_25_reg_2110 <= bitcast_ln436_26_fu_1489_p1(31 downto 16);
                trunc_ln436_26_reg_2115 <= bitcast_ln436_27_fu_1503_p1(31 downto 16);
                trunc_ln436_27_reg_2120 <= bitcast_ln436_28_fu_1517_p1(31 downto 16);
                trunc_ln436_28_reg_2125 <= bitcast_ln436_29_fu_1531_p1(31 downto 16);
                trunc_ln436_29_reg_2130 <= bitcast_ln436_30_fu_1545_p1(31 downto 16);
                trunc_ln436_2_reg_1990 <= bitcast_ln436_2_fu_1153_p1(31 downto 16);
                trunc_ln436_30_reg_2135 <= bitcast_ln436_31_fu_1559_p1(31 downto 16);
                trunc_ln436_3_reg_1995 <= bitcast_ln436_3_fu_1167_p1(31 downto 16);
                trunc_ln436_4_reg_2000 <= bitcast_ln436_4_fu_1181_p1(31 downto 16);
                trunc_ln436_5_reg_2005 <= bitcast_ln436_5_fu_1195_p1(31 downto 16);
                trunc_ln436_6_reg_2010 <= bitcast_ln436_6_fu_1209_p1(31 downto 16);
                trunc_ln436_7_reg_2015 <= bitcast_ln436_7_fu_1223_p1(31 downto 16);
                trunc_ln436_8_reg_2020 <= bitcast_ln436_8_fu_1237_p1(31 downto 16);
                trunc_ln436_9_reg_2025 <= bitcast_ln436_9_fu_1251_p1(31 downto 16);
                trunc_ln436_s_reg_2030 <= bitcast_ln436_10_fu_1265_p1(31 downto 16);
                trunc_ln7_reg_1980 <= bitcast_ln436_fu_1125_p1(31 downto 16);
                    zext_ln434_1_reg_1720_pp0_iter10_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter9_reg(11 downto 1);
                    zext_ln434_1_reg_1720_pp0_iter2_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter1_reg(11 downto 1);
                    zext_ln434_1_reg_1720_pp0_iter3_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter2_reg(11 downto 1);
                    zext_ln434_1_reg_1720_pp0_iter4_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter3_reg(11 downto 1);
                    zext_ln434_1_reg_1720_pp0_iter5_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter4_reg(11 downto 1);
                    zext_ln434_1_reg_1720_pp0_iter6_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter5_reg(11 downto 1);
                    zext_ln434_1_reg_1720_pp0_iter7_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter6_reg(11 downto 1);
                    zext_ln434_1_reg_1720_pp0_iter8_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter7_reg(11 downto 1);
                    zext_ln434_1_reg_1720_pp0_iter9_reg(11 downto 1) <= zext_ln434_1_reg_1720_pp0_iter8_reg(11 downto 1);
                    zext_ln434_reg_1620_pp0_iter10_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter9_reg(11 downto 0);
                    zext_ln434_reg_1620_pp0_iter2_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter1_reg(11 downto 0);
                    zext_ln434_reg_1620_pp0_iter3_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter2_reg(11 downto 0);
                    zext_ln434_reg_1620_pp0_iter4_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter3_reg(11 downto 0);
                    zext_ln434_reg_1620_pp0_iter5_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter4_reg(11 downto 0);
                    zext_ln434_reg_1620_pp0_iter6_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter5_reg(11 downto 0);
                    zext_ln434_reg_1620_pp0_iter7_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter6_reg(11 downto 0);
                    zext_ln434_reg_1620_pp0_iter8_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter7_reg(11 downto 0);
                    zext_ln434_reg_1620_pp0_iter9_reg(11 downto 0) <= zext_ln434_reg_1620_pp0_iter8_reg(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    zext_ln434_1_reg_1720_pp0_iter1_reg(11 downto 1) <= zext_ln434_1_reg_1720(11 downto 1);
                    zext_ln434_reg_1620_pp0_iter1_reg(11 downto 0) <= zext_ln434_reg_1620(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                x_0_load_5_reg_1900 <= x_0_q0;
                x_0_load_reg_1820 <= x_0_q1;
                x_10_load_5_reg_1950 <= x_10_q0;
                x_10_load_reg_1870 <= x_10_q1;
                x_11_load_5_reg_1955 <= x_11_q0;
                x_11_load_reg_1875 <= x_11_q1;
                x_12_load_5_reg_1960 <= x_12_q0;
                x_12_load_reg_1880 <= x_12_q1;
                x_13_load_5_reg_1965 <= x_13_q0;
                x_13_load_reg_1885 <= x_13_q1;
                x_14_load_5_reg_1970 <= x_14_q0;
                x_14_load_reg_1890 <= x_14_q1;
                x_15_load_5_reg_1975 <= x_15_q0;
                x_15_load_reg_1895 <= x_15_q1;
                x_1_load_5_reg_1905 <= x_1_q0;
                x_1_load_reg_1825 <= x_1_q1;
                x_2_load_5_reg_1910 <= x_2_q0;
                x_2_load_reg_1830 <= x_2_q1;
                x_3_load_5_reg_1915 <= x_3_q0;
                x_3_load_reg_1835 <= x_3_q1;
                x_4_load_5_reg_1920 <= x_4_q0;
                x_4_load_reg_1840 <= x_4_q1;
                x_5_load_5_reg_1925 <= x_5_q0;
                x_5_load_reg_1845 <= x_5_q1;
                x_6_load_5_reg_1930 <= x_6_q0;
                x_6_load_reg_1850 <= x_6_q1;
                x_7_load_5_reg_1935 <= x_7_q0;
                x_7_load_reg_1855 <= x_7_q1;
                x_8_load_5_reg_1940 <= x_8_q0;
                x_8_load_reg_1860 <= x_8_q1;
                x_9_load_5_reg_1945 <= x_9_q0;
                x_9_load_reg_1865 <= x_9_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln427_fu_1052_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln434_1_reg_1720(11 downto 1) <= zext_ln434_1_fu_1094_p1(11 downto 1);
                    zext_ln434_reg_1620(11 downto 0) <= zext_ln434_fu_1068_p1(11 downto 0);
            end if;
        end if;
    end process;
    zext_ln434_reg_1620(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter6_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter7_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter8_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter9_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_reg_1620_pp0_iter10_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720(0) <= '1';
    zext_ln434_1_reg_1720(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter1_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter2_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter3_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter4_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter5_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter6_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter6_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter7_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter7_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter8_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter8_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter9_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter9_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln434_1_reg_1720_pp0_iter10_reg(0) <= '1';
    zext_ln434_1_reg_1720_pp0_iter10_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= trunc_ln436_23_reg_2100;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 <= trunc_ln436_8_reg_2020;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= trunc_ln436_22_reg_2095;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 <= trunc_ln436_7_reg_2015;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= trunc_ln436_21_reg_2090;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 <= trunc_ln436_6_reg_2010;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= trunc_ln436_20_reg_2085;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 <= trunc_ln436_5_reg_2005;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= trunc_ln436_19_reg_2080;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 <= trunc_ln436_4_reg_2000;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= trunc_ln436_18_reg_2075;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 <= trunc_ln436_3_reg_1995;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= trunc_ln436_17_reg_2070;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 <= trunc_ln436_2_reg_1990;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= trunc_ln436_16_reg_2065;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 <= trunc_ln436_1_reg_1985;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= trunc_ln436_15_reg_2060;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 <= trunc_ln7_reg_1980;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= trunc_ln436_24_reg_2105;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= trunc_ln436_9_reg_2025;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln427_fu_1114_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv16_20));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln427_fu_1052_p2)
    begin
        if (((icmp_ln427_fu_1052_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_106, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_106;
        end if; 
    end process;

    bitcast_ln436_10_fu_1265_p1 <= grp_fu_956_p2;
    bitcast_ln436_11_fu_1279_p1 <= grp_fu_960_p2;
    bitcast_ln436_12_fu_1293_p1 <= grp_fu_964_p2;
    bitcast_ln436_13_fu_1307_p1 <= grp_fu_968_p2;
    bitcast_ln436_14_fu_1321_p1 <= grp_fu_972_p2;
    bitcast_ln436_15_fu_1335_p1 <= grp_fu_976_p2;
    bitcast_ln436_16_fu_1349_p1 <= grp_fu_980_p2;
    bitcast_ln436_17_fu_1363_p1 <= grp_fu_984_p2;
    bitcast_ln436_18_fu_1377_p1 <= grp_fu_988_p2;
    bitcast_ln436_19_fu_1391_p1 <= grp_fu_992_p2;
    bitcast_ln436_1_fu_1139_p1 <= grp_fu_920_p2;
    bitcast_ln436_20_fu_1405_p1 <= grp_fu_996_p2;
    bitcast_ln436_21_fu_1419_p1 <= grp_fu_349_p_dout0;
    bitcast_ln436_22_fu_1433_p1 <= grp_fu_1004_p2;
    bitcast_ln436_23_fu_1447_p1 <= grp_fu_1008_p2;
    bitcast_ln436_24_fu_1461_p1 <= grp_fu_1012_p2;
    bitcast_ln436_25_fu_1475_p1 <= grp_fu_1016_p2;
    bitcast_ln436_26_fu_1489_p1 <= grp_fu_1020_p2;
    bitcast_ln436_27_fu_1503_p1 <= grp_fu_1024_p2;
    bitcast_ln436_28_fu_1517_p1 <= grp_fu_1028_p2;
    bitcast_ln436_29_fu_1531_p1 <= grp_fu_1032_p2;
    bitcast_ln436_2_fu_1153_p1 <= grp_fu_924_p2;
    bitcast_ln436_30_fu_1545_p1 <= grp_fu_1036_p2;
    bitcast_ln436_31_fu_1559_p1 <= grp_fu_1040_p2;
    bitcast_ln436_3_fu_1167_p1 <= grp_fu_928_p2;
    bitcast_ln436_4_fu_1181_p1 <= grp_fu_932_p2;
    bitcast_ln436_5_fu_1195_p1 <= grp_fu_936_p2;
    bitcast_ln436_6_fu_1209_p1 <= grp_fu_940_p2;
    bitcast_ln436_7_fu_1223_p1 <= grp_fu_944_p2;
    bitcast_ln436_8_fu_1237_p1 <= grp_fu_948_p2;
    bitcast_ln436_9_fu_1251_p1 <= grp_fu_952_p2;
    bitcast_ln436_fu_1125_p1 <= grp_fu_916_p2;
    grp_fu_349_p_ce <= ap_const_logic_1;
    grp_fu_349_p_din0 <= x_5_load_5_reg_1925;
    grp_fu_349_p_din1 <= rms;
    icmp_ln427_fu_1052_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv16_C000)) else "0";
    lshr_ln4_fu_1058_p4 <= ap_sig_allocacmp_i(15 downto 4);
    or_ln434_fu_1088_p2 <= (lshr_ln4_fu_1058_p4 or ap_const_lv12_1);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 <= trunc_ln436_25_reg_2110;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 <= trunc_ln436_s_reg_2030;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 <= trunc_ln436_26_reg_2115;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 <= trunc_ln436_10_reg_2035;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 <= trunc_ln436_27_reg_2120;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 <= trunc_ln436_11_reg_2040;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 <= trunc_ln436_28_reg_2125;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 <= trunc_ln436_12_reg_2045;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 <= trunc_ln436_29_reg_2130;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 <= trunc_ln436_13_reg_2050;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= zext_ln434_1_reg_1720_pp0_iter10_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 <= zext_ln434_reg_1620_pp0_iter10_reg(12 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 <= trunc_ln436_30_reg_2135;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 <= trunc_ln436_14_reg_2055;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    x_0_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_0_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce1 <= ap_const_logic_1;
        else 
            x_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_10_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce1 <= ap_const_logic_1;
        else 
            x_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_11_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce1 <= ap_const_logic_1;
        else 
            x_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_12_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce1 <= ap_const_logic_1;
        else 
            x_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_13_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce1 <= ap_const_logic_1;
        else 
            x_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_14_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce1 <= ap_const_logic_1;
        else 
            x_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_15_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce1 <= ap_const_logic_1;
        else 
            x_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_1_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce1 <= ap_const_logic_1;
        else 
            x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_2_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce1 <= ap_const_logic_1;
        else 
            x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_3_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce1 <= ap_const_logic_1;
        else 
            x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_4_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce1 <= ap_const_logic_1;
        else 
            x_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_5_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce1 <= ap_const_logic_1;
        else 
            x_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_6_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce1 <= ap_const_logic_1;
        else 
            x_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_7_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce1 <= ap_const_logic_1;
        else 
            x_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_8_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce1 <= ap_const_logic_1;
        else 
            x_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln434_1_fu_1094_p1(12 - 1 downto 0);
    x_9_address1 <= zext_ln434_fu_1068_p1(12 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce1 <= ap_const_logic_1;
        else 
            x_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln434_1_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln434_fu_1088_p2),64));
    zext_ln434_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_fu_1058_p4),64));
end behav;
