INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.sim/sim_1/synth/func/xsim/TB_Nano_Processor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_10
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_11
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_12
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_13
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_14
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_15
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_16
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_17
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_18
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_19
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_20
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_21
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_22
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_23
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_24
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_25
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_26
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_27
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_28
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_29
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_30
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_31
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_32
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_33
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_34
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_35
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_36
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_37
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_38
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_39
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_40
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_41
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_42
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_43
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_44
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_45
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_46
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_47
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_48
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_49
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_50
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_51
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_52
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_53
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_54
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_55
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_56
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_57
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_58
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_59
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_6
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_60
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_61
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_62
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_63
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_64
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_7
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_8
INFO: [VRFC 10-311] analyzing module D_Flip_Flop_9
INFO: [VRFC 10-311] analyzing module Nano_Processor
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_Bank
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_TSB_Set_8_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_TSB_Set_8_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Add_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_TSB_Set_2_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_TSB_Set_2_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_TSB_Set_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_TSB_Set_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ROM_16_17
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Vivaldo/nanoprocessor/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
