 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_le	  num_luts	  num_add_blocks	  max_add_chain_length	  num_sub_blocks	  max_sub_chain_length	 
 k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	  mult_4x4.v	  common	  1.20	  vpr	  62.24 MiB	  	  -1	  -1	  0.07	  20964	  1	  0.00	  -1	  -1	  33108	  -1	  -1	  3	  9	  0	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  63732	  9	  8	  75	  70	  1	  35	  20	  5	  5	  25	  clb	  auto	  23.6 MiB	  0.53	  86	  62.2 MiB	  0.00	  0.00	  2.25119	  -23.8925	  -2.25119	  2.25119	  0.02	  4.1023e-05	  3.1539e-05	  0.00122774	  0.00111409	  34	  203	  14	  151211	  75605.7	  45067.1	  1802.68	  0.10	  0.0179246	  0.0149981	  167	  11	  115	  154	  5391	  2823	  2.41865	  2.41865	  -33.4427	  -2.41865	  0	  0	  54748.7	  2189.95	  0.00	  0.01	  0.00322286	  0.00301138	  14	  16	  -1	  -1	  -1	  -1	 
 k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	  mult_9x9.v	  common	  3.61	  vpr	  63.33 MiB	  	  -1	  -1	  0.09	  21268	  1	  0.01	  -1	  -1	  33200	  -1	  -1	  9	  19	  0	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  64852	  19	  18	  308	  249	  1	  147	  46	  6	  6	  36	  clb	  auto	  25.1 MiB	  2.32	  488	  63.3 MiB	  0.03	  0.00	  3.72642	  -71.3132	  -3.72642	  3.72642	  0.03	  0.000152812	  0.000121271	  0.0114902	  0.00973617	  54	  1211	  26	  403230	  226817	  113905.	  3164.04	  0.46	  0.0908276	  0.0791763	  883	  22	  949	  1423	  57002	  21423	  5.96246	  5.96246	  -123.664	  -5.96246	  0	  0	  146644.	  4073.44	  0.01	  0.03	  0.0171281	  0.0157138	  63	  81	  -1	  -1	  -1	  -1	 
