|serv_axi_system
ACLK => ACLK.IN8
ARESETN => ARESETN.IN8
i_timer_irq => i_timer_irq.IN1
M00_AXI_araddr[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[2] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[3] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[4] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[5] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[6] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[7] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[8] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[9] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[10] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[11] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[12] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[13] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[14] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[15] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[16] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[17] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[18] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[19] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[20] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[21] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[22] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[23] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[24] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[25] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[26] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[27] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[28] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[29] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[30] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_araddr[31] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_araddr
M00_AXI_arlen[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlen
M00_AXI_arlen[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlen
M00_AXI_arlen[2] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlen
M00_AXI_arlen[3] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlen
M00_AXI_arlen[4] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlen
M00_AXI_arlen[5] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlen
M00_AXI_arlen[6] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlen
M00_AXI_arlen[7] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlen
M00_AXI_arsize[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arsize
M00_AXI_arsize[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arsize
M00_AXI_arsize[2] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arsize
M00_AXI_arburst[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arburst
M00_AXI_arburst[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arburst
M00_AXI_arlock[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlock
M00_AXI_arlock[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arlock
M00_AXI_arcache[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arcache
M00_AXI_arcache[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arcache
M00_AXI_arcache[2] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arcache
M00_AXI_arcache[3] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arcache
M00_AXI_arprot[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arprot
M00_AXI_arprot[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arprot
M00_AXI_arprot[2] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arprot
M00_AXI_arregion[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arregion
M00_AXI_arregion[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arregion
M00_AXI_arregion[2] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arregion
M00_AXI_arregion[3] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arregion
M00_AXI_arqos[0] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arqos
M00_AXI_arqos[1] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arqos
M00_AXI_arqos[2] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arqos
M00_AXI_arqos[3] <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arqos
M00_AXI_arvalid <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_arvalid
M00_AXI_arready => M00_AXI_arready.IN1
M00_AXI_rdata[0] => M00_AXI_rdata[0].IN1
M00_AXI_rdata[1] => M00_AXI_rdata[1].IN1
M00_AXI_rdata[2] => M00_AXI_rdata[2].IN1
M00_AXI_rdata[3] => M00_AXI_rdata[3].IN1
M00_AXI_rdata[4] => M00_AXI_rdata[4].IN1
M00_AXI_rdata[5] => M00_AXI_rdata[5].IN1
M00_AXI_rdata[6] => M00_AXI_rdata[6].IN1
M00_AXI_rdata[7] => M00_AXI_rdata[7].IN1
M00_AXI_rdata[8] => M00_AXI_rdata[8].IN1
M00_AXI_rdata[9] => M00_AXI_rdata[9].IN1
M00_AXI_rdata[10] => M00_AXI_rdata[10].IN1
M00_AXI_rdata[11] => M00_AXI_rdata[11].IN1
M00_AXI_rdata[12] => M00_AXI_rdata[12].IN1
M00_AXI_rdata[13] => M00_AXI_rdata[13].IN1
M00_AXI_rdata[14] => M00_AXI_rdata[14].IN1
M00_AXI_rdata[15] => M00_AXI_rdata[15].IN1
M00_AXI_rdata[16] => M00_AXI_rdata[16].IN1
M00_AXI_rdata[17] => M00_AXI_rdata[17].IN1
M00_AXI_rdata[18] => M00_AXI_rdata[18].IN1
M00_AXI_rdata[19] => M00_AXI_rdata[19].IN1
M00_AXI_rdata[20] => M00_AXI_rdata[20].IN1
M00_AXI_rdata[21] => M00_AXI_rdata[21].IN1
M00_AXI_rdata[22] => M00_AXI_rdata[22].IN1
M00_AXI_rdata[23] => M00_AXI_rdata[23].IN1
M00_AXI_rdata[24] => M00_AXI_rdata[24].IN1
M00_AXI_rdata[25] => M00_AXI_rdata[25].IN1
M00_AXI_rdata[26] => M00_AXI_rdata[26].IN1
M00_AXI_rdata[27] => M00_AXI_rdata[27].IN1
M00_AXI_rdata[28] => M00_AXI_rdata[28].IN1
M00_AXI_rdata[29] => M00_AXI_rdata[29].IN1
M00_AXI_rdata[30] => M00_AXI_rdata[30].IN1
M00_AXI_rdata[31] => M00_AXI_rdata[31].IN1
M00_AXI_rresp[0] => M00_AXI_rresp[0].IN1
M00_AXI_rresp[1] => M00_AXI_rresp[1].IN1
M00_AXI_rlast => M00_AXI_rlast.IN1
M00_AXI_rvalid => M00_AXI_rvalid.IN1
M00_AXI_rready <= AXI_Interconnect_Full:u_axi_interconnect.M00_AXI_rready
M01_AXI_awid[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr_ID
M01_AXI_awid[1] <= <GND>
M01_AXI_awid[2] <= <GND>
M01_AXI_awid[3] <= <GND>
M01_AXI_awaddr[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[4] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[5] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[6] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[7] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[8] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[9] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[10] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[11] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[12] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[13] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[14] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[15] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[16] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[17] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[18] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[19] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[20] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[21] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[22] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[23] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[24] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[25] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[26] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[27] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[28] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[29] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[30] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awaddr[31] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awaddr
M01_AXI_awlen[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlen
M01_AXI_awlen[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlen
M01_AXI_awlen[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlen
M01_AXI_awlen[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlen
M01_AXI_awlen[4] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlen
M01_AXI_awlen[5] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlen
M01_AXI_awlen[6] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlen
M01_AXI_awlen[7] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlen
M01_AXI_awsize[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awsize
M01_AXI_awsize[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awsize
M01_AXI_awsize[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awsize
M01_AXI_awburst[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awburst
M01_AXI_awburst[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awburst
M01_AXI_awlock[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlock
M01_AXI_awlock[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awlock
M01_AXI_awcache[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awcache
M01_AXI_awcache[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awcache
M01_AXI_awcache[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awcache
M01_AXI_awcache[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awcache
M01_AXI_awprot[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awprot
M01_AXI_awprot[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awprot
M01_AXI_awprot[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awprot
M01_AXI_awqos[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awqos
M01_AXI_awqos[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awqos
M01_AXI_awqos[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awqos
M01_AXI_awqos[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awqos
M01_AXI_awregion[0] <= <GND>
M01_AXI_awregion[1] <= <GND>
M01_AXI_awregion[2] <= <GND>
M01_AXI_awregion[3] <= <GND>
M01_AXI_awvalid <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_awvalid
M01_AXI_awready => M01_AXI_awready.IN1
M01_AXI_wdata[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[4] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[5] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[6] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[7] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[8] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[9] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[10] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[11] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[12] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[13] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[14] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[15] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[16] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[17] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[18] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[19] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[20] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[21] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[22] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[23] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[24] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[25] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[26] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[27] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[28] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[29] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[30] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wdata[31] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wdata
M01_AXI_wstrb[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wstrb
M01_AXI_wstrb[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wstrb
M01_AXI_wstrb[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wstrb
M01_AXI_wstrb[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wstrb
M01_AXI_wlast <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wlast
M01_AXI_wvalid <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_wvalid
M01_AXI_wready => M01_AXI_wready.IN1
M01_AXI_bid[0] => M01_AXI_bid[0].IN1
M01_AXI_bid[1] => ~NO_FANOUT~
M01_AXI_bid[2] => ~NO_FANOUT~
M01_AXI_bid[3] => ~NO_FANOUT~
M01_AXI_bresp[0] => M01_AXI_bresp[0].IN1
M01_AXI_bresp[1] => M01_AXI_bresp[1].IN1
M01_AXI_bvalid => M01_AXI_bvalid.IN1
M01_AXI_bready <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_bready
M01_AXI_arid[0] <= <GND>
M01_AXI_arid[1] <= <GND>
M01_AXI_arid[2] <= <GND>
M01_AXI_arid[3] <= <GND>
M01_AXI_araddr[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[4] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[5] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[6] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[7] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[8] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[9] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[10] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[11] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[12] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[13] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[14] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[15] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[16] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[17] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[18] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[19] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[20] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[21] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[22] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[23] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[24] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[25] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[26] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[27] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[28] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[29] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[30] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_araddr[31] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_araddr
M01_AXI_arlen[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlen
M01_AXI_arlen[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlen
M01_AXI_arlen[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlen
M01_AXI_arlen[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlen
M01_AXI_arlen[4] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlen
M01_AXI_arlen[5] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlen
M01_AXI_arlen[6] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlen
M01_AXI_arlen[7] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlen
M01_AXI_arsize[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arsize
M01_AXI_arsize[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arsize
M01_AXI_arsize[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arsize
M01_AXI_arburst[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arburst
M01_AXI_arburst[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arburst
M01_AXI_arlock[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlock
M01_AXI_arlock[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arlock
M01_AXI_arcache[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arcache
M01_AXI_arcache[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arcache
M01_AXI_arcache[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arcache
M01_AXI_arcache[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arcache
M01_AXI_arprot[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arprot
M01_AXI_arprot[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arprot
M01_AXI_arprot[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arprot
M01_AXI_arqos[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arqos
M01_AXI_arqos[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arqos
M01_AXI_arqos[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arqos
M01_AXI_arqos[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arqos
M01_AXI_arregion[0] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arregion
M01_AXI_arregion[1] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arregion
M01_AXI_arregion[2] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arregion
M01_AXI_arregion[3] <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arregion
M01_AXI_arvalid <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_arvalid
M01_AXI_arready => M01_AXI_arready.IN1
M01_AXI_rid[0] => ~NO_FANOUT~
M01_AXI_rid[1] => ~NO_FANOUT~
M01_AXI_rid[2] => ~NO_FANOUT~
M01_AXI_rid[3] => ~NO_FANOUT~
M01_AXI_rdata[0] => M01_AXI_rdata[0].IN1
M01_AXI_rdata[1] => M01_AXI_rdata[1].IN1
M01_AXI_rdata[2] => M01_AXI_rdata[2].IN1
M01_AXI_rdata[3] => M01_AXI_rdata[3].IN1
M01_AXI_rdata[4] => M01_AXI_rdata[4].IN1
M01_AXI_rdata[5] => M01_AXI_rdata[5].IN1
M01_AXI_rdata[6] => M01_AXI_rdata[6].IN1
M01_AXI_rdata[7] => M01_AXI_rdata[7].IN1
M01_AXI_rdata[8] => M01_AXI_rdata[8].IN1
M01_AXI_rdata[9] => M01_AXI_rdata[9].IN1
M01_AXI_rdata[10] => M01_AXI_rdata[10].IN1
M01_AXI_rdata[11] => M01_AXI_rdata[11].IN1
M01_AXI_rdata[12] => M01_AXI_rdata[12].IN1
M01_AXI_rdata[13] => M01_AXI_rdata[13].IN1
M01_AXI_rdata[14] => M01_AXI_rdata[14].IN1
M01_AXI_rdata[15] => M01_AXI_rdata[15].IN1
M01_AXI_rdata[16] => M01_AXI_rdata[16].IN1
M01_AXI_rdata[17] => M01_AXI_rdata[17].IN1
M01_AXI_rdata[18] => M01_AXI_rdata[18].IN1
M01_AXI_rdata[19] => M01_AXI_rdata[19].IN1
M01_AXI_rdata[20] => M01_AXI_rdata[20].IN1
M01_AXI_rdata[21] => M01_AXI_rdata[21].IN1
M01_AXI_rdata[22] => M01_AXI_rdata[22].IN1
M01_AXI_rdata[23] => M01_AXI_rdata[23].IN1
M01_AXI_rdata[24] => M01_AXI_rdata[24].IN1
M01_AXI_rdata[25] => M01_AXI_rdata[25].IN1
M01_AXI_rdata[26] => M01_AXI_rdata[26].IN1
M01_AXI_rdata[27] => M01_AXI_rdata[27].IN1
M01_AXI_rdata[28] => M01_AXI_rdata[28].IN1
M01_AXI_rdata[29] => M01_AXI_rdata[29].IN1
M01_AXI_rdata[30] => M01_AXI_rdata[30].IN1
M01_AXI_rdata[31] => M01_AXI_rdata[31].IN1
M01_AXI_rresp[0] => M01_AXI_rresp[0].IN1
M01_AXI_rresp[1] => M01_AXI_rresp[1].IN1
M01_AXI_rlast => M01_AXI_rlast.IN1
M01_AXI_rvalid => M01_AXI_rvalid.IN1
M01_AXI_rready <= AXI_Interconnect_Full:u_axi_interconnect.M01_AXI_rready


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper
ACLK => ACLK.IN3
ARESETN => ARESETN.IN2
i_timer_irq => i_timer_irq.IN1
M0_AXI_arid[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arid
M0_AXI_arid[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arid
M0_AXI_arid[2] <= wb2axi_read:u_wb2axi_inst.M_AXI_arid
M0_AXI_arid[3] <= wb2axi_read:u_wb2axi_inst.M_AXI_arid
M0_AXI_araddr[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[2] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[3] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[4] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[5] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[6] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[7] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[8] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[9] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[10] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[11] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[12] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[13] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[14] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[15] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[16] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[17] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[18] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[19] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[20] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[21] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[22] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[23] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[24] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[25] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[26] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[27] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[28] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[29] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[30] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_araddr[31] <= wb2axi_read:u_wb2axi_inst.M_AXI_araddr
M0_AXI_arlen[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlen
M0_AXI_arlen[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlen
M0_AXI_arlen[2] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlen
M0_AXI_arlen[3] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlen
M0_AXI_arlen[4] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlen
M0_AXI_arlen[5] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlen
M0_AXI_arlen[6] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlen
M0_AXI_arlen[7] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlen
M0_AXI_arsize[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arsize
M0_AXI_arsize[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arsize
M0_AXI_arsize[2] <= wb2axi_read:u_wb2axi_inst.M_AXI_arsize
M0_AXI_arburst[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arburst
M0_AXI_arburst[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arburst
M0_AXI_arlock[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlock
M0_AXI_arlock[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arlock
M0_AXI_arcache[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arcache
M0_AXI_arcache[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arcache
M0_AXI_arcache[2] <= wb2axi_read:u_wb2axi_inst.M_AXI_arcache
M0_AXI_arcache[3] <= wb2axi_read:u_wb2axi_inst.M_AXI_arcache
M0_AXI_arprot[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arprot
M0_AXI_arprot[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arprot
M0_AXI_arprot[2] <= wb2axi_read:u_wb2axi_inst.M_AXI_arprot
M0_AXI_arqos[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arqos
M0_AXI_arqos[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arqos
M0_AXI_arqos[2] <= wb2axi_read:u_wb2axi_inst.M_AXI_arqos
M0_AXI_arqos[3] <= wb2axi_read:u_wb2axi_inst.M_AXI_arqos
M0_AXI_arregion[0] <= wb2axi_read:u_wb2axi_inst.M_AXI_arregion
M0_AXI_arregion[1] <= wb2axi_read:u_wb2axi_inst.M_AXI_arregion
M0_AXI_arregion[2] <= wb2axi_read:u_wb2axi_inst.M_AXI_arregion
M0_AXI_arregion[3] <= wb2axi_read:u_wb2axi_inst.M_AXI_arregion
M0_AXI_arvalid <= wb2axi_read:u_wb2axi_inst.M_AXI_arvalid
M0_AXI_arready => M0_AXI_arready.IN1
M0_AXI_rid[0] => M0_AXI_rid[0].IN1
M0_AXI_rid[1] => M0_AXI_rid[1].IN1
M0_AXI_rid[2] => M0_AXI_rid[2].IN1
M0_AXI_rid[3] => M0_AXI_rid[3].IN1
M0_AXI_rdata[0] => M0_AXI_rdata[0].IN1
M0_AXI_rdata[1] => M0_AXI_rdata[1].IN1
M0_AXI_rdata[2] => M0_AXI_rdata[2].IN1
M0_AXI_rdata[3] => M0_AXI_rdata[3].IN1
M0_AXI_rdata[4] => M0_AXI_rdata[4].IN1
M0_AXI_rdata[5] => M0_AXI_rdata[5].IN1
M0_AXI_rdata[6] => M0_AXI_rdata[6].IN1
M0_AXI_rdata[7] => M0_AXI_rdata[7].IN1
M0_AXI_rdata[8] => M0_AXI_rdata[8].IN1
M0_AXI_rdata[9] => M0_AXI_rdata[9].IN1
M0_AXI_rdata[10] => M0_AXI_rdata[10].IN1
M0_AXI_rdata[11] => M0_AXI_rdata[11].IN1
M0_AXI_rdata[12] => M0_AXI_rdata[12].IN1
M0_AXI_rdata[13] => M0_AXI_rdata[13].IN1
M0_AXI_rdata[14] => M0_AXI_rdata[14].IN1
M0_AXI_rdata[15] => M0_AXI_rdata[15].IN1
M0_AXI_rdata[16] => M0_AXI_rdata[16].IN1
M0_AXI_rdata[17] => M0_AXI_rdata[17].IN1
M0_AXI_rdata[18] => M0_AXI_rdata[18].IN1
M0_AXI_rdata[19] => M0_AXI_rdata[19].IN1
M0_AXI_rdata[20] => M0_AXI_rdata[20].IN1
M0_AXI_rdata[21] => M0_AXI_rdata[21].IN1
M0_AXI_rdata[22] => M0_AXI_rdata[22].IN1
M0_AXI_rdata[23] => M0_AXI_rdata[23].IN1
M0_AXI_rdata[24] => M0_AXI_rdata[24].IN1
M0_AXI_rdata[25] => M0_AXI_rdata[25].IN1
M0_AXI_rdata[26] => M0_AXI_rdata[26].IN1
M0_AXI_rdata[27] => M0_AXI_rdata[27].IN1
M0_AXI_rdata[28] => M0_AXI_rdata[28].IN1
M0_AXI_rdata[29] => M0_AXI_rdata[29].IN1
M0_AXI_rdata[30] => M0_AXI_rdata[30].IN1
M0_AXI_rdata[31] => M0_AXI_rdata[31].IN1
M0_AXI_rresp[0] => M0_AXI_rresp[0].IN1
M0_AXI_rresp[1] => M0_AXI_rresp[1].IN1
M0_AXI_rlast => M0_AXI_rlast.IN1
M0_AXI_rvalid => M0_AXI_rvalid.IN1
M0_AXI_rready <= wb2axi_read:u_wb2axi_inst.M_AXI_rready
M1_AXI_awid[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awid
M1_AXI_awid[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awid
M1_AXI_awid[2] <= wb2axi_write:u_wb2axi_data.M_AXI_awid
M1_AXI_awid[3] <= wb2axi_write:u_wb2axi_data.M_AXI_awid
M1_AXI_awaddr[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[2] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[3] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[4] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[5] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[6] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[7] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[8] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[9] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[10] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[11] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[12] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[13] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[14] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[15] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[16] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[17] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[18] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[19] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[20] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[21] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[22] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[23] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[24] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[25] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[26] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[27] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[28] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[29] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[30] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awaddr[31] <= wb2axi_write:u_wb2axi_data.M_AXI_awaddr
M1_AXI_awlen[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awlen
M1_AXI_awlen[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awlen
M1_AXI_awlen[2] <= wb2axi_write:u_wb2axi_data.M_AXI_awlen
M1_AXI_awlen[3] <= wb2axi_write:u_wb2axi_data.M_AXI_awlen
M1_AXI_awlen[4] <= wb2axi_write:u_wb2axi_data.M_AXI_awlen
M1_AXI_awlen[5] <= wb2axi_write:u_wb2axi_data.M_AXI_awlen
M1_AXI_awlen[6] <= wb2axi_write:u_wb2axi_data.M_AXI_awlen
M1_AXI_awlen[7] <= wb2axi_write:u_wb2axi_data.M_AXI_awlen
M1_AXI_awsize[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awsize
M1_AXI_awsize[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awsize
M1_AXI_awsize[2] <= wb2axi_write:u_wb2axi_data.M_AXI_awsize
M1_AXI_awburst[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awburst
M1_AXI_awburst[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awburst
M1_AXI_awlock[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awlock
M1_AXI_awlock[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awlock
M1_AXI_awcache[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awcache
M1_AXI_awcache[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awcache
M1_AXI_awcache[2] <= wb2axi_write:u_wb2axi_data.M_AXI_awcache
M1_AXI_awcache[3] <= wb2axi_write:u_wb2axi_data.M_AXI_awcache
M1_AXI_awprot[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awprot
M1_AXI_awprot[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awprot
M1_AXI_awprot[2] <= wb2axi_write:u_wb2axi_data.M_AXI_awprot
M1_AXI_awqos[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awqos
M1_AXI_awqos[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awqos
M1_AXI_awqos[2] <= wb2axi_write:u_wb2axi_data.M_AXI_awqos
M1_AXI_awqos[3] <= wb2axi_write:u_wb2axi_data.M_AXI_awqos
M1_AXI_awregion[0] <= wb2axi_write:u_wb2axi_data.M_AXI_awregion
M1_AXI_awregion[1] <= wb2axi_write:u_wb2axi_data.M_AXI_awregion
M1_AXI_awregion[2] <= wb2axi_write:u_wb2axi_data.M_AXI_awregion
M1_AXI_awregion[3] <= wb2axi_write:u_wb2axi_data.M_AXI_awregion
M1_AXI_awvalid <= wb2axi_write:u_wb2axi_data.M_AXI_awvalid
M1_AXI_awready => M1_AXI_awready.IN1
M1_AXI_wdata[0] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[1] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[2] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[3] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[4] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[5] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[6] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[7] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[8] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[9] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[10] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[11] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[12] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[13] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[14] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[15] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[16] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[17] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[18] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[19] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[20] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[21] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[22] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[23] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[24] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[25] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[26] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[27] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[28] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[29] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[30] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wdata[31] <= wb2axi_write:u_wb2axi_data.M_AXI_wdata
M1_AXI_wstrb[0] <= wb2axi_write:u_wb2axi_data.M_AXI_wstrb
M1_AXI_wstrb[1] <= wb2axi_write:u_wb2axi_data.M_AXI_wstrb
M1_AXI_wstrb[2] <= wb2axi_write:u_wb2axi_data.M_AXI_wstrb
M1_AXI_wstrb[3] <= wb2axi_write:u_wb2axi_data.M_AXI_wstrb
M1_AXI_wlast <= wb2axi_write:u_wb2axi_data.M_AXI_wlast
M1_AXI_wvalid <= wb2axi_write:u_wb2axi_data.M_AXI_wvalid
M1_AXI_wready => M1_AXI_wready.IN1
M1_AXI_bid[0] => M1_AXI_bid[0].IN1
M1_AXI_bid[1] => M1_AXI_bid[1].IN1
M1_AXI_bid[2] => M1_AXI_bid[2].IN1
M1_AXI_bid[3] => M1_AXI_bid[3].IN1
M1_AXI_bresp[0] => M1_AXI_bresp[0].IN1
M1_AXI_bresp[1] => M1_AXI_bresp[1].IN1
M1_AXI_bvalid => M1_AXI_bvalid.IN1
M1_AXI_bready <= wb2axi_write:u_wb2axi_data.M_AXI_bready
M1_AXI_arid[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arid
M1_AXI_arid[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arid
M1_AXI_arid[2] <= wb2axi_write:u_wb2axi_data.M_AXI_arid
M1_AXI_arid[3] <= wb2axi_write:u_wb2axi_data.M_AXI_arid
M1_AXI_araddr[0] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[1] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[2] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[3] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[4] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[5] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[6] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[7] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[8] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[9] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[10] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[11] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[12] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[13] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[14] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[15] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[16] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[17] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[18] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[19] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[20] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[21] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[22] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[23] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[24] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[25] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[26] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[27] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[28] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[29] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[30] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_araddr[31] <= wb2axi_write:u_wb2axi_data.M_AXI_araddr
M1_AXI_arlen[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arlen
M1_AXI_arlen[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arlen
M1_AXI_arlen[2] <= wb2axi_write:u_wb2axi_data.M_AXI_arlen
M1_AXI_arlen[3] <= wb2axi_write:u_wb2axi_data.M_AXI_arlen
M1_AXI_arlen[4] <= wb2axi_write:u_wb2axi_data.M_AXI_arlen
M1_AXI_arlen[5] <= wb2axi_write:u_wb2axi_data.M_AXI_arlen
M1_AXI_arlen[6] <= wb2axi_write:u_wb2axi_data.M_AXI_arlen
M1_AXI_arlen[7] <= wb2axi_write:u_wb2axi_data.M_AXI_arlen
M1_AXI_arsize[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arsize
M1_AXI_arsize[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arsize
M1_AXI_arsize[2] <= wb2axi_write:u_wb2axi_data.M_AXI_arsize
M1_AXI_arburst[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arburst
M1_AXI_arburst[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arburst
M1_AXI_arlock[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arlock
M1_AXI_arlock[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arlock
M1_AXI_arcache[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arcache
M1_AXI_arcache[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arcache
M1_AXI_arcache[2] <= wb2axi_write:u_wb2axi_data.M_AXI_arcache
M1_AXI_arcache[3] <= wb2axi_write:u_wb2axi_data.M_AXI_arcache
M1_AXI_arprot[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arprot
M1_AXI_arprot[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arprot
M1_AXI_arprot[2] <= wb2axi_write:u_wb2axi_data.M_AXI_arprot
M1_AXI_arqos[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arqos
M1_AXI_arqos[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arqos
M1_AXI_arqos[2] <= wb2axi_write:u_wb2axi_data.M_AXI_arqos
M1_AXI_arqos[3] <= wb2axi_write:u_wb2axi_data.M_AXI_arqos
M1_AXI_arregion[0] <= wb2axi_write:u_wb2axi_data.M_AXI_arregion
M1_AXI_arregion[1] <= wb2axi_write:u_wb2axi_data.M_AXI_arregion
M1_AXI_arregion[2] <= wb2axi_write:u_wb2axi_data.M_AXI_arregion
M1_AXI_arregion[3] <= wb2axi_write:u_wb2axi_data.M_AXI_arregion
M1_AXI_arvalid <= wb2axi_write:u_wb2axi_data.M_AXI_arvalid
M1_AXI_arready => M1_AXI_arready.IN1
M1_AXI_rid[0] => M1_AXI_rid[0].IN1
M1_AXI_rid[1] => M1_AXI_rid[1].IN1
M1_AXI_rid[2] => M1_AXI_rid[2].IN1
M1_AXI_rid[3] => M1_AXI_rid[3].IN1
M1_AXI_rdata[0] => M1_AXI_rdata[0].IN1
M1_AXI_rdata[1] => M1_AXI_rdata[1].IN1
M1_AXI_rdata[2] => M1_AXI_rdata[2].IN1
M1_AXI_rdata[3] => M1_AXI_rdata[3].IN1
M1_AXI_rdata[4] => M1_AXI_rdata[4].IN1
M1_AXI_rdata[5] => M1_AXI_rdata[5].IN1
M1_AXI_rdata[6] => M1_AXI_rdata[6].IN1
M1_AXI_rdata[7] => M1_AXI_rdata[7].IN1
M1_AXI_rdata[8] => M1_AXI_rdata[8].IN1
M1_AXI_rdata[9] => M1_AXI_rdata[9].IN1
M1_AXI_rdata[10] => M1_AXI_rdata[10].IN1
M1_AXI_rdata[11] => M1_AXI_rdata[11].IN1
M1_AXI_rdata[12] => M1_AXI_rdata[12].IN1
M1_AXI_rdata[13] => M1_AXI_rdata[13].IN1
M1_AXI_rdata[14] => M1_AXI_rdata[14].IN1
M1_AXI_rdata[15] => M1_AXI_rdata[15].IN1
M1_AXI_rdata[16] => M1_AXI_rdata[16].IN1
M1_AXI_rdata[17] => M1_AXI_rdata[17].IN1
M1_AXI_rdata[18] => M1_AXI_rdata[18].IN1
M1_AXI_rdata[19] => M1_AXI_rdata[19].IN1
M1_AXI_rdata[20] => M1_AXI_rdata[20].IN1
M1_AXI_rdata[21] => M1_AXI_rdata[21].IN1
M1_AXI_rdata[22] => M1_AXI_rdata[22].IN1
M1_AXI_rdata[23] => M1_AXI_rdata[23].IN1
M1_AXI_rdata[24] => M1_AXI_rdata[24].IN1
M1_AXI_rdata[25] => M1_AXI_rdata[25].IN1
M1_AXI_rdata[26] => M1_AXI_rdata[26].IN1
M1_AXI_rdata[27] => M1_AXI_rdata[27].IN1
M1_AXI_rdata[28] => M1_AXI_rdata[28].IN1
M1_AXI_rdata[29] => M1_AXI_rdata[29].IN1
M1_AXI_rdata[30] => M1_AXI_rdata[30].IN1
M1_AXI_rdata[31] => M1_AXI_rdata[31].IN1
M1_AXI_rresp[0] => M1_AXI_rresp[0].IN1
M1_AXI_rresp[1] => M1_AXI_rresp[1].IN1
M1_AXI_rlast => M1_AXI_rlast.IN1
M1_AXI_rvalid => M1_AXI_rvalid.IN1
M1_AXI_rready <= wb2axi_write:u_wb2axi_data.M_AXI_rready


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core
clk => clk.IN3
i_rst => i_rst.IN2
i_timer_irq => i_timer_irq.IN1
o_ibus_adr[0] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[1] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[2] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[3] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[4] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[5] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[6] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[7] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[8] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[9] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[10] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[11] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[12] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[13] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[14] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[15] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[16] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[17] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[18] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[19] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[20] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[21] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[22] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[23] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[24] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[25] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[26] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[27] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[28] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[29] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[30] <= serv_top:cpu.o_ibus_adr
o_ibus_adr[31] <= serv_top:cpu.o_ibus_adr
o_ibus_cyc <= serv_top:cpu.o_ibus_cyc
i_ibus_rdt[0] => i_ibus_rdt[0].IN1
i_ibus_rdt[1] => i_ibus_rdt[1].IN1
i_ibus_rdt[2] => i_ibus_rdt[2].IN1
i_ibus_rdt[3] => i_ibus_rdt[3].IN1
i_ibus_rdt[4] => i_ibus_rdt[4].IN1
i_ibus_rdt[5] => i_ibus_rdt[5].IN1
i_ibus_rdt[6] => i_ibus_rdt[6].IN1
i_ibus_rdt[7] => i_ibus_rdt[7].IN1
i_ibus_rdt[8] => i_ibus_rdt[8].IN1
i_ibus_rdt[9] => i_ibus_rdt[9].IN1
i_ibus_rdt[10] => i_ibus_rdt[10].IN1
i_ibus_rdt[11] => i_ibus_rdt[11].IN1
i_ibus_rdt[12] => i_ibus_rdt[12].IN1
i_ibus_rdt[13] => i_ibus_rdt[13].IN1
i_ibus_rdt[14] => i_ibus_rdt[14].IN1
i_ibus_rdt[15] => i_ibus_rdt[15].IN1
i_ibus_rdt[16] => i_ibus_rdt[16].IN1
i_ibus_rdt[17] => i_ibus_rdt[17].IN1
i_ibus_rdt[18] => i_ibus_rdt[18].IN1
i_ibus_rdt[19] => i_ibus_rdt[19].IN1
i_ibus_rdt[20] => i_ibus_rdt[20].IN1
i_ibus_rdt[21] => i_ibus_rdt[21].IN1
i_ibus_rdt[22] => i_ibus_rdt[22].IN1
i_ibus_rdt[23] => i_ibus_rdt[23].IN1
i_ibus_rdt[24] => i_ibus_rdt[24].IN1
i_ibus_rdt[25] => i_ibus_rdt[25].IN1
i_ibus_rdt[26] => i_ibus_rdt[26].IN1
i_ibus_rdt[27] => i_ibus_rdt[27].IN1
i_ibus_rdt[28] => i_ibus_rdt[28].IN1
i_ibus_rdt[29] => i_ibus_rdt[29].IN1
i_ibus_rdt[30] => i_ibus_rdt[30].IN1
i_ibus_rdt[31] => i_ibus_rdt[31].IN1
i_ibus_ack => i_ibus_ack.IN1
o_dbus_adr[0] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[1] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[2] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[3] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[4] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[5] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[6] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[7] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[8] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[9] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[10] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[11] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[12] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[13] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[14] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[15] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[16] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[17] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[18] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[19] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[20] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[21] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[22] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[23] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[24] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[25] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[26] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[27] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[28] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[29] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[30] <= serv_top:cpu.o_dbus_adr
o_dbus_adr[31] <= serv_top:cpu.o_dbus_adr
o_dbus_dat[0] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[1] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[2] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[3] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[4] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[5] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[6] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[7] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[8] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[9] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[10] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[11] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[12] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[13] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[14] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[15] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[16] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[17] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[18] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[19] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[20] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[21] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[22] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[23] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[24] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[25] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[26] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[27] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[28] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[29] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[30] <= serv_top:cpu.o_dbus_dat
o_dbus_dat[31] <= serv_top:cpu.o_dbus_dat
o_dbus_sel[0] <= serv_top:cpu.o_dbus_sel
o_dbus_sel[1] <= serv_top:cpu.o_dbus_sel
o_dbus_sel[2] <= serv_top:cpu.o_dbus_sel
o_dbus_sel[3] <= serv_top:cpu.o_dbus_sel
o_dbus_we <= serv_top:cpu.o_dbus_we
o_dbus_cyc <= serv_top:cpu.o_dbus_cyc
i_dbus_rdt[0] => i_dbus_rdt[0].IN1
i_dbus_rdt[1] => i_dbus_rdt[1].IN1
i_dbus_rdt[2] => i_dbus_rdt[2].IN1
i_dbus_rdt[3] => i_dbus_rdt[3].IN1
i_dbus_rdt[4] => i_dbus_rdt[4].IN1
i_dbus_rdt[5] => i_dbus_rdt[5].IN1
i_dbus_rdt[6] => i_dbus_rdt[6].IN1
i_dbus_rdt[7] => i_dbus_rdt[7].IN1
i_dbus_rdt[8] => i_dbus_rdt[8].IN1
i_dbus_rdt[9] => i_dbus_rdt[9].IN1
i_dbus_rdt[10] => i_dbus_rdt[10].IN1
i_dbus_rdt[11] => i_dbus_rdt[11].IN1
i_dbus_rdt[12] => i_dbus_rdt[12].IN1
i_dbus_rdt[13] => i_dbus_rdt[13].IN1
i_dbus_rdt[14] => i_dbus_rdt[14].IN1
i_dbus_rdt[15] => i_dbus_rdt[15].IN1
i_dbus_rdt[16] => i_dbus_rdt[16].IN1
i_dbus_rdt[17] => i_dbus_rdt[17].IN1
i_dbus_rdt[18] => i_dbus_rdt[18].IN1
i_dbus_rdt[19] => i_dbus_rdt[19].IN1
i_dbus_rdt[20] => i_dbus_rdt[20].IN1
i_dbus_rdt[21] => i_dbus_rdt[21].IN1
i_dbus_rdt[22] => i_dbus_rdt[22].IN1
i_dbus_rdt[23] => i_dbus_rdt[23].IN1
i_dbus_rdt[24] => i_dbus_rdt[24].IN1
i_dbus_rdt[25] => i_dbus_rdt[25].IN1
i_dbus_rdt[26] => i_dbus_rdt[26].IN1
i_dbus_rdt[27] => i_dbus_rdt[27].IN1
i_dbus_rdt[28] => i_dbus_rdt[28].IN1
i_dbus_rdt[29] => i_dbus_rdt[29].IN1
i_dbus_rdt[30] => i_dbus_rdt[30].IN1
i_dbus_rdt[31] => i_dbus_rdt[31].IN1
i_dbus_ack => i_dbus_ack.IN1
o_ext_rs1[0] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[1] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[2] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[3] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[4] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[5] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[6] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[7] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[8] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[9] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[10] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[11] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[12] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[13] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[14] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[15] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[16] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[17] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[18] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[19] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[20] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[21] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[22] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[23] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[24] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[25] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[26] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[27] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[28] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[29] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[30] <= serv_top:cpu.o_ext_rs1
o_ext_rs1[31] <= serv_top:cpu.o_ext_rs1
o_ext_rs2[0] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[1] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[2] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[3] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[4] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[5] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[6] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[7] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[8] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[9] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[10] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[11] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[12] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[13] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[14] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[15] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[16] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[17] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[18] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[19] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[20] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[21] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[22] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[23] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[24] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[25] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[26] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[27] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[28] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[29] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[30] <= serv_top:cpu.o_ext_rs2
o_ext_rs2[31] <= serv_top:cpu.o_ext_rs2
o_ext_funct3[0] <= serv_top:cpu.o_ext_funct3
o_ext_funct3[1] <= serv_top:cpu.o_ext_funct3
o_ext_funct3[2] <= serv_top:cpu.o_ext_funct3
i_ext_rd[0] => i_ext_rd[0].IN1
i_ext_rd[1] => i_ext_rd[1].IN1
i_ext_rd[2] => i_ext_rd[2].IN1
i_ext_rd[3] => i_ext_rd[3].IN1
i_ext_rd[4] => i_ext_rd[4].IN1
i_ext_rd[5] => i_ext_rd[5].IN1
i_ext_rd[6] => i_ext_rd[6].IN1
i_ext_rd[7] => i_ext_rd[7].IN1
i_ext_rd[8] => i_ext_rd[8].IN1
i_ext_rd[9] => i_ext_rd[9].IN1
i_ext_rd[10] => i_ext_rd[10].IN1
i_ext_rd[11] => i_ext_rd[11].IN1
i_ext_rd[12] => i_ext_rd[12].IN1
i_ext_rd[13] => i_ext_rd[13].IN1
i_ext_rd[14] => i_ext_rd[14].IN1
i_ext_rd[15] => i_ext_rd[15].IN1
i_ext_rd[16] => i_ext_rd[16].IN1
i_ext_rd[17] => i_ext_rd[17].IN1
i_ext_rd[18] => i_ext_rd[18].IN1
i_ext_rd[19] => i_ext_rd[19].IN1
i_ext_rd[20] => i_ext_rd[20].IN1
i_ext_rd[21] => i_ext_rd[21].IN1
i_ext_rd[22] => i_ext_rd[22].IN1
i_ext_rd[23] => i_ext_rd[23].IN1
i_ext_rd[24] => i_ext_rd[24].IN1
i_ext_rd[25] => i_ext_rd[25].IN1
i_ext_rd[26] => i_ext_rd[26].IN1
i_ext_rd[27] => i_ext_rd[27].IN1
i_ext_rd[28] => i_ext_rd[28].IN1
i_ext_rd[29] => i_ext_rd[29].IN1
i_ext_rd[30] => i_ext_rd[30].IN1
i_ext_rd[31] => i_ext_rd[31].IN1
i_ext_ready => i_ext_ready.IN1
o_mdu_valid <= serv_top:cpu.o_mdu_valid
o_cnt_done <= serv_top:cpu.o_cnt_done


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if
i_clk => rdata0[0].CLK
i_clk => rdata0[1].CLK
i_clk => rgnt.CLK
i_clk => rreq_r.CLK
i_clk => rcnt[0].CLK
i_clk => rcnt[1].CLK
i_clk => rcnt[2].CLK
i_clk => rcnt[3].CLK
i_clk => rcnt[4].CLK
i_clk => rtrig1.CLK
i_clk => rgate.CLK
i_clk => rdata1[0].CLK
i_clk => wdata1_r[0].CLK
i_clk => wdata1_r[1].CLK
i_clk => wdata1_r[2].CLK
i_clk => wdata0_r[0].CLK
i_clk => wdata0_r[1].CLK
i_clk => wen1_r.CLK
i_clk => wen0_r.CLK
i_rst => rgate.OUTPUTSELECT
i_rst => rgnt.OUTPUTSELECT
i_rst => rreq_r.OUTPUTSELECT
i_rst => rcnt.OUTPUTSELECT
i_rst => rcnt.OUTPUTSELECT
i_rst => rcnt.OUTPUTSELECT
i_rst => rcnt.OUTPUTSELECT
i_rst => rcnt.OUTPUTSELECT
i_wreq => o_ready.IN1
i_wreq => always2.IN0
i_wreq => rcnt.DATAB
i_rreq => always2.IN1
i_rreq => rgate.DATAB
i_rreq => always2.IN1
i_rreq => rreq_r.DATAA
o_ready <= o_ready.DB_MAX_OUTPUT_PORT_TYPE
i_wreg0[0] => comb.DATAA
i_wreg0[1] => comb.DATAA
i_wreg0[2] => comb.DATAA
i_wreg0[3] => comb.DATAA
i_wreg0[4] => comb.DATAA
i_wreg0[5] => comb.DATAA
i_wreg1[0] => comb.DATAB
i_wreg1[1] => comb.DATAB
i_wreg1[2] => comb.DATAB
i_wreg1[3] => comb.DATAB
i_wreg1[4] => comb.DATAB
i_wreg1[5] => comb.DATAB
i_wen0 => wen0_r.DATAIN
i_wen1 => wen1_r.DATAIN
i_wdata0[0] => wdata0_r[1].DATAIN
i_wdata1[0] => wdata1_r[2].DATAIN
i_rreg0[0] => comb.DATAA
i_rreg0[1] => comb.DATAA
i_rreg0[2] => comb.DATAA
i_rreg0[3] => comb.DATAA
i_rreg0[4] => comb.DATAA
i_rreg0[5] => comb.DATAA
i_rreg1[0] => comb.DATAB
i_rreg1[1] => comb.DATAB
i_rreg1[2] => comb.DATAB
i_rreg1[3] => comb.DATAB
i_rreg1[4] => comb.DATAB
i_rreg1[5] => comb.DATAB
o_rdata0[0] <= rdata0[0].DB_MAX_OUTPUT_PORT_TYPE
o_rdata1[0] <= o_rdata1.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[0] <= rcnt[1].DB_MAX_OUTPUT_PORT_TYPE
o_waddr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_waddr[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_wdata[0] <= o_wdata.DB_MAX_OUTPUT_PORT_TYPE
o_wdata[1] <= o_wdata.DB_MAX_OUTPUT_PORT_TYPE
o_wen <= o_wen.DB_MAX_OUTPUT_PORT_TYPE
o_raddr[0] <= rcnt[1].DB_MAX_OUTPUT_PORT_TYPE
o_raddr[1] <= rcnt[2].DB_MAX_OUTPUT_PORT_TYPE
o_raddr[2] <= rcnt[3].DB_MAX_OUTPUT_PORT_TYPE
o_raddr[3] <= rcnt[4].DB_MAX_OUTPUT_PORT_TYPE
o_raddr[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_raddr[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_raddr[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_raddr[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_raddr[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_raddr[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_ren <= rgate.DB_MAX_OUTPUT_PORT_TYPE
i_rdata[0] => o_rdata1.DATAB
i_rdata[0] => rdata0.DATAB
i_rdata[1] => rdata0.DATAB
i_rdata[1] => rdata1[0].DATAIN


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram
i_clk => memory.we_a.CLK
i_clk => memory.waddr_a[9].CLK
i_clk => memory.waddr_a[8].CLK
i_clk => memory.waddr_a[7].CLK
i_clk => memory.waddr_a[6].CLK
i_clk => memory.waddr_a[5].CLK
i_clk => memory.waddr_a[4].CLK
i_clk => memory.waddr_a[3].CLK
i_clk => memory.waddr_a[2].CLK
i_clk => memory.waddr_a[1].CLK
i_clk => memory.waddr_a[0].CLK
i_clk => memory.data_a[1].CLK
i_clk => memory.data_a[0].CLK
i_clk => regzero.CLK
i_clk => rdata[0].CLK
i_clk => rdata[1].CLK
i_clk => memory.CLK0
i_waddr[0] => memory.waddr_a[0].DATAIN
i_waddr[0] => memory.WADDR
i_waddr[1] => memory.waddr_a[1].DATAIN
i_waddr[1] => memory.WADDR1
i_waddr[2] => memory.waddr_a[2].DATAIN
i_waddr[2] => memory.WADDR2
i_waddr[3] => memory.waddr_a[3].DATAIN
i_waddr[3] => memory.WADDR3
i_waddr[4] => memory.waddr_a[4].DATAIN
i_waddr[4] => memory.WADDR4
i_waddr[5] => memory.waddr_a[5].DATAIN
i_waddr[5] => memory.WADDR5
i_waddr[6] => memory.waddr_a[6].DATAIN
i_waddr[6] => memory.WADDR6
i_waddr[7] => memory.waddr_a[7].DATAIN
i_waddr[7] => memory.WADDR7
i_waddr[8] => memory.waddr_a[8].DATAIN
i_waddr[8] => memory.WADDR8
i_waddr[9] => memory.waddr_a[9].DATAIN
i_waddr[9] => memory.WADDR9
i_wdata[0] => memory.data_a[0].DATAIN
i_wdata[0] => memory.DATAIN
i_wdata[1] => memory.data_a[1].DATAIN
i_wdata[1] => memory.DATAIN1
i_wen => memory.we_a.DATAIN
i_wen => memory.WE
i_raddr[0] => memory.RADDR
i_raddr[1] => memory.RADDR1
i_raddr[2] => memory.RADDR2
i_raddr[3] => memory.RADDR3
i_raddr[4] => WideOr0.IN0
i_raddr[4] => memory.RADDR4
i_raddr[5] => WideOr0.IN1
i_raddr[5] => memory.RADDR5
i_raddr[6] => WideOr0.IN2
i_raddr[6] => memory.RADDR6
i_raddr[7] => WideOr0.IN3
i_raddr[7] => memory.RADDR7
i_raddr[8] => WideOr0.IN4
i_raddr[8] => memory.RADDR8
i_raddr[9] => WideOr0.IN5
i_raddr[9] => memory.RADDR9
i_ren => ~NO_FANOUT~
o_rdata[0] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE
o_rdata[1] <= o_rdata.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu
clk => clk.IN9
i_rst => i_rst.IN3
i_timer_irq => i_timer_irq.IN1
o_rf_rreq <= serv_state:state.o_rf_rreq
o_rf_wreq <= serv_state:state.o_rf_wreq
i_rf_ready => i_rf_ready.IN1
o_wreg0[0] <= serv_rf_if:rf_if.o_wreg0
o_wreg0[1] <= serv_rf_if:rf_if.o_wreg0
o_wreg0[2] <= serv_rf_if:rf_if.o_wreg0
o_wreg0[3] <= serv_rf_if:rf_if.o_wreg0
o_wreg0[4] <= serv_rf_if:rf_if.o_wreg0
o_wreg0[5] <= serv_rf_if:rf_if.o_wreg0
o_wreg1[0] <= serv_rf_if:rf_if.o_wreg1
o_wreg1[1] <= serv_rf_if:rf_if.o_wreg1
o_wreg1[2] <= serv_rf_if:rf_if.o_wreg1
o_wreg1[3] <= serv_rf_if:rf_if.o_wreg1
o_wreg1[4] <= serv_rf_if:rf_if.o_wreg1
o_wreg1[5] <= serv_rf_if:rf_if.o_wreg1
o_wen0 <= serv_rf_if:rf_if.o_wen0
o_wen1 <= serv_rf_if:rf_if.o_wen1
o_wdata0[0] <= serv_rf_if:rf_if.o_wdata0
o_wdata1[0] <= serv_rf_if:rf_if.o_wdata1
o_rreg0[0] <= serv_rf_if:rf_if.o_rreg0
o_rreg0[1] <= serv_rf_if:rf_if.o_rreg0
o_rreg0[2] <= serv_rf_if:rf_if.o_rreg0
o_rreg0[3] <= serv_rf_if:rf_if.o_rreg0
o_rreg0[4] <= serv_rf_if:rf_if.o_rreg0
o_rreg0[5] <= serv_rf_if:rf_if.o_rreg0
o_rreg1[0] <= serv_rf_if:rf_if.o_rreg1
o_rreg1[1] <= serv_rf_if:rf_if.o_rreg1
o_rreg1[2] <= serv_rf_if:rf_if.o_rreg1
o_rreg1[3] <= serv_rf_if:rf_if.o_rreg1
o_rreg1[4] <= serv_rf_if:rf_if.o_rreg1
o_rreg1[5] <= serv_rf_if:rf_if.o_rreg1
i_rdata0[0] => i_rdata0[0].IN1
i_rdata1[0] => i_rdata1[0].IN1
o_ibus_adr[0] <= wb_ibus_adr[0].DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[1] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[2] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[3] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[4] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[5] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[6] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[7] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[8] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[9] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[10] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[11] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[12] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[13] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[14] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[15] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[16] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[17] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[18] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[19] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[20] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[21] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[22] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[23] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[24] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[25] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[26] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[27] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[28] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[29] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[30] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_adr[31] <= serv_ctrl:ctrl.o_ibus_adr
o_ibus_cyc <= serv_state:state.o_ibus_cyc
i_ibus_rdt[0] => ~NO_FANOUT~
i_ibus_rdt[1] => ~NO_FANOUT~
i_ibus_rdt[2] => i_wb_rdt[2].IN1
i_ibus_rdt[3] => i_wb_rdt[3].IN1
i_ibus_rdt[4] => i_wb_rdt[4].IN1
i_ibus_rdt[5] => i_wb_rdt[5].IN1
i_ibus_rdt[6] => i_wb_rdt[6].IN1
i_ibus_rdt[7] => i_wb_rdt[7].IN2
i_ibus_rdt[8] => i_wb_rdt[8].IN2
i_ibus_rdt[9] => i_wb_rdt[9].IN2
i_ibus_rdt[10] => i_wb_rdt[10].IN2
i_ibus_rdt[11] => i_wb_rdt[11].IN2
i_ibus_rdt[12] => i_wb_rdt[12].IN2
i_ibus_rdt[13] => i_wb_rdt[13].IN2
i_ibus_rdt[14] => i_wb_rdt[14].IN2
i_ibus_rdt[15] => i_wb_rdt[15].IN2
i_ibus_rdt[16] => i_wb_rdt[16].IN2
i_ibus_rdt[17] => i_wb_rdt[17].IN2
i_ibus_rdt[18] => i_wb_rdt[18].IN2
i_ibus_rdt[19] => i_wb_rdt[19].IN2
i_ibus_rdt[20] => i_wb_rdt[20].IN2
i_ibus_rdt[21] => i_wb_rdt[21].IN2
i_ibus_rdt[22] => i_wb_rdt[22].IN2
i_ibus_rdt[23] => i_wb_rdt[23].IN2
i_ibus_rdt[24] => i_wb_rdt[24].IN2
i_ibus_rdt[25] => i_wb_rdt[25].IN2
i_ibus_rdt[26] => i_wb_rdt[26].IN2
i_ibus_rdt[27] => i_wb_rdt[27].IN2
i_ibus_rdt[28] => i_wb_rdt[28].IN2
i_ibus_rdt[29] => i_wb_rdt[29].IN2
i_ibus_rdt[30] => i_wb_rdt[30].IN2
i_ibus_rdt[31] => i_wb_rdt[31].IN2
i_ibus_ack => wb_ibus_ack.IN4
o_dbus_adr[0] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[1] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[2] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[3] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[4] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[5] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[6] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[7] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[8] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[9] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[10] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[11] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[12] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[13] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[14] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[15] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[16] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[17] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[18] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[19] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[20] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[21] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[22] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[23] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[24] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[25] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[26] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[27] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[28] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[29] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[30] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_adr[31] <= serv_bufreg:bufreg.o_dbus_adr
o_dbus_dat[0] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[1] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[2] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[3] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[4] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[5] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[6] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[7] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[8] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[9] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[10] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[11] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[12] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[13] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[14] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[15] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[16] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[17] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[18] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[19] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[20] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[21] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[22] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[23] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[24] <= o_dbus_dat[24].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_dat[25] <= o_dbus_dat[25].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_dat[26] <= o_dbus_dat[26].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_dat[27] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[28] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[29] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[30] <= serv_bufreg2:bufreg2.o_dat
o_dbus_dat[31] <= serv_bufreg2:bufreg2.o_dat
o_dbus_sel[0] <= serv_mem_if:mem_if.o_wb_sel
o_dbus_sel[1] <= serv_mem_if:mem_if.o_wb_sel
o_dbus_sel[2] <= serv_mem_if:mem_if.o_wb_sel
o_dbus_sel[3] <= serv_mem_if:mem_if.o_wb_sel
o_dbus_we <= o_dbus_we.DB_MAX_OUTPUT_PORT_TYPE
o_dbus_cyc <= serv_state:state.o_dbus_cyc
i_dbus_rdt[0] => dbus_rdt[0].IN1
i_dbus_rdt[1] => dbus_rdt[1].IN1
i_dbus_rdt[2] => dbus_rdt[2].IN1
i_dbus_rdt[3] => dbus_rdt[3].IN1
i_dbus_rdt[4] => dbus_rdt[4].IN1
i_dbus_rdt[5] => dbus_rdt[5].IN1
i_dbus_rdt[6] => dbus_rdt[6].IN1
i_dbus_rdt[7] => dbus_rdt[7].IN1
i_dbus_rdt[8] => dbus_rdt[8].IN1
i_dbus_rdt[9] => dbus_rdt[9].IN1
i_dbus_rdt[10] => dbus_rdt[10].IN1
i_dbus_rdt[11] => dbus_rdt[11].IN1
i_dbus_rdt[12] => dbus_rdt[12].IN1
i_dbus_rdt[13] => dbus_rdt[13].IN1
i_dbus_rdt[14] => dbus_rdt[14].IN1
i_dbus_rdt[15] => dbus_rdt[15].IN1
i_dbus_rdt[16] => dbus_rdt[16].IN1
i_dbus_rdt[17] => dbus_rdt[17].IN1
i_dbus_rdt[18] => dbus_rdt[18].IN1
i_dbus_rdt[19] => dbus_rdt[19].IN1
i_dbus_rdt[20] => dbus_rdt[20].IN1
i_dbus_rdt[21] => dbus_rdt[21].IN1
i_dbus_rdt[22] => dbus_rdt[22].IN1
i_dbus_rdt[23] => dbus_rdt[23].IN1
i_dbus_rdt[24] => dbus_rdt[24].IN1
i_dbus_rdt[25] => dbus_rdt[25].IN1
i_dbus_rdt[26] => dbus_rdt[26].IN1
i_dbus_rdt[27] => dbus_rdt[27].IN1
i_dbus_rdt[28] => dbus_rdt[28].IN1
i_dbus_rdt[29] => dbus_rdt[29].IN1
i_dbus_rdt[30] => dbus_rdt[30].IN1
i_dbus_rdt[31] => dbus_rdt[31].IN1
i_dbus_ack => dbus_ack.IN2
o_ext_funct3[0] <= serv_decode:decode.o_ext_funct3
o_ext_funct3[1] <= serv_decode:decode.o_ext_funct3
o_ext_funct3[2] <= serv_decode:decode.o_ext_funct3
i_ext_ready => i_ext_ready.IN1
i_ext_rd[0] => ~NO_FANOUT~
i_ext_rd[1] => ~NO_FANOUT~
i_ext_rd[2] => ~NO_FANOUT~
i_ext_rd[3] => ~NO_FANOUT~
i_ext_rd[4] => ~NO_FANOUT~
i_ext_rd[5] => ~NO_FANOUT~
i_ext_rd[6] => ~NO_FANOUT~
i_ext_rd[7] => ~NO_FANOUT~
i_ext_rd[8] => ~NO_FANOUT~
i_ext_rd[9] => ~NO_FANOUT~
i_ext_rd[10] => ~NO_FANOUT~
i_ext_rd[11] => ~NO_FANOUT~
i_ext_rd[12] => ~NO_FANOUT~
i_ext_rd[13] => ~NO_FANOUT~
i_ext_rd[14] => ~NO_FANOUT~
i_ext_rd[15] => ~NO_FANOUT~
i_ext_rd[16] => ~NO_FANOUT~
i_ext_rd[17] => ~NO_FANOUT~
i_ext_rd[18] => ~NO_FANOUT~
i_ext_rd[19] => ~NO_FANOUT~
i_ext_rd[20] => ~NO_FANOUT~
i_ext_rd[21] => ~NO_FANOUT~
i_ext_rd[22] => ~NO_FANOUT~
i_ext_rd[23] => ~NO_FANOUT~
i_ext_rd[24] => ~NO_FANOUT~
i_ext_rd[25] => ~NO_FANOUT~
i_ext_rd[26] => ~NO_FANOUT~
i_ext_rd[27] => ~NO_FANOUT~
i_ext_rd[28] => ~NO_FANOUT~
i_ext_rd[29] => ~NO_FANOUT~
i_ext_rd[30] => ~NO_FANOUT~
i_ext_rd[31] => ~NO_FANOUT~
o_ext_rs1[0] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[1] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[2] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[3] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[4] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[5] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[6] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[7] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[8] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[9] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[10] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[11] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[12] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[13] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[14] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[15] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[16] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[17] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[18] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[19] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[20] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[21] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[22] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[23] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[24] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[25] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[26] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[27] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[28] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[29] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[30] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs1[31] <= serv_bufreg:bufreg.o_ext_rs1
o_ext_rs2[0] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[1] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[2] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[3] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[4] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[5] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[6] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[7] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[8] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[9] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[10] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[11] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[12] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[13] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[14] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[15] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[16] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[17] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[18] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[19] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[20] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[21] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[22] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[23] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[24] <= o_dbus_dat[24].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs2[25] <= o_dbus_dat[25].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs2[26] <= o_dbus_dat[26].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs2[27] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[28] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[29] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[30] <= serv_bufreg2:bufreg2.o_dat
o_ext_rs2[31] <= serv_bufreg2:bufreg2.o_dat
o_mdu_valid <= serv_state:state.o_mdu_valid
o_cnt_done <= cnt_done.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state
i_clk => gen_csr.misalign_trap_sync_r.CLK
i_clk => gen_cnt_w_eq_1.cnt_lsb[0].CLK
i_clk => gen_cnt_w_eq_1.cnt_lsb[1].CLK
i_clk => gen_cnt_w_eq_1.cnt_lsb[2].CLK
i_clk => gen_cnt_w_eq_1.cnt_lsb[3].CLK
i_clk => o_cnt[2].CLK
i_clk => o_cnt[3].CLK
i_clk => o_cnt[4].CLK
i_clk => o_ctrl_jump~reg0.CLK
i_clk => init_done.CLK
i_clk => ibus_cyc.CLK
i_rst => ibus_cyc.IN1
i_rst => init_done.OUTPUTSELECT
i_rst => o_ctrl_jump.OUTPUTSELECT
i_rst => o_cnt.OUTPUTSELECT
i_rst => o_cnt.OUTPUTSELECT
i_rst => o_cnt.OUTPUTSELECT
i_rst => cnt_lsb.OUTPUTSELECT
i_rst => cnt_lsb.OUTPUTSELECT
i_rst => cnt_lsb.OUTPUTSELECT
i_rst => cnt_lsb.OUTPUTSELECT
i_rst => always2.IN1
i_rst => misalign_trap_sync_r.IN0
i_rst => o_ibus_cyc.IN1
i_new_irq => o_ctrl_trap.IN0
i_new_irq => o_init.IN0
i_alu_cmp => comb.IN0
o_init <= o_init.DB_MAX_OUTPUT_PORT_TYPE
o_cnt_en <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
o_cnt0to3 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_cnt12to31 <= o_cnt12to31.DB_MAX_OUTPUT_PORT_TYPE
o_cnt0 <= o_cnt0.DB_MAX_OUTPUT_PORT_TYPE
o_cnt1 <= o_cnt1.DB_MAX_OUTPUT_PORT_TYPE
o_cnt2 <= o_cnt2.DB_MAX_OUTPUT_PORT_TYPE
o_cnt3 <= o_cnt3.DB_MAX_OUTPUT_PORT_TYPE
o_cnt7 <= o_cnt7.DB_MAX_OUTPUT_PORT_TYPE
o_cnt11 <= o_cnt11.DB_MAX_OUTPUT_PORT_TYPE
o_cnt12 <= o_cnt12.DB_MAX_OUTPUT_PORT_TYPE
o_cnt_done <= o_cnt_done.DB_MAX_OUTPUT_PORT_TYPE
o_bufreg_en <= o_bufreg_en.DB_MAX_OUTPUT_PORT_TYPE
o_ctrl_pc_en <= o_ctrl_pc_en.DB_MAX_OUTPUT_PORT_TYPE
o_ctrl_jump <= o_ctrl_jump~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ctrl_trap <= o_ctrl_trap.DB_MAX_OUTPUT_PORT_TYPE
i_ctrl_misalign => comb.IN1
i_sh_done => o_rf_wreq.IN1
i_sh_done => o_bufreg_en.IN0
o_mem_bytecnt[0] <= o_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
o_mem_bytecnt[1] <= o_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
i_mem_misalign => comb.IN0
i_mem_misalign => o_dbus_cyc.IN1
i_bne_or_bge => comb.IN1
i_cond_branch => comb.IN1
i_dbus_en => comb.IN1
i_dbus_en => o_dbus_cyc.IN1
i_two_stage_op => o_bufreg_en.IN1
i_two_stage_op => o_init.IN1
i_branch_op => take_branch.IN1
i_branch_op => o_rf_wreq.IN1
i_branch_op => o_bufreg_en.IN1
i_shift_op => o_rf_wreq.IN1
i_shift_op => o_bufreg_en.IN1
i_sh_right => o_rf_wreq.OUTPUTSELECT
i_sh_right => o_bufreg_en.IN1
i_alu_rd_sel1 => o_rf_wreq.IN0
i_rd_alu_en => o_rf_wreq.IN1
i_e_op => o_ctrl_trap.IN1
i_rd_op => o_rf_rd_en.IN1
i_mdu_op => ~NO_FANOUT~
o_mdu_valid <= <GND>
i_mdu_ready => ~NO_FANOUT~
o_dbus_cyc <= o_dbus_cyc.DB_MAX_OUTPUT_PORT_TYPE
i_dbus_ack => o_rf_wreq.IN1
o_ibus_cyc <= o_ibus_cyc.DB_MAX_OUTPUT_PORT_TYPE
i_ibus_ack => o_rf_rreq.IN1
i_ibus_ack => always2.IN1
i_ibus_ack => misalign_trap_sync_r.IN1
o_rf_rreq <= o_rf_rreq.DB_MAX_OUTPUT_PORT_TYPE
o_rf_wreq <= o_rf_wreq.DB_MAX_OUTPUT_PORT_TYPE
i_rf_ready => cnt_lsb.IN1
o_rf_rd_en <= o_rf_rd_en.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_decode:decode
clk => op26.CLK
clk => op22.CLK
clk => op21.CLK
clk => op20.CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => imm30.CLK
clk => funct3[0].CLK
clk => funct3[1].CLK
clk => funct3[2].CLK
i_wb_rdt[2] => opcode[0].DATAIN
i_wb_rdt[3] => opcode[1].DATAIN
i_wb_rdt[4] => opcode[2].DATAIN
i_wb_rdt[5] => opcode[3].DATAIN
i_wb_rdt[6] => opcode[4].DATAIN
i_wb_rdt[7] => ~NO_FANOUT~
i_wb_rdt[8] => ~NO_FANOUT~
i_wb_rdt[9] => ~NO_FANOUT~
i_wb_rdt[10] => ~NO_FANOUT~
i_wb_rdt[11] => ~NO_FANOUT~
i_wb_rdt[12] => funct3[0].DATAIN
i_wb_rdt[13] => funct3[1].DATAIN
i_wb_rdt[14] => funct3[2].DATAIN
i_wb_rdt[15] => ~NO_FANOUT~
i_wb_rdt[16] => ~NO_FANOUT~
i_wb_rdt[17] => ~NO_FANOUT~
i_wb_rdt[18] => ~NO_FANOUT~
i_wb_rdt[19] => ~NO_FANOUT~
i_wb_rdt[20] => op20.DATAIN
i_wb_rdt[21] => op21.DATAIN
i_wb_rdt[22] => op22.DATAIN
i_wb_rdt[23] => ~NO_FANOUT~
i_wb_rdt[24] => ~NO_FANOUT~
i_wb_rdt[25] => ~NO_FANOUT~
i_wb_rdt[26] => op26.DATAIN
i_wb_rdt[27] => ~NO_FANOUT~
i_wb_rdt[28] => ~NO_FANOUT~
i_wb_rdt[29] => ~NO_FANOUT~
i_wb_rdt[30] => imm30.DATAIN
i_wb_rdt[31] => ~NO_FANOUT~
i_wb_en => op20.ENA
i_wb_en => op21.ENA
i_wb_en => op22.ENA
i_wb_en => op26.ENA
i_wb_en => opcode[0].ENA
i_wb_en => opcode[1].ENA
i_wb_en => opcode[2].ENA
i_wb_en => opcode[3].ENA
i_wb_en => opcode[4].ENA
i_wb_en => imm30.ENA
i_wb_en => funct3[0].ENA
i_wb_en => funct3[1].ENA
i_wb_en => funct3[2].ENA
o_sh_right <= funct3[2].DB_MAX_OUTPUT_PORT_TYPE
o_bne_or_bge <= funct3[0].DB_MAX_OUTPUT_PORT_TYPE
o_cond_branch <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
o_e_op <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_ebreak <= op20.DB_MAX_OUTPUT_PORT_TYPE
o_branch_op <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
o_shift_op <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_rd_op <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_two_stage_op <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_dbus_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_mdu_op <= <GND>
o_ext_funct3[0] <= funct3[0].DB_MAX_OUTPUT_PORT_TYPE
o_ext_funct3[1] <= funct3[1].DB_MAX_OUTPUT_PORT_TYPE
o_ext_funct3[2] <= funct3[2].DB_MAX_OUTPUT_PORT_TYPE
o_bufreg_rs1_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_bufreg_imm_en <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
o_bufreg_clr_lsb <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_bufreg_sh_signed <= imm30.DB_MAX_OUTPUT_PORT_TYPE
o_ctrl_jal_or_jalr <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_ctrl_utype <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_ctrl_pc_rel <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_ctrl_mret <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_alu_sub <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_alu_bool_op[0] <= funct3[0].DB_MAX_OUTPUT_PORT_TYPE
o_alu_bool_op[1] <= funct3[1].DB_MAX_OUTPUT_PORT_TYPE
o_alu_cmp_eq <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
o_alu_cmp_sig <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_alu_rd_sel[0] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
o_alu_rd_sel[1] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
o_alu_rd_sel[2] <= funct3[2].DB_MAX_OUTPUT_PORT_TYPE
o_mem_signed <= funct3[2].DB_MAX_OUTPUT_PORT_TYPE
o_mem_word <= funct3[1].DB_MAX_OUTPUT_PORT_TYPE
o_mem_half <= funct3[0].DB_MAX_OUTPUT_PORT_TYPE
o_mem_cmd <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
o_csr_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_csr_addr[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_csr_addr[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_csr_mstatus_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_csr_mie_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_csr_mcause_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_csr_source[0] <= funct3[0].DB_MAX_OUTPUT_PORT_TYPE
o_csr_source[1] <= funct3[1].DB_MAX_OUTPUT_PORT_TYPE
o_csr_d_sel <= funct3[2].DB_MAX_OUTPUT_PORT_TYPE
o_csr_imm_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_mtval_pc <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
o_immdec_ctrl[0] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
o_immdec_ctrl[1] <= co_immdec_ctrl.DB_MAX_OUTPUT_PORT_TYPE
o_immdec_ctrl[2] <= co_immdec_ctrl.DB_MAX_OUTPUT_PORT_TYPE
o_immdec_ctrl[3] <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
o_immdec_en[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_immdec_en[1] <= co_immdec_en.DB_MAX_OUTPUT_PORT_TYPE
o_immdec_en[2] <= co_immdec_en.DB_MAX_OUTPUT_PORT_TYPE
o_immdec_en[3] <= co_immdec_en.DB_MAX_OUTPUT_PORT_TYPE
o_op_b_source <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
o_rd_mem_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_rd_csr_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_rd_alu_en <= comb.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec
i_clk => gen_immdec_w_eq_1.imm11_7[0].CLK
i_clk => gen_immdec_w_eq_1.imm11_7[1].CLK
i_clk => gen_immdec_w_eq_1.imm11_7[2].CLK
i_clk => gen_immdec_w_eq_1.imm11_7[3].CLK
i_clk => gen_immdec_w_eq_1.imm11_7[4].CLK
i_clk => gen_immdec_w_eq_1.imm24_20[0].CLK
i_clk => gen_immdec_w_eq_1.imm24_20[1].CLK
i_clk => gen_immdec_w_eq_1.imm24_20[2].CLK
i_clk => gen_immdec_w_eq_1.imm24_20[3].CLK
i_clk => gen_immdec_w_eq_1.imm24_20[4].CLK
i_clk => gen_immdec_w_eq_1.imm30_25[0].CLK
i_clk => gen_immdec_w_eq_1.imm30_25[1].CLK
i_clk => gen_immdec_w_eq_1.imm30_25[2].CLK
i_clk => gen_immdec_w_eq_1.imm30_25[3].CLK
i_clk => gen_immdec_w_eq_1.imm30_25[4].CLK
i_clk => gen_immdec_w_eq_1.imm30_25[5].CLK
i_clk => gen_immdec_w_eq_1.imm7.CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[0].CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[1].CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[2].CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[3].CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[4].CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[5].CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[6].CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[7].CLK
i_clk => gen_immdec_w_eq_1.imm19_12_20[8].CLK
i_clk => gen_immdec_w_eq_1.imm31.CLK
i_cnt_en => always0.IN0
i_cnt_en => always0.IN0
i_cnt_en => always0.IN0
i_cnt_en => always0.IN0
i_cnt_en => always0.IN0
i_cnt_done => o_imm.OUTPUTSELECT
i_immdec_en[0] => always0.IN1
i_immdec_en[1] => always0.IN1
i_immdec_en[2] => always0.IN1
i_immdec_en[3] => always0.IN1
i_csr_imm_en => gen_immdec_w_eq_1.signbit.IN1
i_ctrl[0] => o_imm.OUTPUTSELECT
i_ctrl[1] => imm30_25.OUTPUTSELECT
i_ctrl[2] => imm30_25.OUTPUTSELECT
i_ctrl[3] => imm19_12_20.OUTPUTSELECT
o_rd_addr[0] <= gen_immdec_w_eq_1.imm11_7[0].DB_MAX_OUTPUT_PORT_TYPE
o_rd_addr[1] <= gen_immdec_w_eq_1.imm11_7[1].DB_MAX_OUTPUT_PORT_TYPE
o_rd_addr[2] <= gen_immdec_w_eq_1.imm11_7[2].DB_MAX_OUTPUT_PORT_TYPE
o_rd_addr[3] <= gen_immdec_w_eq_1.imm11_7[3].DB_MAX_OUTPUT_PORT_TYPE
o_rd_addr[4] <= gen_immdec_w_eq_1.imm11_7[4].DB_MAX_OUTPUT_PORT_TYPE
o_rs1_addr[0] <= gen_immdec_w_eq_1.imm19_12_20[4].DB_MAX_OUTPUT_PORT_TYPE
o_rs1_addr[1] <= gen_immdec_w_eq_1.imm19_12_20[5].DB_MAX_OUTPUT_PORT_TYPE
o_rs1_addr[2] <= gen_immdec_w_eq_1.imm19_12_20[6].DB_MAX_OUTPUT_PORT_TYPE
o_rs1_addr[3] <= gen_immdec_w_eq_1.imm19_12_20[7].DB_MAX_OUTPUT_PORT_TYPE
o_rs1_addr[4] <= gen_immdec_w_eq_1.imm19_12_20[8].DB_MAX_OUTPUT_PORT_TYPE
o_rs2_addr[0] <= gen_immdec_w_eq_1.imm24_20[0].DB_MAX_OUTPUT_PORT_TYPE
o_rs2_addr[1] <= gen_immdec_w_eq_1.imm24_20[1].DB_MAX_OUTPUT_PORT_TYPE
o_rs2_addr[2] <= gen_immdec_w_eq_1.imm24_20[2].DB_MAX_OUTPUT_PORT_TYPE
o_rs2_addr[3] <= gen_immdec_w_eq_1.imm24_20[3].DB_MAX_OUTPUT_PORT_TYPE
o_rs2_addr[4] <= gen_immdec_w_eq_1.imm24_20[4].DB_MAX_OUTPUT_PORT_TYPE
o_csr_imm[0] <= gen_immdec_w_eq_1.imm19_12_20[4].DB_MAX_OUTPUT_PORT_TYPE
o_imm[0] <= o_imm.DB_MAX_OUTPUT_PORT_TYPE
i_wb_en => always0.IN1
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => imm19_12_20.OUTPUTSELECT
i_wb_en => always0.IN1
i_wb_en => imm7.OUTPUTSELECT
i_wb_en => always0.IN1
i_wb_en => imm30_25.OUTPUTSELECT
i_wb_en => imm30_25.OUTPUTSELECT
i_wb_en => imm30_25.OUTPUTSELECT
i_wb_en => imm30_25.OUTPUTSELECT
i_wb_en => imm30_25.OUTPUTSELECT
i_wb_en => imm30_25.OUTPUTSELECT
i_wb_en => always0.IN1
i_wb_en => imm24_20.OUTPUTSELECT
i_wb_en => imm24_20.OUTPUTSELECT
i_wb_en => imm24_20.OUTPUTSELECT
i_wb_en => imm24_20.OUTPUTSELECT
i_wb_en => imm24_20.OUTPUTSELECT
i_wb_en => always0.IN1
i_wb_en => imm11_7.OUTPUTSELECT
i_wb_en => imm11_7.OUTPUTSELECT
i_wb_en => imm11_7.OUTPUTSELECT
i_wb_en => imm11_7.OUTPUTSELECT
i_wb_en => imm11_7.OUTPUTSELECT
i_wb_en => gen_immdec_w_eq_1.imm31.ENA
i_wb_rdt[7] => imm7.DATAB
i_wb_rdt[7] => imm11_7.DATAB
i_wb_rdt[8] => imm11_7.DATAB
i_wb_rdt[9] => imm11_7.DATAB
i_wb_rdt[10] => imm11_7.DATAB
i_wb_rdt[11] => imm11_7.DATAB
i_wb_rdt[12] => imm19_12_20.DATAB
i_wb_rdt[13] => imm19_12_20.DATAB
i_wb_rdt[14] => imm19_12_20.DATAB
i_wb_rdt[15] => imm19_12_20.DATAB
i_wb_rdt[16] => imm19_12_20.DATAB
i_wb_rdt[17] => imm19_12_20.DATAB
i_wb_rdt[18] => imm19_12_20.DATAB
i_wb_rdt[19] => imm19_12_20.DATAB
i_wb_rdt[20] => imm19_12_20.DATAB
i_wb_rdt[20] => imm24_20.DATAB
i_wb_rdt[21] => imm24_20.DATAB
i_wb_rdt[22] => imm24_20.DATAB
i_wb_rdt[23] => imm24_20.DATAB
i_wb_rdt[24] => imm24_20.DATAB
i_wb_rdt[25] => imm30_25.DATAB
i_wb_rdt[26] => imm30_25.DATAB
i_wb_rdt[27] => imm30_25.DATAB
i_wb_rdt[28] => imm30_25.DATAB
i_wb_rdt[29] => imm30_25.DATAB
i_wb_rdt[30] => imm30_25.DATAB
i_wb_rdt[31] => gen_immdec_w_eq_1.imm31.DATAIN


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg
i_clk => data[0].CLK
i_clk => data[1].CLK
i_clk => data[2].CLK
i_clk => data[3].CLK
i_clk => data[4].CLK
i_clk => data[5].CLK
i_clk => data[6].CLK
i_clk => data[7].CLK
i_clk => data[8].CLK
i_clk => data[9].CLK
i_clk => data[10].CLK
i_clk => data[11].CLK
i_clk => data[12].CLK
i_clk => data[13].CLK
i_clk => data[14].CLK
i_clk => data[15].CLK
i_clk => data[16].CLK
i_clk => data[17].CLK
i_clk => data[18].CLK
i_clk => data[19].CLK
i_clk => data[20].CLK
i_clk => data[21].CLK
i_clk => data[22].CLK
i_clk => data[23].CLK
i_clk => data[24].CLK
i_clk => data[25].CLK
i_clk => data[26].CLK
i_clk => data[27].CLK
i_clk => data[28].CLK
i_clk => data[29].CLK
i_clk => data[30].CLK
i_clk => data[31].CLK
i_clk => c_r[0].CLK
i_cnt0 => clr_lsb[0].IN0
i_cnt0 => always1.IN0
i_cnt1 => always1.IN1
i_cnt_done => ~NO_FANOUT~
i_en => c_r.IN1
i_en => always1.DATAA
i_en => o_q.IN1
i_en => data[2].ENA
i_en => data[3].ENA
i_en => data[4].ENA
i_en => data[5].ENA
i_en => data[6].ENA
i_en => data[7].ENA
i_en => data[8].ENA
i_en => data[9].ENA
i_en => data[10].ENA
i_en => data[11].ENA
i_en => data[12].ENA
i_en => data[13].ENA
i_en => data[14].ENA
i_en => data[15].ENA
i_en => data[16].ENA
i_en => data[17].ENA
i_en => data[18].ENA
i_en => data[19].ENA
i_en => data[20].ENA
i_en => data[21].ENA
i_en => data[22].ENA
i_en => data[23].ENA
i_en => data[24].ENA
i_en => data[25].ENA
i_en => data[26].ENA
i_en => data[27].ENA
i_en => data[28].ENA
i_en => data[29].ENA
i_en => data[30].ENA
i_en => data[31].ENA
i_init => data.OUTPUTSELECT
i_init => always1.OUTPUTSELECT
i_init => data.OUTPUTSELECT
i_mdu_op => ~NO_FANOUT~
o_lsb[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
o_lsb[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
i_rs1_en => concat.IN0
i_imm_en => concat.IN0
i_clr_lsb => clr_lsb[0].IN1
i_shift_op => ~NO_FANOUT~
i_right_shift_op => ~NO_FANOUT~
i_shamt[0] => ~NO_FANOUT~
i_shamt[1] => ~NO_FANOUT~
i_shamt[2] => ~NO_FANOUT~
i_sh_signed => data.IN1
i_rs1[0] => concat.IN1
i_imm[0] => concat.IN1
o_q[0] <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[0] <= <GND>
o_dbus_adr[1] <= <GND>
o_dbus_adr[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
o_dbus_adr[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
o_ext_rs1[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2
i_clk => dlo[0].CLK
i_clk => dlo[1].CLK
i_clk => dlo[2].CLK
i_clk => dlo[3].CLK
i_clk => dlo[4].CLK
i_clk => dlo[5].CLK
i_clk => dlo[6].CLK
i_clk => dlo[7].CLK
i_clk => dlo[8].CLK
i_clk => dlo[9].CLK
i_clk => dlo[10].CLK
i_clk => dlo[11].CLK
i_clk => dlo[12].CLK
i_clk => dlo[13].CLK
i_clk => dlo[14].CLK
i_clk => dlo[15].CLK
i_clk => dlo[16].CLK
i_clk => dlo[17].CLK
i_clk => dlo[18].CLK
i_clk => dlo[19].CLK
i_clk => dlo[20].CLK
i_clk => dlo[21].CLK
i_clk => dlo[22].CLK
i_clk => dlo[23].CLK
i_clk => dhi[0].CLK
i_clk => dhi[1].CLK
i_clk => dhi[2].CLK
i_clk => dhi[3].CLK
i_clk => dhi[4].CLK
i_clk => dhi[5].CLK
i_clk => dhi[6].CLK
i_clk => dhi[7].CLK
i_en => comb.IN0
i_en => comb.IN1
i_init => comb.IN1
i_init => comb.IN1
i_cnt7 => dhi.IN0
i_cnt_done => comb.IN0
i_sh_right => comb.IN1
i_lsb[0] => comb.IN0
i_lsb[0] => comb.IN0
i_lsb[0] => Equal1.IN1
i_lsb[0] => Equal2.IN1
i_lsb[0] => Equal3.IN0
i_lsb[0] => Equal4.IN1
i_lsb[1] => comb.IN0
i_lsb[1] => comb.IN0
i_lsb[1] => comb.IN1
i_lsb[1] => Equal1.IN0
i_lsb[1] => Equal2.IN0
i_lsb[1] => Equal3.IN1
i_lsb[1] => Equal4.IN0
i_bytecnt[0] => comb.IN1
i_bytecnt[0] => comb.IN0
i_bytecnt[0] => Equal0.IN1
i_bytecnt[1] => comb.IN1
i_bytecnt[1] => comb.IN1
i_bytecnt[1] => comb.IN1
i_bytecnt[1] => Equal0.IN0
o_sh_done <= comb.DB_MAX_OUTPUT_PORT_TYPE
i_op_b_sel => cnt_next[7].OUTPUTSELECT
i_shift_op => shift_en.OUTPUTSELECT
i_shift_op => cnt_en.IN1
i_shift_op => dhi.IN1
i_rs2[0] => cnt_next[7].DATAB
i_imm[0] => cnt_next[7].DATAA
o_op_b[0] <= cnt_next[7].DB_MAX_OUTPUT_PORT_TYPE
o_q[0] <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_dat[0] <= dlo[0].DB_MAX_OUTPUT_PORT_TYPE
o_dat[1] <= dlo[1].DB_MAX_OUTPUT_PORT_TYPE
o_dat[2] <= dlo[2].DB_MAX_OUTPUT_PORT_TYPE
o_dat[3] <= dlo[3].DB_MAX_OUTPUT_PORT_TYPE
o_dat[4] <= dlo[4].DB_MAX_OUTPUT_PORT_TYPE
o_dat[5] <= dlo[5].DB_MAX_OUTPUT_PORT_TYPE
o_dat[6] <= dlo[6].DB_MAX_OUTPUT_PORT_TYPE
o_dat[7] <= dlo[7].DB_MAX_OUTPUT_PORT_TYPE
o_dat[8] <= dlo[8].DB_MAX_OUTPUT_PORT_TYPE
o_dat[9] <= dlo[9].DB_MAX_OUTPUT_PORT_TYPE
o_dat[10] <= dlo[10].DB_MAX_OUTPUT_PORT_TYPE
o_dat[11] <= dlo[11].DB_MAX_OUTPUT_PORT_TYPE
o_dat[12] <= dlo[12].DB_MAX_OUTPUT_PORT_TYPE
o_dat[13] <= dlo[13].DB_MAX_OUTPUT_PORT_TYPE
o_dat[14] <= dlo[14].DB_MAX_OUTPUT_PORT_TYPE
o_dat[15] <= dlo[15].DB_MAX_OUTPUT_PORT_TYPE
o_dat[16] <= dlo[16].DB_MAX_OUTPUT_PORT_TYPE
o_dat[17] <= dlo[17].DB_MAX_OUTPUT_PORT_TYPE
o_dat[18] <= dlo[18].DB_MAX_OUTPUT_PORT_TYPE
o_dat[19] <= dlo[19].DB_MAX_OUTPUT_PORT_TYPE
o_dat[20] <= dlo[20].DB_MAX_OUTPUT_PORT_TYPE
o_dat[21] <= dlo[21].DB_MAX_OUTPUT_PORT_TYPE
o_dat[22] <= dlo[22].DB_MAX_OUTPUT_PORT_TYPE
o_dat[23] <= dlo[23].DB_MAX_OUTPUT_PORT_TYPE
o_dat[24] <= dhi[0].DB_MAX_OUTPUT_PORT_TYPE
o_dat[25] <= dhi[1].DB_MAX_OUTPUT_PORT_TYPE
o_dat[26] <= dhi[2].DB_MAX_OUTPUT_PORT_TYPE
o_dat[27] <= dhi[3].DB_MAX_OUTPUT_PORT_TYPE
o_dat[28] <= dhi[4].DB_MAX_OUTPUT_PORT_TYPE
o_dat[29] <= dhi[5].DB_MAX_OUTPUT_PORT_TYPE
o_dat[30] <= dhi[6].DB_MAX_OUTPUT_PORT_TYPE
o_dat[31] <= dhi[7].DB_MAX_OUTPUT_PORT_TYPE
i_load => always0.IN1
i_load => dhi.OUTPUTSELECT
i_load => dhi.OUTPUTSELECT
i_load => dhi.OUTPUTSELECT
i_load => dhi.OUTPUTSELECT
i_load => dhi.OUTPUTSELECT
i_load => dhi.OUTPUTSELECT
i_load => dhi.OUTPUTSELECT
i_load => dhi.OUTPUTSELECT
i_load => always0.IN1
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_load => dlo.OUTPUTSELECT
i_dat[0] => dlo.DATAB
i_dat[1] => dlo.DATAB
i_dat[2] => dlo.DATAB
i_dat[3] => dlo.DATAB
i_dat[4] => dlo.DATAB
i_dat[5] => dlo.DATAB
i_dat[6] => dlo.DATAB
i_dat[7] => dlo.DATAB
i_dat[8] => dlo.DATAB
i_dat[9] => dlo.DATAB
i_dat[10] => dlo.DATAB
i_dat[11] => dlo.DATAB
i_dat[12] => dlo.DATAB
i_dat[13] => dlo.DATAB
i_dat[14] => dlo.DATAB
i_dat[15] => dlo.DATAB
i_dat[16] => dlo.DATAB
i_dat[17] => dlo.DATAB
i_dat[18] => dlo.DATAB
i_dat[19] => dlo.DATAB
i_dat[20] => dlo.DATAB
i_dat[21] => dlo.DATAB
i_dat[22] => dlo.DATAB
i_dat[23] => dlo.DATAB
i_dat[24] => dhi.DATAB
i_dat[25] => dhi.DATAB
i_dat[26] => dhi.DATAB
i_dat[27] => dhi.DATAB
i_dat[28] => dhi.DATAB
i_dat[29] => dhi.DATAB
i_dat[30] => dhi.DATAB
i_dat[31] => dhi.DATAB


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl
clk => o_ibus_adr[0]~reg0.CLK
clk => o_ibus_adr[1]~reg0.CLK
clk => o_ibus_adr[2]~reg0.CLK
clk => o_ibus_adr[3]~reg0.CLK
clk => o_ibus_adr[4]~reg0.CLK
clk => o_ibus_adr[5]~reg0.CLK
clk => o_ibus_adr[6]~reg0.CLK
clk => o_ibus_adr[7]~reg0.CLK
clk => o_ibus_adr[8]~reg0.CLK
clk => o_ibus_adr[9]~reg0.CLK
clk => o_ibus_adr[10]~reg0.CLK
clk => o_ibus_adr[11]~reg0.CLK
clk => o_ibus_adr[12]~reg0.CLK
clk => o_ibus_adr[13]~reg0.CLK
clk => o_ibus_adr[14]~reg0.CLK
clk => o_ibus_adr[15]~reg0.CLK
clk => o_ibus_adr[16]~reg0.CLK
clk => o_ibus_adr[17]~reg0.CLK
clk => o_ibus_adr[18]~reg0.CLK
clk => o_ibus_adr[19]~reg0.CLK
clk => o_ibus_adr[20]~reg0.CLK
clk => o_ibus_adr[21]~reg0.CLK
clk => o_ibus_adr[22]~reg0.CLK
clk => o_ibus_adr[23]~reg0.CLK
clk => o_ibus_adr[24]~reg0.CLK
clk => o_ibus_adr[25]~reg0.CLK
clk => o_ibus_adr[26]~reg0.CLK
clk => o_ibus_adr[27]~reg0.CLK
clk => o_ibus_adr[28]~reg0.CLK
clk => o_ibus_adr[29]~reg0.CLK
clk => o_ibus_adr[30]~reg0.CLK
clk => o_ibus_adr[31]~reg0.CLK
clk => pc_plus_offset_cy_r.CLK
clk => pc_plus_4_cy_r.CLK
i_rst => always0.IN0
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_rst => o_ibus_adr.OUTPUTSELECT
i_pc_en => pc_plus_4_cy_r.IN1
i_pc_en => pc_plus_offset_cy_r.IN1
i_pc_en => always0.IN1
i_cnt12to31 => offset_b.IN0
i_cnt0 => new_pc.IN0
i_cnt0 => pc_plus_offset_aligned.IN1
i_cnt1 => plus_4[0].DATAB
i_cnt1 => new_pc.IN1
i_cnt2 => plus_4[0].DATAA
i_jump => new_pc.OUTPUTSELECT
i_jal_or_jalr => o_rd.IN1
i_utype => o_rd.IN1
i_utype => offset_b[0].OUTPUTSELECT
i_pc_rel => offset_a[0].IN1
i_trap => new_pc[0].OUTPUTSELECT
i_iscomp => plus_4[0].OUTPUTSELECT
i_imm[0] => offset_b.IN1
i_buf[0] => offset_b[0].DATAA
i_csr_pc[0] => new_pc.IN1
o_rd[0] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_bad_pc[0] <= pc_plus_offset_aligned.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[0] <= o_ibus_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[1] <= o_ibus_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[2] <= o_ibus_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[3] <= o_ibus_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[4] <= o_ibus_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[5] <= o_ibus_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[6] <= o_ibus_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[7] <= o_ibus_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[8] <= o_ibus_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[9] <= o_ibus_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[10] <= o_ibus_adr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[11] <= o_ibus_adr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[12] <= o_ibus_adr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[13] <= o_ibus_adr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[14] <= o_ibus_adr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[15] <= o_ibus_adr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[16] <= o_ibus_adr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[17] <= o_ibus_adr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[18] <= o_ibus_adr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[19] <= o_ibus_adr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[20] <= o_ibus_adr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[21] <= o_ibus_adr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[22] <= o_ibus_adr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[23] <= o_ibus_adr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[24] <= o_ibus_adr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[25] <= o_ibus_adr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[26] <= o_ibus_adr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[27] <= o_ibus_adr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[28] <= o_ibus_adr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[29] <= o_ibus_adr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[30] <= o_ibus_adr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ibus_adr[31] <= o_ibus_adr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu
clk => cmp_r.CLK
clk => add_cy_r[0].CLK
i_en => add_cy_r.OUTPUTSELECT
i_en => cmp_r.ENA
i_cnt0 => comb.IN1
i_cnt0 => result_slt[0].IN1
o_cmp <= o_cmp.DB_MAX_OUTPUT_PORT_TYPE
i_sub => add_b[0].IN0
i_sub => add_cy_r.DATAA
i_bool_op[0] => comb.IN1
i_bool_op[1] => comb.IN0
i_cmp_eq => o_cmp.OUTPUTSELECT
i_cmp_sig => rs1_sx.IN0
i_cmp_sig => op_b_sx.IN0
i_rd_sel[0] => o_rd.IN1
i_rd_sel[1] => o_rd.IN1
i_rd_sel[2] => o_rd.IN1
i_rs1[0] => rs1_sx.IN1
i_rs1[0] => Add0.IN1
i_rs1[0] => comb.IN0
i_rs1[0] => comb.IN1
i_op_b[0] => op_b_sx.IN1
i_op_b[0] => add_b[0].IN1
i_op_b[0] => comb.IN1
i_op_b[0] => comb.IN1
i_buf[0] => o_rd.IN1
o_rd[0] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_rf_if:rf_if
i_cnt_en => o_wen0.IN1
i_cnt_en => o_wen1.IN1
o_wreg0[0] <= o_wreg0.DB_MAX_OUTPUT_PORT_TYPE
o_wreg0[1] <= o_wreg0.DB_MAX_OUTPUT_PORT_TYPE
o_wreg0[2] <= o_wreg0.DB_MAX_OUTPUT_PORT_TYPE
o_wreg0[3] <= o_wreg0.DB_MAX_OUTPUT_PORT_TYPE
o_wreg0[4] <= o_wreg0.DB_MAX_OUTPUT_PORT_TYPE
o_wreg0[5] <= i_trap.DB_MAX_OUTPUT_PORT_TYPE
o_wreg1[0] <= o_wreg1.DB_MAX_OUTPUT_PORT_TYPE
o_wreg1[1] <= o_wreg1.DB_MAX_OUTPUT_PORT_TYPE
o_wreg1[2] <= <GND>
o_wreg1[3] <= <GND>
o_wreg1[4] <= <GND>
o_wreg1[5] <= <VCC>
o_wen0 <= o_wen0.DB_MAX_OUTPUT_PORT_TYPE
o_wen1 <= o_wen1.DB_MAX_OUTPUT_PORT_TYPE
o_wdata0[0] <= o_wdata0.DB_MAX_OUTPUT_PORT_TYPE
o_wdata1[0] <= o_wdata1.DB_MAX_OUTPUT_PORT_TYPE
o_rreg0[0] <= i_rs1_raddr[0].DB_MAX_OUTPUT_PORT_TYPE
o_rreg0[1] <= i_rs1_raddr[1].DB_MAX_OUTPUT_PORT_TYPE
o_rreg0[2] <= i_rs1_raddr[2].DB_MAX_OUTPUT_PORT_TYPE
o_rreg0[3] <= i_rs1_raddr[3].DB_MAX_OUTPUT_PORT_TYPE
o_rreg0[4] <= i_rs1_raddr[4].DB_MAX_OUTPUT_PORT_TYPE
o_rreg0[5] <= <GND>
o_rreg1[0] <= o_rreg1.DB_MAX_OUTPUT_PORT_TYPE
o_rreg1[1] <= o_rreg1.DB_MAX_OUTPUT_PORT_TYPE
o_rreg1[2] <= o_rreg1.DB_MAX_OUTPUT_PORT_TYPE
o_rreg1[3] <= o_rreg1.DB_MAX_OUTPUT_PORT_TYPE
o_rreg1[4] <= o_rreg1.DB_MAX_OUTPUT_PORT_TYPE
o_rreg1[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
i_rdata0[0] => o_rs1[0].DATAIN
i_rdata1[0] => o_csr.IN0
i_rdata1[0] => o_rs2[0].DATAIN
i_rdata1[0] => o_csr_pc[0].DATAIN
i_trap => o_wdata0.OUTPUTSELECT
i_trap => o_wdata1.OUTPUTSELECT
i_trap => o_wreg0.OUTPUTSELECT
i_trap => o_wreg0.OUTPUTSELECT
i_trap => o_wreg0.OUTPUTSELECT
i_trap => o_wreg0.OUTPUTSELECT
i_trap => o_wreg0.OUTPUTSELECT
i_trap => o_wreg1.OUTPUTSELECT
i_trap => o_wreg1.OUTPUTSELECT
i_trap => o_wen0.IN1
i_trap => o_wen1.IN0
i_trap => comb.IN0
i_trap => o_rreg1.IN1
i_trap => o_wreg0[5].DATAIN
i_mret => comb.IN1
i_mret => o_rreg1.IN1
i_mepc[0] => o_wdata1.DATAB
i_mtval_pc => gen_csr.mtval[0].OUTPUTSELECT
i_bufreg_q[0] => gen_csr.mtval[0].DATAA
i_bad_pc[0] => gen_csr.mtval[0].DATAB
o_csr_pc[0] <= i_rdata1[0].DB_MAX_OUTPUT_PORT_TYPE
i_csr_en => o_wen1.IN1
i_csr_en => comb.IN1
i_csr_en => o_rreg1.IN0
i_csr_en => o_rreg1.IN0
i_csr_en => o_csr.IN1
i_csr_addr[0] => o_wreg1.DATAA
i_csr_addr[0] => o_rreg1.IN1
i_csr_addr[1] => o_wreg1.DATAA
i_csr_addr[1] => o_rreg1.IN1
i_csr[0] => o_wdata1.DATAA
o_csr[0] <= o_csr.DB_MAX_OUTPUT_PORT_TYPE
i_rd_wen => rd_wen.IN1
i_rd_waddr[0] => WideOr0.IN0
i_rd_waddr[0] => o_wreg0.DATAA
i_rd_waddr[1] => WideOr0.IN1
i_rd_waddr[1] => o_wreg0.DATAA
i_rd_waddr[2] => WideOr0.IN2
i_rd_waddr[2] => o_wreg0.DATAA
i_rd_waddr[3] => WideOr0.IN3
i_rd_waddr[3] => o_wreg0.DATAA
i_rd_waddr[4] => WideOr0.IN4
i_rd_waddr[4] => o_wreg0.DATAA
i_ctrl_rd[0] => gen_csr.rd[0].IN1
i_alu_rd[0] => comb.IN0
i_rd_alu_en => comb.IN1
i_csr_rd[0] => comb.IN0
i_rd_csr_en => comb.IN1
i_mem_rd[0] => comb.IN0
i_rd_mem_en => comb.IN1
i_rs1_raddr[0] => o_rreg0[0].DATAIN
i_rs1_raddr[1] => o_rreg0[1].DATAIN
i_rs1_raddr[2] => o_rreg0[2].DATAIN
i_rs1_raddr[3] => o_rreg0[3].DATAIN
i_rs1_raddr[4] => o_rreg0[4].DATAIN
o_rs1[0] <= i_rdata0[0].DB_MAX_OUTPUT_PORT_TYPE
i_rs2_raddr[0] => o_rreg1.IN1
i_rs2_raddr[1] => o_rreg1.IN1
i_rs2_raddr[2] => o_rreg1.IN1
i_rs2_raddr[3] => o_rreg1.IN1
i_rs2_raddr[4] => o_rreg1.IN1
o_rs2[0] <= i_rdata1[0].DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_mem_if:mem_if
i_clk => signbit.CLK
i_bytecnt[0] => Equal0.IN1
i_bytecnt[1] => Equal0.IN0
i_bytecnt[1] => comb.IN0
i_lsb[0] => o_misalign.IN1
i_lsb[0] => Equal1.IN1
i_lsb[0] => Equal2.IN1
i_lsb[0] => Equal3.IN0
i_lsb[0] => Equal4.IN1
i_lsb[1] => o_wb_sel.IN0
i_lsb[1] => o_misalign.IN0
i_lsb[1] => Equal1.IN0
i_lsb[1] => Equal2.IN0
i_lsb[1] => Equal3.IN1
i_lsb[1] => o_wb_sel.IN0
i_lsb[1] => Equal4.IN0
o_misalign <= o_misalign.DB_MAX_OUTPUT_PORT_TYPE
i_signed => o_rd.IN1
i_word => comb.IN0
i_word => o_wb_sel.IN1
i_word => o_wb_sel.IN1
i_word => o_wb_sel.IN1
i_word => o_misalign.IN0
i_word => o_misalign.IN1
i_half => comb.IN1
i_half => o_wb_sel.IN1
i_half => o_wb_sel.IN1
i_half => o_misalign.IN1
i_mdu_op => comb.IN1
i_bufreg2_q[0] => o_rd.DATAB
i_bufreg2_q[0] => signbit.DATAIN
o_rd[0] <= o_rd.DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[0] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[1] <= o_wb_sel.DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[2] <= o_wb_sel.DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[3] <= o_wb_sel.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr
i_clk => mcause31.CLK
i_clk => mcause3_0[0].CLK
i_clk => mcause3_0[1].CLK
i_clk => mcause3_0[2].CLK
i_clk => mcause3_0[3].CLK
i_clk => mstatus_mpie.CLK
i_clk => mstatus_mie.CLK
i_clk => mie_mtie.CLK
i_clk => o_new_irq~reg0.CLK
i_clk => timer_irq_r.CLK
i_rst => o_new_irq.OUTPUTSELECT
i_rst => mie_mtie.OUTPUTSELECT
i_trig_irq => o_new_irq.OUTPUTSELECT
i_trig_irq => timer_irq_r.ENA
i_en => csr_out.IN0
i_en => csr_out.IN0
i_en => always0.IN1
i_cnt0to3 => mcause[0].OUTPUTSELECT
i_cnt0to3 => always0.IN1
i_cnt3 => mstatus.IN1
i_cnt3 => always0.IN0
i_cnt7 => always0.IN0
i_cnt11 => mstatus.IN0
i_cnt12 => mstatus.IN1
i_cnt_done => mcause.OUTPUTSELECT
i_cnt_done => always0.IN0
i_cnt_done => always0.IN0
i_mem_op => mcause3_0.IN1
i_mem_op => mcause3_0.IN0
i_mtip => comb.IN1
i_trap => always0.IN1
i_trap => always0.IN1
i_trap => mcause31.OUTPUTSELECT
i_trap => mcause3_0.IN1
i_trap => mcause3_0.IN1
i_trap => mcause3_0.IN1
i_trap => mcause3_0.IN1
i_trap => mstatus_mie.IN1
o_new_irq <= o_new_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_e_op => mcause3_0.IN0
i_e_op => mcause3_0.IN1
i_ebreak => mcause3_0.IN1
i_mem_cmd => mcause3_0.IN1
i_mstatus_en => csr_out.IN1
i_mstatus_en => always0.IN1
i_mie_en => always0.IN1
i_mcause_en => csr_out.IN1
i_mcause_en => always0.IN1
i_csr_source[0] => Equal0.IN0
i_csr_source[0] => Equal1.IN1
i_csr_source[0] => Equal2.IN1
i_csr_source[1] => Equal0.IN1
i_csr_source[1] => Equal1.IN0
i_csr_source[1] => Equal2.IN0
i_mret => always0.IN1
i_mret => mstatus_mie.OUTPUTSELECT
i_csr_d_sel => d[0].OUTPUTSELECT
i_rf_csr_out[0] => csr_out.IN1
o_csr_in[0] <= csr_in.DB_MAX_OUTPUT_PORT_TYPE
i_csr_imm[0] => d[0].DATAB
i_rs1[0] => d[0].DATAA
o_q[0] <= csr_out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst
ACLK => wb_ack~reg0.CLK
ACLK => wb_rdt[0]~reg0.CLK
ACLK => wb_rdt[1]~reg0.CLK
ACLK => wb_rdt[2]~reg0.CLK
ACLK => wb_rdt[3]~reg0.CLK
ACLK => wb_rdt[4]~reg0.CLK
ACLK => wb_rdt[5]~reg0.CLK
ACLK => wb_rdt[6]~reg0.CLK
ACLK => wb_rdt[7]~reg0.CLK
ACLK => wb_rdt[8]~reg0.CLK
ACLK => wb_rdt[9]~reg0.CLK
ACLK => wb_rdt[10]~reg0.CLK
ACLK => wb_rdt[11]~reg0.CLK
ACLK => wb_rdt[12]~reg0.CLK
ACLK => wb_rdt[13]~reg0.CLK
ACLK => wb_rdt[14]~reg0.CLK
ACLK => wb_rdt[15]~reg0.CLK
ACLK => wb_rdt[16]~reg0.CLK
ACLK => wb_rdt[17]~reg0.CLK
ACLK => wb_rdt[18]~reg0.CLK
ACLK => wb_rdt[19]~reg0.CLK
ACLK => wb_rdt[20]~reg0.CLK
ACLK => wb_rdt[21]~reg0.CLK
ACLK => wb_rdt[22]~reg0.CLK
ACLK => wb_rdt[23]~reg0.CLK
ACLK => wb_rdt[24]~reg0.CLK
ACLK => wb_rdt[25]~reg0.CLK
ACLK => wb_rdt[26]~reg0.CLK
ACLK => wb_rdt[27]~reg0.CLK
ACLK => wb_rdt[28]~reg0.CLK
ACLK => wb_rdt[29]~reg0.CLK
ACLK => wb_rdt[30]~reg0.CLK
ACLK => wb_rdt[31]~reg0.CLK
ACLK => M_AXI_rready~reg0.CLK
ACLK => cycle_count[0].CLK
ACLK => cycle_count[1].CLK
ACLK => cycle_count[2].CLK
ACLK => cycle_count[3].CLK
ACLK => cycle_count[4].CLK
ACLK => cycle_count[5].CLK
ACLK => cycle_count[6].CLK
ACLK => cycle_count[7].CLK
ACLK => cycle_count[8].CLK
ACLK => cycle_count[9].CLK
ACLK => cycle_count[10].CLK
ACLK => cycle_count[11].CLK
ACLK => cycle_count[12].CLK
ACLK => cycle_count[13].CLK
ACLK => cycle_count[14].CLK
ACLK => cycle_count[15].CLK
ACLK => cycle_count[16].CLK
ACLK => cycle_count[17].CLK
ACLK => cycle_count[18].CLK
ACLK => cycle_count[19].CLK
ACLK => cycle_count[20].CLK
ACLK => cycle_count[21].CLK
ACLK => cycle_count[22].CLK
ACLK => cycle_count[23].CLK
ACLK => cycle_count[24].CLK
ACLK => cycle_count[25].CLK
ACLK => cycle_count[26].CLK
ACLK => cycle_count[27].CLK
ACLK => cycle_count[28].CLK
ACLK => cycle_count[29].CLK
ACLK => cycle_count[30].CLK
ACLK => cycle_count[31].CLK
ACLK => addr_captured.CLK
ACLK => addr_latch[0].CLK
ACLK => addr_latch[1].CLK
ACLK => addr_latch[2].CLK
ACLK => addr_latch[3].CLK
ACLK => addr_latch[4].CLK
ACLK => addr_latch[5].CLK
ACLK => addr_latch[6].CLK
ACLK => addr_latch[7].CLK
ACLK => addr_latch[8].CLK
ACLK => addr_latch[9].CLK
ACLK => addr_latch[10].CLK
ACLK => addr_latch[11].CLK
ACLK => addr_latch[12].CLK
ACLK => addr_latch[13].CLK
ACLK => addr_latch[14].CLK
ACLK => addr_latch[15].CLK
ACLK => addr_latch[16].CLK
ACLK => addr_latch[17].CLK
ACLK => addr_latch[18].CLK
ACLK => addr_latch[19].CLK
ACLK => addr_latch[20].CLK
ACLK => addr_latch[21].CLK
ACLK => addr_latch[22].CLK
ACLK => addr_latch[23].CLK
ACLK => addr_latch[24].CLK
ACLK => addr_latch[25].CLK
ACLK => addr_latch[26].CLK
ACLK => addr_latch[27].CLK
ACLK => addr_latch[28].CLK
ACLK => addr_latch[29].CLK
ACLK => addr_latch[30].CLK
ACLK => addr_latch[31].CLK
ACLK => M_AXI_arid[0]~reg0.CLK
ACLK => M_AXI_arid[1]~reg0.CLK
ACLK => M_AXI_arid[2]~reg0.CLK
ACLK => M_AXI_arid[3]~reg0.CLK
ACLK => M_AXI_arregion[0]~reg0.CLK
ACLK => M_AXI_arregion[1]~reg0.CLK
ACLK => M_AXI_arregion[2]~reg0.CLK
ACLK => M_AXI_arregion[3]~reg0.CLK
ACLK => M_AXI_arqos[0]~reg0.CLK
ACLK => M_AXI_arqos[1]~reg0.CLK
ACLK => M_AXI_arqos[2]~reg0.CLK
ACLK => M_AXI_arqos[3]~reg0.CLK
ACLK => M_AXI_arprot[0]~reg0.CLK
ACLK => M_AXI_arprot[1]~reg0.CLK
ACLK => M_AXI_arprot[2]~reg0.CLK
ACLK => M_AXI_arcache[0]~reg0.CLK
ACLK => M_AXI_arcache[1]~reg0.CLK
ACLK => M_AXI_arcache[2]~reg0.CLK
ACLK => M_AXI_arcache[3]~reg0.CLK
ACLK => M_AXI_arlock[0]~reg0.CLK
ACLK => M_AXI_arlock[1]~reg0.CLK
ACLK => M_AXI_arburst[0]~reg0.CLK
ACLK => M_AXI_arburst[1]~reg0.CLK
ACLK => M_AXI_arsize[0]~reg0.CLK
ACLK => M_AXI_arsize[1]~reg0.CLK
ACLK => M_AXI_arsize[2]~reg0.CLK
ACLK => M_AXI_arlen[0]~reg0.CLK
ACLK => M_AXI_arlen[1]~reg0.CLK
ACLK => M_AXI_arlen[2]~reg0.CLK
ACLK => M_AXI_arlen[3]~reg0.CLK
ACLK => M_AXI_arlen[4]~reg0.CLK
ACLK => M_AXI_arlen[5]~reg0.CLK
ACLK => M_AXI_arlen[6]~reg0.CLK
ACLK => M_AXI_arlen[7]~reg0.CLK
ACLK => M_AXI_araddr[0]~reg0.CLK
ACLK => M_AXI_araddr[1]~reg0.CLK
ACLK => M_AXI_araddr[2]~reg0.CLK
ACLK => M_AXI_araddr[3]~reg0.CLK
ACLK => M_AXI_araddr[4]~reg0.CLK
ACLK => M_AXI_araddr[5]~reg0.CLK
ACLK => M_AXI_araddr[6]~reg0.CLK
ACLK => M_AXI_araddr[7]~reg0.CLK
ACLK => M_AXI_araddr[8]~reg0.CLK
ACLK => M_AXI_araddr[9]~reg0.CLK
ACLK => M_AXI_araddr[10]~reg0.CLK
ACLK => M_AXI_araddr[11]~reg0.CLK
ACLK => M_AXI_araddr[12]~reg0.CLK
ACLK => M_AXI_araddr[13]~reg0.CLK
ACLK => M_AXI_araddr[14]~reg0.CLK
ACLK => M_AXI_araddr[15]~reg0.CLK
ACLK => M_AXI_araddr[16]~reg0.CLK
ACLK => M_AXI_araddr[17]~reg0.CLK
ACLK => M_AXI_araddr[18]~reg0.CLK
ACLK => M_AXI_araddr[19]~reg0.CLK
ACLK => M_AXI_araddr[20]~reg0.CLK
ACLK => M_AXI_araddr[21]~reg0.CLK
ACLK => M_AXI_araddr[22]~reg0.CLK
ACLK => M_AXI_araddr[23]~reg0.CLK
ACLK => M_AXI_araddr[24]~reg0.CLK
ACLK => M_AXI_araddr[25]~reg0.CLK
ACLK => M_AXI_araddr[26]~reg0.CLK
ACLK => M_AXI_araddr[27]~reg0.CLK
ACLK => M_AXI_araddr[28]~reg0.CLK
ACLK => M_AXI_araddr[29]~reg0.CLK
ACLK => M_AXI_araddr[30]~reg0.CLK
ACLK => M_AXI_araddr[31]~reg0.CLK
ACLK => M_AXI_arvalid~reg0.CLK
ACLK => wb_cyc_prev.CLK
ACLK => cnt_done_prev.CLK
ACLK => state~1.DATAIN
ARESETN => cycle_count[0].ACLR
ARESETN => cycle_count[1].ACLR
ARESETN => cycle_count[2].ACLR
ARESETN => cycle_count[3].ACLR
ARESETN => cycle_count[4].ACLR
ARESETN => cycle_count[5].ACLR
ARESETN => cycle_count[6].ACLR
ARESETN => cycle_count[7].ACLR
ARESETN => cycle_count[8].ACLR
ARESETN => cycle_count[9].ACLR
ARESETN => cycle_count[10].ACLR
ARESETN => cycle_count[11].ACLR
ARESETN => cycle_count[12].ACLR
ARESETN => cycle_count[13].ACLR
ARESETN => cycle_count[14].ACLR
ARESETN => cycle_count[15].ACLR
ARESETN => cycle_count[16].ACLR
ARESETN => cycle_count[17].ACLR
ARESETN => cycle_count[18].ACLR
ARESETN => cycle_count[19].ACLR
ARESETN => cycle_count[20].ACLR
ARESETN => cycle_count[21].ACLR
ARESETN => cycle_count[22].ACLR
ARESETN => cycle_count[23].ACLR
ARESETN => cycle_count[24].ACLR
ARESETN => cycle_count[25].ACLR
ARESETN => cycle_count[26].ACLR
ARESETN => cycle_count[27].ACLR
ARESETN => cycle_count[28].ACLR
ARESETN => cycle_count[29].ACLR
ARESETN => cycle_count[30].ACLR
ARESETN => cycle_count[31].ACLR
ARESETN => addr_captured.ACLR
ARESETN => addr_latch[0].ACLR
ARESETN => addr_latch[1].ACLR
ARESETN => addr_latch[2].ACLR
ARESETN => addr_latch[3].ACLR
ARESETN => addr_latch[4].ACLR
ARESETN => addr_latch[5].ACLR
ARESETN => addr_latch[6].ACLR
ARESETN => addr_latch[7].ACLR
ARESETN => addr_latch[8].ACLR
ARESETN => addr_latch[9].ACLR
ARESETN => addr_latch[10].ACLR
ARESETN => addr_latch[11].ACLR
ARESETN => addr_latch[12].ACLR
ARESETN => addr_latch[13].ACLR
ARESETN => addr_latch[14].ACLR
ARESETN => addr_latch[15].ACLR
ARESETN => addr_latch[16].ACLR
ARESETN => addr_latch[17].ACLR
ARESETN => addr_latch[18].ACLR
ARESETN => addr_latch[19].ACLR
ARESETN => addr_latch[20].ACLR
ARESETN => addr_latch[21].ACLR
ARESETN => addr_latch[22].ACLR
ARESETN => addr_latch[23].ACLR
ARESETN => addr_latch[24].ACLR
ARESETN => addr_latch[25].ACLR
ARESETN => addr_latch[26].ACLR
ARESETN => addr_latch[27].ACLR
ARESETN => addr_latch[28].ACLR
ARESETN => addr_latch[29].ACLR
ARESETN => addr_latch[30].ACLR
ARESETN => addr_latch[31].ACLR
ARESETN => M_AXI_arid[0]~reg0.ACLR
ARESETN => M_AXI_arid[1]~reg0.ACLR
ARESETN => M_AXI_arid[2]~reg0.ACLR
ARESETN => M_AXI_arid[3]~reg0.ACLR
ARESETN => M_AXI_arregion[0]~reg0.ACLR
ARESETN => M_AXI_arregion[1]~reg0.ACLR
ARESETN => M_AXI_arregion[2]~reg0.ACLR
ARESETN => M_AXI_arregion[3]~reg0.ACLR
ARESETN => M_AXI_arqos[0]~reg0.ACLR
ARESETN => M_AXI_arqos[1]~reg0.ACLR
ARESETN => M_AXI_arqos[2]~reg0.ACLR
ARESETN => M_AXI_arqos[3]~reg0.ACLR
ARESETN => M_AXI_arprot[0]~reg0.ACLR
ARESETN => M_AXI_arprot[1]~reg0.ACLR
ARESETN => M_AXI_arprot[2]~reg0.ACLR
ARESETN => M_AXI_arcache[0]~reg0.PRESET
ARESETN => M_AXI_arcache[1]~reg0.PRESET
ARESETN => M_AXI_arcache[2]~reg0.ACLR
ARESETN => M_AXI_arcache[3]~reg0.ACLR
ARESETN => M_AXI_arlock[0]~reg0.ACLR
ARESETN => M_AXI_arlock[1]~reg0.ACLR
ARESETN => M_AXI_arburst[0]~reg0.PRESET
ARESETN => M_AXI_arburst[1]~reg0.ACLR
ARESETN => M_AXI_arsize[0]~reg0.ACLR
ARESETN => M_AXI_arsize[1]~reg0.PRESET
ARESETN => M_AXI_arsize[2]~reg0.ACLR
ARESETN => M_AXI_arlen[0]~reg0.ACLR
ARESETN => M_AXI_arlen[1]~reg0.ACLR
ARESETN => M_AXI_arlen[2]~reg0.ACLR
ARESETN => M_AXI_arlen[3]~reg0.ACLR
ARESETN => M_AXI_arlen[4]~reg0.ACLR
ARESETN => M_AXI_arlen[5]~reg0.ACLR
ARESETN => M_AXI_arlen[6]~reg0.ACLR
ARESETN => M_AXI_arlen[7]~reg0.ACLR
ARESETN => M_AXI_araddr[0]~reg0.ACLR
ARESETN => M_AXI_araddr[1]~reg0.ACLR
ARESETN => M_AXI_araddr[2]~reg0.ACLR
ARESETN => M_AXI_araddr[3]~reg0.ACLR
ARESETN => M_AXI_araddr[4]~reg0.ACLR
ARESETN => M_AXI_araddr[5]~reg0.ACLR
ARESETN => M_AXI_araddr[6]~reg0.ACLR
ARESETN => M_AXI_araddr[7]~reg0.ACLR
ARESETN => M_AXI_araddr[8]~reg0.ACLR
ARESETN => M_AXI_araddr[9]~reg0.ACLR
ARESETN => M_AXI_araddr[10]~reg0.ACLR
ARESETN => M_AXI_araddr[11]~reg0.ACLR
ARESETN => M_AXI_araddr[12]~reg0.ACLR
ARESETN => M_AXI_araddr[13]~reg0.ACLR
ARESETN => M_AXI_araddr[14]~reg0.ACLR
ARESETN => M_AXI_araddr[15]~reg0.ACLR
ARESETN => M_AXI_araddr[16]~reg0.ACLR
ARESETN => M_AXI_araddr[17]~reg0.ACLR
ARESETN => M_AXI_araddr[18]~reg0.ACLR
ARESETN => M_AXI_araddr[19]~reg0.ACLR
ARESETN => M_AXI_araddr[20]~reg0.ACLR
ARESETN => M_AXI_araddr[21]~reg0.ACLR
ARESETN => M_AXI_araddr[22]~reg0.ACLR
ARESETN => M_AXI_araddr[23]~reg0.ACLR
ARESETN => M_AXI_araddr[24]~reg0.ACLR
ARESETN => M_AXI_araddr[25]~reg0.ACLR
ARESETN => M_AXI_araddr[26]~reg0.ACLR
ARESETN => M_AXI_araddr[27]~reg0.ACLR
ARESETN => M_AXI_araddr[28]~reg0.ACLR
ARESETN => M_AXI_araddr[29]~reg0.ACLR
ARESETN => M_AXI_araddr[30]~reg0.ACLR
ARESETN => M_AXI_araddr[31]~reg0.ACLR
ARESETN => M_AXI_arvalid~reg0.ACLR
ARESETN => wb_ack~reg0.ACLR
ARESETN => wb_rdt[0]~reg0.ACLR
ARESETN => wb_rdt[1]~reg0.ACLR
ARESETN => wb_rdt[2]~reg0.ACLR
ARESETN => wb_rdt[3]~reg0.ACLR
ARESETN => wb_rdt[4]~reg0.ACLR
ARESETN => wb_rdt[5]~reg0.ACLR
ARESETN => wb_rdt[6]~reg0.ACLR
ARESETN => wb_rdt[7]~reg0.ACLR
ARESETN => wb_rdt[8]~reg0.ACLR
ARESETN => wb_rdt[9]~reg0.ACLR
ARESETN => wb_rdt[10]~reg0.ACLR
ARESETN => wb_rdt[11]~reg0.ACLR
ARESETN => wb_rdt[12]~reg0.ACLR
ARESETN => wb_rdt[13]~reg0.ACLR
ARESETN => wb_rdt[14]~reg0.ACLR
ARESETN => wb_rdt[15]~reg0.ACLR
ARESETN => wb_rdt[16]~reg0.ACLR
ARESETN => wb_rdt[17]~reg0.ACLR
ARESETN => wb_rdt[18]~reg0.ACLR
ARESETN => wb_rdt[19]~reg0.ACLR
ARESETN => wb_rdt[20]~reg0.ACLR
ARESETN => wb_rdt[21]~reg0.ACLR
ARESETN => wb_rdt[22]~reg0.ACLR
ARESETN => wb_rdt[23]~reg0.ACLR
ARESETN => wb_rdt[24]~reg0.ACLR
ARESETN => wb_rdt[25]~reg0.ACLR
ARESETN => wb_rdt[26]~reg0.ACLR
ARESETN => wb_rdt[27]~reg0.ACLR
ARESETN => wb_rdt[28]~reg0.ACLR
ARESETN => wb_rdt[29]~reg0.ACLR
ARESETN => wb_rdt[30]~reg0.ACLR
ARESETN => wb_rdt[31]~reg0.ACLR
ARESETN => M_AXI_rready~reg0.ACLR
ARESETN => wb_cyc_prev.ACLR
ARESETN => cnt_done_prev.ACLR
ARESETN => state~3.DATAIN
wb_adr[0] => ~NO_FANOUT~
wb_adr[1] => ~NO_FANOUT~
wb_adr[2] => addr_latch.DATAB
wb_adr[2] => M_AXI_araddr.DATAB
wb_adr[2] => addr_latch.DATAB
wb_adr[2] => M_AXI_araddr.DATAB
wb_adr[3] => addr_latch.DATAB
wb_adr[3] => M_AXI_araddr.DATAB
wb_adr[3] => addr_latch.DATAB
wb_adr[3] => M_AXI_araddr.DATAB
wb_adr[4] => addr_latch.DATAB
wb_adr[4] => M_AXI_araddr.DATAB
wb_adr[4] => addr_latch.DATAB
wb_adr[4] => M_AXI_araddr.DATAB
wb_adr[5] => addr_latch.DATAB
wb_adr[5] => M_AXI_araddr.DATAB
wb_adr[5] => addr_latch.DATAB
wb_adr[5] => M_AXI_araddr.DATAB
wb_adr[6] => addr_latch.DATAB
wb_adr[6] => M_AXI_araddr.DATAB
wb_adr[6] => addr_latch.DATAB
wb_adr[6] => M_AXI_araddr.DATAB
wb_adr[7] => addr_latch.DATAB
wb_adr[7] => M_AXI_araddr.DATAB
wb_adr[7] => addr_latch.DATAB
wb_adr[7] => M_AXI_araddr.DATAB
wb_adr[8] => addr_latch.DATAB
wb_adr[8] => M_AXI_araddr.DATAB
wb_adr[8] => addr_latch.DATAB
wb_adr[8] => M_AXI_araddr.DATAB
wb_adr[9] => addr_latch.DATAB
wb_adr[9] => M_AXI_araddr.DATAB
wb_adr[9] => addr_latch.DATAB
wb_adr[9] => M_AXI_araddr.DATAB
wb_adr[10] => addr_latch.DATAB
wb_adr[10] => M_AXI_araddr.DATAB
wb_adr[10] => addr_latch.DATAB
wb_adr[10] => M_AXI_araddr.DATAB
wb_adr[11] => addr_latch.DATAB
wb_adr[11] => M_AXI_araddr.DATAB
wb_adr[11] => addr_latch.DATAB
wb_adr[11] => M_AXI_araddr.DATAB
wb_adr[12] => addr_latch.DATAB
wb_adr[12] => M_AXI_araddr.DATAB
wb_adr[12] => addr_latch.DATAB
wb_adr[12] => M_AXI_araddr.DATAB
wb_adr[13] => addr_latch.DATAB
wb_adr[13] => M_AXI_araddr.DATAB
wb_adr[13] => addr_latch.DATAB
wb_adr[13] => M_AXI_araddr.DATAB
wb_adr[14] => addr_latch.DATAB
wb_adr[14] => M_AXI_araddr.DATAB
wb_adr[14] => addr_latch.DATAB
wb_adr[14] => M_AXI_araddr.DATAB
wb_adr[15] => addr_latch.DATAB
wb_adr[15] => M_AXI_araddr.DATAB
wb_adr[15] => addr_latch.DATAB
wb_adr[15] => M_AXI_araddr.DATAB
wb_adr[16] => addr_latch.DATAB
wb_adr[16] => M_AXI_araddr.DATAB
wb_adr[16] => addr_latch.DATAB
wb_adr[16] => M_AXI_araddr.DATAB
wb_adr[17] => addr_latch.DATAB
wb_adr[17] => M_AXI_araddr.DATAB
wb_adr[17] => addr_latch.DATAB
wb_adr[17] => M_AXI_araddr.DATAB
wb_adr[18] => addr_latch.DATAB
wb_adr[18] => M_AXI_araddr.DATAB
wb_adr[18] => addr_latch.DATAB
wb_adr[18] => M_AXI_araddr.DATAB
wb_adr[19] => addr_latch.DATAB
wb_adr[19] => M_AXI_araddr.DATAB
wb_adr[19] => addr_latch.DATAB
wb_adr[19] => M_AXI_araddr.DATAB
wb_adr[20] => addr_latch.DATAB
wb_adr[20] => M_AXI_araddr.DATAB
wb_adr[20] => addr_latch.DATAB
wb_adr[20] => M_AXI_araddr.DATAB
wb_adr[21] => addr_latch.DATAB
wb_adr[21] => M_AXI_araddr.DATAB
wb_adr[21] => addr_latch.DATAB
wb_adr[21] => M_AXI_araddr.DATAB
wb_adr[22] => addr_latch.DATAB
wb_adr[22] => M_AXI_araddr.DATAB
wb_adr[22] => addr_latch.DATAB
wb_adr[22] => M_AXI_araddr.DATAB
wb_adr[23] => addr_latch.DATAB
wb_adr[23] => M_AXI_araddr.DATAB
wb_adr[23] => addr_latch.DATAB
wb_adr[23] => M_AXI_araddr.DATAB
wb_adr[24] => addr_latch.DATAB
wb_adr[24] => M_AXI_araddr.DATAB
wb_adr[24] => addr_latch.DATAB
wb_adr[24] => M_AXI_araddr.DATAB
wb_adr[25] => addr_latch.DATAB
wb_adr[25] => M_AXI_araddr.DATAB
wb_adr[25] => addr_latch.DATAB
wb_adr[25] => M_AXI_araddr.DATAB
wb_adr[26] => addr_latch.DATAB
wb_adr[26] => M_AXI_araddr.DATAB
wb_adr[26] => addr_latch.DATAB
wb_adr[26] => M_AXI_araddr.DATAB
wb_adr[27] => addr_latch.DATAB
wb_adr[27] => M_AXI_araddr.DATAB
wb_adr[27] => addr_latch.DATAB
wb_adr[27] => M_AXI_araddr.DATAB
wb_adr[28] => addr_latch.DATAB
wb_adr[28] => M_AXI_araddr.DATAB
wb_adr[28] => addr_latch.DATAB
wb_adr[28] => M_AXI_araddr.DATAB
wb_adr[29] => addr_latch.DATAB
wb_adr[29] => M_AXI_araddr.DATAB
wb_adr[29] => addr_latch.DATAB
wb_adr[29] => M_AXI_araddr.DATAB
wb_adr[30] => addr_latch.DATAB
wb_adr[30] => M_AXI_araddr.DATAB
wb_adr[30] => addr_latch.DATAB
wb_adr[30] => M_AXI_araddr.DATAB
wb_adr[31] => addr_latch.DATAB
wb_adr[31] => M_AXI_araddr.DATAB
wb_adr[31] => addr_latch.DATAB
wb_adr[31] => M_AXI_araddr.DATAB
wb_cyc => always2.IN1
wb_cyc => always3.IN1
wb_cyc => always3.IN1
wb_cyc => always3.IN1
wb_cyc => always3.IN1
wb_cyc => wb_cyc_prev.DATAIN
wb_cyc => addr_captured.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => cycle_count.OUTPUTSELECT
wb_cyc => M_AXI_arvalid.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_araddr.OUTPUTSELECT
wb_cyc => M_AXI_arlen.OUTPUTSELECT
wb_cyc => M_AXI_arlen.OUTPUTSELECT
wb_cyc => M_AXI_arlen.OUTPUTSELECT
wb_cyc => M_AXI_arlen.OUTPUTSELECT
wb_cyc => M_AXI_arlen.OUTPUTSELECT
wb_cyc => M_AXI_arlen.OUTPUTSELECT
wb_cyc => M_AXI_arlen.OUTPUTSELECT
wb_cyc => M_AXI_arlen.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
wb_cyc => addr_latch.OUTPUTSELECT
i_cnt_done => cnt_done_prev.DATAA
i_cnt_done => always3.IN1
wb_rdt[0] <= wb_rdt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[1] <= wb_rdt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[2] <= wb_rdt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[3] <= wb_rdt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[4] <= wb_rdt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[5] <= wb_rdt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[6] <= wb_rdt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[7] <= wb_rdt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[8] <= wb_rdt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[9] <= wb_rdt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[10] <= wb_rdt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[11] <= wb_rdt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[12] <= wb_rdt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[13] <= wb_rdt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[14] <= wb_rdt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[15] <= wb_rdt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[16] <= wb_rdt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[17] <= wb_rdt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[18] <= wb_rdt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[19] <= wb_rdt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[20] <= wb_rdt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[21] <= wb_rdt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[22] <= wb_rdt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[23] <= wb_rdt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[24] <= wb_rdt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[25] <= wb_rdt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[26] <= wb_rdt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[27] <= wb_rdt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[28] <= wb_rdt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[29] <= wb_rdt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[30] <= wb_rdt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[31] <= wb_rdt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_ack <= wb_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arid[0] <= M_AXI_arid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arid[1] <= M_AXI_arid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arid[2] <= M_AXI_arid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arid[3] <= M_AXI_arid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[0] <= M_AXI_araddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[1] <= M_AXI_araddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[2] <= M_AXI_araddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[3] <= M_AXI_araddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[4] <= M_AXI_araddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[5] <= M_AXI_araddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[6] <= M_AXI_araddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[7] <= M_AXI_araddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[8] <= M_AXI_araddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[9] <= M_AXI_araddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[10] <= M_AXI_araddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[11] <= M_AXI_araddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[12] <= M_AXI_araddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[13] <= M_AXI_araddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[14] <= M_AXI_araddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[15] <= M_AXI_araddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[16] <= M_AXI_araddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[17] <= M_AXI_araddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[18] <= M_AXI_araddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[19] <= M_AXI_araddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[20] <= M_AXI_araddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[21] <= M_AXI_araddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[22] <= M_AXI_araddr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[23] <= M_AXI_araddr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[24] <= M_AXI_araddr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[25] <= M_AXI_araddr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[26] <= M_AXI_araddr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[27] <= M_AXI_araddr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[28] <= M_AXI_araddr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[29] <= M_AXI_araddr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[30] <= M_AXI_araddr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[31] <= M_AXI_araddr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[0] <= M_AXI_arlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[1] <= M_AXI_arlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[2] <= M_AXI_arlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[3] <= M_AXI_arlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[4] <= M_AXI_arlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[5] <= M_AXI_arlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[6] <= M_AXI_arlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[7] <= M_AXI_arlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arsize[0] <= M_AXI_arsize[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arsize[1] <= M_AXI_arsize[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arsize[2] <= M_AXI_arsize[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arburst[0] <= M_AXI_arburst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arburst[1] <= M_AXI_arburst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlock[0] <= M_AXI_arlock[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlock[1] <= M_AXI_arlock[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arcache[0] <= M_AXI_arcache[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arcache[1] <= M_AXI_arcache[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arcache[2] <= M_AXI_arcache[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arcache[3] <= M_AXI_arcache[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arprot[0] <= M_AXI_arprot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arprot[1] <= M_AXI_arprot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arprot[2] <= M_AXI_arprot[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arqos[0] <= M_AXI_arqos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arqos[1] <= M_AXI_arqos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arqos[2] <= M_AXI_arqos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arqos[3] <= M_AXI_arqos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arregion[0] <= M_AXI_arregion[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arregion[1] <= M_AXI_arregion[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arregion[2] <= M_AXI_arregion[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arregion[3] <= M_AXI_arregion[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arvalid <= M_AXI_arvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arready => always3.IN1
M_AXI_rid[0] => ~NO_FANOUT~
M_AXI_rid[1] => ~NO_FANOUT~
M_AXI_rid[2] => ~NO_FANOUT~
M_AXI_rid[3] => ~NO_FANOUT~
M_AXI_rdata[0] => wb_rdt.DATAB
M_AXI_rdata[1] => wb_rdt.DATAB
M_AXI_rdata[2] => wb_rdt.DATAB
M_AXI_rdata[3] => wb_rdt.DATAB
M_AXI_rdata[4] => wb_rdt.DATAB
M_AXI_rdata[5] => wb_rdt.DATAB
M_AXI_rdata[6] => wb_rdt.DATAB
M_AXI_rdata[7] => wb_rdt.DATAB
M_AXI_rdata[8] => wb_rdt.DATAB
M_AXI_rdata[9] => wb_rdt.DATAB
M_AXI_rdata[10] => wb_rdt.DATAB
M_AXI_rdata[11] => wb_rdt.DATAB
M_AXI_rdata[12] => wb_rdt.DATAB
M_AXI_rdata[13] => wb_rdt.DATAB
M_AXI_rdata[14] => wb_rdt.DATAB
M_AXI_rdata[15] => wb_rdt.DATAB
M_AXI_rdata[16] => wb_rdt.DATAB
M_AXI_rdata[17] => wb_rdt.DATAB
M_AXI_rdata[18] => wb_rdt.DATAB
M_AXI_rdata[19] => wb_rdt.DATAB
M_AXI_rdata[20] => wb_rdt.DATAB
M_AXI_rdata[21] => wb_rdt.DATAB
M_AXI_rdata[22] => wb_rdt.DATAB
M_AXI_rdata[23] => wb_rdt.DATAB
M_AXI_rdata[24] => wb_rdt.DATAB
M_AXI_rdata[25] => wb_rdt.DATAB
M_AXI_rdata[26] => wb_rdt.DATAB
M_AXI_rdata[27] => wb_rdt.DATAB
M_AXI_rdata[28] => wb_rdt.DATAB
M_AXI_rdata[29] => wb_rdt.DATAB
M_AXI_rdata[30] => wb_rdt.DATAB
M_AXI_rdata[31] => wb_rdt.DATAB
M_AXI_rresp[0] => ~NO_FANOUT~
M_AXI_rresp[1] => ~NO_FANOUT~
M_AXI_rlast => ~NO_FANOUT~
M_AXI_rvalid => always4.IN1
M_AXI_rready <= M_AXI_rready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data
ACLK => wb_ack~reg0.CLK
ACLK => wb_rdt[0]~reg0.CLK
ACLK => wb_rdt[1]~reg0.CLK
ACLK => wb_rdt[2]~reg0.CLK
ACLK => wb_rdt[3]~reg0.CLK
ACLK => wb_rdt[4]~reg0.CLK
ACLK => wb_rdt[5]~reg0.CLK
ACLK => wb_rdt[6]~reg0.CLK
ACLK => wb_rdt[7]~reg0.CLK
ACLK => wb_rdt[8]~reg0.CLK
ACLK => wb_rdt[9]~reg0.CLK
ACLK => wb_rdt[10]~reg0.CLK
ACLK => wb_rdt[11]~reg0.CLK
ACLK => wb_rdt[12]~reg0.CLK
ACLK => wb_rdt[13]~reg0.CLK
ACLK => wb_rdt[14]~reg0.CLK
ACLK => wb_rdt[15]~reg0.CLK
ACLK => wb_rdt[16]~reg0.CLK
ACLK => wb_rdt[17]~reg0.CLK
ACLK => wb_rdt[18]~reg0.CLK
ACLK => wb_rdt[19]~reg0.CLK
ACLK => wb_rdt[20]~reg0.CLK
ACLK => wb_rdt[21]~reg0.CLK
ACLK => wb_rdt[22]~reg0.CLK
ACLK => wb_rdt[23]~reg0.CLK
ACLK => wb_rdt[24]~reg0.CLK
ACLK => wb_rdt[25]~reg0.CLK
ACLK => wb_rdt[26]~reg0.CLK
ACLK => wb_rdt[27]~reg0.CLK
ACLK => wb_rdt[28]~reg0.CLK
ACLK => wb_rdt[29]~reg0.CLK
ACLK => wb_rdt[30]~reg0.CLK
ACLK => wb_rdt[31]~reg0.CLK
ACLK => M_AXI_rready~reg0.CLK
ACLK => addr_latch_read[0].CLK
ACLK => addr_latch_read[1].CLK
ACLK => addr_latch_read[2].CLK
ACLK => addr_latch_read[3].CLK
ACLK => addr_latch_read[4].CLK
ACLK => addr_latch_read[5].CLK
ACLK => addr_latch_read[6].CLK
ACLK => addr_latch_read[7].CLK
ACLK => addr_latch_read[8].CLK
ACLK => addr_latch_read[9].CLK
ACLK => addr_latch_read[10].CLK
ACLK => addr_latch_read[11].CLK
ACLK => addr_latch_read[12].CLK
ACLK => addr_latch_read[13].CLK
ACLK => addr_latch_read[14].CLK
ACLK => addr_latch_read[15].CLK
ACLK => addr_latch_read[16].CLK
ACLK => addr_latch_read[17].CLK
ACLK => addr_latch_read[18].CLK
ACLK => addr_latch_read[19].CLK
ACLK => addr_latch_read[20].CLK
ACLK => addr_latch_read[21].CLK
ACLK => addr_latch_read[22].CLK
ACLK => addr_latch_read[23].CLK
ACLK => addr_latch_read[24].CLK
ACLK => addr_latch_read[25].CLK
ACLK => addr_latch_read[26].CLK
ACLK => addr_latch_read[27].CLK
ACLK => addr_latch_read[28].CLK
ACLK => addr_latch_read[29].CLK
ACLK => addr_latch_read[30].CLK
ACLK => addr_latch_read[31].CLK
ACLK => M_AXI_arid[0]~reg0.CLK
ACLK => M_AXI_arid[1]~reg0.CLK
ACLK => M_AXI_arid[2]~reg0.CLK
ACLK => M_AXI_arid[3]~reg0.CLK
ACLK => M_AXI_arregion[0]~reg0.CLK
ACLK => M_AXI_arregion[1]~reg0.CLK
ACLK => M_AXI_arregion[2]~reg0.CLK
ACLK => M_AXI_arregion[3]~reg0.CLK
ACLK => M_AXI_arqos[0]~reg0.CLK
ACLK => M_AXI_arqos[1]~reg0.CLK
ACLK => M_AXI_arqos[2]~reg0.CLK
ACLK => M_AXI_arqos[3]~reg0.CLK
ACLK => M_AXI_arprot[0]~reg0.CLK
ACLK => M_AXI_arprot[1]~reg0.CLK
ACLK => M_AXI_arprot[2]~reg0.CLK
ACLK => M_AXI_arcache[0]~reg0.CLK
ACLK => M_AXI_arcache[1]~reg0.CLK
ACLK => M_AXI_arcache[2]~reg0.CLK
ACLK => M_AXI_arcache[3]~reg0.CLK
ACLK => M_AXI_arlock[0]~reg0.CLK
ACLK => M_AXI_arlock[1]~reg0.CLK
ACLK => M_AXI_arburst[0]~reg0.CLK
ACLK => M_AXI_arburst[1]~reg0.CLK
ACLK => M_AXI_arsize[0]~reg0.CLK
ACLK => M_AXI_arsize[1]~reg0.CLK
ACLK => M_AXI_arsize[2]~reg0.CLK
ACLK => M_AXI_arlen[0]~reg0.CLK
ACLK => M_AXI_arlen[1]~reg0.CLK
ACLK => M_AXI_arlen[2]~reg0.CLK
ACLK => M_AXI_arlen[3]~reg0.CLK
ACLK => M_AXI_arlen[4]~reg0.CLK
ACLK => M_AXI_arlen[5]~reg0.CLK
ACLK => M_AXI_arlen[6]~reg0.CLK
ACLK => M_AXI_arlen[7]~reg0.CLK
ACLK => M_AXI_araddr[0]~reg0.CLK
ACLK => M_AXI_araddr[1]~reg0.CLK
ACLK => M_AXI_araddr[2]~reg0.CLK
ACLK => M_AXI_araddr[3]~reg0.CLK
ACLK => M_AXI_araddr[4]~reg0.CLK
ACLK => M_AXI_araddr[5]~reg0.CLK
ACLK => M_AXI_araddr[6]~reg0.CLK
ACLK => M_AXI_araddr[7]~reg0.CLK
ACLK => M_AXI_araddr[8]~reg0.CLK
ACLK => M_AXI_araddr[9]~reg0.CLK
ACLK => M_AXI_araddr[10]~reg0.CLK
ACLK => M_AXI_araddr[11]~reg0.CLK
ACLK => M_AXI_araddr[12]~reg0.CLK
ACLK => M_AXI_araddr[13]~reg0.CLK
ACLK => M_AXI_araddr[14]~reg0.CLK
ACLK => M_AXI_araddr[15]~reg0.CLK
ACLK => M_AXI_araddr[16]~reg0.CLK
ACLK => M_AXI_araddr[17]~reg0.CLK
ACLK => M_AXI_araddr[18]~reg0.CLK
ACLK => M_AXI_araddr[19]~reg0.CLK
ACLK => M_AXI_araddr[20]~reg0.CLK
ACLK => M_AXI_araddr[21]~reg0.CLK
ACLK => M_AXI_araddr[22]~reg0.CLK
ACLK => M_AXI_araddr[23]~reg0.CLK
ACLK => M_AXI_araddr[24]~reg0.CLK
ACLK => M_AXI_araddr[25]~reg0.CLK
ACLK => M_AXI_araddr[26]~reg0.CLK
ACLK => M_AXI_araddr[27]~reg0.CLK
ACLK => M_AXI_araddr[28]~reg0.CLK
ACLK => M_AXI_araddr[29]~reg0.CLK
ACLK => M_AXI_araddr[30]~reg0.CLK
ACLK => M_AXI_araddr[31]~reg0.CLK
ACLK => M_AXI_arvalid~reg0.CLK
ACLK => M_AXI_bready~reg0.CLK
ACLK => M_AXI_wlast~reg0.CLK
ACLK => M_AXI_wstrb[0]~reg0.CLK
ACLK => M_AXI_wstrb[1]~reg0.CLK
ACLK => M_AXI_wstrb[2]~reg0.CLK
ACLK => M_AXI_wstrb[3]~reg0.CLK
ACLK => M_AXI_wdata[0]~reg0.CLK
ACLK => M_AXI_wdata[1]~reg0.CLK
ACLK => M_AXI_wdata[2]~reg0.CLK
ACLK => M_AXI_wdata[3]~reg0.CLK
ACLK => M_AXI_wdata[4]~reg0.CLK
ACLK => M_AXI_wdata[5]~reg0.CLK
ACLK => M_AXI_wdata[6]~reg0.CLK
ACLK => M_AXI_wdata[7]~reg0.CLK
ACLK => M_AXI_wdata[8]~reg0.CLK
ACLK => M_AXI_wdata[9]~reg0.CLK
ACLK => M_AXI_wdata[10]~reg0.CLK
ACLK => M_AXI_wdata[11]~reg0.CLK
ACLK => M_AXI_wdata[12]~reg0.CLK
ACLK => M_AXI_wdata[13]~reg0.CLK
ACLK => M_AXI_wdata[14]~reg0.CLK
ACLK => M_AXI_wdata[15]~reg0.CLK
ACLK => M_AXI_wdata[16]~reg0.CLK
ACLK => M_AXI_wdata[17]~reg0.CLK
ACLK => M_AXI_wdata[18]~reg0.CLK
ACLK => M_AXI_wdata[19]~reg0.CLK
ACLK => M_AXI_wdata[20]~reg0.CLK
ACLK => M_AXI_wdata[21]~reg0.CLK
ACLK => M_AXI_wdata[22]~reg0.CLK
ACLK => M_AXI_wdata[23]~reg0.CLK
ACLK => M_AXI_wdata[24]~reg0.CLK
ACLK => M_AXI_wdata[25]~reg0.CLK
ACLK => M_AXI_wdata[26]~reg0.CLK
ACLK => M_AXI_wdata[27]~reg0.CLK
ACLK => M_AXI_wdata[28]~reg0.CLK
ACLK => M_AXI_wdata[29]~reg0.CLK
ACLK => M_AXI_wdata[30]~reg0.CLK
ACLK => M_AXI_wdata[31]~reg0.CLK
ACLK => M_AXI_wvalid~reg0.CLK
ACLK => write_op.CLK
ACLK => sel_latch[0].CLK
ACLK => sel_latch[1].CLK
ACLK => sel_latch[2].CLK
ACLK => sel_latch[3].CLK
ACLK => data_latch[0].CLK
ACLK => data_latch[1].CLK
ACLK => data_latch[2].CLK
ACLK => data_latch[3].CLK
ACLK => data_latch[4].CLK
ACLK => data_latch[5].CLK
ACLK => data_latch[6].CLK
ACLK => data_latch[7].CLK
ACLK => data_latch[8].CLK
ACLK => data_latch[9].CLK
ACLK => data_latch[10].CLK
ACLK => data_latch[11].CLK
ACLK => data_latch[12].CLK
ACLK => data_latch[13].CLK
ACLK => data_latch[14].CLK
ACLK => data_latch[15].CLK
ACLK => data_latch[16].CLK
ACLK => data_latch[17].CLK
ACLK => data_latch[18].CLK
ACLK => data_latch[19].CLK
ACLK => data_latch[20].CLK
ACLK => data_latch[21].CLK
ACLK => data_latch[22].CLK
ACLK => data_latch[23].CLK
ACLK => data_latch[24].CLK
ACLK => data_latch[25].CLK
ACLK => data_latch[26].CLK
ACLK => data_latch[27].CLK
ACLK => data_latch[28].CLK
ACLK => data_latch[29].CLK
ACLK => data_latch[30].CLK
ACLK => data_latch[31].CLK
ACLK => addr_latch_write[0].CLK
ACLK => addr_latch_write[1].CLK
ACLK => addr_latch_write[2].CLK
ACLK => addr_latch_write[3].CLK
ACLK => addr_latch_write[4].CLK
ACLK => addr_latch_write[5].CLK
ACLK => addr_latch_write[6].CLK
ACLK => addr_latch_write[7].CLK
ACLK => addr_latch_write[8].CLK
ACLK => addr_latch_write[9].CLK
ACLK => addr_latch_write[10].CLK
ACLK => addr_latch_write[11].CLK
ACLK => addr_latch_write[12].CLK
ACLK => addr_latch_write[13].CLK
ACLK => addr_latch_write[14].CLK
ACLK => addr_latch_write[15].CLK
ACLK => addr_latch_write[16].CLK
ACLK => addr_latch_write[17].CLK
ACLK => addr_latch_write[18].CLK
ACLK => addr_latch_write[19].CLK
ACLK => addr_latch_write[20].CLK
ACLK => addr_latch_write[21].CLK
ACLK => addr_latch_write[22].CLK
ACLK => addr_latch_write[23].CLK
ACLK => addr_latch_write[24].CLK
ACLK => addr_latch_write[25].CLK
ACLK => addr_latch_write[26].CLK
ACLK => addr_latch_write[27].CLK
ACLK => addr_latch_write[28].CLK
ACLK => addr_latch_write[29].CLK
ACLK => addr_latch_write[30].CLK
ACLK => addr_latch_write[31].CLK
ACLK => M_AXI_awid[0]~reg0.CLK
ACLK => M_AXI_awid[1]~reg0.CLK
ACLK => M_AXI_awid[2]~reg0.CLK
ACLK => M_AXI_awid[3]~reg0.CLK
ACLK => M_AXI_awregion[0]~reg0.CLK
ACLK => M_AXI_awregion[1]~reg0.CLK
ACLK => M_AXI_awregion[2]~reg0.CLK
ACLK => M_AXI_awregion[3]~reg0.CLK
ACLK => M_AXI_awqos[0]~reg0.CLK
ACLK => M_AXI_awqos[1]~reg0.CLK
ACLK => M_AXI_awqos[2]~reg0.CLK
ACLK => M_AXI_awqos[3]~reg0.CLK
ACLK => M_AXI_awprot[0]~reg0.CLK
ACLK => M_AXI_awprot[1]~reg0.CLK
ACLK => M_AXI_awprot[2]~reg0.CLK
ACLK => M_AXI_awcache[0]~reg0.CLK
ACLK => M_AXI_awcache[1]~reg0.CLK
ACLK => M_AXI_awcache[2]~reg0.CLK
ACLK => M_AXI_awcache[3]~reg0.CLK
ACLK => M_AXI_awlock[0]~reg0.CLK
ACLK => M_AXI_awlock[1]~reg0.CLK
ACLK => M_AXI_awburst[0]~reg0.CLK
ACLK => M_AXI_awburst[1]~reg0.CLK
ACLK => M_AXI_awsize[0]~reg0.CLK
ACLK => M_AXI_awsize[1]~reg0.CLK
ACLK => M_AXI_awsize[2]~reg0.CLK
ACLK => M_AXI_awlen[0]~reg0.CLK
ACLK => M_AXI_awlen[1]~reg0.CLK
ACLK => M_AXI_awlen[2]~reg0.CLK
ACLK => M_AXI_awlen[3]~reg0.CLK
ACLK => M_AXI_awlen[4]~reg0.CLK
ACLK => M_AXI_awlen[5]~reg0.CLK
ACLK => M_AXI_awlen[6]~reg0.CLK
ACLK => M_AXI_awlen[7]~reg0.CLK
ACLK => M_AXI_awaddr[0]~reg0.CLK
ACLK => M_AXI_awaddr[1]~reg0.CLK
ACLK => M_AXI_awaddr[2]~reg0.CLK
ACLK => M_AXI_awaddr[3]~reg0.CLK
ACLK => M_AXI_awaddr[4]~reg0.CLK
ACLK => M_AXI_awaddr[5]~reg0.CLK
ACLK => M_AXI_awaddr[6]~reg0.CLK
ACLK => M_AXI_awaddr[7]~reg0.CLK
ACLK => M_AXI_awaddr[8]~reg0.CLK
ACLK => M_AXI_awaddr[9]~reg0.CLK
ACLK => M_AXI_awaddr[10]~reg0.CLK
ACLK => M_AXI_awaddr[11]~reg0.CLK
ACLK => M_AXI_awaddr[12]~reg0.CLK
ACLK => M_AXI_awaddr[13]~reg0.CLK
ACLK => M_AXI_awaddr[14]~reg0.CLK
ACLK => M_AXI_awaddr[15]~reg0.CLK
ACLK => M_AXI_awaddr[16]~reg0.CLK
ACLK => M_AXI_awaddr[17]~reg0.CLK
ACLK => M_AXI_awaddr[18]~reg0.CLK
ACLK => M_AXI_awaddr[19]~reg0.CLK
ACLK => M_AXI_awaddr[20]~reg0.CLK
ACLK => M_AXI_awaddr[21]~reg0.CLK
ACLK => M_AXI_awaddr[22]~reg0.CLK
ACLK => M_AXI_awaddr[23]~reg0.CLK
ACLK => M_AXI_awaddr[24]~reg0.CLK
ACLK => M_AXI_awaddr[25]~reg0.CLK
ACLK => M_AXI_awaddr[26]~reg0.CLK
ACLK => M_AXI_awaddr[27]~reg0.CLK
ACLK => M_AXI_awaddr[28]~reg0.CLK
ACLK => M_AXI_awaddr[29]~reg0.CLK
ACLK => M_AXI_awaddr[30]~reg0.CLK
ACLK => M_AXI_awaddr[31]~reg0.CLK
ACLK => M_AXI_awvalid~reg0.CLK
ACLK => state~1.DATAIN
ARESETN => write_op.ACLR
ARESETN => sel_latch[0].ACLR
ARESETN => sel_latch[1].ACLR
ARESETN => sel_latch[2].ACLR
ARESETN => sel_latch[3].ACLR
ARESETN => data_latch[0].ACLR
ARESETN => data_latch[1].ACLR
ARESETN => data_latch[2].ACLR
ARESETN => data_latch[3].ACLR
ARESETN => data_latch[4].ACLR
ARESETN => data_latch[5].ACLR
ARESETN => data_latch[6].ACLR
ARESETN => data_latch[7].ACLR
ARESETN => data_latch[8].ACLR
ARESETN => data_latch[9].ACLR
ARESETN => data_latch[10].ACLR
ARESETN => data_latch[11].ACLR
ARESETN => data_latch[12].ACLR
ARESETN => data_latch[13].ACLR
ARESETN => data_latch[14].ACLR
ARESETN => data_latch[15].ACLR
ARESETN => data_latch[16].ACLR
ARESETN => data_latch[17].ACLR
ARESETN => data_latch[18].ACLR
ARESETN => data_latch[19].ACLR
ARESETN => data_latch[20].ACLR
ARESETN => data_latch[21].ACLR
ARESETN => data_latch[22].ACLR
ARESETN => data_latch[23].ACLR
ARESETN => data_latch[24].ACLR
ARESETN => data_latch[25].ACLR
ARESETN => data_latch[26].ACLR
ARESETN => data_latch[27].ACLR
ARESETN => data_latch[28].ACLR
ARESETN => data_latch[29].ACLR
ARESETN => data_latch[30].ACLR
ARESETN => data_latch[31].ACLR
ARESETN => addr_latch_write[0].ACLR
ARESETN => addr_latch_write[1].ACLR
ARESETN => addr_latch_write[2].ACLR
ARESETN => addr_latch_write[3].ACLR
ARESETN => addr_latch_write[4].ACLR
ARESETN => addr_latch_write[5].ACLR
ARESETN => addr_latch_write[6].ACLR
ARESETN => addr_latch_write[7].ACLR
ARESETN => addr_latch_write[8].ACLR
ARESETN => addr_latch_write[9].ACLR
ARESETN => addr_latch_write[10].ACLR
ARESETN => addr_latch_write[11].ACLR
ARESETN => addr_latch_write[12].ACLR
ARESETN => addr_latch_write[13].ACLR
ARESETN => addr_latch_write[14].ACLR
ARESETN => addr_latch_write[15].ACLR
ARESETN => addr_latch_write[16].ACLR
ARESETN => addr_latch_write[17].ACLR
ARESETN => addr_latch_write[18].ACLR
ARESETN => addr_latch_write[19].ACLR
ARESETN => addr_latch_write[20].ACLR
ARESETN => addr_latch_write[21].ACLR
ARESETN => addr_latch_write[22].ACLR
ARESETN => addr_latch_write[23].ACLR
ARESETN => addr_latch_write[24].ACLR
ARESETN => addr_latch_write[25].ACLR
ARESETN => addr_latch_write[26].ACLR
ARESETN => addr_latch_write[27].ACLR
ARESETN => addr_latch_write[28].ACLR
ARESETN => addr_latch_write[29].ACLR
ARESETN => addr_latch_write[30].ACLR
ARESETN => addr_latch_write[31].ACLR
ARESETN => M_AXI_awid[0]~reg0.ACLR
ARESETN => M_AXI_awid[1]~reg0.ACLR
ARESETN => M_AXI_awid[2]~reg0.ACLR
ARESETN => M_AXI_awid[3]~reg0.ACLR
ARESETN => M_AXI_awregion[0]~reg0.ACLR
ARESETN => M_AXI_awregion[1]~reg0.ACLR
ARESETN => M_AXI_awregion[2]~reg0.ACLR
ARESETN => M_AXI_awregion[3]~reg0.ACLR
ARESETN => M_AXI_awqos[0]~reg0.ACLR
ARESETN => M_AXI_awqos[1]~reg0.ACLR
ARESETN => M_AXI_awqos[2]~reg0.ACLR
ARESETN => M_AXI_awqos[3]~reg0.ACLR
ARESETN => M_AXI_awprot[0]~reg0.ACLR
ARESETN => M_AXI_awprot[1]~reg0.ACLR
ARESETN => M_AXI_awprot[2]~reg0.ACLR
ARESETN => M_AXI_awcache[0]~reg0.PRESET
ARESETN => M_AXI_awcache[1]~reg0.PRESET
ARESETN => M_AXI_awcache[2]~reg0.ACLR
ARESETN => M_AXI_awcache[3]~reg0.ACLR
ARESETN => M_AXI_awlock[0]~reg0.ACLR
ARESETN => M_AXI_awlock[1]~reg0.ACLR
ARESETN => M_AXI_awburst[0]~reg0.PRESET
ARESETN => M_AXI_awburst[1]~reg0.ACLR
ARESETN => M_AXI_awsize[0]~reg0.ACLR
ARESETN => M_AXI_awsize[1]~reg0.PRESET
ARESETN => M_AXI_awsize[2]~reg0.ACLR
ARESETN => M_AXI_awlen[0]~reg0.ACLR
ARESETN => M_AXI_awlen[1]~reg0.ACLR
ARESETN => M_AXI_awlen[2]~reg0.ACLR
ARESETN => M_AXI_awlen[3]~reg0.ACLR
ARESETN => M_AXI_awlen[4]~reg0.ACLR
ARESETN => M_AXI_awlen[5]~reg0.ACLR
ARESETN => M_AXI_awlen[6]~reg0.ACLR
ARESETN => M_AXI_awlen[7]~reg0.ACLR
ARESETN => M_AXI_awaddr[0]~reg0.ACLR
ARESETN => M_AXI_awaddr[1]~reg0.ACLR
ARESETN => M_AXI_awaddr[2]~reg0.ACLR
ARESETN => M_AXI_awaddr[3]~reg0.ACLR
ARESETN => M_AXI_awaddr[4]~reg0.ACLR
ARESETN => M_AXI_awaddr[5]~reg0.ACLR
ARESETN => M_AXI_awaddr[6]~reg0.ACLR
ARESETN => M_AXI_awaddr[7]~reg0.ACLR
ARESETN => M_AXI_awaddr[8]~reg0.ACLR
ARESETN => M_AXI_awaddr[9]~reg0.ACLR
ARESETN => M_AXI_awaddr[10]~reg0.ACLR
ARESETN => M_AXI_awaddr[11]~reg0.ACLR
ARESETN => M_AXI_awaddr[12]~reg0.ACLR
ARESETN => M_AXI_awaddr[13]~reg0.ACLR
ARESETN => M_AXI_awaddr[14]~reg0.ACLR
ARESETN => M_AXI_awaddr[15]~reg0.ACLR
ARESETN => M_AXI_awaddr[16]~reg0.ACLR
ARESETN => M_AXI_awaddr[17]~reg0.ACLR
ARESETN => M_AXI_awaddr[18]~reg0.ACLR
ARESETN => M_AXI_awaddr[19]~reg0.ACLR
ARESETN => M_AXI_awaddr[20]~reg0.ACLR
ARESETN => M_AXI_awaddr[21]~reg0.ACLR
ARESETN => M_AXI_awaddr[22]~reg0.ACLR
ARESETN => M_AXI_awaddr[23]~reg0.ACLR
ARESETN => M_AXI_awaddr[24]~reg0.ACLR
ARESETN => M_AXI_awaddr[25]~reg0.ACLR
ARESETN => M_AXI_awaddr[26]~reg0.ACLR
ARESETN => M_AXI_awaddr[27]~reg0.ACLR
ARESETN => M_AXI_awaddr[28]~reg0.ACLR
ARESETN => M_AXI_awaddr[29]~reg0.ACLR
ARESETN => M_AXI_awaddr[30]~reg0.ACLR
ARESETN => M_AXI_awaddr[31]~reg0.ACLR
ARESETN => M_AXI_awvalid~reg0.ACLR
ARESETN => wb_rdt[0]~reg0.ACLR
ARESETN => wb_rdt[1]~reg0.ACLR
ARESETN => wb_rdt[2]~reg0.ACLR
ARESETN => wb_rdt[3]~reg0.ACLR
ARESETN => wb_rdt[4]~reg0.ACLR
ARESETN => wb_rdt[5]~reg0.ACLR
ARESETN => wb_rdt[6]~reg0.ACLR
ARESETN => wb_rdt[7]~reg0.ACLR
ARESETN => wb_rdt[8]~reg0.ACLR
ARESETN => wb_rdt[9]~reg0.ACLR
ARESETN => wb_rdt[10]~reg0.ACLR
ARESETN => wb_rdt[11]~reg0.ACLR
ARESETN => wb_rdt[12]~reg0.ACLR
ARESETN => wb_rdt[13]~reg0.ACLR
ARESETN => wb_rdt[14]~reg0.ACLR
ARESETN => wb_rdt[15]~reg0.ACLR
ARESETN => wb_rdt[16]~reg0.ACLR
ARESETN => wb_rdt[17]~reg0.ACLR
ARESETN => wb_rdt[18]~reg0.ACLR
ARESETN => wb_rdt[19]~reg0.ACLR
ARESETN => wb_rdt[20]~reg0.ACLR
ARESETN => wb_rdt[21]~reg0.ACLR
ARESETN => wb_rdt[22]~reg0.ACLR
ARESETN => wb_rdt[23]~reg0.ACLR
ARESETN => wb_rdt[24]~reg0.ACLR
ARESETN => wb_rdt[25]~reg0.ACLR
ARESETN => wb_rdt[26]~reg0.ACLR
ARESETN => wb_rdt[27]~reg0.ACLR
ARESETN => wb_rdt[28]~reg0.ACLR
ARESETN => wb_rdt[29]~reg0.ACLR
ARESETN => wb_rdt[30]~reg0.ACLR
ARESETN => wb_rdt[31]~reg0.ACLR
ARESETN => M_AXI_rready~reg0.ACLR
ARESETN => wb_ack~reg0.ACLR
ARESETN => M_AXI_wlast~reg0.ACLR
ARESETN => M_AXI_wstrb[0]~reg0.ACLR
ARESETN => M_AXI_wstrb[1]~reg0.ACLR
ARESETN => M_AXI_wstrb[2]~reg0.ACLR
ARESETN => M_AXI_wstrb[3]~reg0.ACLR
ARESETN => M_AXI_wdata[0]~reg0.ACLR
ARESETN => M_AXI_wdata[1]~reg0.ACLR
ARESETN => M_AXI_wdata[2]~reg0.ACLR
ARESETN => M_AXI_wdata[3]~reg0.ACLR
ARESETN => M_AXI_wdata[4]~reg0.ACLR
ARESETN => M_AXI_wdata[5]~reg0.ACLR
ARESETN => M_AXI_wdata[6]~reg0.ACLR
ARESETN => M_AXI_wdata[7]~reg0.ACLR
ARESETN => M_AXI_wdata[8]~reg0.ACLR
ARESETN => M_AXI_wdata[9]~reg0.ACLR
ARESETN => M_AXI_wdata[10]~reg0.ACLR
ARESETN => M_AXI_wdata[11]~reg0.ACLR
ARESETN => M_AXI_wdata[12]~reg0.ACLR
ARESETN => M_AXI_wdata[13]~reg0.ACLR
ARESETN => M_AXI_wdata[14]~reg0.ACLR
ARESETN => M_AXI_wdata[15]~reg0.ACLR
ARESETN => M_AXI_wdata[16]~reg0.ACLR
ARESETN => M_AXI_wdata[17]~reg0.ACLR
ARESETN => M_AXI_wdata[18]~reg0.ACLR
ARESETN => M_AXI_wdata[19]~reg0.ACLR
ARESETN => M_AXI_wdata[20]~reg0.ACLR
ARESETN => M_AXI_wdata[21]~reg0.ACLR
ARESETN => M_AXI_wdata[22]~reg0.ACLR
ARESETN => M_AXI_wdata[23]~reg0.ACLR
ARESETN => M_AXI_wdata[24]~reg0.ACLR
ARESETN => M_AXI_wdata[25]~reg0.ACLR
ARESETN => M_AXI_wdata[26]~reg0.ACLR
ARESETN => M_AXI_wdata[27]~reg0.ACLR
ARESETN => M_AXI_wdata[28]~reg0.ACLR
ARESETN => M_AXI_wdata[29]~reg0.ACLR
ARESETN => M_AXI_wdata[30]~reg0.ACLR
ARESETN => M_AXI_wdata[31]~reg0.ACLR
ARESETN => M_AXI_wvalid~reg0.ACLR
ARESETN => M_AXI_bready~reg0.ACLR
ARESETN => addr_latch_read[0].ACLR
ARESETN => addr_latch_read[1].ACLR
ARESETN => addr_latch_read[2].ACLR
ARESETN => addr_latch_read[3].ACLR
ARESETN => addr_latch_read[4].ACLR
ARESETN => addr_latch_read[5].ACLR
ARESETN => addr_latch_read[6].ACLR
ARESETN => addr_latch_read[7].ACLR
ARESETN => addr_latch_read[8].ACLR
ARESETN => addr_latch_read[9].ACLR
ARESETN => addr_latch_read[10].ACLR
ARESETN => addr_latch_read[11].ACLR
ARESETN => addr_latch_read[12].ACLR
ARESETN => addr_latch_read[13].ACLR
ARESETN => addr_latch_read[14].ACLR
ARESETN => addr_latch_read[15].ACLR
ARESETN => addr_latch_read[16].ACLR
ARESETN => addr_latch_read[17].ACLR
ARESETN => addr_latch_read[18].ACLR
ARESETN => addr_latch_read[19].ACLR
ARESETN => addr_latch_read[20].ACLR
ARESETN => addr_latch_read[21].ACLR
ARESETN => addr_latch_read[22].ACLR
ARESETN => addr_latch_read[23].ACLR
ARESETN => addr_latch_read[24].ACLR
ARESETN => addr_latch_read[25].ACLR
ARESETN => addr_latch_read[26].ACLR
ARESETN => addr_latch_read[27].ACLR
ARESETN => addr_latch_read[28].ACLR
ARESETN => addr_latch_read[29].ACLR
ARESETN => addr_latch_read[30].ACLR
ARESETN => addr_latch_read[31].ACLR
ARESETN => M_AXI_arid[0]~reg0.ACLR
ARESETN => M_AXI_arid[1]~reg0.ACLR
ARESETN => M_AXI_arid[2]~reg0.ACLR
ARESETN => M_AXI_arid[3]~reg0.ACLR
ARESETN => M_AXI_arregion[0]~reg0.ACLR
ARESETN => M_AXI_arregion[1]~reg0.ACLR
ARESETN => M_AXI_arregion[2]~reg0.ACLR
ARESETN => M_AXI_arregion[3]~reg0.ACLR
ARESETN => M_AXI_arqos[0]~reg0.ACLR
ARESETN => M_AXI_arqos[1]~reg0.ACLR
ARESETN => M_AXI_arqos[2]~reg0.ACLR
ARESETN => M_AXI_arqos[3]~reg0.ACLR
ARESETN => M_AXI_arprot[0]~reg0.ACLR
ARESETN => M_AXI_arprot[1]~reg0.ACLR
ARESETN => M_AXI_arprot[2]~reg0.ACLR
ARESETN => M_AXI_arcache[0]~reg0.PRESET
ARESETN => M_AXI_arcache[1]~reg0.PRESET
ARESETN => M_AXI_arcache[2]~reg0.ACLR
ARESETN => M_AXI_arcache[3]~reg0.ACLR
ARESETN => M_AXI_arlock[0]~reg0.ACLR
ARESETN => M_AXI_arlock[1]~reg0.ACLR
ARESETN => M_AXI_arburst[0]~reg0.PRESET
ARESETN => M_AXI_arburst[1]~reg0.ACLR
ARESETN => M_AXI_arsize[0]~reg0.ACLR
ARESETN => M_AXI_arsize[1]~reg0.PRESET
ARESETN => M_AXI_arsize[2]~reg0.ACLR
ARESETN => M_AXI_arlen[0]~reg0.ACLR
ARESETN => M_AXI_arlen[1]~reg0.ACLR
ARESETN => M_AXI_arlen[2]~reg0.ACLR
ARESETN => M_AXI_arlen[3]~reg0.ACLR
ARESETN => M_AXI_arlen[4]~reg0.ACLR
ARESETN => M_AXI_arlen[5]~reg0.ACLR
ARESETN => M_AXI_arlen[6]~reg0.ACLR
ARESETN => M_AXI_arlen[7]~reg0.ACLR
ARESETN => M_AXI_araddr[0]~reg0.ACLR
ARESETN => M_AXI_araddr[1]~reg0.ACLR
ARESETN => M_AXI_araddr[2]~reg0.ACLR
ARESETN => M_AXI_araddr[3]~reg0.ACLR
ARESETN => M_AXI_araddr[4]~reg0.ACLR
ARESETN => M_AXI_araddr[5]~reg0.ACLR
ARESETN => M_AXI_araddr[6]~reg0.ACLR
ARESETN => M_AXI_araddr[7]~reg0.ACLR
ARESETN => M_AXI_araddr[8]~reg0.ACLR
ARESETN => M_AXI_araddr[9]~reg0.ACLR
ARESETN => M_AXI_araddr[10]~reg0.ACLR
ARESETN => M_AXI_araddr[11]~reg0.ACLR
ARESETN => M_AXI_araddr[12]~reg0.ACLR
ARESETN => M_AXI_araddr[13]~reg0.ACLR
ARESETN => M_AXI_araddr[14]~reg0.ACLR
ARESETN => M_AXI_araddr[15]~reg0.ACLR
ARESETN => M_AXI_araddr[16]~reg0.ACLR
ARESETN => M_AXI_araddr[17]~reg0.ACLR
ARESETN => M_AXI_araddr[18]~reg0.ACLR
ARESETN => M_AXI_araddr[19]~reg0.ACLR
ARESETN => M_AXI_araddr[20]~reg0.ACLR
ARESETN => M_AXI_araddr[21]~reg0.ACLR
ARESETN => M_AXI_araddr[22]~reg0.ACLR
ARESETN => M_AXI_araddr[23]~reg0.ACLR
ARESETN => M_AXI_araddr[24]~reg0.ACLR
ARESETN => M_AXI_araddr[25]~reg0.ACLR
ARESETN => M_AXI_araddr[26]~reg0.ACLR
ARESETN => M_AXI_araddr[27]~reg0.ACLR
ARESETN => M_AXI_araddr[28]~reg0.ACLR
ARESETN => M_AXI_araddr[29]~reg0.ACLR
ARESETN => M_AXI_araddr[30]~reg0.ACLR
ARESETN => M_AXI_araddr[31]~reg0.ACLR
ARESETN => M_AXI_arvalid~reg0.ACLR
ARESETN => state~3.DATAIN
wb_adr[0] => M_AXI_awaddr.DATAB
wb_adr[0] => addr_latch_write.DATAB
wb_adr[0] => M_AXI_araddr.DATAB
wb_adr[0] => addr_latch_read.DATAB
wb_adr[1] => M_AXI_awaddr.DATAB
wb_adr[1] => addr_latch_write.DATAB
wb_adr[1] => M_AXI_araddr.DATAB
wb_adr[1] => addr_latch_read.DATAB
wb_adr[2] => M_AXI_awaddr.DATAB
wb_adr[2] => addr_latch_write.DATAB
wb_adr[2] => M_AXI_araddr.DATAB
wb_adr[2] => addr_latch_read.DATAB
wb_adr[3] => M_AXI_awaddr.DATAB
wb_adr[3] => addr_latch_write.DATAB
wb_adr[3] => M_AXI_araddr.DATAB
wb_adr[3] => addr_latch_read.DATAB
wb_adr[4] => M_AXI_awaddr.DATAB
wb_adr[4] => addr_latch_write.DATAB
wb_adr[4] => M_AXI_araddr.DATAB
wb_adr[4] => addr_latch_read.DATAB
wb_adr[5] => M_AXI_awaddr.DATAB
wb_adr[5] => addr_latch_write.DATAB
wb_adr[5] => M_AXI_araddr.DATAB
wb_adr[5] => addr_latch_read.DATAB
wb_adr[6] => M_AXI_awaddr.DATAB
wb_adr[6] => addr_latch_write.DATAB
wb_adr[6] => M_AXI_araddr.DATAB
wb_adr[6] => addr_latch_read.DATAB
wb_adr[7] => M_AXI_awaddr.DATAB
wb_adr[7] => addr_latch_write.DATAB
wb_adr[7] => M_AXI_araddr.DATAB
wb_adr[7] => addr_latch_read.DATAB
wb_adr[8] => M_AXI_awaddr.DATAB
wb_adr[8] => addr_latch_write.DATAB
wb_adr[8] => M_AXI_araddr.DATAB
wb_adr[8] => addr_latch_read.DATAB
wb_adr[9] => M_AXI_awaddr.DATAB
wb_adr[9] => addr_latch_write.DATAB
wb_adr[9] => M_AXI_araddr.DATAB
wb_adr[9] => addr_latch_read.DATAB
wb_adr[10] => M_AXI_awaddr.DATAB
wb_adr[10] => addr_latch_write.DATAB
wb_adr[10] => M_AXI_araddr.DATAB
wb_adr[10] => addr_latch_read.DATAB
wb_adr[11] => M_AXI_awaddr.DATAB
wb_adr[11] => addr_latch_write.DATAB
wb_adr[11] => M_AXI_araddr.DATAB
wb_adr[11] => addr_latch_read.DATAB
wb_adr[12] => M_AXI_awaddr.DATAB
wb_adr[12] => addr_latch_write.DATAB
wb_adr[12] => M_AXI_araddr.DATAB
wb_adr[12] => addr_latch_read.DATAB
wb_adr[13] => M_AXI_awaddr.DATAB
wb_adr[13] => addr_latch_write.DATAB
wb_adr[13] => M_AXI_araddr.DATAB
wb_adr[13] => addr_latch_read.DATAB
wb_adr[14] => M_AXI_awaddr.DATAB
wb_adr[14] => addr_latch_write.DATAB
wb_adr[14] => M_AXI_araddr.DATAB
wb_adr[14] => addr_latch_read.DATAB
wb_adr[15] => M_AXI_awaddr.DATAB
wb_adr[15] => addr_latch_write.DATAB
wb_adr[15] => M_AXI_araddr.DATAB
wb_adr[15] => addr_latch_read.DATAB
wb_adr[16] => M_AXI_awaddr.DATAB
wb_adr[16] => addr_latch_write.DATAB
wb_adr[16] => M_AXI_araddr.DATAB
wb_adr[16] => addr_latch_read.DATAB
wb_adr[17] => M_AXI_awaddr.DATAB
wb_adr[17] => addr_latch_write.DATAB
wb_adr[17] => M_AXI_araddr.DATAB
wb_adr[17] => addr_latch_read.DATAB
wb_adr[18] => M_AXI_awaddr.DATAB
wb_adr[18] => addr_latch_write.DATAB
wb_adr[18] => M_AXI_araddr.DATAB
wb_adr[18] => addr_latch_read.DATAB
wb_adr[19] => M_AXI_awaddr.DATAB
wb_adr[19] => addr_latch_write.DATAB
wb_adr[19] => M_AXI_araddr.DATAB
wb_adr[19] => addr_latch_read.DATAB
wb_adr[20] => M_AXI_awaddr.DATAB
wb_adr[20] => addr_latch_write.DATAB
wb_adr[20] => M_AXI_araddr.DATAB
wb_adr[20] => addr_latch_read.DATAB
wb_adr[21] => M_AXI_awaddr.DATAB
wb_adr[21] => addr_latch_write.DATAB
wb_adr[21] => M_AXI_araddr.DATAB
wb_adr[21] => addr_latch_read.DATAB
wb_adr[22] => M_AXI_awaddr.DATAB
wb_adr[22] => addr_latch_write.DATAB
wb_adr[22] => M_AXI_araddr.DATAB
wb_adr[22] => addr_latch_read.DATAB
wb_adr[23] => M_AXI_awaddr.DATAB
wb_adr[23] => addr_latch_write.DATAB
wb_adr[23] => M_AXI_araddr.DATAB
wb_adr[23] => addr_latch_read.DATAB
wb_adr[24] => M_AXI_awaddr.DATAB
wb_adr[24] => addr_latch_write.DATAB
wb_adr[24] => M_AXI_araddr.DATAB
wb_adr[24] => addr_latch_read.DATAB
wb_adr[25] => M_AXI_awaddr.DATAB
wb_adr[25] => addr_latch_write.DATAB
wb_adr[25] => M_AXI_araddr.DATAB
wb_adr[25] => addr_latch_read.DATAB
wb_adr[26] => M_AXI_awaddr.DATAB
wb_adr[26] => addr_latch_write.DATAB
wb_adr[26] => M_AXI_araddr.DATAB
wb_adr[26] => addr_latch_read.DATAB
wb_adr[27] => M_AXI_awaddr.DATAB
wb_adr[27] => addr_latch_write.DATAB
wb_adr[27] => M_AXI_araddr.DATAB
wb_adr[27] => addr_latch_read.DATAB
wb_adr[28] => M_AXI_awaddr.DATAB
wb_adr[28] => addr_latch_write.DATAB
wb_adr[28] => M_AXI_araddr.DATAB
wb_adr[28] => addr_latch_read.DATAB
wb_adr[29] => M_AXI_awaddr.DATAB
wb_adr[29] => addr_latch_write.DATAB
wb_adr[29] => M_AXI_araddr.DATAB
wb_adr[29] => addr_latch_read.DATAB
wb_adr[30] => M_AXI_awaddr.DATAB
wb_adr[30] => addr_latch_write.DATAB
wb_adr[30] => M_AXI_araddr.DATAB
wb_adr[30] => addr_latch_read.DATAB
wb_adr[31] => M_AXI_awaddr.DATAB
wb_adr[31] => addr_latch_write.DATAB
wb_adr[31] => M_AXI_araddr.DATAB
wb_adr[31] => addr_latch_read.DATAB
wb_dat[0] => data_latch.DATAB
wb_dat[1] => data_latch.DATAB
wb_dat[2] => data_latch.DATAB
wb_dat[3] => data_latch.DATAB
wb_dat[4] => data_latch.DATAB
wb_dat[5] => data_latch.DATAB
wb_dat[6] => data_latch.DATAB
wb_dat[7] => data_latch.DATAB
wb_dat[8] => data_latch.DATAB
wb_dat[9] => data_latch.DATAB
wb_dat[10] => data_latch.DATAB
wb_dat[11] => data_latch.DATAB
wb_dat[12] => data_latch.DATAB
wb_dat[13] => data_latch.DATAB
wb_dat[14] => data_latch.DATAB
wb_dat[15] => data_latch.DATAB
wb_dat[16] => data_latch.DATAB
wb_dat[17] => data_latch.DATAB
wb_dat[18] => data_latch.DATAB
wb_dat[19] => data_latch.DATAB
wb_dat[20] => data_latch.DATAB
wb_dat[21] => data_latch.DATAB
wb_dat[22] => data_latch.DATAB
wb_dat[23] => data_latch.DATAB
wb_dat[24] => data_latch.DATAB
wb_dat[25] => data_latch.DATAB
wb_dat[26] => data_latch.DATAB
wb_dat[27] => data_latch.DATAB
wb_dat[28] => data_latch.DATAB
wb_dat[29] => data_latch.DATAB
wb_dat[30] => data_latch.DATAB
wb_dat[31] => data_latch.DATAB
wb_sel[0] => sel_latch.DATAB
wb_sel[1] => sel_latch.DATAB
wb_sel[2] => sel_latch.DATAB
wb_sel[3] => sel_latch.DATAB
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => M_AXI_awaddr.OUTPUTSELECT
wb_we => write_op.DATAB
wb_we => next_state.DATAB
wb_we => M_AXI_awvalid.DATAB
wb_we => next_state.DATAB
wb_cyc => always2.IN1
wb_cyc => wb_ack.OUTPUTSELECT
wb_rdt[0] <= wb_rdt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[1] <= wb_rdt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[2] <= wb_rdt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[3] <= wb_rdt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[4] <= wb_rdt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[5] <= wb_rdt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[6] <= wb_rdt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[7] <= wb_rdt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[8] <= wb_rdt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[9] <= wb_rdt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[10] <= wb_rdt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[11] <= wb_rdt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[12] <= wb_rdt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[13] <= wb_rdt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[14] <= wb_rdt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[15] <= wb_rdt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[16] <= wb_rdt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[17] <= wb_rdt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[18] <= wb_rdt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[19] <= wb_rdt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[20] <= wb_rdt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[21] <= wb_rdt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[22] <= wb_rdt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[23] <= wb_rdt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[24] <= wb_rdt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[25] <= wb_rdt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[26] <= wb_rdt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[27] <= wb_rdt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[28] <= wb_rdt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[29] <= wb_rdt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[30] <= wb_rdt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rdt[31] <= wb_rdt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_ack <= wb_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awid[0] <= M_AXI_awid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awid[1] <= M_AXI_awid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awid[2] <= M_AXI_awid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awid[3] <= M_AXI_awid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[0] <= M_AXI_awaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[1] <= M_AXI_awaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[2] <= M_AXI_awaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[3] <= M_AXI_awaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[4] <= M_AXI_awaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[5] <= M_AXI_awaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[6] <= M_AXI_awaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[7] <= M_AXI_awaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[8] <= M_AXI_awaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[9] <= M_AXI_awaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[10] <= M_AXI_awaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[11] <= M_AXI_awaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[12] <= M_AXI_awaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[13] <= M_AXI_awaddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[14] <= M_AXI_awaddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[15] <= M_AXI_awaddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[16] <= M_AXI_awaddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[17] <= M_AXI_awaddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[18] <= M_AXI_awaddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[19] <= M_AXI_awaddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[20] <= M_AXI_awaddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[21] <= M_AXI_awaddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[22] <= M_AXI_awaddr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[23] <= M_AXI_awaddr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[24] <= M_AXI_awaddr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[25] <= M_AXI_awaddr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[26] <= M_AXI_awaddr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[27] <= M_AXI_awaddr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[28] <= M_AXI_awaddr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[29] <= M_AXI_awaddr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[30] <= M_AXI_awaddr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awaddr[31] <= M_AXI_awaddr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlen[0] <= M_AXI_awlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlen[1] <= M_AXI_awlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlen[2] <= M_AXI_awlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlen[3] <= M_AXI_awlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlen[4] <= M_AXI_awlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlen[5] <= M_AXI_awlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlen[6] <= M_AXI_awlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlen[7] <= M_AXI_awlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awsize[0] <= M_AXI_awsize[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awsize[1] <= M_AXI_awsize[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awsize[2] <= M_AXI_awsize[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awburst[0] <= M_AXI_awburst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awburst[1] <= M_AXI_awburst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlock[0] <= M_AXI_awlock[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awlock[1] <= M_AXI_awlock[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awcache[0] <= M_AXI_awcache[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awcache[1] <= M_AXI_awcache[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awcache[2] <= M_AXI_awcache[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awcache[3] <= M_AXI_awcache[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awprot[0] <= M_AXI_awprot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awprot[1] <= M_AXI_awprot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awprot[2] <= M_AXI_awprot[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awqos[0] <= M_AXI_awqos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awqos[1] <= M_AXI_awqos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awqos[2] <= M_AXI_awqos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awqos[3] <= M_AXI_awqos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awregion[0] <= M_AXI_awregion[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awregion[1] <= M_AXI_awregion[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awregion[2] <= M_AXI_awregion[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awregion[3] <= M_AXI_awregion[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awvalid <= M_AXI_awvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_awready => always2.IN1
M_AXI_wdata[0] <= M_AXI_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[1] <= M_AXI_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[2] <= M_AXI_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[3] <= M_AXI_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[4] <= M_AXI_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[5] <= M_AXI_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[6] <= M_AXI_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[7] <= M_AXI_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[8] <= M_AXI_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[9] <= M_AXI_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[10] <= M_AXI_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[11] <= M_AXI_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[12] <= M_AXI_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[13] <= M_AXI_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[14] <= M_AXI_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[15] <= M_AXI_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[16] <= M_AXI_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[17] <= M_AXI_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[18] <= M_AXI_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[19] <= M_AXI_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[20] <= M_AXI_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[21] <= M_AXI_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[22] <= M_AXI_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[23] <= M_AXI_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[24] <= M_AXI_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[25] <= M_AXI_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[26] <= M_AXI_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[27] <= M_AXI_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[28] <= M_AXI_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[29] <= M_AXI_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[30] <= M_AXI_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wdata[31] <= M_AXI_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wstrb[0] <= M_AXI_wstrb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wstrb[1] <= M_AXI_wstrb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wstrb[2] <= M_AXI_wstrb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wstrb[3] <= M_AXI_wstrb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wlast <= M_AXI_wlast~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wvalid <= M_AXI_wvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_wready => always3.IN1
M_AXI_bid[0] => ~NO_FANOUT~
M_AXI_bid[1] => ~NO_FANOUT~
M_AXI_bid[2] => ~NO_FANOUT~
M_AXI_bid[3] => ~NO_FANOUT~
M_AXI_bresp[0] => ~NO_FANOUT~
M_AXI_bresp[1] => ~NO_FANOUT~
M_AXI_bvalid => always4.IN1
M_AXI_bvalid => always7.IN0
M_AXI_bready <= M_AXI_bready~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arid[0] <= M_AXI_arid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arid[1] <= M_AXI_arid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arid[2] <= M_AXI_arid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arid[3] <= M_AXI_arid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[0] <= M_AXI_araddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[1] <= M_AXI_araddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[2] <= M_AXI_araddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[3] <= M_AXI_araddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[4] <= M_AXI_araddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[5] <= M_AXI_araddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[6] <= M_AXI_araddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[7] <= M_AXI_araddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[8] <= M_AXI_araddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[9] <= M_AXI_araddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[10] <= M_AXI_araddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[11] <= M_AXI_araddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[12] <= M_AXI_araddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[13] <= M_AXI_araddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[14] <= M_AXI_araddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[15] <= M_AXI_araddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[16] <= M_AXI_araddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[17] <= M_AXI_araddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[18] <= M_AXI_araddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[19] <= M_AXI_araddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[20] <= M_AXI_araddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[21] <= M_AXI_araddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[22] <= M_AXI_araddr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[23] <= M_AXI_araddr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[24] <= M_AXI_araddr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[25] <= M_AXI_araddr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[26] <= M_AXI_araddr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[27] <= M_AXI_araddr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[28] <= M_AXI_araddr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[29] <= M_AXI_araddr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[30] <= M_AXI_araddr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_araddr[31] <= M_AXI_araddr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[0] <= M_AXI_arlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[1] <= M_AXI_arlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[2] <= M_AXI_arlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[3] <= M_AXI_arlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[4] <= M_AXI_arlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[5] <= M_AXI_arlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[6] <= M_AXI_arlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlen[7] <= M_AXI_arlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arsize[0] <= M_AXI_arsize[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arsize[1] <= M_AXI_arsize[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arsize[2] <= M_AXI_arsize[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arburst[0] <= M_AXI_arburst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arburst[1] <= M_AXI_arburst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlock[0] <= M_AXI_arlock[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arlock[1] <= M_AXI_arlock[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arcache[0] <= M_AXI_arcache[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arcache[1] <= M_AXI_arcache[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arcache[2] <= M_AXI_arcache[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arcache[3] <= M_AXI_arcache[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arprot[0] <= M_AXI_arprot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arprot[1] <= M_AXI_arprot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arprot[2] <= M_AXI_arprot[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arqos[0] <= M_AXI_arqos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arqos[1] <= M_AXI_arqos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arqos[2] <= M_AXI_arqos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arqos[3] <= M_AXI_arqos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arregion[0] <= M_AXI_arregion[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arregion[1] <= M_AXI_arregion[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arregion[2] <= M_AXI_arregion[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arregion[3] <= M_AXI_arregion[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arvalid <= M_AXI_arvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_arready => always5.IN1
M_AXI_rid[0] => ~NO_FANOUT~
M_AXI_rid[1] => ~NO_FANOUT~
M_AXI_rid[2] => ~NO_FANOUT~
M_AXI_rid[3] => ~NO_FANOUT~
M_AXI_rdata[0] => wb_rdt.DATAB
M_AXI_rdata[1] => wb_rdt.DATAB
M_AXI_rdata[2] => wb_rdt.DATAB
M_AXI_rdata[3] => wb_rdt.DATAB
M_AXI_rdata[4] => wb_rdt.DATAB
M_AXI_rdata[5] => wb_rdt.DATAB
M_AXI_rdata[6] => wb_rdt.DATAB
M_AXI_rdata[7] => wb_rdt.DATAB
M_AXI_rdata[8] => wb_rdt.DATAB
M_AXI_rdata[9] => wb_rdt.DATAB
M_AXI_rdata[10] => wb_rdt.DATAB
M_AXI_rdata[11] => wb_rdt.DATAB
M_AXI_rdata[12] => wb_rdt.DATAB
M_AXI_rdata[13] => wb_rdt.DATAB
M_AXI_rdata[14] => wb_rdt.DATAB
M_AXI_rdata[15] => wb_rdt.DATAB
M_AXI_rdata[16] => wb_rdt.DATAB
M_AXI_rdata[17] => wb_rdt.DATAB
M_AXI_rdata[18] => wb_rdt.DATAB
M_AXI_rdata[19] => wb_rdt.DATAB
M_AXI_rdata[20] => wb_rdt.DATAB
M_AXI_rdata[21] => wb_rdt.DATAB
M_AXI_rdata[22] => wb_rdt.DATAB
M_AXI_rdata[23] => wb_rdt.DATAB
M_AXI_rdata[24] => wb_rdt.DATAB
M_AXI_rdata[25] => wb_rdt.DATAB
M_AXI_rdata[26] => wb_rdt.DATAB
M_AXI_rdata[27] => wb_rdt.DATAB
M_AXI_rdata[28] => wb_rdt.DATAB
M_AXI_rdata[29] => wb_rdt.DATAB
M_AXI_rdata[30] => wb_rdt.DATAB
M_AXI_rdata[31] => wb_rdt.DATAB
M_AXI_rresp[0] => ~NO_FANOUT~
M_AXI_rresp[1] => ~NO_FANOUT~
M_AXI_rlast => ~NO_FANOUT~
M_AXI_rvalid => always6.IN1
M_AXI_rvalid => always7.IN0
M_AXI_rready <= M_AXI_rready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect
S01_ACLK => S01_ACLK.IN2
S01_ARESETN => S01_ARESETN.IN2
S01_AXI_awaddr[0] => S01_AXI_awaddr[0].IN1
S01_AXI_awaddr[1] => S01_AXI_awaddr[1].IN1
S01_AXI_awaddr[2] => S01_AXI_awaddr[2].IN1
S01_AXI_awaddr[3] => S01_AXI_awaddr[3].IN1
S01_AXI_awaddr[4] => S01_AXI_awaddr[4].IN1
S01_AXI_awaddr[5] => S01_AXI_awaddr[5].IN1
S01_AXI_awaddr[6] => S01_AXI_awaddr[6].IN1
S01_AXI_awaddr[7] => S01_AXI_awaddr[7].IN1
S01_AXI_awaddr[8] => S01_AXI_awaddr[8].IN1
S01_AXI_awaddr[9] => S01_AXI_awaddr[9].IN1
S01_AXI_awaddr[10] => S01_AXI_awaddr[10].IN1
S01_AXI_awaddr[11] => S01_AXI_awaddr[11].IN1
S01_AXI_awaddr[12] => S01_AXI_awaddr[12].IN1
S01_AXI_awaddr[13] => S01_AXI_awaddr[13].IN1
S01_AXI_awaddr[14] => S01_AXI_awaddr[14].IN1
S01_AXI_awaddr[15] => S01_AXI_awaddr[15].IN1
S01_AXI_awaddr[16] => S01_AXI_awaddr[16].IN1
S01_AXI_awaddr[17] => S01_AXI_awaddr[17].IN1
S01_AXI_awaddr[18] => S01_AXI_awaddr[18].IN1
S01_AXI_awaddr[19] => S01_AXI_awaddr[19].IN1
S01_AXI_awaddr[20] => S01_AXI_awaddr[20].IN1
S01_AXI_awaddr[21] => S01_AXI_awaddr[21].IN1
S01_AXI_awaddr[22] => S01_AXI_awaddr[22].IN1
S01_AXI_awaddr[23] => S01_AXI_awaddr[23].IN1
S01_AXI_awaddr[24] => S01_AXI_awaddr[24].IN1
S01_AXI_awaddr[25] => S01_AXI_awaddr[25].IN1
S01_AXI_awaddr[26] => S01_AXI_awaddr[26].IN1
S01_AXI_awaddr[27] => S01_AXI_awaddr[27].IN1
S01_AXI_awaddr[28] => S01_AXI_awaddr[28].IN1
S01_AXI_awaddr[29] => S01_AXI_awaddr[29].IN1
S01_AXI_awaddr[30] => S01_AXI_awaddr[30].IN1
S01_AXI_awaddr[31] => S01_AXI_awaddr[31].IN1
S01_AXI_awlen[0] => S01_AXI_awlen[0].IN1
S01_AXI_awlen[1] => S01_AXI_awlen[1].IN1
S01_AXI_awlen[2] => S01_AXI_awlen[2].IN1
S01_AXI_awlen[3] => S01_AXI_awlen[3].IN1
S01_AXI_awlen[4] => S01_AXI_awlen[4].IN1
S01_AXI_awlen[5] => S01_AXI_awlen[5].IN1
S01_AXI_awlen[6] => S01_AXI_awlen[6].IN1
S01_AXI_awlen[7] => S01_AXI_awlen[7].IN1
S01_AXI_awsize[0] => S01_AXI_awsize[0].IN1
S01_AXI_awsize[1] => S01_AXI_awsize[1].IN1
S01_AXI_awsize[2] => S01_AXI_awsize[2].IN1
S01_AXI_awburst[0] => S01_AXI_awburst[0].IN1
S01_AXI_awburst[1] => S01_AXI_awburst[1].IN1
S01_AXI_awlock[0] => S01_AXI_awlock[0].IN1
S01_AXI_awlock[1] => S01_AXI_awlock[1].IN1
S01_AXI_awcache[0] => S01_AXI_awcache[0].IN1
S01_AXI_awcache[1] => S01_AXI_awcache[1].IN1
S01_AXI_awcache[2] => S01_AXI_awcache[2].IN1
S01_AXI_awcache[3] => S01_AXI_awcache[3].IN1
S01_AXI_awprot[0] => S01_AXI_awprot[0].IN1
S01_AXI_awprot[1] => S01_AXI_awprot[1].IN1
S01_AXI_awprot[2] => S01_AXI_awprot[2].IN1
S01_AXI_awqos[0] => S01_AXI_awqos[0].IN1
S01_AXI_awqos[1] => S01_AXI_awqos[1].IN1
S01_AXI_awqos[2] => S01_AXI_awqos[2].IN1
S01_AXI_awqos[3] => S01_AXI_awqos[3].IN1
S01_AXI_awvalid => S01_AXI_awvalid.IN1
S01_AXI_awready <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.S01_AXI_awready
S01_AXI_wdata[0] => S01_AXI_wdata[0].IN1
S01_AXI_wdata[1] => S01_AXI_wdata[1].IN1
S01_AXI_wdata[2] => S01_AXI_wdata[2].IN1
S01_AXI_wdata[3] => S01_AXI_wdata[3].IN1
S01_AXI_wdata[4] => S01_AXI_wdata[4].IN1
S01_AXI_wdata[5] => S01_AXI_wdata[5].IN1
S01_AXI_wdata[6] => S01_AXI_wdata[6].IN1
S01_AXI_wdata[7] => S01_AXI_wdata[7].IN1
S01_AXI_wdata[8] => S01_AXI_wdata[8].IN1
S01_AXI_wdata[9] => S01_AXI_wdata[9].IN1
S01_AXI_wdata[10] => S01_AXI_wdata[10].IN1
S01_AXI_wdata[11] => S01_AXI_wdata[11].IN1
S01_AXI_wdata[12] => S01_AXI_wdata[12].IN1
S01_AXI_wdata[13] => S01_AXI_wdata[13].IN1
S01_AXI_wdata[14] => S01_AXI_wdata[14].IN1
S01_AXI_wdata[15] => S01_AXI_wdata[15].IN1
S01_AXI_wdata[16] => S01_AXI_wdata[16].IN1
S01_AXI_wdata[17] => S01_AXI_wdata[17].IN1
S01_AXI_wdata[18] => S01_AXI_wdata[18].IN1
S01_AXI_wdata[19] => S01_AXI_wdata[19].IN1
S01_AXI_wdata[20] => S01_AXI_wdata[20].IN1
S01_AXI_wdata[21] => S01_AXI_wdata[21].IN1
S01_AXI_wdata[22] => S01_AXI_wdata[22].IN1
S01_AXI_wdata[23] => S01_AXI_wdata[23].IN1
S01_AXI_wdata[24] => S01_AXI_wdata[24].IN1
S01_AXI_wdata[25] => S01_AXI_wdata[25].IN1
S01_AXI_wdata[26] => S01_AXI_wdata[26].IN1
S01_AXI_wdata[27] => S01_AXI_wdata[27].IN1
S01_AXI_wdata[28] => S01_AXI_wdata[28].IN1
S01_AXI_wdata[29] => S01_AXI_wdata[29].IN1
S01_AXI_wdata[30] => S01_AXI_wdata[30].IN1
S01_AXI_wdata[31] => S01_AXI_wdata[31].IN1
S01_AXI_wstrb[0] => S01_AXI_wstrb[0].IN1
S01_AXI_wstrb[1] => S01_AXI_wstrb[1].IN1
S01_AXI_wstrb[2] => S01_AXI_wstrb[2].IN1
S01_AXI_wstrb[3] => S01_AXI_wstrb[3].IN1
S01_AXI_wlast => S01_AXI_wlast.IN1
S01_AXI_wvalid => S01_AXI_wvalid.IN1
S01_AXI_wready <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.S01_AXI_wready
S01_AXI_bresp[0] <= BR_Channel_Controller_Top:u_BR_Channel_Controller_Top.S01_AXI_bresp
S01_AXI_bresp[1] <= BR_Channel_Controller_Top:u_BR_Channel_Controller_Top.S01_AXI_bresp
S01_AXI_bvalid <= BR_Channel_Controller_Top:u_BR_Channel_Controller_Top.S01_AXI_bvalid
S01_AXI_bready => S01_AXI_bready.IN1
S01_AXI_araddr[0] => S01_AXI_araddr[0].IN2
S01_AXI_araddr[1] => S01_AXI_araddr[1].IN2
S01_AXI_araddr[2] => S01_AXI_araddr[2].IN2
S01_AXI_araddr[3] => S01_AXI_araddr[3].IN2
S01_AXI_araddr[4] => S01_AXI_araddr[4].IN2
S01_AXI_araddr[5] => S01_AXI_araddr[5].IN2
S01_AXI_araddr[6] => S01_AXI_araddr[6].IN2
S01_AXI_araddr[7] => S01_AXI_araddr[7].IN2
S01_AXI_araddr[8] => S01_AXI_araddr[8].IN2
S01_AXI_araddr[9] => S01_AXI_araddr[9].IN2
S01_AXI_araddr[10] => S01_AXI_araddr[10].IN2
S01_AXI_araddr[11] => S01_AXI_araddr[11].IN2
S01_AXI_araddr[12] => S01_AXI_araddr[12].IN2
S01_AXI_araddr[13] => S01_AXI_araddr[13].IN2
S01_AXI_araddr[14] => S01_AXI_araddr[14].IN2
S01_AXI_araddr[15] => S01_AXI_araddr[15].IN2
S01_AXI_araddr[16] => S01_AXI_araddr[16].IN2
S01_AXI_araddr[17] => S01_AXI_araddr[17].IN2
S01_AXI_araddr[18] => S01_AXI_araddr[18].IN2
S01_AXI_araddr[19] => S01_AXI_araddr[19].IN2
S01_AXI_araddr[20] => S01_AXI_araddr[20].IN2
S01_AXI_araddr[21] => S01_AXI_araddr[21].IN2
S01_AXI_araddr[22] => S01_AXI_araddr[22].IN2
S01_AXI_araddr[23] => S01_AXI_araddr[23].IN2
S01_AXI_araddr[24] => S01_AXI_araddr[24].IN2
S01_AXI_araddr[25] => S01_AXI_araddr[25].IN2
S01_AXI_araddr[26] => S01_AXI_araddr[26].IN2
S01_AXI_araddr[27] => S01_AXI_araddr[27].IN2
S01_AXI_araddr[28] => S01_AXI_araddr[28].IN2
S01_AXI_araddr[29] => S01_AXI_araddr[29].IN2
S01_AXI_araddr[30] => S01_AXI_araddr[30].IN2
S01_AXI_araddr[31] => S01_AXI_araddr[31].IN2
S01_AXI_arlen[0] => S01_AXI_arlen[0].IN1
S01_AXI_arlen[1] => S01_AXI_arlen[1].IN1
S01_AXI_arlen[2] => S01_AXI_arlen[2].IN1
S01_AXI_arlen[3] => S01_AXI_arlen[3].IN1
S01_AXI_arlen[4] => S01_AXI_arlen[4].IN1
S01_AXI_arlen[5] => S01_AXI_arlen[5].IN1
S01_AXI_arlen[6] => S01_AXI_arlen[6].IN1
S01_AXI_arlen[7] => S01_AXI_arlen[7].IN1
S01_AXI_arsize[0] => S01_AXI_arsize[0].IN1
S01_AXI_arsize[1] => S01_AXI_arsize[1].IN1
S01_AXI_arsize[2] => S01_AXI_arsize[2].IN1
S01_AXI_arburst[0] => S01_AXI_arburst[0].IN1
S01_AXI_arburst[1] => S01_AXI_arburst[1].IN1
S01_AXI_arlock[0] => S01_AXI_arlock[0].IN1
S01_AXI_arlock[1] => S01_AXI_arlock[1].IN1
S01_AXI_arcache[0] => S01_AXI_arcache[0].IN1
S01_AXI_arcache[1] => S01_AXI_arcache[1].IN1
S01_AXI_arcache[2] => S01_AXI_arcache[2].IN1
S01_AXI_arcache[3] => S01_AXI_arcache[3].IN1
S01_AXI_arprot[0] => S01_AXI_arprot[0].IN1
S01_AXI_arprot[1] => S01_AXI_arprot[1].IN1
S01_AXI_arprot[2] => S01_AXI_arprot[2].IN1
S01_AXI_arregion[0] => S01_AXI_arregion[0].IN1
S01_AXI_arregion[1] => S01_AXI_arregion[1].IN1
S01_AXI_arregion[2] => S01_AXI_arregion[2].IN1
S01_AXI_arregion[3] => S01_AXI_arregion[3].IN1
S01_AXI_arqos[0] => S01_AXI_arqos[0].IN1
S01_AXI_arqos[1] => S01_AXI_arqos[1].IN1
S01_AXI_arqos[2] => S01_AXI_arqos[2].IN1
S01_AXI_arqos[3] => S01_AXI_arqos[3].IN1
S01_AXI_arvalid => S01_AXI_arvalid.IN2
S01_AXI_arready <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.S01_AXI_arready
S01_AXI_rdata[0] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[1] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[2] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[3] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[4] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[5] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[6] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[7] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[8] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[9] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[10] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[11] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[12] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[13] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[14] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[15] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[16] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[17] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[18] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[19] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[20] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[21] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[22] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[23] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[24] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[25] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[26] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[27] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[28] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[29] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[30] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rdata[31] <= Mux_4x1:rdata_mux_M1.out
S01_AXI_rresp[0] <= Mux_4x1:rresp_mux_M1.out
S01_AXI_rresp[1] <= Mux_4x1:rresp_mux_M1.out
S01_AXI_rlast <= Mux_4x1:rlast_mux_M1.out
S01_AXI_rvalid <= Mux_4x1:rvalid_mux_M1.out
S01_AXI_rready => S01_AXI_rready.IN2
ACLK => ACLK.IN5
ARESETN => ARESETN.IN5
S00_ACLK => S00_ACLK.IN2
S00_ARESETN => S00_ARESETN.IN2
S00_AXI_awaddr[0] => S00_AXI_awaddr[0].IN1
S00_AXI_awaddr[1] => S00_AXI_awaddr[1].IN1
S00_AXI_awaddr[2] => S00_AXI_awaddr[2].IN1
S00_AXI_awaddr[3] => S00_AXI_awaddr[3].IN1
S00_AXI_awaddr[4] => S00_AXI_awaddr[4].IN1
S00_AXI_awaddr[5] => S00_AXI_awaddr[5].IN1
S00_AXI_awaddr[6] => S00_AXI_awaddr[6].IN1
S00_AXI_awaddr[7] => S00_AXI_awaddr[7].IN1
S00_AXI_awaddr[8] => S00_AXI_awaddr[8].IN1
S00_AXI_awaddr[9] => S00_AXI_awaddr[9].IN1
S00_AXI_awaddr[10] => S00_AXI_awaddr[10].IN1
S00_AXI_awaddr[11] => S00_AXI_awaddr[11].IN1
S00_AXI_awaddr[12] => S00_AXI_awaddr[12].IN1
S00_AXI_awaddr[13] => S00_AXI_awaddr[13].IN1
S00_AXI_awaddr[14] => S00_AXI_awaddr[14].IN1
S00_AXI_awaddr[15] => S00_AXI_awaddr[15].IN1
S00_AXI_awaddr[16] => S00_AXI_awaddr[16].IN1
S00_AXI_awaddr[17] => S00_AXI_awaddr[17].IN1
S00_AXI_awaddr[18] => S00_AXI_awaddr[18].IN1
S00_AXI_awaddr[19] => S00_AXI_awaddr[19].IN1
S00_AXI_awaddr[20] => S00_AXI_awaddr[20].IN1
S00_AXI_awaddr[21] => S00_AXI_awaddr[21].IN1
S00_AXI_awaddr[22] => S00_AXI_awaddr[22].IN1
S00_AXI_awaddr[23] => S00_AXI_awaddr[23].IN1
S00_AXI_awaddr[24] => S00_AXI_awaddr[24].IN1
S00_AXI_awaddr[25] => S00_AXI_awaddr[25].IN1
S00_AXI_awaddr[26] => S00_AXI_awaddr[26].IN1
S00_AXI_awaddr[27] => S00_AXI_awaddr[27].IN1
S00_AXI_awaddr[28] => S00_AXI_awaddr[28].IN1
S00_AXI_awaddr[29] => S00_AXI_awaddr[29].IN1
S00_AXI_awaddr[30] => S00_AXI_awaddr[30].IN1
S00_AXI_awaddr[31] => S00_AXI_awaddr[31].IN1
S00_AXI_awlen[0] => S00_AXI_awlen[0].IN1
S00_AXI_awlen[1] => S00_AXI_awlen[1].IN1
S00_AXI_awlen[2] => S00_AXI_awlen[2].IN1
S00_AXI_awlen[3] => S00_AXI_awlen[3].IN1
S00_AXI_awlen[4] => S00_AXI_awlen[4].IN1
S00_AXI_awlen[5] => S00_AXI_awlen[5].IN1
S00_AXI_awlen[6] => S00_AXI_awlen[6].IN1
S00_AXI_awlen[7] => S00_AXI_awlen[7].IN1
S00_AXI_awsize[0] => S00_AXI_awsize[0].IN1
S00_AXI_awsize[1] => S00_AXI_awsize[1].IN1
S00_AXI_awsize[2] => S00_AXI_awsize[2].IN1
S00_AXI_awburst[0] => S00_AXI_awburst[0].IN1
S00_AXI_awburst[1] => S00_AXI_awburst[1].IN1
S00_AXI_awlock[0] => S00_AXI_awlock[0].IN1
S00_AXI_awlock[1] => S00_AXI_awlock[1].IN1
S00_AXI_awcache[0] => S00_AXI_awcache[0].IN1
S00_AXI_awcache[1] => S00_AXI_awcache[1].IN1
S00_AXI_awcache[2] => S00_AXI_awcache[2].IN1
S00_AXI_awcache[3] => S00_AXI_awcache[3].IN1
S00_AXI_awprot[0] => S00_AXI_awprot[0].IN1
S00_AXI_awprot[1] => S00_AXI_awprot[1].IN1
S00_AXI_awprot[2] => S00_AXI_awprot[2].IN1
S00_AXI_awqos[0] => S00_AXI_awqos[0].IN1
S00_AXI_awqos[1] => S00_AXI_awqos[1].IN1
S00_AXI_awqos[2] => S00_AXI_awqos[2].IN1
S00_AXI_awqos[3] => S00_AXI_awqos[3].IN1
S00_AXI_awvalid => S00_AXI_awvalid.IN1
S00_AXI_awready <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.S00_AXI_awready
S00_AXI_wdata[0] => S00_AXI_wdata[0].IN1
S00_AXI_wdata[1] => S00_AXI_wdata[1].IN1
S00_AXI_wdata[2] => S00_AXI_wdata[2].IN1
S00_AXI_wdata[3] => S00_AXI_wdata[3].IN1
S00_AXI_wdata[4] => S00_AXI_wdata[4].IN1
S00_AXI_wdata[5] => S00_AXI_wdata[5].IN1
S00_AXI_wdata[6] => S00_AXI_wdata[6].IN1
S00_AXI_wdata[7] => S00_AXI_wdata[7].IN1
S00_AXI_wdata[8] => S00_AXI_wdata[8].IN1
S00_AXI_wdata[9] => S00_AXI_wdata[9].IN1
S00_AXI_wdata[10] => S00_AXI_wdata[10].IN1
S00_AXI_wdata[11] => S00_AXI_wdata[11].IN1
S00_AXI_wdata[12] => S00_AXI_wdata[12].IN1
S00_AXI_wdata[13] => S00_AXI_wdata[13].IN1
S00_AXI_wdata[14] => S00_AXI_wdata[14].IN1
S00_AXI_wdata[15] => S00_AXI_wdata[15].IN1
S00_AXI_wdata[16] => S00_AXI_wdata[16].IN1
S00_AXI_wdata[17] => S00_AXI_wdata[17].IN1
S00_AXI_wdata[18] => S00_AXI_wdata[18].IN1
S00_AXI_wdata[19] => S00_AXI_wdata[19].IN1
S00_AXI_wdata[20] => S00_AXI_wdata[20].IN1
S00_AXI_wdata[21] => S00_AXI_wdata[21].IN1
S00_AXI_wdata[22] => S00_AXI_wdata[22].IN1
S00_AXI_wdata[23] => S00_AXI_wdata[23].IN1
S00_AXI_wdata[24] => S00_AXI_wdata[24].IN1
S00_AXI_wdata[25] => S00_AXI_wdata[25].IN1
S00_AXI_wdata[26] => S00_AXI_wdata[26].IN1
S00_AXI_wdata[27] => S00_AXI_wdata[27].IN1
S00_AXI_wdata[28] => S00_AXI_wdata[28].IN1
S00_AXI_wdata[29] => S00_AXI_wdata[29].IN1
S00_AXI_wdata[30] => S00_AXI_wdata[30].IN1
S00_AXI_wdata[31] => S00_AXI_wdata[31].IN1
S00_AXI_wstrb[0] => S00_AXI_wstrb[0].IN1
S00_AXI_wstrb[1] => S00_AXI_wstrb[1].IN1
S00_AXI_wstrb[2] => S00_AXI_wstrb[2].IN1
S00_AXI_wstrb[3] => S00_AXI_wstrb[3].IN1
S00_AXI_wlast => S00_AXI_wlast.IN1
S00_AXI_wvalid => S00_AXI_wvalid.IN1
S00_AXI_wready <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.S00_AXI_wready
S00_AXI_bresp[0] <= BR_Channel_Controller_Top:u_BR_Channel_Controller_Top.S00_AXI_bresp
S00_AXI_bresp[1] <= BR_Channel_Controller_Top:u_BR_Channel_Controller_Top.S00_AXI_bresp
S00_AXI_bvalid <= BR_Channel_Controller_Top:u_BR_Channel_Controller_Top.S00_AXI_bvalid
S00_AXI_bready => S00_AXI_bready.IN1
S00_AXI_araddr[0] => S00_AXI_araddr[0].IN2
S00_AXI_araddr[1] => S00_AXI_araddr[1].IN2
S00_AXI_araddr[2] => S00_AXI_araddr[2].IN2
S00_AXI_araddr[3] => S00_AXI_araddr[3].IN2
S00_AXI_araddr[4] => S00_AXI_araddr[4].IN2
S00_AXI_araddr[5] => S00_AXI_araddr[5].IN2
S00_AXI_araddr[6] => S00_AXI_araddr[6].IN2
S00_AXI_araddr[7] => S00_AXI_araddr[7].IN2
S00_AXI_araddr[8] => S00_AXI_araddr[8].IN2
S00_AXI_araddr[9] => S00_AXI_araddr[9].IN2
S00_AXI_araddr[10] => S00_AXI_araddr[10].IN2
S00_AXI_araddr[11] => S00_AXI_araddr[11].IN2
S00_AXI_araddr[12] => S00_AXI_araddr[12].IN2
S00_AXI_araddr[13] => S00_AXI_araddr[13].IN2
S00_AXI_araddr[14] => S00_AXI_araddr[14].IN2
S00_AXI_araddr[15] => S00_AXI_araddr[15].IN2
S00_AXI_araddr[16] => S00_AXI_araddr[16].IN2
S00_AXI_araddr[17] => S00_AXI_araddr[17].IN2
S00_AXI_araddr[18] => S00_AXI_araddr[18].IN2
S00_AXI_araddr[19] => S00_AXI_araddr[19].IN2
S00_AXI_araddr[20] => S00_AXI_araddr[20].IN2
S00_AXI_araddr[21] => S00_AXI_araddr[21].IN2
S00_AXI_araddr[22] => S00_AXI_araddr[22].IN2
S00_AXI_araddr[23] => S00_AXI_araddr[23].IN2
S00_AXI_araddr[24] => S00_AXI_araddr[24].IN2
S00_AXI_araddr[25] => S00_AXI_araddr[25].IN2
S00_AXI_araddr[26] => S00_AXI_araddr[26].IN2
S00_AXI_araddr[27] => S00_AXI_araddr[27].IN2
S00_AXI_araddr[28] => S00_AXI_araddr[28].IN2
S00_AXI_araddr[29] => S00_AXI_araddr[29].IN2
S00_AXI_araddr[30] => S00_AXI_araddr[30].IN2
S00_AXI_araddr[31] => S00_AXI_araddr[31].IN2
S00_AXI_arlen[0] => S00_AXI_arlen[0].IN1
S00_AXI_arlen[1] => S00_AXI_arlen[1].IN1
S00_AXI_arlen[2] => S00_AXI_arlen[2].IN1
S00_AXI_arlen[3] => S00_AXI_arlen[3].IN1
S00_AXI_arlen[4] => S00_AXI_arlen[4].IN1
S00_AXI_arlen[5] => S00_AXI_arlen[5].IN1
S00_AXI_arlen[6] => S00_AXI_arlen[6].IN1
S00_AXI_arlen[7] => S00_AXI_arlen[7].IN1
S00_AXI_arsize[0] => S00_AXI_arsize[0].IN1
S00_AXI_arsize[1] => S00_AXI_arsize[1].IN1
S00_AXI_arsize[2] => S00_AXI_arsize[2].IN1
S00_AXI_arburst[0] => S00_AXI_arburst[0].IN1
S00_AXI_arburst[1] => S00_AXI_arburst[1].IN1
S00_AXI_arlock[0] => S00_AXI_arlock[0].IN1
S00_AXI_arlock[1] => S00_AXI_arlock[1].IN1
S00_AXI_arcache[0] => S00_AXI_arcache[0].IN1
S00_AXI_arcache[1] => S00_AXI_arcache[1].IN1
S00_AXI_arcache[2] => S00_AXI_arcache[2].IN1
S00_AXI_arcache[3] => S00_AXI_arcache[3].IN1
S00_AXI_arprot[0] => S00_AXI_arprot[0].IN1
S00_AXI_arprot[1] => S00_AXI_arprot[1].IN1
S00_AXI_arprot[2] => S00_AXI_arprot[2].IN1
S00_AXI_arregion[0] => S00_AXI_arregion[0].IN1
S00_AXI_arregion[1] => S00_AXI_arregion[1].IN1
S00_AXI_arregion[2] => S00_AXI_arregion[2].IN1
S00_AXI_arregion[3] => S00_AXI_arregion[3].IN1
S00_AXI_arqos[0] => S00_AXI_arqos[0].IN1
S00_AXI_arqos[1] => S00_AXI_arqos[1].IN1
S00_AXI_arqos[2] => S00_AXI_arqos[2].IN1
S00_AXI_arqos[3] => S00_AXI_arqos[3].IN1
S00_AXI_arvalid => S00_AXI_arvalid.IN2
S00_AXI_arready <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.S00_AXI_arready
S00_AXI_rdata[0] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[1] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[2] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[3] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[4] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[5] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[6] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[7] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[8] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[9] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[10] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[11] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[12] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[13] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[14] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[15] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[16] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[17] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[18] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[19] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[20] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[21] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[22] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[23] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[24] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[25] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[26] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[27] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[28] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[29] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[30] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rdata[31] <= Mux_4x1:rdata_mux_M0.out
S00_AXI_rresp[0] <= Mux_4x1:rresp_mux_M0.out
S00_AXI_rresp[1] <= Mux_4x1:rresp_mux_M0.out
S00_AXI_rlast <= Mux_4x1:rlast_mux_M0.out
S00_AXI_rvalid <= Mux_4x1:rvalid_mux_M0.out
S00_AXI_rready => S00_AXI_rready.IN2
M00_ACLK => M00_ACLK.IN2
M00_ARESETN => M00_ARESETN.IN2
M00_AXI_awaddr_ID[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr_ID
M00_AXI_awaddr[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[3] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[4] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[5] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[6] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[7] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[8] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[9] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[10] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[11] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[12] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[13] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[14] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[15] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[16] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[17] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[18] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[19] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[20] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[21] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[22] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[23] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[24] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[25] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[26] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[27] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[28] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[29] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[30] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awaddr[31] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awaddr
M00_AXI_awlen[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlen
M00_AXI_awlen[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlen
M00_AXI_awlen[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlen
M00_AXI_awlen[3] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlen
M00_AXI_awlen[4] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlen
M00_AXI_awlen[5] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlen
M00_AXI_awlen[6] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlen
M00_AXI_awlen[7] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlen
M00_AXI_awsize[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awsize
M00_AXI_awsize[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awsize
M00_AXI_awsize[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awsize
M00_AXI_awburst[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awburst
M00_AXI_awburst[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awburst
M00_AXI_awlock[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlock
M00_AXI_awlock[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awlock
M00_AXI_awcache[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awcache
M00_AXI_awcache[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awcache
M00_AXI_awcache[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awcache
M00_AXI_awcache[3] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awcache
M00_AXI_awprot[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awprot
M00_AXI_awprot[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awprot
M00_AXI_awprot[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awprot
M00_AXI_awqos[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awqos
M00_AXI_awqos[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awqos
M00_AXI_awqos[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awqos
M00_AXI_awqos[3] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awqos
M00_AXI_awvalid <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M00_AXI_awvalid
M00_AXI_awready => M00_AXI_awready.IN1
M00_AXI_wdata[0] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[1] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[2] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[3] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[4] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[5] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[6] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[7] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[8] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[9] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[10] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[11] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[12] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[13] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[14] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[15] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[16] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[17] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[18] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[19] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[20] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[21] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[22] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[23] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[24] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[25] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[26] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[27] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[28] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[29] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[30] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wdata[31] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wdata
M00_AXI_wstrb[0] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wstrb
M00_AXI_wstrb[1] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wstrb
M00_AXI_wstrb[2] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wstrb
M00_AXI_wstrb[3] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wstrb
M00_AXI_wlast <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wlast
M00_AXI_wvalid <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M00_AXI_wvalid
M00_AXI_wready => M00_AXI_wready.IN1
M00_AXI_BID[0] => M00_AXI_BID[0].IN1
M00_AXI_bresp[0] => M00_AXI_bresp[0].IN1
M00_AXI_bresp[1] => M00_AXI_bresp[1].IN1
M00_AXI_bvalid => M00_AXI_bvalid.IN1
M00_AXI_bready <= BR_Channel_Controller_Top:u_BR_Channel_Controller_Top.M00_AXI_bready
M00_AXI_araddr[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[4] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[5] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[6] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[7] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[8] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[9] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[10] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[11] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[12] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[13] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[14] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[15] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[16] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[17] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[18] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[19] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[20] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[21] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[22] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[23] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[24] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[25] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[26] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[27] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[28] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[29] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[30] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_araddr[31] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_araddr
M00_AXI_arlen[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlen
M00_AXI_arlen[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlen
M00_AXI_arlen[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlen
M00_AXI_arlen[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlen
M00_AXI_arlen[4] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlen
M00_AXI_arlen[5] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlen
M00_AXI_arlen[6] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlen
M00_AXI_arlen[7] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlen
M00_AXI_arsize[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arsize
M00_AXI_arsize[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arsize
M00_AXI_arsize[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arsize
M00_AXI_arburst[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arburst
M00_AXI_arburst[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arburst
M00_AXI_arlock[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlock
M00_AXI_arlock[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arlock
M00_AXI_arcache[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arcache
M00_AXI_arcache[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arcache
M00_AXI_arcache[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arcache
M00_AXI_arcache[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arcache
M00_AXI_arprot[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arprot
M00_AXI_arprot[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arprot
M00_AXI_arprot[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arprot
M00_AXI_arregion[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arregion
M00_AXI_arregion[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arregion
M00_AXI_arregion[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arregion
M00_AXI_arregion[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arregion
M00_AXI_arqos[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arqos
M00_AXI_arqos[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arqos
M00_AXI_arqos[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arqos
M00_AXI_arqos[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arqos
M00_AXI_arvalid <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M00_AXI_arvalid
M00_AXI_arready => M00_AXI_arready.IN2
M00_AXI_rdata[0] => M00_AXI_rdata[0].IN2
M00_AXI_rdata[1] => M00_AXI_rdata[1].IN2
M00_AXI_rdata[2] => M00_AXI_rdata[2].IN2
M00_AXI_rdata[3] => M00_AXI_rdata[3].IN2
M00_AXI_rdata[4] => M00_AXI_rdata[4].IN2
M00_AXI_rdata[5] => M00_AXI_rdata[5].IN2
M00_AXI_rdata[6] => M00_AXI_rdata[6].IN2
M00_AXI_rdata[7] => M00_AXI_rdata[7].IN2
M00_AXI_rdata[8] => M00_AXI_rdata[8].IN2
M00_AXI_rdata[9] => M00_AXI_rdata[9].IN2
M00_AXI_rdata[10] => M00_AXI_rdata[10].IN2
M00_AXI_rdata[11] => M00_AXI_rdata[11].IN2
M00_AXI_rdata[12] => M00_AXI_rdata[12].IN2
M00_AXI_rdata[13] => M00_AXI_rdata[13].IN2
M00_AXI_rdata[14] => M00_AXI_rdata[14].IN2
M00_AXI_rdata[15] => M00_AXI_rdata[15].IN2
M00_AXI_rdata[16] => M00_AXI_rdata[16].IN2
M00_AXI_rdata[17] => M00_AXI_rdata[17].IN2
M00_AXI_rdata[18] => M00_AXI_rdata[18].IN2
M00_AXI_rdata[19] => M00_AXI_rdata[19].IN2
M00_AXI_rdata[20] => M00_AXI_rdata[20].IN2
M00_AXI_rdata[21] => M00_AXI_rdata[21].IN2
M00_AXI_rdata[22] => M00_AXI_rdata[22].IN2
M00_AXI_rdata[23] => M00_AXI_rdata[23].IN2
M00_AXI_rdata[24] => M00_AXI_rdata[24].IN2
M00_AXI_rdata[25] => M00_AXI_rdata[25].IN2
M00_AXI_rdata[26] => M00_AXI_rdata[26].IN2
M00_AXI_rdata[27] => M00_AXI_rdata[27].IN2
M00_AXI_rdata[28] => M00_AXI_rdata[28].IN2
M00_AXI_rdata[29] => M00_AXI_rdata[29].IN2
M00_AXI_rdata[30] => M00_AXI_rdata[30].IN2
M00_AXI_rdata[31] => M00_AXI_rdata[31].IN2
M00_AXI_rresp[0] => M00_AXI_rresp[0].IN2
M00_AXI_rresp[1] => M00_AXI_rresp[1].IN2
M00_AXI_rlast => M00_AXI_rlast.IN3
M00_AXI_rvalid => M00_AXI_rvalid.IN3
M00_AXI_rready <= Mux_2x1:rready_mux_M00.out
M01_ACLK => M01_ACLK.IN2
M01_ARESETN => M01_ARESETN.IN2
M01_AXI_awaddr_ID[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr_ID
M01_AXI_awaddr[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[3] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[4] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[5] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[6] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[7] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[8] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[9] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[10] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[11] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[12] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[13] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[14] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[15] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[16] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[17] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[18] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[19] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[20] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[21] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[22] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[23] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[24] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[25] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[26] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[27] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[28] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[29] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[30] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awaddr[31] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awaddr
M01_AXI_awlen[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlen
M01_AXI_awlen[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlen
M01_AXI_awlen[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlen
M01_AXI_awlen[3] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlen
M01_AXI_awlen[4] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlen
M01_AXI_awlen[5] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlen
M01_AXI_awlen[6] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlen
M01_AXI_awlen[7] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlen
M01_AXI_awsize[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awsize
M01_AXI_awsize[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awsize
M01_AXI_awsize[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awsize
M01_AXI_awburst[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awburst
M01_AXI_awburst[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awburst
M01_AXI_awlock[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlock
M01_AXI_awlock[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awlock
M01_AXI_awcache[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awcache
M01_AXI_awcache[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awcache
M01_AXI_awcache[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awcache
M01_AXI_awcache[3] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awcache
M01_AXI_awprot[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awprot
M01_AXI_awprot[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awprot
M01_AXI_awprot[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awprot
M01_AXI_awqos[0] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awqos
M01_AXI_awqos[1] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awqos
M01_AXI_awqos[2] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awqos
M01_AXI_awqos[3] <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awqos
M01_AXI_awvalid <= AW_Channel_Controller_Top:u_AW_Channel_Controller_Top.M01_AXI_awvalid
M01_AXI_awready => M01_AXI_awready.IN1
M01_AXI_wdata[0] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[1] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[2] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[3] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[4] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[5] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[6] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[7] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[8] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[9] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[10] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[11] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[12] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[13] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[14] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[15] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[16] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[17] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[18] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[19] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[20] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[21] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[22] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[23] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[24] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[25] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[26] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[27] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[28] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[29] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[30] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wdata[31] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wdata
M01_AXI_wstrb[0] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wstrb
M01_AXI_wstrb[1] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wstrb
M01_AXI_wstrb[2] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wstrb
M01_AXI_wstrb[3] <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wstrb
M01_AXI_wlast <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wlast
M01_AXI_wvalid <= WD_Channel_Controller_Top:u_WD_Channel_Controller_Top.M01_AXI_wvalid
M01_AXI_wready => M01_AXI_wready.IN1
M01_AXI_BID[0] => M01_AXI_BID[0].IN1
M01_AXI_bresp[0] => M01_AXI_bresp[0].IN1
M01_AXI_bresp[1] => M01_AXI_bresp[1].IN1
M01_AXI_bvalid => M01_AXI_bvalid.IN1
M01_AXI_bready <= BR_Channel_Controller_Top:u_BR_Channel_Controller_Top.M01_AXI_bready
M01_AXI_araddr[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[4] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[5] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[6] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[7] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[8] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[9] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[10] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[11] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[12] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[13] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[14] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[15] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[16] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[17] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[18] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[19] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[20] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[21] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[22] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[23] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[24] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[25] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[26] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[27] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[28] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[29] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[30] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_araddr[31] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_araddr
M01_AXI_arlen[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlen
M01_AXI_arlen[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlen
M01_AXI_arlen[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlen
M01_AXI_arlen[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlen
M01_AXI_arlen[4] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlen
M01_AXI_arlen[5] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlen
M01_AXI_arlen[6] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlen
M01_AXI_arlen[7] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlen
M01_AXI_arsize[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arsize
M01_AXI_arsize[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arsize
M01_AXI_arsize[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arsize
M01_AXI_arburst[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arburst
M01_AXI_arburst[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arburst
M01_AXI_arlock[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlock
M01_AXI_arlock[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arlock
M01_AXI_arcache[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arcache
M01_AXI_arcache[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arcache
M01_AXI_arcache[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arcache
M01_AXI_arcache[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arcache
M01_AXI_arprot[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arprot
M01_AXI_arprot[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arprot
M01_AXI_arprot[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arprot
M01_AXI_arregion[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arregion
M01_AXI_arregion[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arregion
M01_AXI_arregion[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arregion
M01_AXI_arregion[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arregion
M01_AXI_arqos[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arqos
M01_AXI_arqos[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arqos
M01_AXI_arqos[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arqos
M01_AXI_arqos[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arqos
M01_AXI_arvalid <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M01_AXI_arvalid
M01_AXI_arready => M01_AXI_arready.IN2
M01_AXI_rdata[0] => M01_AXI_rdata[0].IN2
M01_AXI_rdata[1] => M01_AXI_rdata[1].IN2
M01_AXI_rdata[2] => M01_AXI_rdata[2].IN2
M01_AXI_rdata[3] => M01_AXI_rdata[3].IN2
M01_AXI_rdata[4] => M01_AXI_rdata[4].IN2
M01_AXI_rdata[5] => M01_AXI_rdata[5].IN2
M01_AXI_rdata[6] => M01_AXI_rdata[6].IN2
M01_AXI_rdata[7] => M01_AXI_rdata[7].IN2
M01_AXI_rdata[8] => M01_AXI_rdata[8].IN2
M01_AXI_rdata[9] => M01_AXI_rdata[9].IN2
M01_AXI_rdata[10] => M01_AXI_rdata[10].IN2
M01_AXI_rdata[11] => M01_AXI_rdata[11].IN2
M01_AXI_rdata[12] => M01_AXI_rdata[12].IN2
M01_AXI_rdata[13] => M01_AXI_rdata[13].IN2
M01_AXI_rdata[14] => M01_AXI_rdata[14].IN2
M01_AXI_rdata[15] => M01_AXI_rdata[15].IN2
M01_AXI_rdata[16] => M01_AXI_rdata[16].IN2
M01_AXI_rdata[17] => M01_AXI_rdata[17].IN2
M01_AXI_rdata[18] => M01_AXI_rdata[18].IN2
M01_AXI_rdata[19] => M01_AXI_rdata[19].IN2
M01_AXI_rdata[20] => M01_AXI_rdata[20].IN2
M01_AXI_rdata[21] => M01_AXI_rdata[21].IN2
M01_AXI_rdata[22] => M01_AXI_rdata[22].IN2
M01_AXI_rdata[23] => M01_AXI_rdata[23].IN2
M01_AXI_rdata[24] => M01_AXI_rdata[24].IN2
M01_AXI_rdata[25] => M01_AXI_rdata[25].IN2
M01_AXI_rdata[26] => M01_AXI_rdata[26].IN2
M01_AXI_rdata[27] => M01_AXI_rdata[27].IN2
M01_AXI_rdata[28] => M01_AXI_rdata[28].IN2
M01_AXI_rdata[29] => M01_AXI_rdata[29].IN2
M01_AXI_rdata[30] => M01_AXI_rdata[30].IN2
M01_AXI_rdata[31] => M01_AXI_rdata[31].IN2
M01_AXI_rresp[0] => M01_AXI_rresp[0].IN2
M01_AXI_rresp[1] => M01_AXI_rresp[1].IN2
M01_AXI_rlast => M01_AXI_rlast.IN3
M01_AXI_rvalid => M01_AXI_rvalid.IN3
M01_AXI_rready <= Mux_2x1:rready_mux_M01.out
slave0_addr1[0] => slave0_addr1[0].IN1
slave0_addr1[1] => slave0_addr1[1].IN1
slave0_addr1[2] => slave0_addr1[2].IN1
slave0_addr1[3] => slave0_addr1[3].IN1
slave0_addr1[4] => slave0_addr1[4].IN1
slave0_addr1[5] => slave0_addr1[5].IN1
slave0_addr1[6] => slave0_addr1[6].IN1
slave0_addr1[7] => slave0_addr1[7].IN1
slave0_addr1[8] => slave0_addr1[8].IN1
slave0_addr1[9] => slave0_addr1[9].IN1
slave0_addr1[10] => slave0_addr1[10].IN1
slave0_addr1[11] => slave0_addr1[11].IN1
slave0_addr1[12] => slave0_addr1[12].IN1
slave0_addr1[13] => slave0_addr1[13].IN1
slave0_addr1[14] => slave0_addr1[14].IN1
slave0_addr1[15] => slave0_addr1[15].IN1
slave0_addr1[16] => slave0_addr1[16].IN1
slave0_addr1[17] => slave0_addr1[17].IN1
slave0_addr1[18] => slave0_addr1[18].IN1
slave0_addr1[19] => slave0_addr1[19].IN1
slave0_addr1[20] => slave0_addr1[20].IN1
slave0_addr1[21] => slave0_addr1[21].IN1
slave0_addr1[22] => slave0_addr1[22].IN1
slave0_addr1[23] => slave0_addr1[23].IN1
slave0_addr1[24] => slave0_addr1[24].IN1
slave0_addr1[25] => slave0_addr1[25].IN1
slave0_addr1[26] => slave0_addr1[26].IN1
slave0_addr1[27] => slave0_addr1[27].IN1
slave0_addr1[28] => slave0_addr1[28].IN1
slave0_addr1[29] => slave0_addr1[29].IN1
slave0_addr1[30] => slave0_addr1[30].IN1
slave0_addr1[31] => slave0_addr1[31].IN1
slave0_addr2[0] => slave0_addr2[0].IN1
slave0_addr2[1] => slave0_addr2[1].IN1
slave0_addr2[2] => slave0_addr2[2].IN1
slave0_addr2[3] => slave0_addr2[3].IN1
slave0_addr2[4] => slave0_addr2[4].IN1
slave0_addr2[5] => slave0_addr2[5].IN1
slave0_addr2[6] => slave0_addr2[6].IN1
slave0_addr2[7] => slave0_addr2[7].IN1
slave0_addr2[8] => slave0_addr2[8].IN1
slave0_addr2[9] => slave0_addr2[9].IN1
slave0_addr2[10] => slave0_addr2[10].IN1
slave0_addr2[11] => slave0_addr2[11].IN1
slave0_addr2[12] => slave0_addr2[12].IN1
slave0_addr2[13] => slave0_addr2[13].IN1
slave0_addr2[14] => slave0_addr2[14].IN1
slave0_addr2[15] => slave0_addr2[15].IN1
slave0_addr2[16] => slave0_addr2[16].IN1
slave0_addr2[17] => slave0_addr2[17].IN1
slave0_addr2[18] => slave0_addr2[18].IN1
slave0_addr2[19] => slave0_addr2[19].IN1
slave0_addr2[20] => slave0_addr2[20].IN1
slave0_addr2[21] => slave0_addr2[21].IN1
slave0_addr2[22] => slave0_addr2[22].IN1
slave0_addr2[23] => slave0_addr2[23].IN1
slave0_addr2[24] => slave0_addr2[24].IN1
slave0_addr2[25] => slave0_addr2[25].IN1
slave0_addr2[26] => slave0_addr2[26].IN1
slave0_addr2[27] => slave0_addr2[27].IN1
slave0_addr2[28] => slave0_addr2[28].IN1
slave0_addr2[29] => slave0_addr2[29].IN1
slave0_addr2[30] => slave0_addr2[30].IN1
slave0_addr2[31] => slave0_addr2[31].IN1
slave1_addr1[0] => slave1_addr1[0].IN1
slave1_addr1[1] => slave1_addr1[1].IN1
slave1_addr1[2] => slave1_addr1[2].IN1
slave1_addr1[3] => slave1_addr1[3].IN1
slave1_addr1[4] => slave1_addr1[4].IN1
slave1_addr1[5] => slave1_addr1[5].IN1
slave1_addr1[6] => slave1_addr1[6].IN1
slave1_addr1[7] => slave1_addr1[7].IN1
slave1_addr1[8] => slave1_addr1[8].IN1
slave1_addr1[9] => slave1_addr1[9].IN1
slave1_addr1[10] => slave1_addr1[10].IN1
slave1_addr1[11] => slave1_addr1[11].IN1
slave1_addr1[12] => slave1_addr1[12].IN1
slave1_addr1[13] => slave1_addr1[13].IN1
slave1_addr1[14] => slave1_addr1[14].IN1
slave1_addr1[15] => slave1_addr1[15].IN1
slave1_addr1[16] => slave1_addr1[16].IN1
slave1_addr1[17] => slave1_addr1[17].IN1
slave1_addr1[18] => slave1_addr1[18].IN1
slave1_addr1[19] => slave1_addr1[19].IN1
slave1_addr1[20] => slave1_addr1[20].IN1
slave1_addr1[21] => slave1_addr1[21].IN1
slave1_addr1[22] => slave1_addr1[22].IN1
slave1_addr1[23] => slave1_addr1[23].IN1
slave1_addr1[24] => slave1_addr1[24].IN1
slave1_addr1[25] => slave1_addr1[25].IN1
slave1_addr1[26] => slave1_addr1[26].IN1
slave1_addr1[27] => slave1_addr1[27].IN1
slave1_addr1[28] => slave1_addr1[28].IN1
slave1_addr1[29] => slave1_addr1[29].IN1
slave1_addr1[30] => slave1_addr1[30].IN1
slave1_addr1[31] => slave1_addr1[31].IN1
slave1_addr2[0] => slave1_addr2[0].IN1
slave1_addr2[1] => slave1_addr2[1].IN1
slave1_addr2[2] => slave1_addr2[2].IN1
slave1_addr2[3] => slave1_addr2[3].IN1
slave1_addr2[4] => slave1_addr2[4].IN1
slave1_addr2[5] => slave1_addr2[5].IN1
slave1_addr2[6] => slave1_addr2[6].IN1
slave1_addr2[7] => slave1_addr2[7].IN1
slave1_addr2[8] => slave1_addr2[8].IN1
slave1_addr2[9] => slave1_addr2[9].IN1
slave1_addr2[10] => slave1_addr2[10].IN1
slave1_addr2[11] => slave1_addr2[11].IN1
slave1_addr2[12] => slave1_addr2[12].IN1
slave1_addr2[13] => slave1_addr2[13].IN1
slave1_addr2[14] => slave1_addr2[14].IN1
slave1_addr2[15] => slave1_addr2[15].IN1
slave1_addr2[16] => slave1_addr2[16].IN1
slave1_addr2[17] => slave1_addr2[17].IN1
slave1_addr2[18] => slave1_addr2[18].IN1
slave1_addr2[19] => slave1_addr2[19].IN1
slave1_addr2[20] => slave1_addr2[20].IN1
slave1_addr2[21] => slave1_addr2[21].IN1
slave1_addr2[22] => slave1_addr2[22].IN1
slave1_addr2[23] => slave1_addr2[23].IN1
slave1_addr2[24] => slave1_addr2[24].IN1
slave1_addr2[25] => slave1_addr2[25].IN1
slave1_addr2[26] => slave1_addr2[26].IN1
slave1_addr2[27] => slave1_addr2[27].IN1
slave1_addr2[28] => slave1_addr2[28].IN1
slave1_addr2[29] => slave1_addr2[29].IN1
slave1_addr2[30] => slave1_addr2[30].IN1
slave1_addr2[31] => slave1_addr2[31].IN1
slave2_addr1[0] => slave2_addr1[0].IN1
slave2_addr1[1] => slave2_addr1[1].IN1
slave2_addr1[2] => slave2_addr1[2].IN1
slave2_addr1[3] => slave2_addr1[3].IN1
slave2_addr1[4] => slave2_addr1[4].IN1
slave2_addr1[5] => slave2_addr1[5].IN1
slave2_addr1[6] => slave2_addr1[6].IN1
slave2_addr1[7] => slave2_addr1[7].IN1
slave2_addr1[8] => slave2_addr1[8].IN1
slave2_addr1[9] => slave2_addr1[9].IN1
slave2_addr1[10] => slave2_addr1[10].IN1
slave2_addr1[11] => slave2_addr1[11].IN1
slave2_addr1[12] => slave2_addr1[12].IN1
slave2_addr1[13] => slave2_addr1[13].IN1
slave2_addr1[14] => slave2_addr1[14].IN1
slave2_addr1[15] => slave2_addr1[15].IN1
slave2_addr1[16] => slave2_addr1[16].IN1
slave2_addr1[17] => slave2_addr1[17].IN1
slave2_addr1[18] => slave2_addr1[18].IN1
slave2_addr1[19] => slave2_addr1[19].IN1
slave2_addr1[20] => slave2_addr1[20].IN1
slave2_addr1[21] => slave2_addr1[21].IN1
slave2_addr1[22] => slave2_addr1[22].IN1
slave2_addr1[23] => slave2_addr1[23].IN1
slave2_addr1[24] => slave2_addr1[24].IN1
slave2_addr1[25] => slave2_addr1[25].IN1
slave2_addr1[26] => slave2_addr1[26].IN1
slave2_addr1[27] => slave2_addr1[27].IN1
slave2_addr1[28] => slave2_addr1[28].IN1
slave2_addr1[29] => slave2_addr1[29].IN1
slave2_addr1[30] => slave2_addr1[30].IN1
slave2_addr1[31] => slave2_addr1[31].IN1
slave2_addr2[0] => slave2_addr2[0].IN1
slave2_addr2[1] => slave2_addr2[1].IN1
slave2_addr2[2] => slave2_addr2[2].IN1
slave2_addr2[3] => slave2_addr2[3].IN1
slave2_addr2[4] => slave2_addr2[4].IN1
slave2_addr2[5] => slave2_addr2[5].IN1
slave2_addr2[6] => slave2_addr2[6].IN1
slave2_addr2[7] => slave2_addr2[7].IN1
slave2_addr2[8] => slave2_addr2[8].IN1
slave2_addr2[9] => slave2_addr2[9].IN1
slave2_addr2[10] => slave2_addr2[10].IN1
slave2_addr2[11] => slave2_addr2[11].IN1
slave2_addr2[12] => slave2_addr2[12].IN1
slave2_addr2[13] => slave2_addr2[13].IN1
slave2_addr2[14] => slave2_addr2[14].IN1
slave2_addr2[15] => slave2_addr2[15].IN1
slave2_addr2[16] => slave2_addr2[16].IN1
slave2_addr2[17] => slave2_addr2[17].IN1
slave2_addr2[18] => slave2_addr2[18].IN1
slave2_addr2[19] => slave2_addr2[19].IN1
slave2_addr2[20] => slave2_addr2[20].IN1
slave2_addr2[21] => slave2_addr2[21].IN1
slave2_addr2[22] => slave2_addr2[22].IN1
slave2_addr2[23] => slave2_addr2[23].IN1
slave2_addr2[24] => slave2_addr2[24].IN1
slave2_addr2[25] => slave2_addr2[25].IN1
slave2_addr2[26] => slave2_addr2[26].IN1
slave2_addr2[27] => slave2_addr2[27].IN1
slave2_addr2[28] => slave2_addr2[28].IN1
slave2_addr2[29] => slave2_addr2[29].IN1
slave2_addr2[30] => slave2_addr2[30].IN1
slave2_addr2[31] => slave2_addr2[31].IN1
slave3_addr1[0] => slave3_addr1[0].IN1
slave3_addr1[1] => slave3_addr1[1].IN1
slave3_addr1[2] => slave3_addr1[2].IN1
slave3_addr1[3] => slave3_addr1[3].IN1
slave3_addr1[4] => slave3_addr1[4].IN1
slave3_addr1[5] => slave3_addr1[5].IN1
slave3_addr1[6] => slave3_addr1[6].IN1
slave3_addr1[7] => slave3_addr1[7].IN1
slave3_addr1[8] => slave3_addr1[8].IN1
slave3_addr1[9] => slave3_addr1[9].IN1
slave3_addr1[10] => slave3_addr1[10].IN1
slave3_addr1[11] => slave3_addr1[11].IN1
slave3_addr1[12] => slave3_addr1[12].IN1
slave3_addr1[13] => slave3_addr1[13].IN1
slave3_addr1[14] => slave3_addr1[14].IN1
slave3_addr1[15] => slave3_addr1[15].IN1
slave3_addr1[16] => slave3_addr1[16].IN1
slave3_addr1[17] => slave3_addr1[17].IN1
slave3_addr1[18] => slave3_addr1[18].IN1
slave3_addr1[19] => slave3_addr1[19].IN1
slave3_addr1[20] => slave3_addr1[20].IN1
slave3_addr1[21] => slave3_addr1[21].IN1
slave3_addr1[22] => slave3_addr1[22].IN1
slave3_addr1[23] => slave3_addr1[23].IN1
slave3_addr1[24] => slave3_addr1[24].IN1
slave3_addr1[25] => slave3_addr1[25].IN1
slave3_addr1[26] => slave3_addr1[26].IN1
slave3_addr1[27] => slave3_addr1[27].IN1
slave3_addr1[28] => slave3_addr1[28].IN1
slave3_addr1[29] => slave3_addr1[29].IN1
slave3_addr1[30] => slave3_addr1[30].IN1
slave3_addr1[31] => slave3_addr1[31].IN1
slave3_addr2[0] => slave3_addr2[0].IN1
slave3_addr2[1] => slave3_addr2[1].IN1
slave3_addr2[2] => slave3_addr2[2].IN1
slave3_addr2[3] => slave3_addr2[3].IN1
slave3_addr2[4] => slave3_addr2[4].IN1
slave3_addr2[5] => slave3_addr2[5].IN1
slave3_addr2[6] => slave3_addr2[6].IN1
slave3_addr2[7] => slave3_addr2[7].IN1
slave3_addr2[8] => slave3_addr2[8].IN1
slave3_addr2[9] => slave3_addr2[9].IN1
slave3_addr2[10] => slave3_addr2[10].IN1
slave3_addr2[11] => slave3_addr2[11].IN1
slave3_addr2[12] => slave3_addr2[12].IN1
slave3_addr2[13] => slave3_addr2[13].IN1
slave3_addr2[14] => slave3_addr2[14].IN1
slave3_addr2[15] => slave3_addr2[15].IN1
slave3_addr2[16] => slave3_addr2[16].IN1
slave3_addr2[17] => slave3_addr2[17].IN1
slave3_addr2[18] => slave3_addr2[18].IN1
slave3_addr2[19] => slave3_addr2[19].IN1
slave3_addr2[20] => slave3_addr2[20].IN1
slave3_addr2[21] => slave3_addr2[21].IN1
slave3_addr2[22] => slave3_addr2[22].IN1
slave3_addr2[23] => slave3_addr2[23].IN1
slave3_addr2[24] => slave3_addr2[24].IN1
slave3_addr2[25] => slave3_addr2[25].IN1
slave3_addr2[26] => slave3_addr2[26].IN1
slave3_addr2[27] => slave3_addr2[27].IN1
slave3_addr2[28] => slave3_addr2[28].IN1
slave3_addr2[29] => slave3_addr2[29].IN1
slave3_addr2[30] => slave3_addr2[30].IN1
slave3_addr2[31] => slave3_addr2[31].IN1
M02_ACLK => M02_ACLK.IN1
M02_ARESETN => M02_ARESETN.IN1
M02_AXI_araddr[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[4] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[5] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[6] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[7] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[8] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[9] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[10] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[11] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[12] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[13] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[14] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[15] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[16] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[17] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[18] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[19] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[20] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[21] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[22] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[23] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[24] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[25] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[26] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[27] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[28] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[29] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[30] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_araddr[31] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_araddr
M02_AXI_arlen[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlen
M02_AXI_arlen[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlen
M02_AXI_arlen[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlen
M02_AXI_arlen[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlen
M02_AXI_arlen[4] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlen
M02_AXI_arlen[5] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlen
M02_AXI_arlen[6] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlen
M02_AXI_arlen[7] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlen
M02_AXI_arsize[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arsize
M02_AXI_arsize[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arsize
M02_AXI_arsize[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arsize
M02_AXI_arburst[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arburst
M02_AXI_arburst[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arburst
M02_AXI_arlock[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlock
M02_AXI_arlock[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arlock
M02_AXI_arcache[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arcache
M02_AXI_arcache[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arcache
M02_AXI_arcache[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arcache
M02_AXI_arcache[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arcache
M02_AXI_arprot[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arprot
M02_AXI_arprot[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arprot
M02_AXI_arprot[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arprot
M02_AXI_arregion[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arregion
M02_AXI_arregion[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arregion
M02_AXI_arregion[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arregion
M02_AXI_arregion[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arregion
M02_AXI_arqos[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arqos
M02_AXI_arqos[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arqos
M02_AXI_arqos[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arqos
M02_AXI_arqos[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arqos
M02_AXI_arvalid <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M02_AXI_arvalid
M02_AXI_arready => M02_AXI_arready.IN2
M02_AXI_rdata[0] => M02_AXI_rdata[0].IN2
M02_AXI_rdata[1] => M02_AXI_rdata[1].IN2
M02_AXI_rdata[2] => M02_AXI_rdata[2].IN2
M02_AXI_rdata[3] => M02_AXI_rdata[3].IN2
M02_AXI_rdata[4] => M02_AXI_rdata[4].IN2
M02_AXI_rdata[5] => M02_AXI_rdata[5].IN2
M02_AXI_rdata[6] => M02_AXI_rdata[6].IN2
M02_AXI_rdata[7] => M02_AXI_rdata[7].IN2
M02_AXI_rdata[8] => M02_AXI_rdata[8].IN2
M02_AXI_rdata[9] => M02_AXI_rdata[9].IN2
M02_AXI_rdata[10] => M02_AXI_rdata[10].IN2
M02_AXI_rdata[11] => M02_AXI_rdata[11].IN2
M02_AXI_rdata[12] => M02_AXI_rdata[12].IN2
M02_AXI_rdata[13] => M02_AXI_rdata[13].IN2
M02_AXI_rdata[14] => M02_AXI_rdata[14].IN2
M02_AXI_rdata[15] => M02_AXI_rdata[15].IN2
M02_AXI_rdata[16] => M02_AXI_rdata[16].IN2
M02_AXI_rdata[17] => M02_AXI_rdata[17].IN2
M02_AXI_rdata[18] => M02_AXI_rdata[18].IN2
M02_AXI_rdata[19] => M02_AXI_rdata[19].IN2
M02_AXI_rdata[20] => M02_AXI_rdata[20].IN2
M02_AXI_rdata[21] => M02_AXI_rdata[21].IN2
M02_AXI_rdata[22] => M02_AXI_rdata[22].IN2
M02_AXI_rdata[23] => M02_AXI_rdata[23].IN2
M02_AXI_rdata[24] => M02_AXI_rdata[24].IN2
M02_AXI_rdata[25] => M02_AXI_rdata[25].IN2
M02_AXI_rdata[26] => M02_AXI_rdata[26].IN2
M02_AXI_rdata[27] => M02_AXI_rdata[27].IN2
M02_AXI_rdata[28] => M02_AXI_rdata[28].IN2
M02_AXI_rdata[29] => M02_AXI_rdata[29].IN2
M02_AXI_rdata[30] => M02_AXI_rdata[30].IN2
M02_AXI_rdata[31] => M02_AXI_rdata[31].IN2
M02_AXI_rresp[0] => M02_AXI_rresp[0].IN2
M02_AXI_rresp[1] => M02_AXI_rresp[1].IN2
M02_AXI_rlast => M02_AXI_rlast.IN3
M02_AXI_rvalid => M02_AXI_rvalid.IN3
M02_AXI_rready <= Mux_2x1:rready_mux_M02.out
M03_ACLK => M03_ACLK.IN1
M03_ARESETN => M03_ARESETN.IN1
M03_AXI_araddr[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[4] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[5] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[6] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[7] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[8] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[9] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[10] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[11] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[12] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[13] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[14] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[15] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[16] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[17] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[18] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[19] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[20] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[21] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[22] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[23] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[24] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[25] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[26] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[27] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[28] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[29] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[30] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_araddr[31] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_araddr
M03_AXI_arlen[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlen
M03_AXI_arlen[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlen
M03_AXI_arlen[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlen
M03_AXI_arlen[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlen
M03_AXI_arlen[4] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlen
M03_AXI_arlen[5] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlen
M03_AXI_arlen[6] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlen
M03_AXI_arlen[7] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlen
M03_AXI_arsize[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arsize
M03_AXI_arsize[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arsize
M03_AXI_arsize[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arsize
M03_AXI_arburst[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arburst
M03_AXI_arburst[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arburst
M03_AXI_arlock[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlock
M03_AXI_arlock[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arlock
M03_AXI_arcache[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arcache
M03_AXI_arcache[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arcache
M03_AXI_arcache[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arcache
M03_AXI_arcache[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arcache
M03_AXI_arprot[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arprot
M03_AXI_arprot[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arprot
M03_AXI_arprot[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arprot
M03_AXI_arregion[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arregion
M03_AXI_arregion[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arregion
M03_AXI_arregion[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arregion
M03_AXI_arregion[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arregion
M03_AXI_arqos[0] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arqos
M03_AXI_arqos[1] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arqos
M03_AXI_arqos[2] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arqos
M03_AXI_arqos[3] <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arqos
M03_AXI_arvalid <= AR_Channel_Controller_Top:u_AR_Channel_Controller_Top.M03_AXI_arvalid
M03_AXI_arready => M03_AXI_arready.IN2
M03_AXI_rdata[0] => M03_AXI_rdata[0].IN2
M03_AXI_rdata[1] => M03_AXI_rdata[1].IN2
M03_AXI_rdata[2] => M03_AXI_rdata[2].IN2
M03_AXI_rdata[3] => M03_AXI_rdata[3].IN2
M03_AXI_rdata[4] => M03_AXI_rdata[4].IN2
M03_AXI_rdata[5] => M03_AXI_rdata[5].IN2
M03_AXI_rdata[6] => M03_AXI_rdata[6].IN2
M03_AXI_rdata[7] => M03_AXI_rdata[7].IN2
M03_AXI_rdata[8] => M03_AXI_rdata[8].IN2
M03_AXI_rdata[9] => M03_AXI_rdata[9].IN2
M03_AXI_rdata[10] => M03_AXI_rdata[10].IN2
M03_AXI_rdata[11] => M03_AXI_rdata[11].IN2
M03_AXI_rdata[12] => M03_AXI_rdata[12].IN2
M03_AXI_rdata[13] => M03_AXI_rdata[13].IN2
M03_AXI_rdata[14] => M03_AXI_rdata[14].IN2
M03_AXI_rdata[15] => M03_AXI_rdata[15].IN2
M03_AXI_rdata[16] => M03_AXI_rdata[16].IN2
M03_AXI_rdata[17] => M03_AXI_rdata[17].IN2
M03_AXI_rdata[18] => M03_AXI_rdata[18].IN2
M03_AXI_rdata[19] => M03_AXI_rdata[19].IN2
M03_AXI_rdata[20] => M03_AXI_rdata[20].IN2
M03_AXI_rdata[21] => M03_AXI_rdata[21].IN2
M03_AXI_rdata[22] => M03_AXI_rdata[22].IN2
M03_AXI_rdata[23] => M03_AXI_rdata[23].IN2
M03_AXI_rdata[24] => M03_AXI_rdata[24].IN2
M03_AXI_rdata[25] => M03_AXI_rdata[25].IN2
M03_AXI_rdata[26] => M03_AXI_rdata[26].IN2
M03_AXI_rdata[27] => M03_AXI_rdata[27].IN2
M03_AXI_rdata[28] => M03_AXI_rdata[28].IN2
M03_AXI_rdata[29] => M03_AXI_rdata[29].IN2
M03_AXI_rdata[30] => M03_AXI_rdata[30].IN2
M03_AXI_rdata[31] => M03_AXI_rdata[31].IN2
M03_AXI_rresp[0] => M03_AXI_rresp[0].IN2
M03_AXI_rresp[1] => M03_AXI_rresp[1].IN2
M03_AXI_rlast => M03_AXI_rlast.IN3
M03_AXI_rvalid => M03_AXI_rvalid.IN3
M03_AXI_rready <= Mux_2x1:rready_mux_M03.out


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top
AW_Access_Grant <= Faling_Edge_Detc:u_Faling_Edge_Detc.Falling
AW_Selected_Slave[0] <= AW_Selected_Slave[0].DB_MAX_OUTPUT_PORT_TYPE
Queue_Is_Full => ~NO_FANOUT~
Token <= Token.DB_MAX_OUTPUT_PORT_TYPE
Rem[0] <= <GND>
Rem[1] <= <GND>
Rem[2] <= <GND>
Rem[3] <= <GND>
Num_Of_Compl_Bursts[0] <= <GND>
Num_Of_Compl_Bursts[1] <= <GND>
Num_Of_Compl_Bursts[2] <= <GND>
Num_Of_Compl_Bursts[3] <= <GND>
Load_The_Original_Signals <= <VCC>
ACLK => ACLK.IN4
ARESETN => ARESETN.IN4
S00_ACLK => ~NO_FANOUT~
S00_ARESETN => ~NO_FANOUT~
S00_AXI_awaddr[0] => S00_AXI_awaddr[0].IN1
S00_AXI_awaddr[1] => S00_AXI_awaddr[1].IN1
S00_AXI_awaddr[2] => S00_AXI_awaddr[2].IN1
S00_AXI_awaddr[3] => S00_AXI_awaddr[3].IN1
S00_AXI_awaddr[4] => S00_AXI_awaddr[4].IN1
S00_AXI_awaddr[5] => S00_AXI_awaddr[5].IN1
S00_AXI_awaddr[6] => S00_AXI_awaddr[6].IN1
S00_AXI_awaddr[7] => S00_AXI_awaddr[7].IN1
S00_AXI_awaddr[8] => S00_AXI_awaddr[8].IN1
S00_AXI_awaddr[9] => S00_AXI_awaddr[9].IN1
S00_AXI_awaddr[10] => S00_AXI_awaddr[10].IN1
S00_AXI_awaddr[11] => S00_AXI_awaddr[11].IN1
S00_AXI_awaddr[12] => S00_AXI_awaddr[12].IN1
S00_AXI_awaddr[13] => S00_AXI_awaddr[13].IN1
S00_AXI_awaddr[14] => S00_AXI_awaddr[14].IN1
S00_AXI_awaddr[15] => S00_AXI_awaddr[15].IN1
S00_AXI_awaddr[16] => S00_AXI_awaddr[16].IN1
S00_AXI_awaddr[17] => S00_AXI_awaddr[17].IN1
S00_AXI_awaddr[18] => S00_AXI_awaddr[18].IN1
S00_AXI_awaddr[19] => S00_AXI_awaddr[19].IN1
S00_AXI_awaddr[20] => S00_AXI_awaddr[20].IN1
S00_AXI_awaddr[21] => S00_AXI_awaddr[21].IN1
S00_AXI_awaddr[22] => S00_AXI_awaddr[22].IN1
S00_AXI_awaddr[23] => S00_AXI_awaddr[23].IN1
S00_AXI_awaddr[24] => S00_AXI_awaddr[24].IN1
S00_AXI_awaddr[25] => S00_AXI_awaddr[25].IN1
S00_AXI_awaddr[26] => S00_AXI_awaddr[26].IN1
S00_AXI_awaddr[27] => S00_AXI_awaddr[27].IN1
S00_AXI_awaddr[28] => S00_AXI_awaddr[28].IN1
S00_AXI_awaddr[29] => S00_AXI_awaddr[29].IN1
S00_AXI_awaddr[30] => S00_AXI_awaddr[30].IN1
S00_AXI_awaddr[31] => S00_AXI_awaddr[31].IN1
S00_AXI_awlen[0] => S00_AXI_awlen[0].IN1
S00_AXI_awlen[1] => S00_AXI_awlen[1].IN1
S00_AXI_awlen[2] => S00_AXI_awlen[2].IN1
S00_AXI_awlen[3] => S00_AXI_awlen[3].IN1
S00_AXI_awlen[4] => S00_AXI_awlen[4].IN1
S00_AXI_awlen[5] => S00_AXI_awlen[5].IN1
S00_AXI_awlen[6] => S00_AXI_awlen[6].IN1
S00_AXI_awlen[7] => S00_AXI_awlen[7].IN1
S00_AXI_awsize[0] => S00_AXI_awsize[0].IN1
S00_AXI_awsize[1] => S00_AXI_awsize[1].IN1
S00_AXI_awsize[2] => S00_AXI_awsize[2].IN1
S00_AXI_awburst[0] => S00_AXI_awburst[0].IN1
S00_AXI_awburst[1] => S00_AXI_awburst[1].IN1
S00_AXI_awlock[0] => S00_AXI_awlock[0].IN1
S00_AXI_awlock[1] => S00_AXI_awlock[1].IN1
S00_AXI_awcache[0] => S00_AXI_awcache[0].IN1
S00_AXI_awcache[1] => S00_AXI_awcache[1].IN1
S00_AXI_awcache[2] => S00_AXI_awcache[2].IN1
S00_AXI_awcache[3] => S00_AXI_awcache[3].IN1
S00_AXI_awprot[0] => S00_AXI_awprot[0].IN1
S00_AXI_awprot[1] => S00_AXI_awprot[1].IN1
S00_AXI_awprot[2] => S00_AXI_awprot[2].IN1
S00_AXI_awqos[0] => S00_AXI_awqos[0].IN2
S00_AXI_awqos[1] => S00_AXI_awqos[1].IN2
S00_AXI_awqos[2] => S00_AXI_awqos[2].IN2
S00_AXI_awqos[3] => S00_AXI_awqos[3].IN2
S00_AXI_awvalid => S00_AXI_awvalid.IN2
S00_AXI_awready <= Demux_1_2:u_Demux_Address_Write_Ready.Output_1
S01_ACLK => ~NO_FANOUT~
S01_ARESETN => ~NO_FANOUT~
S01_AXI_awaddr[0] => S01_AXI_awaddr[0].IN1
S01_AXI_awaddr[1] => S01_AXI_awaddr[1].IN1
S01_AXI_awaddr[2] => S01_AXI_awaddr[2].IN1
S01_AXI_awaddr[3] => S01_AXI_awaddr[3].IN1
S01_AXI_awaddr[4] => S01_AXI_awaddr[4].IN1
S01_AXI_awaddr[5] => S01_AXI_awaddr[5].IN1
S01_AXI_awaddr[6] => S01_AXI_awaddr[6].IN1
S01_AXI_awaddr[7] => S01_AXI_awaddr[7].IN1
S01_AXI_awaddr[8] => S01_AXI_awaddr[8].IN1
S01_AXI_awaddr[9] => S01_AXI_awaddr[9].IN1
S01_AXI_awaddr[10] => S01_AXI_awaddr[10].IN1
S01_AXI_awaddr[11] => S01_AXI_awaddr[11].IN1
S01_AXI_awaddr[12] => S01_AXI_awaddr[12].IN1
S01_AXI_awaddr[13] => S01_AXI_awaddr[13].IN1
S01_AXI_awaddr[14] => S01_AXI_awaddr[14].IN1
S01_AXI_awaddr[15] => S01_AXI_awaddr[15].IN1
S01_AXI_awaddr[16] => S01_AXI_awaddr[16].IN1
S01_AXI_awaddr[17] => S01_AXI_awaddr[17].IN1
S01_AXI_awaddr[18] => S01_AXI_awaddr[18].IN1
S01_AXI_awaddr[19] => S01_AXI_awaddr[19].IN1
S01_AXI_awaddr[20] => S01_AXI_awaddr[20].IN1
S01_AXI_awaddr[21] => S01_AXI_awaddr[21].IN1
S01_AXI_awaddr[22] => S01_AXI_awaddr[22].IN1
S01_AXI_awaddr[23] => S01_AXI_awaddr[23].IN1
S01_AXI_awaddr[24] => S01_AXI_awaddr[24].IN1
S01_AXI_awaddr[25] => S01_AXI_awaddr[25].IN1
S01_AXI_awaddr[26] => S01_AXI_awaddr[26].IN1
S01_AXI_awaddr[27] => S01_AXI_awaddr[27].IN1
S01_AXI_awaddr[28] => S01_AXI_awaddr[28].IN1
S01_AXI_awaddr[29] => S01_AXI_awaddr[29].IN1
S01_AXI_awaddr[30] => S01_AXI_awaddr[30].IN1
S01_AXI_awaddr[31] => S01_AXI_awaddr[31].IN1
S01_AXI_awlen[0] => S01_AXI_awlen[0].IN1
S01_AXI_awlen[1] => S01_AXI_awlen[1].IN1
S01_AXI_awlen[2] => S01_AXI_awlen[2].IN1
S01_AXI_awlen[3] => S01_AXI_awlen[3].IN1
S01_AXI_awlen[4] => S01_AXI_awlen[4].IN1
S01_AXI_awlen[5] => S01_AXI_awlen[5].IN1
S01_AXI_awlen[6] => S01_AXI_awlen[6].IN1
S01_AXI_awlen[7] => S01_AXI_awlen[7].IN1
S01_AXI_awsize[0] => S01_AXI_awsize[0].IN1
S01_AXI_awsize[1] => S01_AXI_awsize[1].IN1
S01_AXI_awsize[2] => S01_AXI_awsize[2].IN1
S01_AXI_awburst[0] => S01_AXI_awburst[0].IN1
S01_AXI_awburst[1] => S01_AXI_awburst[1].IN1
S01_AXI_awlock[0] => S01_AXI_awlock[0].IN1
S01_AXI_awlock[1] => S01_AXI_awlock[1].IN1
S01_AXI_awcache[0] => S01_AXI_awcache[0].IN1
S01_AXI_awcache[1] => S01_AXI_awcache[1].IN1
S01_AXI_awcache[2] => S01_AXI_awcache[2].IN1
S01_AXI_awcache[3] => S01_AXI_awcache[3].IN1
S01_AXI_awprot[0] => S01_AXI_awprot[0].IN1
S01_AXI_awprot[1] => S01_AXI_awprot[1].IN1
S01_AXI_awprot[2] => S01_AXI_awprot[2].IN1
S01_AXI_awqos[0] => S01_AXI_awqos[0].IN2
S01_AXI_awqos[1] => S01_AXI_awqos[1].IN2
S01_AXI_awqos[2] => S01_AXI_awqos[2].IN2
S01_AXI_awqos[3] => S01_AXI_awqos[3].IN2
S01_AXI_awvalid => S01_AXI_awvalid.IN2
S01_AXI_awready <= Demux_1_2:u_Demux_Address_Write_Ready.Output_2
M00_ACLK => ~NO_FANOUT~
M00_ARESETN => ~NO_FANOUT~
M00_AXI_awaddr_ID[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr_ID
M00_AXI_awaddr[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[3] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[4] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[5] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[6] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[7] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[8] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[9] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[10] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[11] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[12] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[13] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[14] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[15] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[16] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[17] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[18] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[19] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[20] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[21] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[22] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[23] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[24] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[25] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[26] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[27] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[28] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[29] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[30] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awaddr[31] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awaddr
M00_AXI_awlen[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlen
M00_AXI_awlen[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlen
M00_AXI_awlen[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlen
M00_AXI_awlen[3] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlen
M00_AXI_awlen[4] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlen
M00_AXI_awlen[5] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlen
M00_AXI_awlen[6] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlen
M00_AXI_awlen[7] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlen
M00_AXI_awsize[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awsize
M00_AXI_awsize[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awsize
M00_AXI_awsize[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awsize
M00_AXI_awburst[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awburst
M00_AXI_awburst[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awburst
M00_AXI_awlock[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlock
M00_AXI_awlock[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awlock
M00_AXI_awcache[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awcache
M00_AXI_awcache[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awcache
M00_AXI_awcache[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awcache
M00_AXI_awcache[3] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awcache
M00_AXI_awprot[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awprot
M00_AXI_awprot[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awprot
M00_AXI_awprot[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awprot
M00_AXI_awvalid <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awvalid
M00_AXI_awqos[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awqos
M00_AXI_awqos[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awqos
M00_AXI_awqos[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awqos
M00_AXI_awqos[3] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M00_AXI_awqos
M00_AXI_awready => M00_AXI_awready.IN1
M01_ACLK => ~NO_FANOUT~
M01_ARESETN => ~NO_FANOUT~
M01_AXI_awaddr_ID[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr_ID
M01_AXI_awaddr[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[3] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[4] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[5] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[6] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[7] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[8] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[9] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[10] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[11] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[12] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[13] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[14] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[15] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[16] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[17] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[18] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[19] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[20] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[21] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[22] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[23] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[24] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[25] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[26] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[27] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[28] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[29] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[30] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awaddr[31] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awaddr
M01_AXI_awlen[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlen
M01_AXI_awlen[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlen
M01_AXI_awlen[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlen
M01_AXI_awlen[3] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlen
M01_AXI_awlen[4] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlen
M01_AXI_awlen[5] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlen
M01_AXI_awlen[6] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlen
M01_AXI_awlen[7] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlen
M01_AXI_awsize[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awsize
M01_AXI_awsize[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awsize
M01_AXI_awsize[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awsize
M01_AXI_awburst[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awburst
M01_AXI_awburst[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awburst
M01_AXI_awlock[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlock
M01_AXI_awlock[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awlock
M01_AXI_awcache[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awcache
M01_AXI_awcache[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awcache
M01_AXI_awcache[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awcache
M01_AXI_awcache[3] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awcache
M01_AXI_awprot[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awprot
M01_AXI_awprot[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awprot
M01_AXI_awprot[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awprot
M01_AXI_awvalid <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awvalid
M01_AXI_awqos[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awqos
M01_AXI_awqos[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awqos
M01_AXI_awqos[2] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awqos
M01_AXI_awqos[3] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.M01_AXI_awqos
M01_AXI_awready => M01_AXI_awready.IN1
Q_Enable_W_Data[0] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.Q_Enables
Q_Enable_W_Data[1] <= Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec.Q_Enables


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Qos_Arbiter:u_Qos_Arbiter
ACLK => Selected_Slave[0]~reg0.CLK
ARESETN => Selected_Slave[0]~reg0.ACLR
S00_AXI_awvalid => always0.IN0
S00_AXI_awvalid => Slave.OUTPUTSELECT
S00_AXI_awvalid => always1.IN0
S00_AXI_awqos[0] => LessThan0.IN4
S00_AXI_awqos[1] => LessThan0.IN3
S00_AXI_awqos[2] => LessThan0.IN2
S00_AXI_awqos[3] => LessThan0.IN1
S01_AXI_awvalid => always0.IN1
S01_AXI_awvalid => always1.IN1
S01_AXI_awvalid => Slave.DATAA
S01_AXI_awqos[0] => LessThan0.IN8
S01_AXI_awqos[1] => LessThan0.IN7
S01_AXI_awqos[2] => LessThan0.IN6
S01_AXI_awqos[3] => LessThan0.IN5
Channel_Granted => always2.IN0
Channel_Granted => Request.OUTPUTSELECT
Token => Channel_Request.IN1
Token => always2.IN1
Channel_Request <= Channel_Request.DB_MAX_OUTPUT_PORT_TYPE
Selected_Slave[0] <= Selected_Slave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Faling_Edge_Detc:u_Faling_Edge_Detc
ACLK => Falling~reg0.CLK
ACLK => reg_Test_Signal.CLK
ARESETN => Falling~reg0.ACLR
ARESETN => reg_Test_Signal.ACLR
Test_Singal => Falling.IN1
Test_Singal => reg_Test_Signal.DATAIN
Test_Singal => Falling.IN1
Falling <= Falling~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Raising_Edge_Det:u_Raising_Edge_Det
ACLK => Raisung~reg0.CLK
ACLK => reg_Test_Signal.CLK
ARESETN => Raisung~reg0.ACLR
ARESETN => reg_Test_Signal.ACLR
Test_Singal => Raisung.IN1
Test_Singal => Raisung.IN1
Test_Singal => reg_Test_Signal.DATAIN
Raisung <= Raisung~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_HandShake_Checker:u_Address_Write_HandShake_Checker
ACLK => HandShake_Done~reg0.CLK
ARESETN => HandShake_Done~reg0.PRESET
Valid_Signal => always0.IN0
Ready_Signal => always0.IN1
Channel_Request => HandShake_Done.OUTPUTSELECT
HandShake_Done <= HandShake_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Demux_1_2:u_Demux_Address_Write_Ready
Selection_Line => Output_1.OUTPUTSELECT
Selection_Line => Output_2.OUTPUTSELECT
Input_1[0] => Output_1.DATAB
Input_1[0] => Output_2.DATAA
Output_1[0] <= Output_1.DB_MAX_OUTPUT_PORT_TYPE
Output_2[0] <= Output_2.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|AW_MUX_2_1:u_AW_MUX_2_1
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awaddr.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlen.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlen.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlen.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlen.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlen.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlen.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlen.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlen.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awsize.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awsize.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awsize.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awburst.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awburst.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlock.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awlock.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awcache.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awcache.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awcache.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awcache.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awprot.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awprot.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awprot.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awqos.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awqos.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awqos.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awqos.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_awvalid.OUTPUTSELECT
S00_AXI_awaddr[0] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[1] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[2] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[3] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[4] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[5] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[6] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[7] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[8] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[9] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[10] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[11] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[12] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[13] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[14] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[15] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[16] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[17] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[18] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[19] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[20] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[21] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[22] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[23] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[24] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[25] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[26] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[27] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[28] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[29] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[30] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awaddr[31] => Sel_S_AXI_awaddr.DATAB
S00_AXI_awlen[0] => Sel_S_AXI_awlen.DATAB
S00_AXI_awlen[1] => Sel_S_AXI_awlen.DATAB
S00_AXI_awlen[2] => Sel_S_AXI_awlen.DATAB
S00_AXI_awlen[3] => Sel_S_AXI_awlen.DATAB
S00_AXI_awlen[4] => Sel_S_AXI_awlen.DATAB
S00_AXI_awlen[5] => Sel_S_AXI_awlen.DATAB
S00_AXI_awlen[6] => Sel_S_AXI_awlen.DATAB
S00_AXI_awlen[7] => Sel_S_AXI_awlen.DATAB
S00_AXI_awsize[0] => Sel_S_AXI_awsize.DATAB
S00_AXI_awsize[1] => Sel_S_AXI_awsize.DATAB
S00_AXI_awsize[2] => Sel_S_AXI_awsize.DATAB
S00_AXI_awburst[0] => Sel_S_AXI_awburst.DATAB
S00_AXI_awburst[1] => Sel_S_AXI_awburst.DATAB
S00_AXI_awlock[0] => Sel_S_AXI_awlock.DATAB
S00_AXI_awlock[1] => Sel_S_AXI_awlock.DATAB
S00_AXI_awcache[0] => Sel_S_AXI_awcache.DATAB
S00_AXI_awcache[1] => Sel_S_AXI_awcache.DATAB
S00_AXI_awcache[2] => Sel_S_AXI_awcache.DATAB
S00_AXI_awcache[3] => Sel_S_AXI_awcache.DATAB
S00_AXI_awprot[0] => Sel_S_AXI_awprot.DATAB
S00_AXI_awprot[1] => Sel_S_AXI_awprot.DATAB
S00_AXI_awprot[2] => Sel_S_AXI_awprot.DATAB
S00_AXI_awqos[0] => Sel_S_AXI_awqos.DATAB
S00_AXI_awqos[1] => Sel_S_AXI_awqos.DATAB
S00_AXI_awqos[2] => Sel_S_AXI_awqos.DATAB
S00_AXI_awqos[3] => Sel_S_AXI_awqos.DATAB
S00_AXI_awvalid => Sel_S_AXI_awvalid.DATAB
S01_AXI_awaddr[0] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[1] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[2] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[3] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[4] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[5] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[6] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[7] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[8] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[9] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[10] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[11] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[12] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[13] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[14] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[15] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[16] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[17] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[18] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[19] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[20] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[21] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[22] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[23] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[24] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[25] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[26] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[27] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[28] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[29] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[30] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awaddr[31] => Sel_S_AXI_awaddr.DATAA
S01_AXI_awlen[0] => Sel_S_AXI_awlen.DATAA
S01_AXI_awlen[1] => Sel_S_AXI_awlen.DATAA
S01_AXI_awlen[2] => Sel_S_AXI_awlen.DATAA
S01_AXI_awlen[3] => Sel_S_AXI_awlen.DATAA
S01_AXI_awlen[4] => Sel_S_AXI_awlen.DATAA
S01_AXI_awlen[5] => Sel_S_AXI_awlen.DATAA
S01_AXI_awlen[6] => Sel_S_AXI_awlen.DATAA
S01_AXI_awlen[7] => Sel_S_AXI_awlen.DATAA
S01_AXI_awsize[0] => Sel_S_AXI_awsize.DATAA
S01_AXI_awsize[1] => Sel_S_AXI_awsize.DATAA
S01_AXI_awsize[2] => Sel_S_AXI_awsize.DATAA
S01_AXI_awburst[0] => Sel_S_AXI_awburst.DATAA
S01_AXI_awburst[1] => Sel_S_AXI_awburst.DATAA
S01_AXI_awlock[0] => Sel_S_AXI_awlock.DATAA
S01_AXI_awlock[1] => Sel_S_AXI_awlock.DATAA
S01_AXI_awcache[0] => Sel_S_AXI_awcache.DATAA
S01_AXI_awcache[1] => Sel_S_AXI_awcache.DATAA
S01_AXI_awcache[2] => Sel_S_AXI_awcache.DATAA
S01_AXI_awcache[3] => Sel_S_AXI_awcache.DATAA
S01_AXI_awprot[0] => Sel_S_AXI_awprot.DATAA
S01_AXI_awprot[1] => Sel_S_AXI_awprot.DATAA
S01_AXI_awprot[2] => Sel_S_AXI_awprot.DATAA
S01_AXI_awqos[0] => Sel_S_AXI_awqos.DATAA
S01_AXI_awqos[1] => Sel_S_AXI_awqos.DATAA
S01_AXI_awqos[2] => Sel_S_AXI_awqos.DATAA
S01_AXI_awqos[3] => Sel_S_AXI_awqos.DATAA
S01_AXI_awvalid => Sel_S_AXI_awvalid.DATAA
Sel_S_AXI_awaddr[0] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[1] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[2] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[3] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[4] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[5] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[6] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[7] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[8] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[9] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[10] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[11] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[12] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[13] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[14] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[15] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[16] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[17] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[18] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[19] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[20] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[21] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[22] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[23] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[24] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[25] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[26] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[27] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[28] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[29] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[30] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awaddr[31] <= Sel_S_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlen[0] <= Sel_S_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlen[1] <= Sel_S_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlen[2] <= Sel_S_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlen[3] <= Sel_S_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlen[4] <= Sel_S_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlen[5] <= Sel_S_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlen[6] <= Sel_S_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlen[7] <= Sel_S_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awsize[0] <= Sel_S_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awsize[1] <= Sel_S_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awsize[2] <= Sel_S_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awburst[0] <= Sel_S_AXI_awburst.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awburst[1] <= Sel_S_AXI_awburst.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlock[0] <= Sel_S_AXI_awlock.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awlock[1] <= Sel_S_AXI_awlock.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awcache[0] <= Sel_S_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awcache[1] <= Sel_S_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awcache[2] <= Sel_S_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awcache[3] <= Sel_S_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awprot[0] <= Sel_S_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awprot[1] <= Sel_S_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awprot[2] <= Sel_S_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awqos[0] <= Sel_S_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awqos[1] <= Sel_S_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awqos[2] <= Sel_S_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awqos[3] <= Sel_S_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_awvalid <= Sel_S_AXI_awvalid.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec
Master_AXI_awaddr_ID[0] => M01_AXI_awaddr_ID.DATAB
Master_AXI_awaddr_ID[0] => M00_AXI_awaddr_ID.DATAA
Master_AXI_awaddr[0] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[0] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[1] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[1] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[2] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[2] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[3] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[3] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[4] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[4] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[5] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[5] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[6] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[6] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[7] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[7] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[8] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[8] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[9] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[9] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[10] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[10] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[11] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[11] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[12] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[12] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[13] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[13] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[14] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[14] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[15] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[15] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[16] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[16] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[17] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[17] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[18] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[18] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[19] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[19] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[20] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[20] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[21] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[21] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[22] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[22] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[23] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[23] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[24] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[24] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[25] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[25] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[26] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[26] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[27] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[27] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[28] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[28] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[29] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[29] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[30] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[30] => M00_AXI_awaddr.DATAA
Master_AXI_awaddr[31] => Decoder0.IN0
Master_AXI_awaddr[31] => M01_AXI_awaddr.DATAB
Master_AXI_awaddr[31] => M00_AXI_awaddr.DATAA
Master_AXI_awlen[0] => M01_AXI_awlen.DATAB
Master_AXI_awlen[0] => M00_AXI_awlen.DATAA
Master_AXI_awlen[1] => M01_AXI_awlen.DATAB
Master_AXI_awlen[1] => M00_AXI_awlen.DATAA
Master_AXI_awlen[2] => M01_AXI_awlen.DATAB
Master_AXI_awlen[2] => M00_AXI_awlen.DATAA
Master_AXI_awlen[3] => M01_AXI_awlen.DATAB
Master_AXI_awlen[3] => M00_AXI_awlen.DATAA
Master_AXI_awlen[4] => M01_AXI_awlen.DATAB
Master_AXI_awlen[4] => M00_AXI_awlen.DATAA
Master_AXI_awlen[5] => M01_AXI_awlen.DATAB
Master_AXI_awlen[5] => M00_AXI_awlen.DATAA
Master_AXI_awlen[6] => M01_AXI_awlen.DATAB
Master_AXI_awlen[6] => M00_AXI_awlen.DATAA
Master_AXI_awlen[7] => M01_AXI_awlen.DATAB
Master_AXI_awlen[7] => M00_AXI_awlen.DATAA
Master_AXI_awsize[0] => M01_AXI_awsize.DATAB
Master_AXI_awsize[0] => M00_AXI_awsize.DATAA
Master_AXI_awsize[1] => M01_AXI_awsize.DATAB
Master_AXI_awsize[1] => M00_AXI_awsize.DATAA
Master_AXI_awsize[2] => M01_AXI_awsize.DATAB
Master_AXI_awsize[2] => M00_AXI_awsize.DATAA
Master_AXI_awburst[0] => M01_AXI_awburst.DATAB
Master_AXI_awburst[0] => M00_AXI_awburst.DATAA
Master_AXI_awburst[1] => M01_AXI_awburst.DATAB
Master_AXI_awburst[1] => M00_AXI_awburst.DATAA
Master_AXI_awlock[0] => M01_AXI_awlock.DATAB
Master_AXI_awlock[0] => M00_AXI_awlock.DATAA
Master_AXI_awlock[1] => M01_AXI_awlock.DATAB
Master_AXI_awlock[1] => M00_AXI_awlock.DATAA
Master_AXI_awcache[0] => M01_AXI_awcache.DATAB
Master_AXI_awcache[0] => M00_AXI_awcache.DATAA
Master_AXI_awcache[1] => M01_AXI_awcache.DATAB
Master_AXI_awcache[1] => M00_AXI_awcache.DATAA
Master_AXI_awcache[2] => M01_AXI_awcache.DATAB
Master_AXI_awcache[2] => M00_AXI_awcache.DATAA
Master_AXI_awcache[3] => M01_AXI_awcache.DATAB
Master_AXI_awcache[3] => M00_AXI_awcache.DATAA
Master_AXI_awprot[0] => M01_AXI_awprot.DATAB
Master_AXI_awprot[0] => M00_AXI_awprot.DATAA
Master_AXI_awprot[1] => M01_AXI_awprot.DATAB
Master_AXI_awprot[1] => M00_AXI_awprot.DATAA
Master_AXI_awprot[2] => M01_AXI_awprot.DATAB
Master_AXI_awprot[2] => M00_AXI_awprot.DATAA
Master_AXI_awqos[0] => M01_AXI_awqos.DATAB
Master_AXI_awqos[0] => M00_AXI_awqos.DATAA
Master_AXI_awqos[1] => M01_AXI_awqos.DATAB
Master_AXI_awqos[1] => M00_AXI_awqos.DATAA
Master_AXI_awqos[2] => M01_AXI_awqos.DATAB
Master_AXI_awqos[2] => M00_AXI_awqos.DATAA
Master_AXI_awqos[3] => M01_AXI_awqos.DATAB
Master_AXI_awqos[3] => M00_AXI_awqos.DATAA
Master_AXI_awvalid => M01_AXI_awvalid.DATAB
Master_AXI_awvalid => M00_AXI_awvalid.DATAA
M00_AXI_awaddr_ID[0] <= M00_AXI_awaddr_ID.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[0] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[1] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[2] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[3] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[4] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[5] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[6] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[7] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[8] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[9] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[10] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[11] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[12] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[13] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[14] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[15] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[16] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[17] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[18] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[19] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[20] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[21] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[22] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[23] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[24] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[25] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[26] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[27] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[28] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[29] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[30] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awaddr[31] <= M00_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlen[0] <= M00_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlen[1] <= M00_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlen[2] <= M00_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlen[3] <= M00_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlen[4] <= M00_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlen[5] <= M00_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlen[6] <= M00_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlen[7] <= M00_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awsize[0] <= M00_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awsize[1] <= M00_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awsize[2] <= M00_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awburst[0] <= M00_AXI_awburst.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awburst[1] <= M00_AXI_awburst.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlock[0] <= M00_AXI_awlock.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awlock[1] <= M00_AXI_awlock.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awcache[0] <= M00_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awcache[1] <= M00_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awcache[2] <= M00_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awcache[3] <= M00_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awprot[0] <= M00_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awprot[1] <= M00_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awprot[2] <= M00_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awqos[0] <= M00_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awqos[1] <= M00_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awqos[2] <= M00_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awqos[3] <= M00_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awvalid <= M00_AXI_awvalid.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_awready => Sel_Slave_Ready.DATAA
M01_AXI_awaddr_ID[0] <= M01_AXI_awaddr_ID.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[0] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[1] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[2] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[3] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[4] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[5] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[6] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[7] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[8] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[9] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[10] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[11] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[12] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[13] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[14] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[15] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[16] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[17] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[18] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[19] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[20] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[21] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[22] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[23] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[24] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[25] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[26] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[27] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[28] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[29] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[30] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awaddr[31] <= M01_AXI_awaddr.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlen[0] <= M01_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlen[1] <= M01_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlen[2] <= M01_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlen[3] <= M01_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlen[4] <= M01_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlen[5] <= M01_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlen[6] <= M01_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlen[7] <= M01_AXI_awlen.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awsize[0] <= M01_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awsize[1] <= M01_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awsize[2] <= M01_AXI_awsize.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awburst[0] <= M01_AXI_awburst.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awburst[1] <= M01_AXI_awburst.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlock[0] <= M01_AXI_awlock.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awlock[1] <= M01_AXI_awlock.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awcache[0] <= M01_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awcache[1] <= M01_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awcache[2] <= M01_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awcache[3] <= M01_AXI_awcache.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awprot[0] <= M01_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awprot[1] <= M01_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awprot[2] <= M01_AXI_awprot.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awqos[0] <= M01_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awqos[1] <= M01_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awqos[2] <= M01_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awqos[3] <= M01_AXI_awqos.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awvalid <= M01_AXI_awvalid.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_awready => Sel_Slave_Ready.DATAB
M02_AXI_awaddr_ID[0] <= <GND>
M02_AXI_awaddr[0] <= <GND>
M02_AXI_awaddr[1] <= <GND>
M02_AXI_awaddr[2] <= <GND>
M02_AXI_awaddr[3] <= <GND>
M02_AXI_awaddr[4] <= <GND>
M02_AXI_awaddr[5] <= <GND>
M02_AXI_awaddr[6] <= <GND>
M02_AXI_awaddr[7] <= <GND>
M02_AXI_awaddr[8] <= <GND>
M02_AXI_awaddr[9] <= <GND>
M02_AXI_awaddr[10] <= <GND>
M02_AXI_awaddr[11] <= <GND>
M02_AXI_awaddr[12] <= <GND>
M02_AXI_awaddr[13] <= <GND>
M02_AXI_awaddr[14] <= <GND>
M02_AXI_awaddr[15] <= <GND>
M02_AXI_awaddr[16] <= <GND>
M02_AXI_awaddr[17] <= <GND>
M02_AXI_awaddr[18] <= <GND>
M02_AXI_awaddr[19] <= <GND>
M02_AXI_awaddr[20] <= <GND>
M02_AXI_awaddr[21] <= <GND>
M02_AXI_awaddr[22] <= <GND>
M02_AXI_awaddr[23] <= <GND>
M02_AXI_awaddr[24] <= <GND>
M02_AXI_awaddr[25] <= <GND>
M02_AXI_awaddr[26] <= <GND>
M02_AXI_awaddr[27] <= <GND>
M02_AXI_awaddr[28] <= <GND>
M02_AXI_awaddr[29] <= <GND>
M02_AXI_awaddr[30] <= <GND>
M02_AXI_awaddr[31] <= <GND>
M02_AXI_awlen[0] <= <GND>
M02_AXI_awlen[1] <= <GND>
M02_AXI_awlen[2] <= <GND>
M02_AXI_awlen[3] <= <GND>
M02_AXI_awlen[4] <= <GND>
M02_AXI_awlen[5] <= <GND>
M02_AXI_awlen[6] <= <GND>
M02_AXI_awlen[7] <= <GND>
M02_AXI_awsize[0] <= <GND>
M02_AXI_awsize[1] <= <GND>
M02_AXI_awsize[2] <= <GND>
M02_AXI_awburst[0] <= <GND>
M02_AXI_awburst[1] <= <GND>
M02_AXI_awlock[0] <= <GND>
M02_AXI_awlock[1] <= <GND>
M02_AXI_awcache[0] <= <GND>
M02_AXI_awcache[1] <= <GND>
M02_AXI_awcache[2] <= <GND>
M02_AXI_awcache[3] <= <GND>
M02_AXI_awprot[0] <= <GND>
M02_AXI_awprot[1] <= <GND>
M02_AXI_awprot[2] <= <GND>
M02_AXI_awqos[0] <= <GND>
M02_AXI_awqos[1] <= <GND>
M02_AXI_awqos[2] <= <GND>
M02_AXI_awqos[3] <= <GND>
M02_AXI_awvalid <= <GND>
M02_AXI_awready => ~NO_FANOUT~
M03_AXI_awaddr_ID[0] <= <GND>
M03_AXI_awaddr[0] <= <GND>
M03_AXI_awaddr[1] <= <GND>
M03_AXI_awaddr[2] <= <GND>
M03_AXI_awaddr[3] <= <GND>
M03_AXI_awaddr[4] <= <GND>
M03_AXI_awaddr[5] <= <GND>
M03_AXI_awaddr[6] <= <GND>
M03_AXI_awaddr[7] <= <GND>
M03_AXI_awaddr[8] <= <GND>
M03_AXI_awaddr[9] <= <GND>
M03_AXI_awaddr[10] <= <GND>
M03_AXI_awaddr[11] <= <GND>
M03_AXI_awaddr[12] <= <GND>
M03_AXI_awaddr[13] <= <GND>
M03_AXI_awaddr[14] <= <GND>
M03_AXI_awaddr[15] <= <GND>
M03_AXI_awaddr[16] <= <GND>
M03_AXI_awaddr[17] <= <GND>
M03_AXI_awaddr[18] <= <GND>
M03_AXI_awaddr[19] <= <GND>
M03_AXI_awaddr[20] <= <GND>
M03_AXI_awaddr[21] <= <GND>
M03_AXI_awaddr[22] <= <GND>
M03_AXI_awaddr[23] <= <GND>
M03_AXI_awaddr[24] <= <GND>
M03_AXI_awaddr[25] <= <GND>
M03_AXI_awaddr[26] <= <GND>
M03_AXI_awaddr[27] <= <GND>
M03_AXI_awaddr[28] <= <GND>
M03_AXI_awaddr[29] <= <GND>
M03_AXI_awaddr[30] <= <GND>
M03_AXI_awaddr[31] <= <GND>
M03_AXI_awlen[0] <= <GND>
M03_AXI_awlen[1] <= <GND>
M03_AXI_awlen[2] <= <GND>
M03_AXI_awlen[3] <= <GND>
M03_AXI_awlen[4] <= <GND>
M03_AXI_awlen[5] <= <GND>
M03_AXI_awlen[6] <= <GND>
M03_AXI_awlen[7] <= <GND>
M03_AXI_awsize[0] <= <GND>
M03_AXI_awsize[1] <= <GND>
M03_AXI_awsize[2] <= <GND>
M03_AXI_awburst[0] <= <GND>
M03_AXI_awburst[1] <= <GND>
M03_AXI_awlock[0] <= <GND>
M03_AXI_awlock[1] <= <GND>
M03_AXI_awcache[0] <= <GND>
M03_AXI_awcache[1] <= <GND>
M03_AXI_awcache[2] <= <GND>
M03_AXI_awcache[3] <= <GND>
M03_AXI_awprot[0] <= <GND>
M03_AXI_awprot[1] <= <GND>
M03_AXI_awprot[2] <= <GND>
M03_AXI_awqos[0] <= <GND>
M03_AXI_awqos[1] <= <GND>
M03_AXI_awqos[2] <= <GND>
M03_AXI_awqos[3] <= <GND>
M03_AXI_awvalid <= <GND>
M03_AXI_awready => ~NO_FANOUT~
Sel_Slave_Ready <= Sel_Slave_Ready.DB_MAX_OUTPUT_PORT_TYPE
Q_Enables[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Q_Enables[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top
AW_Selected_Slave[0] => AW_Selected_Slave[0].IN2
AW_Access_Grant => comb.IN0
AW_Access_Grant => comb.IN0
Token => Token.IN2
Queue_Is_Full <= Queue_Is_Full.DB_MAX_OUTPUT_PORT_TYPE
Write_Data_Master[0] <= Write_Data_Master[0].DB_MAX_OUTPUT_PORT_TYPE
Write_Data_Master2[0] <= Write_Data_Master2[0].DB_MAX_OUTPUT_PORT_TYPE
Write_Data_Finsh <= Write_Data_Finsh.DB_MAX_OUTPUT_PORT_TYPE
Write_Data_Finsh2 <= Write_Data_Finsh2.DB_MAX_OUTPUT_PORT_TYPE
Is_Master_Part_Of_Split <= Queue:u_Queue.Is_Master_Part_Of_Split
Is_Master_Part_Of_Split2 <= Queue:u_Queue2.Is_Master_Part_Of_Split
ACLK => ACLK.IN4
ARESETN => ARESETN.IN4
S00_AXI_wdata[0] => S00_AXI_wdata[0].IN2
S00_AXI_wdata[1] => S00_AXI_wdata[1].IN2
S00_AXI_wdata[2] => S00_AXI_wdata[2].IN2
S00_AXI_wdata[3] => S00_AXI_wdata[3].IN2
S00_AXI_wdata[4] => S00_AXI_wdata[4].IN2
S00_AXI_wdata[5] => S00_AXI_wdata[5].IN2
S00_AXI_wdata[6] => S00_AXI_wdata[6].IN2
S00_AXI_wdata[7] => S00_AXI_wdata[7].IN2
S00_AXI_wdata[8] => S00_AXI_wdata[8].IN2
S00_AXI_wdata[9] => S00_AXI_wdata[9].IN2
S00_AXI_wdata[10] => S00_AXI_wdata[10].IN2
S00_AXI_wdata[11] => S00_AXI_wdata[11].IN2
S00_AXI_wdata[12] => S00_AXI_wdata[12].IN2
S00_AXI_wdata[13] => S00_AXI_wdata[13].IN2
S00_AXI_wdata[14] => S00_AXI_wdata[14].IN2
S00_AXI_wdata[15] => S00_AXI_wdata[15].IN2
S00_AXI_wdata[16] => S00_AXI_wdata[16].IN2
S00_AXI_wdata[17] => S00_AXI_wdata[17].IN2
S00_AXI_wdata[18] => S00_AXI_wdata[18].IN2
S00_AXI_wdata[19] => S00_AXI_wdata[19].IN2
S00_AXI_wdata[20] => S00_AXI_wdata[20].IN2
S00_AXI_wdata[21] => S00_AXI_wdata[21].IN2
S00_AXI_wdata[22] => S00_AXI_wdata[22].IN2
S00_AXI_wdata[23] => S00_AXI_wdata[23].IN2
S00_AXI_wdata[24] => S00_AXI_wdata[24].IN2
S00_AXI_wdata[25] => S00_AXI_wdata[25].IN2
S00_AXI_wdata[26] => S00_AXI_wdata[26].IN2
S00_AXI_wdata[27] => S00_AXI_wdata[27].IN2
S00_AXI_wdata[28] => S00_AXI_wdata[28].IN2
S00_AXI_wdata[29] => S00_AXI_wdata[29].IN2
S00_AXI_wdata[30] => S00_AXI_wdata[30].IN2
S00_AXI_wdata[31] => S00_AXI_wdata[31].IN2
S00_AXI_wstrb[0] => S00_AXI_wstrb[0].IN2
S00_AXI_wstrb[1] => S00_AXI_wstrb[1].IN2
S00_AXI_wstrb[2] => S00_AXI_wstrb[2].IN2
S00_AXI_wstrb[3] => S00_AXI_wstrb[3].IN2
S00_AXI_wlast => S00_AXI_wlast.IN2
S00_AXI_wvalid => S00_AXI_wvalid.IN2
S00_AXI_wready <= S00_AXI_wready.DB_MAX_OUTPUT_PORT_TYPE
S01_AXI_wdata[0] => S01_AXI_wdata[0].IN2
S01_AXI_wdata[1] => S01_AXI_wdata[1].IN2
S01_AXI_wdata[2] => S01_AXI_wdata[2].IN2
S01_AXI_wdata[3] => S01_AXI_wdata[3].IN2
S01_AXI_wdata[4] => S01_AXI_wdata[4].IN2
S01_AXI_wdata[5] => S01_AXI_wdata[5].IN2
S01_AXI_wdata[6] => S01_AXI_wdata[6].IN2
S01_AXI_wdata[7] => S01_AXI_wdata[7].IN2
S01_AXI_wdata[8] => S01_AXI_wdata[8].IN2
S01_AXI_wdata[9] => S01_AXI_wdata[9].IN2
S01_AXI_wdata[10] => S01_AXI_wdata[10].IN2
S01_AXI_wdata[11] => S01_AXI_wdata[11].IN2
S01_AXI_wdata[12] => S01_AXI_wdata[12].IN2
S01_AXI_wdata[13] => S01_AXI_wdata[13].IN2
S01_AXI_wdata[14] => S01_AXI_wdata[14].IN2
S01_AXI_wdata[15] => S01_AXI_wdata[15].IN2
S01_AXI_wdata[16] => S01_AXI_wdata[16].IN2
S01_AXI_wdata[17] => S01_AXI_wdata[17].IN2
S01_AXI_wdata[18] => S01_AXI_wdata[18].IN2
S01_AXI_wdata[19] => S01_AXI_wdata[19].IN2
S01_AXI_wdata[20] => S01_AXI_wdata[20].IN2
S01_AXI_wdata[21] => S01_AXI_wdata[21].IN2
S01_AXI_wdata[22] => S01_AXI_wdata[22].IN2
S01_AXI_wdata[23] => S01_AXI_wdata[23].IN2
S01_AXI_wdata[24] => S01_AXI_wdata[24].IN2
S01_AXI_wdata[25] => S01_AXI_wdata[25].IN2
S01_AXI_wdata[26] => S01_AXI_wdata[26].IN2
S01_AXI_wdata[27] => S01_AXI_wdata[27].IN2
S01_AXI_wdata[28] => S01_AXI_wdata[28].IN2
S01_AXI_wdata[29] => S01_AXI_wdata[29].IN2
S01_AXI_wdata[30] => S01_AXI_wdata[30].IN2
S01_AXI_wdata[31] => S01_AXI_wdata[31].IN2
S01_AXI_wstrb[0] => S01_AXI_wstrb[0].IN2
S01_AXI_wstrb[1] => S01_AXI_wstrb[1].IN2
S01_AXI_wstrb[2] => S01_AXI_wstrb[2].IN2
S01_AXI_wstrb[3] => S01_AXI_wstrb[3].IN2
S01_AXI_wlast => S01_AXI_wlast.IN2
S01_AXI_wvalid => S01_AXI_wvalid.IN2
S01_AXI_wready <= S01_AXI_wready.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_wdata[0] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[1] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[2] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[3] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[4] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[5] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[6] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[7] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[8] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[9] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[10] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[11] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[12] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[13] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[14] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[15] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[16] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[17] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[18] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[19] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[20] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[21] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[22] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[23] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[24] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[25] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[26] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[27] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[28] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[29] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[30] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wdata[31] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wdata
M00_AXI_wstrb[0] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wstrb
M00_AXI_wstrb[1] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wstrb
M00_AXI_wstrb[2] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wstrb
M00_AXI_wstrb[3] <= WD_MUX_2_1:u_WD_MUX_2_1.Sel_S_AXI_wstrb
M00_AXI_wlast <= Sel_S_AXI_wlast.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_wvalid <= M00_AXI_wvalid.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_wready => M00_AXI_wready.IN2
M01_AXI_wdata[0] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[1] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[2] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[3] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[4] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[5] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[6] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[7] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[8] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[9] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[10] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[11] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[12] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[13] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[14] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[15] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[16] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[17] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[18] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[19] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[20] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[21] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[22] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[23] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[24] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[25] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[26] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[27] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[28] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[29] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[30] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wdata[31] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wdata
M01_AXI_wstrb[0] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wstrb
M01_AXI_wstrb[1] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wstrb
M01_AXI_wstrb[2] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wstrb
M01_AXI_wstrb[3] <= WD_MUX_2_1:u_WD_MUX_2_1_2.Sel_S_AXI_wstrb
M01_AXI_wlast <= Sel_S_AXI_wlast2.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_wvalid <= M01_AXI_wvalid.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_wready => M01_AXI_wready.IN2
Q_Enable_W_Data_In[0] => Queue_Is_Full.IN1
Q_Enable_W_Data_In[0] => comb.IN1
Q_Enable_W_Data_In[1] => Queue_Is_Full.IN1
Q_Enable_W_Data_In[1] => comb.IN1


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue
ACLK => Pulse.CLK
ACLK => Read_Pointer[0].CLK
ACLK => Read_Pointer[1].CLK
ACLK => Write_Pointer[0].CLK
ACLK => Write_Pointer[1].CLK
ACLK => Split_Burst_Queue[0].CLK
ACLK => Split_Burst_Queue[1].CLK
ACLK => Queue[0][0].CLK
ACLK => Queue[1][0].CLK
ARESETN => Queue[0][0].ACLR
ARESETN => Queue[1][0].ACLR
ARESETN => Split_Burst_Queue[0].ACLR
ARESETN => Split_Burst_Queue[1].ACLR
ARESETN => Write_Pointer[0].ACLR
ARESETN => Write_Pointer[1].ACLR
ARESETN => Read_Pointer[0].ACLR
ARESETN => Read_Pointer[1].ACLR
ARESETN => Pulse.ACLR
Slave_ID[0] => Queue.DATAB
Slave_ID[0] => Queue.DATAB
AW_Access_Grant => Queue[1][0].ENA
AW_Access_Grant => Queue[0][0].ENA
AW_Access_Grant => Split_Burst_Queue[1].ENA
AW_Access_Grant => Split_Burst_Queue[0].ENA
AW_Access_Grant => Write_Pointer[1].ENA
AW_Access_Grant => Write_Pointer[0].ENA
Write_Data_Finsh => Read_Pointer[1].ENA
Write_Data_Finsh => Read_Pointer[0].ENA
Is_Transaction_Part_of_Split => Split_Burst_Queue.DATAB
Is_Transaction_Part_of_Split => Split_Burst_Queue.DATAB
Queue_Is_Full <= always4.DB_MAX_OUTPUT_PORT_TYPE
Write_Data_HandShake_En_Pulse <= Write_Data_HandShake_En_Pulse.DB_MAX_OUTPUT_PORT_TYPE
Is_Master_Part_Of_Split <= Is_Master_Part_Of_Split.DB_MAX_OUTPUT_PORT_TYPE
Master_Valid <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Write_Data_Master[0] <= Write_Data_Master.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue2
ACLK => Pulse.CLK
ACLK => Read_Pointer[0].CLK
ACLK => Read_Pointer[1].CLK
ACLK => Write_Pointer[0].CLK
ACLK => Write_Pointer[1].CLK
ACLK => Split_Burst_Queue[0].CLK
ACLK => Split_Burst_Queue[1].CLK
ACLK => Queue[0][0].CLK
ACLK => Queue[1][0].CLK
ARESETN => Queue[0][0].ACLR
ARESETN => Queue[1][0].ACLR
ARESETN => Split_Burst_Queue[0].ACLR
ARESETN => Split_Burst_Queue[1].ACLR
ARESETN => Write_Pointer[0].ACLR
ARESETN => Write_Pointer[1].ACLR
ARESETN => Read_Pointer[0].ACLR
ARESETN => Read_Pointer[1].ACLR
ARESETN => Pulse.ACLR
Slave_ID[0] => Queue.DATAB
Slave_ID[0] => Queue.DATAB
AW_Access_Grant => Queue[1][0].ENA
AW_Access_Grant => Queue[0][0].ENA
AW_Access_Grant => Split_Burst_Queue[1].ENA
AW_Access_Grant => Split_Burst_Queue[0].ENA
AW_Access_Grant => Write_Pointer[1].ENA
AW_Access_Grant => Write_Pointer[0].ENA
Write_Data_Finsh => Read_Pointer[1].ENA
Write_Data_Finsh => Read_Pointer[0].ENA
Is_Transaction_Part_of_Split => Split_Burst_Queue.DATAB
Is_Transaction_Part_of_Split => Split_Burst_Queue.DATAB
Queue_Is_Full <= always4.DB_MAX_OUTPUT_PORT_TYPE
Write_Data_HandShake_En_Pulse <= Write_Data_HandShake_En_Pulse.DB_MAX_OUTPUT_PORT_TYPE
Is_Master_Part_Of_Split <= Is_Master_Part_Of_Split.DB_MAX_OUTPUT_PORT_TYPE
Master_Valid <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Write_Data_Master[0] <= Write_Data_Master.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_HandShake:u_WD_HandShake
ACLK => HandShake_Done~reg0.CLK
ARESETN => HandShake_Done~reg0.ACLR
Valid_Signal => always0.IN0
Ready_Signal => always0.IN1
Last_Data => always0.IN1
HandShake_En => always0.IN1
HandShake_Done <= HandShake_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_HandShake:u_WD_HandShake2
ACLK => HandShake_Done~reg0.CLK
ARESETN => HandShake_Done~reg0.ACLR
Valid_Signal => always0.IN0
Ready_Signal => always0.IN1
Last_Data => always0.IN1
HandShake_En => always0.IN1
HandShake_Done <= HandShake_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Demux_1_2:u_Demux_Write_Data_Ready
Selection_Line => Output_1.OUTPUTSELECT
Selection_Line => Output_2.OUTPUTSELECT
Input_1[0] => Output_1.DATAB
Input_1[0] => Output_2.DATAA
Output_1[0] <= Output_1.DB_MAX_OUTPUT_PORT_TYPE
Output_2[0] <= Output_2.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Demux_1_2:u_Demux_Write_Data_Ready2
Selection_Line => Output_1.OUTPUTSELECT
Selection_Line => Output_2.OUTPUTSELECT
Input_1[0] => Output_1.DATAB
Input_1[0] => Output_2.DATAA
Output_1[0] <= Output_1.DB_MAX_OUTPUT_PORT_TYPE
Output_2[0] <= Output_2.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_MUX_2_1:u_WD_MUX_2_1
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wstrb.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wstrb.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wstrb.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wstrb.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wlast.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wvalid.OUTPUTSELECT
S00_AXI_wdata[0] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[1] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[2] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[3] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[4] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[5] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[6] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[7] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[8] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[9] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[10] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[11] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[12] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[13] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[14] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[15] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[16] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[17] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[18] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[19] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[20] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[21] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[22] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[23] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[24] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[25] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[26] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[27] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[28] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[29] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[30] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[31] => Sel_S_AXI_wdata.DATAB
S00_AXI_wstrb[0] => Sel_S_AXI_wstrb.DATAB
S00_AXI_wstrb[1] => Sel_S_AXI_wstrb.DATAB
S00_AXI_wstrb[2] => Sel_S_AXI_wstrb.DATAB
S00_AXI_wstrb[3] => Sel_S_AXI_wstrb.DATAB
S00_AXI_wlast => Sel_S_AXI_wlast.DATAB
S00_AXI_wvalid => Sel_S_AXI_wvalid.DATAB
S01_AXI_wdata[0] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[1] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[2] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[3] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[4] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[5] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[6] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[7] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[8] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[9] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[10] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[11] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[12] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[13] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[14] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[15] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[16] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[17] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[18] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[19] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[20] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[21] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[22] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[23] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[24] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[25] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[26] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[27] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[28] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[29] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[30] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[31] => Sel_S_AXI_wdata.DATAA
S01_AXI_wstrb[0] => Sel_S_AXI_wstrb.DATAA
S01_AXI_wstrb[1] => Sel_S_AXI_wstrb.DATAA
S01_AXI_wstrb[2] => Sel_S_AXI_wstrb.DATAA
S01_AXI_wstrb[3] => Sel_S_AXI_wstrb.DATAA
S01_AXI_wlast => Sel_S_AXI_wlast.DATAA
S01_AXI_wvalid => Sel_S_AXI_wvalid.DATAA
Sel_S_AXI_wdata[0] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[1] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[2] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[3] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[4] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[5] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[6] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[7] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[8] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[9] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[10] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[11] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[12] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[13] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[14] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[15] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[16] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[17] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[18] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[19] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[20] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[21] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[22] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[23] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[24] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[25] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[26] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[27] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[28] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[29] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[30] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[31] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wstrb[0] <= Sel_S_AXI_wstrb.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wstrb[1] <= Sel_S_AXI_wstrb.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wstrb[2] <= Sel_S_AXI_wstrb.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wstrb[3] <= Sel_S_AXI_wstrb.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wlast <= Sel_S_AXI_wlast.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wvalid <= Sel_S_AXI_wvalid.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|WD_MUX_2_1:u_WD_MUX_2_1_2
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wdata.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wstrb.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wstrb.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wstrb.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wstrb.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wlast.OUTPUTSELECT
Selected_Slave => Sel_S_AXI_wvalid.OUTPUTSELECT
S00_AXI_wdata[0] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[1] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[2] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[3] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[4] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[5] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[6] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[7] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[8] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[9] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[10] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[11] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[12] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[13] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[14] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[15] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[16] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[17] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[18] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[19] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[20] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[21] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[22] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[23] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[24] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[25] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[26] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[27] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[28] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[29] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[30] => Sel_S_AXI_wdata.DATAB
S00_AXI_wdata[31] => Sel_S_AXI_wdata.DATAB
S00_AXI_wstrb[0] => Sel_S_AXI_wstrb.DATAB
S00_AXI_wstrb[1] => Sel_S_AXI_wstrb.DATAB
S00_AXI_wstrb[2] => Sel_S_AXI_wstrb.DATAB
S00_AXI_wstrb[3] => Sel_S_AXI_wstrb.DATAB
S00_AXI_wlast => Sel_S_AXI_wlast.DATAB
S00_AXI_wvalid => Sel_S_AXI_wvalid.DATAB
S01_AXI_wdata[0] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[1] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[2] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[3] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[4] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[5] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[6] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[7] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[8] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[9] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[10] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[11] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[12] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[13] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[14] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[15] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[16] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[17] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[18] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[19] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[20] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[21] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[22] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[23] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[24] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[25] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[26] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[27] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[28] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[29] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[30] => Sel_S_AXI_wdata.DATAA
S01_AXI_wdata[31] => Sel_S_AXI_wdata.DATAA
S01_AXI_wstrb[0] => Sel_S_AXI_wstrb.DATAA
S01_AXI_wstrb[1] => Sel_S_AXI_wstrb.DATAA
S01_AXI_wstrb[2] => Sel_S_AXI_wstrb.DATAA
S01_AXI_wstrb[3] => Sel_S_AXI_wstrb.DATAA
S01_AXI_wlast => Sel_S_AXI_wlast.DATAA
S01_AXI_wvalid => Sel_S_AXI_wvalid.DATAA
Sel_S_AXI_wdata[0] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[1] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[2] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[3] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[4] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[5] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[6] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[7] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[8] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[9] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[10] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[11] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[12] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[13] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[14] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[15] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[16] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[17] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[18] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[19] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[20] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[21] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[22] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[23] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[24] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[25] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[26] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[27] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[28] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[29] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[30] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wdata[31] <= Sel_S_AXI_wdata.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wstrb[0] <= Sel_S_AXI_wstrb.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wstrb[1] <= Sel_S_AXI_wstrb.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wstrb[2] <= Sel_S_AXI_wstrb.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wstrb[3] <= Sel_S_AXI_wstrb.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wlast <= Sel_S_AXI_wlast.DB_MAX_OUTPUT_PORT_TYPE
Sel_S_AXI_wvalid <= Sel_S_AXI_wvalid.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top
Write_Data_Master[0] => ~NO_FANOUT~
Write_Data_Finsh => ~NO_FANOUT~
Rem[0] => ~NO_FANOUT~
Rem[1] => ~NO_FANOUT~
Rem[2] => ~NO_FANOUT~
Rem[3] => ~NO_FANOUT~
Num_Of_Compl_Bursts[0] => ~NO_FANOUT~
Num_Of_Compl_Bursts[1] => ~NO_FANOUT~
Num_Of_Compl_Bursts[2] => ~NO_FANOUT~
Num_Of_Compl_Bursts[3] => ~NO_FANOUT~
Is_Master_Part_Of_Split => ~NO_FANOUT~
Load_The_Original_Signals => ~NO_FANOUT~
ACLK => ACLK.IN2
ARESETN => ARESETN.IN2
S01_AXI_bresp[0] <= Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec.S01_AXI_bresp
S01_AXI_bresp[1] <= Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec.S01_AXI_bresp
S01_AXI_bvalid <= Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec.S01_AXI_bvalid
S01_AXI_bready => S01_AXI_bready.IN1
S00_AXI_bresp[0] <= Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec.S00_AXI_bresp
S00_AXI_bresp[1] <= Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec.S00_AXI_bresp
S00_AXI_bvalid <= Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec.S00_AXI_bvalid
S00_AXI_bready => S00_AXI_bready.IN1
M00_AXI_BID[0] => M00_AXI_BID[0].IN1
M00_AXI_bresp[0] => M00_AXI_bresp[0].IN1
M00_AXI_bresp[1] => M00_AXI_bresp[1].IN1
M00_AXI_bvalid => M00_AXI_bvalid.IN1
M00_AXI_bready <= Demux_1_2:u_Demux_1_2.Output_1
M01_AXI_BID[0] => M01_AXI_BID[0].IN1
M01_AXI_bresp[0] => M01_AXI_bresp[0].IN1
M01_AXI_bresp[1] => M01_AXI_bresp[1].IN1
M01_AXI_bvalid => M01_AXI_bvalid.IN1
M01_AXI_bready <= Demux_1_2:u_Demux_1_2.Output_2


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|WR_HandShake:u_WR_HandShake
ACLK => HandShake_Done~reg0.CLK
ARESETN => HandShake_Done~reg0.PRESET
Valid_Signal => always0.IN0
Ready_Signal => always0.IN1
HandShake_En => HandShake_Done.OUTPUTSELECT
HandShake_Done <= HandShake_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb
clk => Sel_Valid~reg0.CLK
clk => Sel_Write_Resp[0]~reg0.CLK
clk => Sel_Write_Resp[1]~reg0.CLK
clk => Sel_Resp_ID[0]~reg0.CLK
clk => Selected_Slave[0]~reg0.CLK
clk => Channel_Request~reg0.CLK
rst => Sel_Valid~reg0.ACLR
rst => Sel_Write_Resp[0]~reg0.ACLR
rst => Sel_Write_Resp[1]~reg0.ACLR
rst => Sel_Resp_ID[0]~reg0.ACLR
rst => Selected_Slave[0]~reg0.ACLR
rst => Channel_Request~reg0.ACLR
Channel_Granted => Sel_Valid~reg0.ENA
Channel_Granted => Selected_Slave[0]~reg0.ENA
Channel_Granted => Sel_Resp_ID[0]~reg0.ENA
Channel_Granted => Sel_Write_Resp[1]~reg0.ENA
Channel_Granted => Sel_Write_Resp[0]~reg0.ENA
M00_AXI_BID[0] => Selector3.IN3
M00_AXI_bresp[0] => Selector1.IN3
M00_AXI_bresp[1] => Selector0.IN3
M00_AXI_bvalid => WideNor0.IN0
M00_AXI_bvalid => WideNor1.IN1
M00_AXI_bvalid => Selector0.IN5
M00_AXI_bvalid => Selector1.IN5
M00_AXI_bvalid => Selector2.IN4
M00_AXI_bvalid => Selector3.IN5
M00_AXI_bvalid => WideOr0.IN0
M00_AXI_bvalid => Selector2.IN5
M01_AXI_BID[0] => Selector3.IN4
M01_AXI_bresp[0] => Selector1.IN4
M01_AXI_bresp[1] => Selector0.IN4
M01_AXI_bvalid => WideOr0.IN1
M01_AXI_bvalid => Selector2.IN3
M01_AXI_bvalid => WideNor0.IN1
M02_AXI_BID[0] => ~NO_FANOUT~
M02_AXI_bresp[0] => ~NO_FANOUT~
M02_AXI_bresp[1] => ~NO_FANOUT~
M02_AXI_bvalid => ~NO_FANOUT~
M03_AXI_BID[0] => ~NO_FANOUT~
M03_AXI_bresp[0] => ~NO_FANOUT~
M03_AXI_bresp[1] => ~NO_FANOUT~
M03_AXI_bvalid => ~NO_FANOUT~
Channel_Request <= Channel_Request~reg0.DB_MAX_OUTPUT_PORT_TYPE
Selected_Slave[0] <= Selected_Slave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sel_Resp_ID[0] <= Sel_Resp_ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sel_Write_Resp[0] <= Sel_Write_Resp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sel_Write_Resp[1] <= Sel_Write_Resp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sel_Valid <= Sel_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|BReady_MUX_2_1:u_BReady_MUX_2_1
Selected_Slave => Sele_S_AXI_bready.OUTPUTSELECT
S00_AXI_bready => Sele_S_AXI_bready.DATAB
S01_AXI_bready => Sele_S_AXI_bready.DATAA
Sele_S_AXI_bready <= Sele_S_AXI_bready.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Demux_1_2:u_Demux_1_2
Selection_Line => Output_1.OUTPUTSELECT
Selection_Line => Output_2.OUTPUTSELECT
Input_1[0] => Output_1.DATAB
Input_1[0] => Output_2.DATAA
Output_1[0] <= Output_1.DB_MAX_OUTPUT_PORT_TYPE
Output_2[0] <= Output_2.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec
Sel_Resp_ID[0] => Decoder0.IN0
Sel_Write_Resp[0] => S03_AXI_bresp[0].DATAIN
Sel_Write_Resp[0] => S00_AXI_bresp[0].DATAIN
Sel_Write_Resp[0] => S01_AXI_bresp[0].DATAIN
Sel_Write_Resp[0] => S02_AXI_bresp[0].DATAIN
Sel_Write_Resp[1] => S03_AXI_bresp[1].DATAIN
Sel_Write_Resp[1] => S00_AXI_bresp[1].DATAIN
Sel_Write_Resp[1] => S01_AXI_bresp[1].DATAIN
Sel_Write_Resp[1] => S02_AXI_bresp[1].DATAIN
Sel_Valid => S00_AXI_bvalid.DATAA
Sel_Valid => S01_AXI_bvalid.DATAB
S01_AXI_bresp[0] <= Sel_Write_Resp[0].DB_MAX_OUTPUT_PORT_TYPE
S01_AXI_bresp[1] <= Sel_Write_Resp[1].DB_MAX_OUTPUT_PORT_TYPE
S01_AXI_bvalid <= S01_AXI_bvalid.DB_MAX_OUTPUT_PORT_TYPE
S00_AXI_bresp[0] <= Sel_Write_Resp[0].DB_MAX_OUTPUT_PORT_TYPE
S00_AXI_bresp[1] <= Sel_Write_Resp[1].DB_MAX_OUTPUT_PORT_TYPE
S00_AXI_bvalid <= S00_AXI_bvalid.DB_MAX_OUTPUT_PORT_TYPE
S02_AXI_bresp[0] <= Sel_Write_Resp[0].DB_MAX_OUTPUT_PORT_TYPE
S02_AXI_bresp[1] <= Sel_Write_Resp[1].DB_MAX_OUTPUT_PORT_TYPE
S02_AXI_bvalid <= <GND>
S03_AXI_bresp[0] <= Sel_Write_Resp[0].DB_MAX_OUTPUT_PORT_TYPE
S03_AXI_bresp[1] <= Sel_Write_Resp[1].DB_MAX_OUTPUT_PORT_TYPE
S03_AXI_bvalid <= <GND>


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top
AR_Access_Grant <= Faling_Edge_Detc:u_Faling_Edge_Detc.Falling
AR_Selected_Slave[0] <= AR_Selected_Slave[0].DB_MAX_OUTPUT_PORT_TYPE
AR_Channel_Request <= AR_Channel_Request.DB_MAX_OUTPUT_PORT_TYPE
ACLK => ACLK.IN4
ARESETN => ARESETN.IN4
S00_ACLK => ~NO_FANOUT~
S00_ARESETN => ~NO_FANOUT~
S00_AXI_araddr[0] => S00_AXI_araddr[0].IN1
S00_AXI_araddr[1] => S00_AXI_araddr[1].IN1
S00_AXI_araddr[2] => S00_AXI_araddr[2].IN1
S00_AXI_araddr[3] => S00_AXI_araddr[3].IN1
S00_AXI_araddr[4] => S00_AXI_araddr[4].IN1
S00_AXI_araddr[5] => S00_AXI_araddr[5].IN1
S00_AXI_araddr[6] => S00_AXI_araddr[6].IN1
S00_AXI_araddr[7] => S00_AXI_araddr[7].IN1
S00_AXI_araddr[8] => S00_AXI_araddr[8].IN1
S00_AXI_araddr[9] => S00_AXI_araddr[9].IN1
S00_AXI_araddr[10] => S00_AXI_araddr[10].IN1
S00_AXI_araddr[11] => S00_AXI_araddr[11].IN1
S00_AXI_araddr[12] => S00_AXI_araddr[12].IN1
S00_AXI_araddr[13] => S00_AXI_araddr[13].IN1
S00_AXI_araddr[14] => S00_AXI_araddr[14].IN1
S00_AXI_araddr[15] => S00_AXI_araddr[15].IN1
S00_AXI_araddr[16] => S00_AXI_araddr[16].IN1
S00_AXI_araddr[17] => S00_AXI_araddr[17].IN1
S00_AXI_araddr[18] => S00_AXI_araddr[18].IN1
S00_AXI_araddr[19] => S00_AXI_araddr[19].IN1
S00_AXI_araddr[20] => S00_AXI_araddr[20].IN1
S00_AXI_araddr[21] => S00_AXI_araddr[21].IN1
S00_AXI_araddr[22] => S00_AXI_araddr[22].IN1
S00_AXI_araddr[23] => S00_AXI_araddr[23].IN1
S00_AXI_araddr[24] => S00_AXI_araddr[24].IN1
S00_AXI_araddr[25] => S00_AXI_araddr[25].IN1
S00_AXI_araddr[26] => S00_AXI_araddr[26].IN1
S00_AXI_araddr[27] => S00_AXI_araddr[27].IN1
S00_AXI_araddr[28] => S00_AXI_araddr[28].IN1
S00_AXI_araddr[29] => S00_AXI_araddr[29].IN1
S00_AXI_araddr[30] => S00_AXI_araddr[30].IN1
S00_AXI_araddr[31] => S00_AXI_araddr[31].IN1
S00_AXI_arlen[0] => S00_AXI_arlen[0].IN1
S00_AXI_arlen[1] => S00_AXI_arlen[1].IN1
S00_AXI_arlen[2] => S00_AXI_arlen[2].IN1
S00_AXI_arlen[3] => S00_AXI_arlen[3].IN1
S00_AXI_arlen[4] => S00_AXI_arlen[4].IN1
S00_AXI_arlen[5] => S00_AXI_arlen[5].IN1
S00_AXI_arlen[6] => S00_AXI_arlen[6].IN1
S00_AXI_arlen[7] => S00_AXI_arlen[7].IN1
S00_AXI_arsize[0] => S00_AXI_arsize[0].IN1
S00_AXI_arsize[1] => S00_AXI_arsize[1].IN1
S00_AXI_arsize[2] => S00_AXI_arsize[2].IN1
S00_AXI_arburst[0] => S00_AXI_arburst[0].IN1
S00_AXI_arburst[1] => S00_AXI_arburst[1].IN1
S00_AXI_arlock[0] => S00_AXI_arlock[0].IN1
S00_AXI_arlock[1] => S00_AXI_arlock[1].IN1
S00_AXI_arcache[0] => S00_AXI_arcache[0].IN1
S00_AXI_arcache[1] => S00_AXI_arcache[1].IN1
S00_AXI_arcache[2] => S00_AXI_arcache[2].IN1
S00_AXI_arcache[3] => S00_AXI_arcache[3].IN1
S00_AXI_arprot[0] => S00_AXI_arprot[0].IN1
S00_AXI_arprot[1] => S00_AXI_arprot[1].IN1
S00_AXI_arprot[2] => S00_AXI_arprot[2].IN1
S00_AXI_arqos[0] => S00_AXI_arqos[0].IN2
S00_AXI_arqos[1] => S00_AXI_arqos[1].IN2
S00_AXI_arqos[2] => S00_AXI_arqos[2].IN2
S00_AXI_arqos[3] => S00_AXI_arqos[3].IN2
S00_AXI_arregion[0] => S00_AXI_arregion[0].IN1
S00_AXI_arregion[1] => S00_AXI_arregion[1].IN1
S00_AXI_arregion[2] => S00_AXI_arregion[2].IN1
S00_AXI_arregion[3] => S00_AXI_arregion[3].IN1
S00_AXI_arvalid => S00_AXI_arvalid.IN2
S00_AXI_arready <= Demux_1_2:u_Demux_Address_Read_Ready.Output_1
S01_ACLK => ~NO_FANOUT~
S01_ARESETN => ~NO_FANOUT~
S01_AXI_araddr[0] => S01_AXI_araddr[0].IN1
S01_AXI_araddr[1] => S01_AXI_araddr[1].IN1
S01_AXI_araddr[2] => S01_AXI_araddr[2].IN1
S01_AXI_araddr[3] => S01_AXI_araddr[3].IN1
S01_AXI_araddr[4] => S01_AXI_araddr[4].IN1
S01_AXI_araddr[5] => S01_AXI_araddr[5].IN1
S01_AXI_araddr[6] => S01_AXI_araddr[6].IN1
S01_AXI_araddr[7] => S01_AXI_araddr[7].IN1
S01_AXI_araddr[8] => S01_AXI_araddr[8].IN1
S01_AXI_araddr[9] => S01_AXI_araddr[9].IN1
S01_AXI_araddr[10] => S01_AXI_araddr[10].IN1
S01_AXI_araddr[11] => S01_AXI_araddr[11].IN1
S01_AXI_araddr[12] => S01_AXI_araddr[12].IN1
S01_AXI_araddr[13] => S01_AXI_araddr[13].IN1
S01_AXI_araddr[14] => S01_AXI_araddr[14].IN1
S01_AXI_araddr[15] => S01_AXI_araddr[15].IN1
S01_AXI_araddr[16] => S01_AXI_araddr[16].IN1
S01_AXI_araddr[17] => S01_AXI_araddr[17].IN1
S01_AXI_araddr[18] => S01_AXI_araddr[18].IN1
S01_AXI_araddr[19] => S01_AXI_araddr[19].IN1
S01_AXI_araddr[20] => S01_AXI_araddr[20].IN1
S01_AXI_araddr[21] => S01_AXI_araddr[21].IN1
S01_AXI_araddr[22] => S01_AXI_araddr[22].IN1
S01_AXI_araddr[23] => S01_AXI_araddr[23].IN1
S01_AXI_araddr[24] => S01_AXI_araddr[24].IN1
S01_AXI_araddr[25] => S01_AXI_araddr[25].IN1
S01_AXI_araddr[26] => S01_AXI_araddr[26].IN1
S01_AXI_araddr[27] => S01_AXI_araddr[27].IN1
S01_AXI_araddr[28] => S01_AXI_araddr[28].IN1
S01_AXI_araddr[29] => S01_AXI_araddr[29].IN1
S01_AXI_araddr[30] => S01_AXI_araddr[30].IN1
S01_AXI_araddr[31] => S01_AXI_araddr[31].IN1
S01_AXI_arlen[0] => S01_AXI_arlen[0].IN1
S01_AXI_arlen[1] => S01_AXI_arlen[1].IN1
S01_AXI_arlen[2] => S01_AXI_arlen[2].IN1
S01_AXI_arlen[3] => S01_AXI_arlen[3].IN1
S01_AXI_arlen[4] => S01_AXI_arlen[4].IN1
S01_AXI_arlen[5] => S01_AXI_arlen[5].IN1
S01_AXI_arlen[6] => S01_AXI_arlen[6].IN1
S01_AXI_arlen[7] => S01_AXI_arlen[7].IN1
S01_AXI_arsize[0] => S01_AXI_arsize[0].IN1
S01_AXI_arsize[1] => S01_AXI_arsize[1].IN1
S01_AXI_arsize[2] => S01_AXI_arsize[2].IN1
S01_AXI_arburst[0] => S01_AXI_arburst[0].IN1
S01_AXI_arburst[1] => S01_AXI_arburst[1].IN1
S01_AXI_arlock[0] => S01_AXI_arlock[0].IN1
S01_AXI_arlock[1] => S01_AXI_arlock[1].IN1
S01_AXI_arcache[0] => S01_AXI_arcache[0].IN1
S01_AXI_arcache[1] => S01_AXI_arcache[1].IN1
S01_AXI_arcache[2] => S01_AXI_arcache[2].IN1
S01_AXI_arcache[3] => S01_AXI_arcache[3].IN1
S01_AXI_arprot[0] => S01_AXI_arprot[0].IN1
S01_AXI_arprot[1] => S01_AXI_arprot[1].IN1
S01_AXI_arprot[2] => S01_AXI_arprot[2].IN1
S01_AXI_arqos[0] => S01_AXI_arqos[0].IN2
S01_AXI_arqos[1] => S01_AXI_arqos[1].IN2
S01_AXI_arqos[2] => S01_AXI_arqos[2].IN2
S01_AXI_arqos[3] => S01_AXI_arqos[3].IN2
S01_AXI_arregion[0] => S01_AXI_arregion[0].IN1
S01_AXI_arregion[1] => S01_AXI_arregion[1].IN1
S01_AXI_arregion[2] => S01_AXI_arregion[2].IN1
S01_AXI_arregion[3] => S01_AXI_arregion[3].IN1
S01_AXI_arvalid => S01_AXI_arvalid.IN2
S01_AXI_arready <= Demux_1_2:u_Demux_Address_Read_Ready.Output_2
M00_ACLK => ~NO_FANOUT~
M00_ARESETN => ~NO_FANOUT~
M00_AXI_araddr_ID[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr_ID
M00_AXI_araddr[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[4] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[5] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[6] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[7] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[8] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[9] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[10] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[11] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[12] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[13] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[14] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[15] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[16] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[17] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[18] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[19] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[20] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[21] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[22] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[23] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[24] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[25] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[26] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[27] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[28] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[29] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[30] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_araddr[31] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_araddr
M00_AXI_arlen[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlen
M00_AXI_arlen[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlen
M00_AXI_arlen[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlen
M00_AXI_arlen[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlen
M00_AXI_arlen[4] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlen
M00_AXI_arlen[5] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlen
M00_AXI_arlen[6] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlen
M00_AXI_arlen[7] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlen
M00_AXI_arsize[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arsize
M00_AXI_arsize[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arsize
M00_AXI_arsize[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arsize
M00_AXI_arburst[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arburst
M00_AXI_arburst[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arburst
M00_AXI_arlock[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlock
M00_AXI_arlock[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arlock
M00_AXI_arcache[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arcache
M00_AXI_arcache[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arcache
M00_AXI_arcache[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arcache
M00_AXI_arcache[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arcache
M00_AXI_arprot[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arprot
M00_AXI_arprot[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arprot
M00_AXI_arprot[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arprot
M00_AXI_arregion[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arregion
M00_AXI_arregion[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arregion
M00_AXI_arregion[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arregion
M00_AXI_arregion[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arregion
M00_AXI_arqos[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arqos
M00_AXI_arqos[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arqos
M00_AXI_arqos[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arqos
M00_AXI_arqos[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arqos
M00_AXI_arvalid <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M00_AXI_arvalid
M00_AXI_arready => M00_AXI_arready.IN1
M01_ACLK => ~NO_FANOUT~
M01_ARESETN => ~NO_FANOUT~
M01_AXI_araddr_ID[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr_ID
M01_AXI_araddr[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[4] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[5] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[6] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[7] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[8] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[9] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[10] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[11] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[12] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[13] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[14] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[15] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[16] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[17] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[18] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[19] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[20] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[21] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[22] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[23] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[24] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[25] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[26] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[27] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[28] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[29] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[30] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_araddr[31] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_araddr
M01_AXI_arlen[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlen
M01_AXI_arlen[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlen
M01_AXI_arlen[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlen
M01_AXI_arlen[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlen
M01_AXI_arlen[4] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlen
M01_AXI_arlen[5] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlen
M01_AXI_arlen[6] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlen
M01_AXI_arlen[7] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlen
M01_AXI_arsize[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arsize
M01_AXI_arsize[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arsize
M01_AXI_arsize[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arsize
M01_AXI_arburst[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arburst
M01_AXI_arburst[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arburst
M01_AXI_arlock[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlock
M01_AXI_arlock[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arlock
M01_AXI_arcache[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arcache
M01_AXI_arcache[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arcache
M01_AXI_arcache[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arcache
M01_AXI_arcache[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arcache
M01_AXI_arprot[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arprot
M01_AXI_arprot[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arprot
M01_AXI_arprot[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arprot
M01_AXI_arregion[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arregion
M01_AXI_arregion[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arregion
M01_AXI_arregion[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arregion
M01_AXI_arregion[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arregion
M01_AXI_arqos[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arqos
M01_AXI_arqos[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arqos
M01_AXI_arqos[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arqos
M01_AXI_arqos[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arqos
M01_AXI_arvalid <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M01_AXI_arvalid
M01_AXI_arready => M01_AXI_arready.IN1
M02_ACLK => ~NO_FANOUT~
M02_ARESETN => ~NO_FANOUT~
M02_AXI_araddr_ID[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr_ID
M02_AXI_araddr[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[4] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[5] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[6] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[7] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[8] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[9] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[10] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[11] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[12] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[13] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[14] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[15] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[16] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[17] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[18] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[19] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[20] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[21] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[22] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[23] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[24] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[25] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[26] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[27] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[28] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[29] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[30] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_araddr[31] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_araddr
M02_AXI_arlen[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlen
M02_AXI_arlen[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlen
M02_AXI_arlen[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlen
M02_AXI_arlen[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlen
M02_AXI_arlen[4] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlen
M02_AXI_arlen[5] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlen
M02_AXI_arlen[6] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlen
M02_AXI_arlen[7] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlen
M02_AXI_arsize[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arsize
M02_AXI_arsize[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arsize
M02_AXI_arsize[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arsize
M02_AXI_arburst[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arburst
M02_AXI_arburst[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arburst
M02_AXI_arlock[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlock
M02_AXI_arlock[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arlock
M02_AXI_arcache[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arcache
M02_AXI_arcache[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arcache
M02_AXI_arcache[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arcache
M02_AXI_arcache[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arcache
M02_AXI_arprot[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arprot
M02_AXI_arprot[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arprot
M02_AXI_arprot[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arprot
M02_AXI_arregion[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arregion
M02_AXI_arregion[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arregion
M02_AXI_arregion[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arregion
M02_AXI_arregion[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arregion
M02_AXI_arqos[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arqos
M02_AXI_arqos[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arqos
M02_AXI_arqos[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arqos
M02_AXI_arqos[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arqos
M02_AXI_arvalid <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M02_AXI_arvalid
M02_AXI_arready => M02_AXI_arready.IN1
M03_ACLK => ~NO_FANOUT~
M03_ARESETN => ~NO_FANOUT~
M03_AXI_araddr_ID[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr_ID
M03_AXI_araddr[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[4] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[5] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[6] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[7] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[8] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[9] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[10] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[11] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[12] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[13] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[14] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[15] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[16] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[17] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[18] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[19] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[20] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[21] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[22] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[23] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[24] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[25] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[26] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[27] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[28] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[29] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[30] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_araddr[31] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_araddr
M03_AXI_arlen[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlen
M03_AXI_arlen[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlen
M03_AXI_arlen[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlen
M03_AXI_arlen[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlen
M03_AXI_arlen[4] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlen
M03_AXI_arlen[5] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlen
M03_AXI_arlen[6] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlen
M03_AXI_arlen[7] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlen
M03_AXI_arsize[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arsize
M03_AXI_arsize[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arsize
M03_AXI_arsize[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arsize
M03_AXI_arburst[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arburst
M03_AXI_arburst[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arburst
M03_AXI_arlock[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlock
M03_AXI_arlock[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arlock
M03_AXI_arcache[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arcache
M03_AXI_arcache[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arcache
M03_AXI_arcache[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arcache
M03_AXI_arcache[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arcache
M03_AXI_arprot[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arprot
M03_AXI_arprot[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arprot
M03_AXI_arprot[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arprot
M03_AXI_arregion[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arregion
M03_AXI_arregion[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arregion
M03_AXI_arregion[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arregion
M03_AXI_arregion[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arregion
M03_AXI_arqos[0] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arqos
M03_AXI_arqos[1] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arqos
M03_AXI_arqos[2] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arqos
M03_AXI_arqos[3] <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arqos
M03_AXI_arvalid <= Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec.M03_AXI_arvalid
M03_AXI_arready => M03_AXI_arready.IN1


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter
ACLK => Selected_Master[0]~reg0.CLK
ARESETN => Selected_Master[0]~reg0.ACLR
S00_AXI_arvalid => always0.IN0
S00_AXI_arvalid => Master.OUTPUTSELECT
S00_AXI_arvalid => always1.IN0
S00_AXI_arqos[0] => LessThan0.IN4
S00_AXI_arqos[1] => LessThan0.IN3
S00_AXI_arqos[2] => LessThan0.IN2
S00_AXI_arqos[3] => LessThan0.IN1
S01_AXI_arvalid => always0.IN1
S01_AXI_arvalid => always1.IN1
S01_AXI_arvalid => Master.DATAA
S01_AXI_arqos[0] => LessThan0.IN8
S01_AXI_arqos[1] => LessThan0.IN7
S01_AXI_arqos[2] => LessThan0.IN6
S01_AXI_arqos[3] => LessThan0.IN5
Channel_Granted => always2.IN0
Channel_Granted => Request.OUTPUTSELECT
Token => always1.IN1
Token => always2.IN1
Channel_Request <= Request.DB_MAX_OUTPUT_PORT_TYPE
Selected_Master[0] <= Selected_Master[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:araddr_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arlen_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arsize_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arburst_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arlock_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arcache_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arprot_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arqos_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arregion_mux
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Mux_2x1:arvalid_mux
in1[0] => out.DATAA
in2[0] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec
Master_AXI_araddr_ID[0] => M00_AXI_araddr_ID[0]$latch.DATAIN
Master_AXI_araddr_ID[0] => M01_AXI_araddr_ID[0]$latch.DATAIN
Master_AXI_araddr[0] => M00_AXI_araddr[0]$latch.DATAIN
Master_AXI_araddr[0] => M01_AXI_araddr[0]$latch.DATAIN
Master_AXI_araddr[1] => M00_AXI_araddr[1]$latch.DATAIN
Master_AXI_araddr[1] => M01_AXI_araddr[1]$latch.DATAIN
Master_AXI_araddr[2] => M00_AXI_araddr[2]$latch.DATAIN
Master_AXI_araddr[2] => M01_AXI_araddr[2]$latch.DATAIN
Master_AXI_araddr[3] => M00_AXI_araddr[3]$latch.DATAIN
Master_AXI_araddr[3] => M01_AXI_araddr[3]$latch.DATAIN
Master_AXI_araddr[4] => M00_AXI_araddr[4]$latch.DATAIN
Master_AXI_araddr[4] => M01_AXI_araddr[4]$latch.DATAIN
Master_AXI_araddr[5] => M00_AXI_araddr[5]$latch.DATAIN
Master_AXI_araddr[5] => M01_AXI_araddr[5]$latch.DATAIN
Master_AXI_araddr[6] => M00_AXI_araddr[6]$latch.DATAIN
Master_AXI_araddr[6] => M01_AXI_araddr[6]$latch.DATAIN
Master_AXI_araddr[7] => M00_AXI_araddr[7]$latch.DATAIN
Master_AXI_araddr[7] => M01_AXI_araddr[7]$latch.DATAIN
Master_AXI_araddr[8] => M00_AXI_araddr[8]$latch.DATAIN
Master_AXI_araddr[8] => M01_AXI_araddr[8]$latch.DATAIN
Master_AXI_araddr[9] => M00_AXI_araddr[9]$latch.DATAIN
Master_AXI_araddr[9] => M01_AXI_araddr[9]$latch.DATAIN
Master_AXI_araddr[10] => M00_AXI_araddr[10]$latch.DATAIN
Master_AXI_araddr[10] => M01_AXI_araddr[10]$latch.DATAIN
Master_AXI_araddr[11] => M00_AXI_araddr[11]$latch.DATAIN
Master_AXI_araddr[11] => M01_AXI_araddr[11]$latch.DATAIN
Master_AXI_araddr[12] => M00_AXI_araddr[12]$latch.DATAIN
Master_AXI_araddr[12] => M01_AXI_araddr[12]$latch.DATAIN
Master_AXI_araddr[13] => M00_AXI_araddr[13]$latch.DATAIN
Master_AXI_araddr[13] => M01_AXI_araddr[13]$latch.DATAIN
Master_AXI_araddr[14] => M00_AXI_araddr[14]$latch.DATAIN
Master_AXI_araddr[14] => M01_AXI_araddr[14]$latch.DATAIN
Master_AXI_araddr[15] => M00_AXI_araddr[15]$latch.DATAIN
Master_AXI_araddr[15] => M01_AXI_araddr[15]$latch.DATAIN
Master_AXI_araddr[16] => M00_AXI_araddr[16]$latch.DATAIN
Master_AXI_araddr[16] => M01_AXI_araddr[16]$latch.DATAIN
Master_AXI_araddr[17] => M00_AXI_araddr[17]$latch.DATAIN
Master_AXI_araddr[17] => M01_AXI_araddr[17]$latch.DATAIN
Master_AXI_araddr[18] => M00_AXI_araddr[18]$latch.DATAIN
Master_AXI_araddr[18] => M01_AXI_araddr[18]$latch.DATAIN
Master_AXI_araddr[19] => M00_AXI_araddr[19]$latch.DATAIN
Master_AXI_araddr[19] => M01_AXI_araddr[19]$latch.DATAIN
Master_AXI_araddr[20] => M00_AXI_araddr[20]$latch.DATAIN
Master_AXI_araddr[20] => M01_AXI_araddr[20]$latch.DATAIN
Master_AXI_araddr[21] => M00_AXI_araddr[21]$latch.DATAIN
Master_AXI_araddr[21] => M01_AXI_araddr[21]$latch.DATAIN
Master_AXI_araddr[22] => M00_AXI_araddr[22]$latch.DATAIN
Master_AXI_araddr[22] => M01_AXI_araddr[22]$latch.DATAIN
Master_AXI_araddr[23] => M00_AXI_araddr[23]$latch.DATAIN
Master_AXI_araddr[23] => M01_AXI_araddr[23]$latch.DATAIN
Master_AXI_araddr[24] => M00_AXI_araddr[24]$latch.DATAIN
Master_AXI_araddr[24] => M01_AXI_araddr[24]$latch.DATAIN
Master_AXI_araddr[25] => M00_AXI_araddr[25]$latch.DATAIN
Master_AXI_araddr[25] => M01_AXI_araddr[25]$latch.DATAIN
Master_AXI_araddr[26] => M00_AXI_araddr[26]$latch.DATAIN
Master_AXI_araddr[26] => M01_AXI_araddr[26]$latch.DATAIN
Master_AXI_araddr[27] => M00_AXI_araddr[27]$latch.DATAIN
Master_AXI_araddr[27] => M01_AXI_araddr[27]$latch.DATAIN
Master_AXI_araddr[28] => M00_AXI_araddr[28]$latch.DATAIN
Master_AXI_araddr[28] => M01_AXI_araddr[28]$latch.DATAIN
Master_AXI_araddr[29] => M00_AXI_araddr[29]$latch.DATAIN
Master_AXI_araddr[29] => M01_AXI_araddr[29]$latch.DATAIN
Master_AXI_araddr[30] => M00_AXI_araddr[30]$latch.DATAIN
Master_AXI_araddr[30] => M01_AXI_araddr[30]$latch.DATAIN
Master_AXI_araddr[31] => Decoder0.IN0
Master_AXI_araddr[31] => M00_AXI_araddr[31]$latch.DATAIN
Master_AXI_araddr[31] => M01_AXI_araddr[31]$latch.DATAIN
Master_AXI_arlen[0] => M00_AXI_arlen[0]$latch.DATAIN
Master_AXI_arlen[0] => M01_AXI_arlen[0]$latch.DATAIN
Master_AXI_arlen[1] => M00_AXI_arlen[1]$latch.DATAIN
Master_AXI_arlen[1] => M01_AXI_arlen[1]$latch.DATAIN
Master_AXI_arlen[2] => M00_AXI_arlen[2]$latch.DATAIN
Master_AXI_arlen[2] => M01_AXI_arlen[2]$latch.DATAIN
Master_AXI_arlen[3] => M00_AXI_arlen[3]$latch.DATAIN
Master_AXI_arlen[3] => M01_AXI_arlen[3]$latch.DATAIN
Master_AXI_arlen[4] => M00_AXI_arlen[4]$latch.DATAIN
Master_AXI_arlen[4] => M01_AXI_arlen[4]$latch.DATAIN
Master_AXI_arlen[5] => M00_AXI_arlen[5]$latch.DATAIN
Master_AXI_arlen[5] => M01_AXI_arlen[5]$latch.DATAIN
Master_AXI_arlen[6] => M00_AXI_arlen[6]$latch.DATAIN
Master_AXI_arlen[6] => M01_AXI_arlen[6]$latch.DATAIN
Master_AXI_arlen[7] => M00_AXI_arlen[7]$latch.DATAIN
Master_AXI_arlen[7] => M01_AXI_arlen[7]$latch.DATAIN
Master_AXI_arsize[0] => M00_AXI_arsize[0]$latch.DATAIN
Master_AXI_arsize[0] => M01_AXI_arsize[0]$latch.DATAIN
Master_AXI_arsize[1] => M00_AXI_arsize[1]$latch.DATAIN
Master_AXI_arsize[1] => M01_AXI_arsize[1]$latch.DATAIN
Master_AXI_arsize[2] => M00_AXI_arsize[2]$latch.DATAIN
Master_AXI_arsize[2] => M01_AXI_arsize[2]$latch.DATAIN
Master_AXI_arburst[0] => M00_AXI_arburst[0]$latch.DATAIN
Master_AXI_arburst[0] => M01_AXI_arburst[0]$latch.DATAIN
Master_AXI_arburst[1] => M00_AXI_arburst[1]$latch.DATAIN
Master_AXI_arburst[1] => M01_AXI_arburst[1]$latch.DATAIN
Master_AXI_arlock[0] => M00_AXI_arlock[0]$latch.DATAIN
Master_AXI_arlock[0] => M01_AXI_arlock[0]$latch.DATAIN
Master_AXI_arlock[1] => M00_AXI_arlock[1]$latch.DATAIN
Master_AXI_arlock[1] => M01_AXI_arlock[1]$latch.DATAIN
Master_AXI_arcache[0] => M00_AXI_arcache[0]$latch.DATAIN
Master_AXI_arcache[0] => M01_AXI_arcache[0]$latch.DATAIN
Master_AXI_arcache[1] => M00_AXI_arcache[1]$latch.DATAIN
Master_AXI_arcache[1] => M01_AXI_arcache[1]$latch.DATAIN
Master_AXI_arcache[2] => M00_AXI_arcache[2]$latch.DATAIN
Master_AXI_arcache[2] => M01_AXI_arcache[2]$latch.DATAIN
Master_AXI_arcache[3] => M00_AXI_arcache[3]$latch.DATAIN
Master_AXI_arcache[3] => M01_AXI_arcache[3]$latch.DATAIN
Master_AXI_arprot[0] => M00_AXI_arprot[0]$latch.DATAIN
Master_AXI_arprot[0] => M01_AXI_arprot[0]$latch.DATAIN
Master_AXI_arprot[1] => M00_AXI_arprot[1]$latch.DATAIN
Master_AXI_arprot[1] => M01_AXI_arprot[1]$latch.DATAIN
Master_AXI_arprot[2] => M00_AXI_arprot[2]$latch.DATAIN
Master_AXI_arprot[2] => M01_AXI_arprot[2]$latch.DATAIN
Master_AXI_arqos[0] => M00_AXI_arqos[0]$latch.DATAIN
Master_AXI_arqos[0] => M01_AXI_arqos[0]$latch.DATAIN
Master_AXI_arqos[1] => M00_AXI_arqos[1]$latch.DATAIN
Master_AXI_arqos[1] => M01_AXI_arqos[1]$latch.DATAIN
Master_AXI_arqos[2] => M00_AXI_arqos[2]$latch.DATAIN
Master_AXI_arqos[2] => M01_AXI_arqos[2]$latch.DATAIN
Master_AXI_arqos[3] => M00_AXI_arqos[3]$latch.DATAIN
Master_AXI_arqos[3] => M01_AXI_arqos[3]$latch.DATAIN
Master_AXI_arregion[0] => M00_AXI_arregion[0]$latch.DATAIN
Master_AXI_arregion[0] => M01_AXI_arregion[0]$latch.DATAIN
Master_AXI_arregion[1] => M00_AXI_arregion[1]$latch.DATAIN
Master_AXI_arregion[1] => M01_AXI_arregion[1]$latch.DATAIN
Master_AXI_arregion[2] => M00_AXI_arregion[2]$latch.DATAIN
Master_AXI_arregion[2] => M01_AXI_arregion[2]$latch.DATAIN
Master_AXI_arregion[3] => M00_AXI_arregion[3]$latch.DATAIN
Master_AXI_arregion[3] => M01_AXI_arregion[3]$latch.DATAIN
Master_AXI_arvalid => M01_AXI_arvalid.DATAB
Master_AXI_arvalid => M00_AXI_arvalid.DATAA
M00_AXI_araddr_ID[0] <= M00_AXI_araddr_ID[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[0] <= M00_AXI_araddr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[1] <= M00_AXI_araddr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[2] <= M00_AXI_araddr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[3] <= M00_AXI_araddr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[4] <= M00_AXI_araddr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[5] <= M00_AXI_araddr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[6] <= M00_AXI_araddr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[7] <= M00_AXI_araddr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[8] <= M00_AXI_araddr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[9] <= M00_AXI_araddr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[10] <= M00_AXI_araddr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[11] <= M00_AXI_araddr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[12] <= M00_AXI_araddr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[13] <= M00_AXI_araddr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[14] <= M00_AXI_araddr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[15] <= M00_AXI_araddr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[16] <= M00_AXI_araddr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[17] <= M00_AXI_araddr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[18] <= M00_AXI_araddr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[19] <= M00_AXI_araddr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[20] <= M00_AXI_araddr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[21] <= M00_AXI_araddr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[22] <= M00_AXI_araddr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[23] <= M00_AXI_araddr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[24] <= M00_AXI_araddr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[25] <= M00_AXI_araddr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[26] <= M00_AXI_araddr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[27] <= M00_AXI_araddr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[28] <= M00_AXI_araddr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[29] <= M00_AXI_araddr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[30] <= M00_AXI_araddr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_araddr[31] <= M00_AXI_araddr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlen[0] <= M00_AXI_arlen[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlen[1] <= M00_AXI_arlen[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlen[2] <= M00_AXI_arlen[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlen[3] <= M00_AXI_arlen[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlen[4] <= M00_AXI_arlen[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlen[5] <= M00_AXI_arlen[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlen[6] <= M00_AXI_arlen[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlen[7] <= M00_AXI_arlen[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arsize[0] <= M00_AXI_arsize[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arsize[1] <= M00_AXI_arsize[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arsize[2] <= M00_AXI_arsize[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arburst[0] <= M00_AXI_arburst[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arburst[1] <= M00_AXI_arburst[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlock[0] <= M00_AXI_arlock[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arlock[1] <= M00_AXI_arlock[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arcache[0] <= M00_AXI_arcache[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arcache[1] <= M00_AXI_arcache[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arcache[2] <= M00_AXI_arcache[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arcache[3] <= M00_AXI_arcache[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arprot[0] <= M00_AXI_arprot[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arprot[1] <= M00_AXI_arprot[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arprot[2] <= M00_AXI_arprot[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arregion[0] <= M00_AXI_arregion[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arregion[1] <= M00_AXI_arregion[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arregion[2] <= M00_AXI_arregion[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arregion[3] <= M00_AXI_arregion[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arqos[0] <= M00_AXI_arqos[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arqos[1] <= M00_AXI_arqos[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arqos[2] <= M00_AXI_arqos[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arqos[3] <= M00_AXI_arqos[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arvalid <= M00_AXI_arvalid.DB_MAX_OUTPUT_PORT_TYPE
M00_AXI_arready => Sel_Slave_Ready.DATAA
M01_AXI_araddr_ID[0] <= M01_AXI_araddr_ID[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[0] <= M01_AXI_araddr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[1] <= M01_AXI_araddr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[2] <= M01_AXI_araddr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[3] <= M01_AXI_araddr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[4] <= M01_AXI_araddr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[5] <= M01_AXI_araddr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[6] <= M01_AXI_araddr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[7] <= M01_AXI_araddr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[8] <= M01_AXI_araddr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[9] <= M01_AXI_araddr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[10] <= M01_AXI_araddr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[11] <= M01_AXI_araddr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[12] <= M01_AXI_araddr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[13] <= M01_AXI_araddr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[14] <= M01_AXI_araddr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[15] <= M01_AXI_araddr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[16] <= M01_AXI_araddr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[17] <= M01_AXI_araddr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[18] <= M01_AXI_araddr[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[19] <= M01_AXI_araddr[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[20] <= M01_AXI_araddr[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[21] <= M01_AXI_araddr[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[22] <= M01_AXI_araddr[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[23] <= M01_AXI_araddr[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[24] <= M01_AXI_araddr[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[25] <= M01_AXI_araddr[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[26] <= M01_AXI_araddr[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[27] <= M01_AXI_araddr[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[28] <= M01_AXI_araddr[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[29] <= M01_AXI_araddr[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[30] <= M01_AXI_araddr[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_araddr[31] <= M01_AXI_araddr[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlen[0] <= M01_AXI_arlen[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlen[1] <= M01_AXI_arlen[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlen[2] <= M01_AXI_arlen[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlen[3] <= M01_AXI_arlen[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlen[4] <= M01_AXI_arlen[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlen[5] <= M01_AXI_arlen[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlen[6] <= M01_AXI_arlen[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlen[7] <= M01_AXI_arlen[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arsize[0] <= M01_AXI_arsize[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arsize[1] <= M01_AXI_arsize[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arsize[2] <= M01_AXI_arsize[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arburst[0] <= M01_AXI_arburst[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arburst[1] <= M01_AXI_arburst[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlock[0] <= M01_AXI_arlock[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arlock[1] <= M01_AXI_arlock[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arcache[0] <= M01_AXI_arcache[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arcache[1] <= M01_AXI_arcache[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arcache[2] <= M01_AXI_arcache[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arcache[3] <= M01_AXI_arcache[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arprot[0] <= M01_AXI_arprot[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arprot[1] <= M01_AXI_arprot[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arprot[2] <= M01_AXI_arprot[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arregion[0] <= M01_AXI_arregion[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arregion[1] <= M01_AXI_arregion[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arregion[2] <= M01_AXI_arregion[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arregion[3] <= M01_AXI_arregion[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arqos[0] <= M01_AXI_arqos[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arqos[1] <= M01_AXI_arqos[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arqos[2] <= M01_AXI_arqos[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arqos[3] <= M01_AXI_arqos[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arvalid <= M01_AXI_arvalid.DB_MAX_OUTPUT_PORT_TYPE
M01_AXI_arready => Sel_Slave_Ready.DATAB
M02_AXI_araddr_ID[0] <= <GND>
M02_AXI_araddr[0] <= <GND>
M02_AXI_araddr[1] <= <GND>
M02_AXI_araddr[2] <= <GND>
M02_AXI_araddr[3] <= <GND>
M02_AXI_araddr[4] <= <GND>
M02_AXI_araddr[5] <= <GND>
M02_AXI_araddr[6] <= <GND>
M02_AXI_araddr[7] <= <GND>
M02_AXI_araddr[8] <= <GND>
M02_AXI_araddr[9] <= <GND>
M02_AXI_araddr[10] <= <GND>
M02_AXI_araddr[11] <= <GND>
M02_AXI_araddr[12] <= <GND>
M02_AXI_araddr[13] <= <GND>
M02_AXI_araddr[14] <= <GND>
M02_AXI_araddr[15] <= <GND>
M02_AXI_araddr[16] <= <GND>
M02_AXI_araddr[17] <= <GND>
M02_AXI_araddr[18] <= <GND>
M02_AXI_araddr[19] <= <GND>
M02_AXI_araddr[20] <= <GND>
M02_AXI_araddr[21] <= <GND>
M02_AXI_araddr[22] <= <GND>
M02_AXI_araddr[23] <= <GND>
M02_AXI_araddr[24] <= <GND>
M02_AXI_araddr[25] <= <GND>
M02_AXI_araddr[26] <= <GND>
M02_AXI_araddr[27] <= <GND>
M02_AXI_araddr[28] <= <GND>
M02_AXI_araddr[29] <= <GND>
M02_AXI_araddr[30] <= <GND>
M02_AXI_araddr[31] <= <GND>
M02_AXI_arlen[0] <= <GND>
M02_AXI_arlen[1] <= <GND>
M02_AXI_arlen[2] <= <GND>
M02_AXI_arlen[3] <= <GND>
M02_AXI_arlen[4] <= <GND>
M02_AXI_arlen[5] <= <GND>
M02_AXI_arlen[6] <= <GND>
M02_AXI_arlen[7] <= <GND>
M02_AXI_arsize[0] <= <GND>
M02_AXI_arsize[1] <= <GND>
M02_AXI_arsize[2] <= <GND>
M02_AXI_arburst[0] <= <GND>
M02_AXI_arburst[1] <= <GND>
M02_AXI_arlock[0] <= <GND>
M02_AXI_arlock[1] <= <GND>
M02_AXI_arcache[0] <= <GND>
M02_AXI_arcache[1] <= <GND>
M02_AXI_arcache[2] <= <GND>
M02_AXI_arcache[3] <= <GND>
M02_AXI_arprot[0] <= <GND>
M02_AXI_arprot[1] <= <GND>
M02_AXI_arprot[2] <= <GND>
M02_AXI_arregion[0] <= <GND>
M02_AXI_arregion[1] <= <GND>
M02_AXI_arregion[2] <= <GND>
M02_AXI_arregion[3] <= <GND>
M02_AXI_arqos[0] <= <GND>
M02_AXI_arqos[1] <= <GND>
M02_AXI_arqos[2] <= <GND>
M02_AXI_arqos[3] <= <GND>
M02_AXI_arvalid <= <GND>
M02_AXI_arready => ~NO_FANOUT~
M03_AXI_araddr_ID[0] <= <GND>
M03_AXI_araddr[0] <= <GND>
M03_AXI_araddr[1] <= <GND>
M03_AXI_araddr[2] <= <GND>
M03_AXI_araddr[3] <= <GND>
M03_AXI_araddr[4] <= <GND>
M03_AXI_araddr[5] <= <GND>
M03_AXI_araddr[6] <= <GND>
M03_AXI_araddr[7] <= <GND>
M03_AXI_araddr[8] <= <GND>
M03_AXI_araddr[9] <= <GND>
M03_AXI_araddr[10] <= <GND>
M03_AXI_araddr[11] <= <GND>
M03_AXI_araddr[12] <= <GND>
M03_AXI_araddr[13] <= <GND>
M03_AXI_araddr[14] <= <GND>
M03_AXI_araddr[15] <= <GND>
M03_AXI_araddr[16] <= <GND>
M03_AXI_araddr[17] <= <GND>
M03_AXI_araddr[18] <= <GND>
M03_AXI_araddr[19] <= <GND>
M03_AXI_araddr[20] <= <GND>
M03_AXI_araddr[21] <= <GND>
M03_AXI_araddr[22] <= <GND>
M03_AXI_araddr[23] <= <GND>
M03_AXI_araddr[24] <= <GND>
M03_AXI_araddr[25] <= <GND>
M03_AXI_araddr[26] <= <GND>
M03_AXI_araddr[27] <= <GND>
M03_AXI_araddr[28] <= <GND>
M03_AXI_araddr[29] <= <GND>
M03_AXI_araddr[30] <= <GND>
M03_AXI_araddr[31] <= <GND>
M03_AXI_arlen[0] <= <GND>
M03_AXI_arlen[1] <= <GND>
M03_AXI_arlen[2] <= <GND>
M03_AXI_arlen[3] <= <GND>
M03_AXI_arlen[4] <= <GND>
M03_AXI_arlen[5] <= <GND>
M03_AXI_arlen[6] <= <GND>
M03_AXI_arlen[7] <= <GND>
M03_AXI_arsize[0] <= <GND>
M03_AXI_arsize[1] <= <GND>
M03_AXI_arsize[2] <= <GND>
M03_AXI_arburst[0] <= <GND>
M03_AXI_arburst[1] <= <GND>
M03_AXI_arlock[0] <= <GND>
M03_AXI_arlock[1] <= <GND>
M03_AXI_arcache[0] <= <GND>
M03_AXI_arcache[1] <= <GND>
M03_AXI_arcache[2] <= <GND>
M03_AXI_arcache[3] <= <GND>
M03_AXI_arprot[0] <= <GND>
M03_AXI_arprot[1] <= <GND>
M03_AXI_arprot[2] <= <GND>
M03_AXI_arregion[0] <= <GND>
M03_AXI_arregion[1] <= <GND>
M03_AXI_arregion[2] <= <GND>
M03_AXI_arregion[3] <= <GND>
M03_AXI_arqos[0] <= <GND>
M03_AXI_arqos[1] <= <GND>
M03_AXI_arqos[2] <= <GND>
M03_AXI_arqos[3] <= <GND>
M03_AXI_arvalid <= <GND>
M03_AXI_arready => ~NO_FANOUT~
Sel_Slave_Ready <= Sel_Slave_Ready.DB_MAX_OUTPUT_PORT_TYPE
Q_Enables[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Q_Enables[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker
ACLK => HandShake_Done~reg0.CLK
ARESETN => HandShake_Done~reg0.PRESET
Valid_Signal => always0.IN0
Ready_Signal => always0.IN1
Channel_Request => HandShake_Done.OUTPUTSELECT
HandShake_Done <= HandShake_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Demux_1_2:u_Demux_Address_Read_Ready
Selection_Line => Output_1.OUTPUTSELECT
Selection_Line => Output_2.OUTPUTSELECT
Input_1[0] => Output_1.DATAB
Input_1[0] => Output_2.DATAA
Output_1[0] <= Output_1.DB_MAX_OUTPUT_PORT_TYPE
Output_2[0] <= Output_2.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Raising_Edge_Det:u_Raising_Edge_Det
ACLK => Raisung~reg0.CLK
ACLK => reg_Test_Signal.CLK
ARESETN => Raisung~reg0.ACLR
ARESETN => reg_Test_Signal.ACLR
Test_Singal => Raisung.IN1
Test_Singal => Raisung.IN1
Test_Singal => reg_Test_Signal.DATAIN
Raisung <= Raisung~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Faling_Edge_Detc:u_Faling_Edge_Detc
ACLK => Falling~reg0.CLK
ACLK => reg_Test_Signal.CLK
ARESETN => Falling~reg0.ACLR
ARESETN => reg_Test_Signal.ACLR
Test_Singal => Falling.IN1
Test_Singal => reg_Test_Signal.DATAIN
Test_Singal => Falling.IN1
Falling <= Falling~reg0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_2x1:mux_m_addr
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller
clkk => curr_state_address~1.DATAIN
clkk => curr_state_slave2~1.DATAIN
clkk => curr_state_slave~1.DATAIN
resett => curr_state_address~3.DATAIN
resett => curr_state_slave2~3.DATAIN
resett => curr_state_slave~3.DATAIN
slave0_addr1[0] => LessThan0.IN32
slave0_addr1[1] => LessThan0.IN31
slave0_addr1[2] => LessThan0.IN30
slave0_addr1[3] => LessThan0.IN29
slave0_addr1[4] => LessThan0.IN28
slave0_addr1[5] => LessThan0.IN27
slave0_addr1[6] => LessThan0.IN26
slave0_addr1[7] => LessThan0.IN25
slave0_addr1[8] => LessThan0.IN24
slave0_addr1[9] => LessThan0.IN23
slave0_addr1[10] => LessThan0.IN22
slave0_addr1[11] => LessThan0.IN21
slave0_addr1[12] => LessThan0.IN20
slave0_addr1[13] => LessThan0.IN19
slave0_addr1[14] => LessThan0.IN18
slave0_addr1[15] => LessThan0.IN17
slave0_addr1[16] => LessThan0.IN16
slave0_addr1[17] => LessThan0.IN15
slave0_addr1[18] => LessThan0.IN14
slave0_addr1[19] => LessThan0.IN13
slave0_addr1[20] => LessThan0.IN12
slave0_addr1[21] => LessThan0.IN11
slave0_addr1[22] => LessThan0.IN10
slave0_addr1[23] => LessThan0.IN9
slave0_addr1[24] => LessThan0.IN8
slave0_addr1[25] => LessThan0.IN7
slave0_addr1[26] => LessThan0.IN6
slave0_addr1[27] => LessThan0.IN5
slave0_addr1[28] => LessThan0.IN4
slave0_addr1[29] => LessThan0.IN3
slave0_addr1[30] => LessThan0.IN2
slave0_addr1[31] => LessThan0.IN1
slave0_addr2[0] => LessThan1.IN32
slave0_addr2[1] => LessThan1.IN31
slave0_addr2[2] => LessThan1.IN30
slave0_addr2[3] => LessThan1.IN29
slave0_addr2[4] => LessThan1.IN28
slave0_addr2[5] => LessThan1.IN27
slave0_addr2[6] => LessThan1.IN26
slave0_addr2[7] => LessThan1.IN25
slave0_addr2[8] => LessThan1.IN24
slave0_addr2[9] => LessThan1.IN23
slave0_addr2[10] => LessThan1.IN22
slave0_addr2[11] => LessThan1.IN21
slave0_addr2[12] => LessThan1.IN20
slave0_addr2[13] => LessThan1.IN19
slave0_addr2[14] => LessThan1.IN18
slave0_addr2[15] => LessThan1.IN17
slave0_addr2[16] => LessThan1.IN16
slave0_addr2[17] => LessThan1.IN15
slave0_addr2[18] => LessThan1.IN14
slave0_addr2[19] => LessThan1.IN13
slave0_addr2[20] => LessThan1.IN12
slave0_addr2[21] => LessThan1.IN11
slave0_addr2[22] => LessThan1.IN10
slave0_addr2[23] => LessThan1.IN9
slave0_addr2[24] => LessThan1.IN8
slave0_addr2[25] => LessThan1.IN7
slave0_addr2[26] => LessThan1.IN6
slave0_addr2[27] => LessThan1.IN5
slave0_addr2[28] => LessThan1.IN4
slave0_addr2[29] => LessThan1.IN3
slave0_addr2[30] => LessThan1.IN2
slave0_addr2[31] => LessThan1.IN1
slave1_addr1[0] => LessThan2.IN32
slave1_addr1[1] => LessThan2.IN31
slave1_addr1[2] => LessThan2.IN30
slave1_addr1[3] => LessThan2.IN29
slave1_addr1[4] => LessThan2.IN28
slave1_addr1[5] => LessThan2.IN27
slave1_addr1[6] => LessThan2.IN26
slave1_addr1[7] => LessThan2.IN25
slave1_addr1[8] => LessThan2.IN24
slave1_addr1[9] => LessThan2.IN23
slave1_addr1[10] => LessThan2.IN22
slave1_addr1[11] => LessThan2.IN21
slave1_addr1[12] => LessThan2.IN20
slave1_addr1[13] => LessThan2.IN19
slave1_addr1[14] => LessThan2.IN18
slave1_addr1[15] => LessThan2.IN17
slave1_addr1[16] => LessThan2.IN16
slave1_addr1[17] => LessThan2.IN15
slave1_addr1[18] => LessThan2.IN14
slave1_addr1[19] => LessThan2.IN13
slave1_addr1[20] => LessThan2.IN12
slave1_addr1[21] => LessThan2.IN11
slave1_addr1[22] => LessThan2.IN10
slave1_addr1[23] => LessThan2.IN9
slave1_addr1[24] => LessThan2.IN8
slave1_addr1[25] => LessThan2.IN7
slave1_addr1[26] => LessThan2.IN6
slave1_addr1[27] => LessThan2.IN5
slave1_addr1[28] => LessThan2.IN4
slave1_addr1[29] => LessThan2.IN3
slave1_addr1[30] => LessThan2.IN2
slave1_addr1[31] => LessThan2.IN1
slave1_addr2[0] => LessThan3.IN32
slave1_addr2[1] => LessThan3.IN31
slave1_addr2[2] => LessThan3.IN30
slave1_addr2[3] => LessThan3.IN29
slave1_addr2[4] => LessThan3.IN28
slave1_addr2[5] => LessThan3.IN27
slave1_addr2[6] => LessThan3.IN26
slave1_addr2[7] => LessThan3.IN25
slave1_addr2[8] => LessThan3.IN24
slave1_addr2[9] => LessThan3.IN23
slave1_addr2[10] => LessThan3.IN22
slave1_addr2[11] => LessThan3.IN21
slave1_addr2[12] => LessThan3.IN20
slave1_addr2[13] => LessThan3.IN19
slave1_addr2[14] => LessThan3.IN18
slave1_addr2[15] => LessThan3.IN17
slave1_addr2[16] => LessThan3.IN16
slave1_addr2[17] => LessThan3.IN15
slave1_addr2[18] => LessThan3.IN14
slave1_addr2[19] => LessThan3.IN13
slave1_addr2[20] => LessThan3.IN12
slave1_addr2[21] => LessThan3.IN11
slave1_addr2[22] => LessThan3.IN10
slave1_addr2[23] => LessThan3.IN9
slave1_addr2[24] => LessThan3.IN8
slave1_addr2[25] => LessThan3.IN7
slave1_addr2[26] => LessThan3.IN6
slave1_addr2[27] => LessThan3.IN5
slave1_addr2[28] => LessThan3.IN4
slave1_addr2[29] => LessThan3.IN3
slave1_addr2[30] => LessThan3.IN2
slave1_addr2[31] => LessThan3.IN1
slave2_addr1[0] => LessThan4.IN32
slave2_addr1[1] => LessThan4.IN31
slave2_addr1[2] => LessThan4.IN30
slave2_addr1[3] => LessThan4.IN29
slave2_addr1[4] => LessThan4.IN28
slave2_addr1[5] => LessThan4.IN27
slave2_addr1[6] => LessThan4.IN26
slave2_addr1[7] => LessThan4.IN25
slave2_addr1[8] => LessThan4.IN24
slave2_addr1[9] => LessThan4.IN23
slave2_addr1[10] => LessThan4.IN22
slave2_addr1[11] => LessThan4.IN21
slave2_addr1[12] => LessThan4.IN20
slave2_addr1[13] => LessThan4.IN19
slave2_addr1[14] => LessThan4.IN18
slave2_addr1[15] => LessThan4.IN17
slave2_addr1[16] => LessThan4.IN16
slave2_addr1[17] => LessThan4.IN15
slave2_addr1[18] => LessThan4.IN14
slave2_addr1[19] => LessThan4.IN13
slave2_addr1[20] => LessThan4.IN12
slave2_addr1[21] => LessThan4.IN11
slave2_addr1[22] => LessThan4.IN10
slave2_addr1[23] => LessThan4.IN9
slave2_addr1[24] => LessThan4.IN8
slave2_addr1[25] => LessThan4.IN7
slave2_addr1[26] => LessThan4.IN6
slave2_addr1[27] => LessThan4.IN5
slave2_addr1[28] => LessThan4.IN4
slave2_addr1[29] => LessThan4.IN3
slave2_addr1[30] => LessThan4.IN2
slave2_addr1[31] => LessThan4.IN1
slave2_addr2[0] => LessThan5.IN32
slave2_addr2[1] => LessThan5.IN31
slave2_addr2[2] => LessThan5.IN30
slave2_addr2[3] => LessThan5.IN29
slave2_addr2[4] => LessThan5.IN28
slave2_addr2[5] => LessThan5.IN27
slave2_addr2[6] => LessThan5.IN26
slave2_addr2[7] => LessThan5.IN25
slave2_addr2[8] => LessThan5.IN24
slave2_addr2[9] => LessThan5.IN23
slave2_addr2[10] => LessThan5.IN22
slave2_addr2[11] => LessThan5.IN21
slave2_addr2[12] => LessThan5.IN20
slave2_addr2[13] => LessThan5.IN19
slave2_addr2[14] => LessThan5.IN18
slave2_addr2[15] => LessThan5.IN17
slave2_addr2[16] => LessThan5.IN16
slave2_addr2[17] => LessThan5.IN15
slave2_addr2[18] => LessThan5.IN14
slave2_addr2[19] => LessThan5.IN13
slave2_addr2[20] => LessThan5.IN12
slave2_addr2[21] => LessThan5.IN11
slave2_addr2[22] => LessThan5.IN10
slave2_addr2[23] => LessThan5.IN9
slave2_addr2[24] => LessThan5.IN8
slave2_addr2[25] => LessThan5.IN7
slave2_addr2[26] => LessThan5.IN6
slave2_addr2[27] => LessThan5.IN5
slave2_addr2[28] => LessThan5.IN4
slave2_addr2[29] => LessThan5.IN3
slave2_addr2[30] => LessThan5.IN2
slave2_addr2[31] => LessThan5.IN1
slave3_addr1[0] => LessThan6.IN32
slave3_addr1[1] => LessThan6.IN31
slave3_addr1[2] => LessThan6.IN30
slave3_addr1[3] => LessThan6.IN29
slave3_addr1[4] => LessThan6.IN28
slave3_addr1[5] => LessThan6.IN27
slave3_addr1[6] => LessThan6.IN26
slave3_addr1[7] => LessThan6.IN25
slave3_addr1[8] => LessThan6.IN24
slave3_addr1[9] => LessThan6.IN23
slave3_addr1[10] => LessThan6.IN22
slave3_addr1[11] => LessThan6.IN21
slave3_addr1[12] => LessThan6.IN20
slave3_addr1[13] => LessThan6.IN19
slave3_addr1[14] => LessThan6.IN18
slave3_addr1[15] => LessThan6.IN17
slave3_addr1[16] => LessThan6.IN16
slave3_addr1[17] => LessThan6.IN15
slave3_addr1[18] => LessThan6.IN14
slave3_addr1[19] => LessThan6.IN13
slave3_addr1[20] => LessThan6.IN12
slave3_addr1[21] => LessThan6.IN11
slave3_addr1[22] => LessThan6.IN10
slave3_addr1[23] => LessThan6.IN9
slave3_addr1[24] => LessThan6.IN8
slave3_addr1[25] => LessThan6.IN7
slave3_addr1[26] => LessThan6.IN6
slave3_addr1[27] => LessThan6.IN5
slave3_addr1[28] => LessThan6.IN4
slave3_addr1[29] => LessThan6.IN3
slave3_addr1[30] => LessThan6.IN2
slave3_addr1[31] => LessThan6.IN1
slave3_addr2[0] => LessThan7.IN32
slave3_addr2[1] => LessThan7.IN31
slave3_addr2[2] => LessThan7.IN30
slave3_addr2[3] => LessThan7.IN29
slave3_addr2[4] => LessThan7.IN28
slave3_addr2[5] => LessThan7.IN27
slave3_addr2[6] => LessThan7.IN26
slave3_addr2[7] => LessThan7.IN25
slave3_addr2[8] => LessThan7.IN24
slave3_addr2[9] => LessThan7.IN23
slave3_addr2[10] => LessThan7.IN22
slave3_addr2[11] => LessThan7.IN21
slave3_addr2[12] => LessThan7.IN20
slave3_addr2[13] => LessThan7.IN19
slave3_addr2[14] => LessThan7.IN18
slave3_addr2[15] => LessThan7.IN17
slave3_addr2[16] => LessThan7.IN16
slave3_addr2[17] => LessThan7.IN15
slave3_addr2[18] => LessThan7.IN14
slave3_addr2[19] => LessThan7.IN13
slave3_addr2[20] => LessThan7.IN12
slave3_addr2[21] => LessThan7.IN11
slave3_addr2[22] => LessThan7.IN10
slave3_addr2[23] => LessThan7.IN9
slave3_addr2[24] => LessThan7.IN8
slave3_addr2[25] => LessThan7.IN7
slave3_addr2[26] => LessThan7.IN6
slave3_addr2[27] => LessThan7.IN5
slave3_addr2[28] => LessThan7.IN4
slave3_addr2[29] => LessThan7.IN3
slave3_addr2[30] => LessThan7.IN2
slave3_addr2[31] => LessThan7.IN1
M_ADDR[0] => LessThan0.IN64
M_ADDR[0] => LessThan1.IN64
M_ADDR[0] => LessThan2.IN64
M_ADDR[0] => LessThan3.IN64
M_ADDR[0] => LessThan4.IN64
M_ADDR[0] => LessThan5.IN64
M_ADDR[0] => LessThan6.IN64
M_ADDR[0] => LessThan7.IN64
M_ADDR[1] => LessThan0.IN63
M_ADDR[1] => LessThan1.IN63
M_ADDR[1] => LessThan2.IN63
M_ADDR[1] => LessThan3.IN63
M_ADDR[1] => LessThan4.IN63
M_ADDR[1] => LessThan5.IN63
M_ADDR[1] => LessThan6.IN63
M_ADDR[1] => LessThan7.IN63
M_ADDR[2] => LessThan0.IN62
M_ADDR[2] => LessThan1.IN62
M_ADDR[2] => LessThan2.IN62
M_ADDR[2] => LessThan3.IN62
M_ADDR[2] => LessThan4.IN62
M_ADDR[2] => LessThan5.IN62
M_ADDR[2] => LessThan6.IN62
M_ADDR[2] => LessThan7.IN62
M_ADDR[3] => LessThan0.IN61
M_ADDR[3] => LessThan1.IN61
M_ADDR[3] => LessThan2.IN61
M_ADDR[3] => LessThan3.IN61
M_ADDR[3] => LessThan4.IN61
M_ADDR[3] => LessThan5.IN61
M_ADDR[3] => LessThan6.IN61
M_ADDR[3] => LessThan7.IN61
M_ADDR[4] => LessThan0.IN60
M_ADDR[4] => LessThan1.IN60
M_ADDR[4] => LessThan2.IN60
M_ADDR[4] => LessThan3.IN60
M_ADDR[4] => LessThan4.IN60
M_ADDR[4] => LessThan5.IN60
M_ADDR[4] => LessThan6.IN60
M_ADDR[4] => LessThan7.IN60
M_ADDR[5] => LessThan0.IN59
M_ADDR[5] => LessThan1.IN59
M_ADDR[5] => LessThan2.IN59
M_ADDR[5] => LessThan3.IN59
M_ADDR[5] => LessThan4.IN59
M_ADDR[5] => LessThan5.IN59
M_ADDR[5] => LessThan6.IN59
M_ADDR[5] => LessThan7.IN59
M_ADDR[6] => LessThan0.IN58
M_ADDR[6] => LessThan1.IN58
M_ADDR[6] => LessThan2.IN58
M_ADDR[6] => LessThan3.IN58
M_ADDR[6] => LessThan4.IN58
M_ADDR[6] => LessThan5.IN58
M_ADDR[6] => LessThan6.IN58
M_ADDR[6] => LessThan7.IN58
M_ADDR[7] => LessThan0.IN57
M_ADDR[7] => LessThan1.IN57
M_ADDR[7] => LessThan2.IN57
M_ADDR[7] => LessThan3.IN57
M_ADDR[7] => LessThan4.IN57
M_ADDR[7] => LessThan5.IN57
M_ADDR[7] => LessThan6.IN57
M_ADDR[7] => LessThan7.IN57
M_ADDR[8] => LessThan0.IN56
M_ADDR[8] => LessThan1.IN56
M_ADDR[8] => LessThan2.IN56
M_ADDR[8] => LessThan3.IN56
M_ADDR[8] => LessThan4.IN56
M_ADDR[8] => LessThan5.IN56
M_ADDR[8] => LessThan6.IN56
M_ADDR[8] => LessThan7.IN56
M_ADDR[9] => LessThan0.IN55
M_ADDR[9] => LessThan1.IN55
M_ADDR[9] => LessThan2.IN55
M_ADDR[9] => LessThan3.IN55
M_ADDR[9] => LessThan4.IN55
M_ADDR[9] => LessThan5.IN55
M_ADDR[9] => LessThan6.IN55
M_ADDR[9] => LessThan7.IN55
M_ADDR[10] => LessThan0.IN54
M_ADDR[10] => LessThan1.IN54
M_ADDR[10] => LessThan2.IN54
M_ADDR[10] => LessThan3.IN54
M_ADDR[10] => LessThan4.IN54
M_ADDR[10] => LessThan5.IN54
M_ADDR[10] => LessThan6.IN54
M_ADDR[10] => LessThan7.IN54
M_ADDR[11] => LessThan0.IN53
M_ADDR[11] => LessThan1.IN53
M_ADDR[11] => LessThan2.IN53
M_ADDR[11] => LessThan3.IN53
M_ADDR[11] => LessThan4.IN53
M_ADDR[11] => LessThan5.IN53
M_ADDR[11] => LessThan6.IN53
M_ADDR[11] => LessThan7.IN53
M_ADDR[12] => LessThan0.IN52
M_ADDR[12] => LessThan1.IN52
M_ADDR[12] => LessThan2.IN52
M_ADDR[12] => LessThan3.IN52
M_ADDR[12] => LessThan4.IN52
M_ADDR[12] => LessThan5.IN52
M_ADDR[12] => LessThan6.IN52
M_ADDR[12] => LessThan7.IN52
M_ADDR[13] => LessThan0.IN51
M_ADDR[13] => LessThan1.IN51
M_ADDR[13] => LessThan2.IN51
M_ADDR[13] => LessThan3.IN51
M_ADDR[13] => LessThan4.IN51
M_ADDR[13] => LessThan5.IN51
M_ADDR[13] => LessThan6.IN51
M_ADDR[13] => LessThan7.IN51
M_ADDR[14] => LessThan0.IN50
M_ADDR[14] => LessThan1.IN50
M_ADDR[14] => LessThan2.IN50
M_ADDR[14] => LessThan3.IN50
M_ADDR[14] => LessThan4.IN50
M_ADDR[14] => LessThan5.IN50
M_ADDR[14] => LessThan6.IN50
M_ADDR[14] => LessThan7.IN50
M_ADDR[15] => LessThan0.IN49
M_ADDR[15] => LessThan1.IN49
M_ADDR[15] => LessThan2.IN49
M_ADDR[15] => LessThan3.IN49
M_ADDR[15] => LessThan4.IN49
M_ADDR[15] => LessThan5.IN49
M_ADDR[15] => LessThan6.IN49
M_ADDR[15] => LessThan7.IN49
M_ADDR[16] => LessThan0.IN48
M_ADDR[16] => LessThan1.IN48
M_ADDR[16] => LessThan2.IN48
M_ADDR[16] => LessThan3.IN48
M_ADDR[16] => LessThan4.IN48
M_ADDR[16] => LessThan5.IN48
M_ADDR[16] => LessThan6.IN48
M_ADDR[16] => LessThan7.IN48
M_ADDR[17] => LessThan0.IN47
M_ADDR[17] => LessThan1.IN47
M_ADDR[17] => LessThan2.IN47
M_ADDR[17] => LessThan3.IN47
M_ADDR[17] => LessThan4.IN47
M_ADDR[17] => LessThan5.IN47
M_ADDR[17] => LessThan6.IN47
M_ADDR[17] => LessThan7.IN47
M_ADDR[18] => LessThan0.IN46
M_ADDR[18] => LessThan1.IN46
M_ADDR[18] => LessThan2.IN46
M_ADDR[18] => LessThan3.IN46
M_ADDR[18] => LessThan4.IN46
M_ADDR[18] => LessThan5.IN46
M_ADDR[18] => LessThan6.IN46
M_ADDR[18] => LessThan7.IN46
M_ADDR[19] => LessThan0.IN45
M_ADDR[19] => LessThan1.IN45
M_ADDR[19] => LessThan2.IN45
M_ADDR[19] => LessThan3.IN45
M_ADDR[19] => LessThan4.IN45
M_ADDR[19] => LessThan5.IN45
M_ADDR[19] => LessThan6.IN45
M_ADDR[19] => LessThan7.IN45
M_ADDR[20] => LessThan0.IN44
M_ADDR[20] => LessThan1.IN44
M_ADDR[20] => LessThan2.IN44
M_ADDR[20] => LessThan3.IN44
M_ADDR[20] => LessThan4.IN44
M_ADDR[20] => LessThan5.IN44
M_ADDR[20] => LessThan6.IN44
M_ADDR[20] => LessThan7.IN44
M_ADDR[21] => LessThan0.IN43
M_ADDR[21] => LessThan1.IN43
M_ADDR[21] => LessThan2.IN43
M_ADDR[21] => LessThan3.IN43
M_ADDR[21] => LessThan4.IN43
M_ADDR[21] => LessThan5.IN43
M_ADDR[21] => LessThan6.IN43
M_ADDR[21] => LessThan7.IN43
M_ADDR[22] => LessThan0.IN42
M_ADDR[22] => LessThan1.IN42
M_ADDR[22] => LessThan2.IN42
M_ADDR[22] => LessThan3.IN42
M_ADDR[22] => LessThan4.IN42
M_ADDR[22] => LessThan5.IN42
M_ADDR[22] => LessThan6.IN42
M_ADDR[22] => LessThan7.IN42
M_ADDR[23] => LessThan0.IN41
M_ADDR[23] => LessThan1.IN41
M_ADDR[23] => LessThan2.IN41
M_ADDR[23] => LessThan3.IN41
M_ADDR[23] => LessThan4.IN41
M_ADDR[23] => LessThan5.IN41
M_ADDR[23] => LessThan6.IN41
M_ADDR[23] => LessThan7.IN41
M_ADDR[24] => LessThan0.IN40
M_ADDR[24] => LessThan1.IN40
M_ADDR[24] => LessThan2.IN40
M_ADDR[24] => LessThan3.IN40
M_ADDR[24] => LessThan4.IN40
M_ADDR[24] => LessThan5.IN40
M_ADDR[24] => LessThan6.IN40
M_ADDR[24] => LessThan7.IN40
M_ADDR[25] => LessThan0.IN39
M_ADDR[25] => LessThan1.IN39
M_ADDR[25] => LessThan2.IN39
M_ADDR[25] => LessThan3.IN39
M_ADDR[25] => LessThan4.IN39
M_ADDR[25] => LessThan5.IN39
M_ADDR[25] => LessThan6.IN39
M_ADDR[25] => LessThan7.IN39
M_ADDR[26] => LessThan0.IN38
M_ADDR[26] => LessThan1.IN38
M_ADDR[26] => LessThan2.IN38
M_ADDR[26] => LessThan3.IN38
M_ADDR[26] => LessThan4.IN38
M_ADDR[26] => LessThan5.IN38
M_ADDR[26] => LessThan6.IN38
M_ADDR[26] => LessThan7.IN38
M_ADDR[27] => LessThan0.IN37
M_ADDR[27] => LessThan1.IN37
M_ADDR[27] => LessThan2.IN37
M_ADDR[27] => LessThan3.IN37
M_ADDR[27] => LessThan4.IN37
M_ADDR[27] => LessThan5.IN37
M_ADDR[27] => LessThan6.IN37
M_ADDR[27] => LessThan7.IN37
M_ADDR[28] => LessThan0.IN36
M_ADDR[28] => LessThan1.IN36
M_ADDR[28] => LessThan2.IN36
M_ADDR[28] => LessThan3.IN36
M_ADDR[28] => LessThan4.IN36
M_ADDR[28] => LessThan5.IN36
M_ADDR[28] => LessThan6.IN36
M_ADDR[28] => LessThan7.IN36
M_ADDR[29] => LessThan0.IN35
M_ADDR[29] => LessThan1.IN35
M_ADDR[29] => LessThan2.IN35
M_ADDR[29] => LessThan3.IN35
M_ADDR[29] => LessThan4.IN35
M_ADDR[29] => LessThan5.IN35
M_ADDR[29] => LessThan6.IN35
M_ADDR[29] => LessThan7.IN35
M_ADDR[30] => LessThan0.IN34
M_ADDR[30] => LessThan1.IN34
M_ADDR[30] => LessThan2.IN34
M_ADDR[30] => LessThan3.IN34
M_ADDR[30] => LessThan4.IN34
M_ADDR[30] => LessThan5.IN34
M_ADDR[30] => LessThan6.IN34
M_ADDR[30] => LessThan7.IN34
M_ADDR[31] => LessThan0.IN33
M_ADDR[31] => LessThan1.IN33
M_ADDR[31] => LessThan2.IN33
M_ADDR[31] => LessThan3.IN33
M_ADDR[31] => LessThan4.IN33
M_ADDR[31] => LessThan5.IN33
M_ADDR[31] => LessThan6.IN33
M_ADDR[31] => LessThan7.IN33
S0_ARREADY => always2.IN0
S0_ARREADY => always3.IN0
S1_ARREADY => always2.IN0
S1_ARREADY => always3.IN0
S2_ARREADY => always2.IN0
S2_ARREADY => always3.IN0
S3_ARREADY => always2.IN0
S3_ARREADY => always3.IN0
M0_ARVALID => always1.IN0
M0_ARVALID => next_state_address.OUTPUTSELECT
M0_ARVALID => next_state_address.OUTPUTSELECT
M0_ARVALID => select_master_address.OUTPUTSELECT
M0_ARVALID => select_slave_address.OUTPUTSELECT
M0_ARVALID => select_slave_address.OUTPUTSELECT
M0_ARVALID => always2.IN1
M0_ARVALID => always2.IN1
M0_ARVALID => always2.IN1
M0_ARVALID => always2.IN1
M1_ARVALID => always1.IN1
M1_ARVALID => select_slave_address.OUTPUTSELECT
M1_ARVALID => select_slave_address.OUTPUTSELECT
M1_ARVALID => always3.IN1
M1_ARVALID => always3.IN1
M1_ARVALID => always3.IN1
M1_ARVALID => always3.IN1
M1_ARVALID => select_master_address.DATAA
M1_ARVALID => next_state_address.DATAA
M0_RREADY => always2.IN0
M0_RREADY => always2.IN0
M0_RREADY => always2.IN0
M0_RREADY => always2.IN0
M1_RREADY => always3.IN0
M1_RREADY => always3.IN0
M1_RREADY => always3.IN0
M1_RREADY => always3.IN0
S0_RVALID => always2.IN1
S0_RVALID => always3.IN1
S1_RVALID => always2.IN1
S1_RVALID => always3.IN1
S2_RVALID => always2.IN1
S2_RVALID => always3.IN1
S3_RVALID => always2.IN1
S3_RVALID => always3.IN1
S0_RLAST => always2.IN1
S0_RLAST => always3.IN1
S1_RLAST => always2.IN1
S1_RLAST => always3.IN1
S2_RLAST => always2.IN1
S2_RLAST => always3.IN1
S3_RLAST => always2.IN1
S3_RLAST => always3.IN1
select_slave_address[0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
select_slave_address[1] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
select_data_M0[0] <= select_data_M0.DB_MAX_OUTPUT_PORT_TYPE
select_data_M0[1] <= select_data_M0.DB_MAX_OUTPUT_PORT_TYPE
select_data_M1[0] <= select_data_M1.DB_MAX_OUTPUT_PORT_TYPE
select_data_M1[1] <= select_data_M1.DB_MAX_OUTPUT_PORT_TYPE
en_S0[0] <= en_S0[0].DB_MAX_OUTPUT_PORT_TYPE
en_S0[1] <= <GND>
en_S1[0] <= en_S1[0].DB_MAX_OUTPUT_PORT_TYPE
en_S1[1] <= <GND>
en_S2[0] <= en_S2[0].DB_MAX_OUTPUT_PORT_TYPE
en_S2[1] <= <GND>
en_S3[0] <= en_S3[0].DB_MAX_OUTPUT_PORT_TYPE
en_S3[1] <= <GND>
select_master_address <= select_master_address.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Demux_1x4:rready_demux_M0
in[0] => out3.DATAB
in[0] => out2.DATAB
in[0] => out1.DATAB
in[0] => out0.DATAB
sel[0] => Decoder0.IN1
sel[1] => Decoder0.IN0
out0[0] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= out2.DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= out3.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Demux_1x4:rready_demux_M1
in[0] => out3.DATAB
in[0] => out2.DATAB
in[0] => out1.DATAB
in[0] => out0.DATAB
sel[0] => Decoder0.IN1
sel[1] => Decoder0.IN0
out0[0] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= out2.DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= out3.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_2x1:rready_mux_M00
in1[0] => out.DATAA
in2[0] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_2x1:rready_mux_M01
in1[0] => out.DATAA
in2[0] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_2x1:rready_mux_M02
in1[0] => out.DATAA
in2[0] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_2x1:rready_mux_M03
in1[0] => out.DATAA
in2[0] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_4x1:rvalid_mux_M0
in0[0] => Mux0.IN0
in1[0] => Mux0.IN1
in2[0] => Mux0.IN2
in3[0] => Mux0.IN3
sel[0] => Mux0.IN5
sel[1] => Mux0.IN4
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_4x1:rvalid_mux_M1
in0[0] => Mux0.IN0
in1[0] => Mux0.IN1
in2[0] => Mux0.IN2
in3[0] => Mux0.IN3
sel[0] => Mux0.IN5
sel[1] => Mux0.IN4
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_4x1:rdata_mux_M0
in0[0] => Mux31.IN0
in0[1] => Mux30.IN0
in0[2] => Mux29.IN0
in0[3] => Mux28.IN0
in0[4] => Mux27.IN0
in0[5] => Mux26.IN0
in0[6] => Mux25.IN0
in0[7] => Mux24.IN0
in0[8] => Mux23.IN0
in0[9] => Mux22.IN0
in0[10] => Mux21.IN0
in0[11] => Mux20.IN0
in0[12] => Mux19.IN0
in0[13] => Mux18.IN0
in0[14] => Mux17.IN0
in0[15] => Mux16.IN0
in0[16] => Mux15.IN0
in0[17] => Mux14.IN0
in0[18] => Mux13.IN0
in0[19] => Mux12.IN0
in0[20] => Mux11.IN0
in0[21] => Mux10.IN0
in0[22] => Mux9.IN0
in0[23] => Mux8.IN0
in0[24] => Mux7.IN0
in0[25] => Mux6.IN0
in0[26] => Mux5.IN0
in0[27] => Mux4.IN0
in0[28] => Mux3.IN0
in0[29] => Mux2.IN0
in0[30] => Mux1.IN0
in0[31] => Mux0.IN0
in1[0] => Mux31.IN1
in1[1] => Mux30.IN1
in1[2] => Mux29.IN1
in1[3] => Mux28.IN1
in1[4] => Mux27.IN1
in1[5] => Mux26.IN1
in1[6] => Mux25.IN1
in1[7] => Mux24.IN1
in1[8] => Mux23.IN1
in1[9] => Mux22.IN1
in1[10] => Mux21.IN1
in1[11] => Mux20.IN1
in1[12] => Mux19.IN1
in1[13] => Mux18.IN1
in1[14] => Mux17.IN1
in1[15] => Mux16.IN1
in1[16] => Mux15.IN1
in1[17] => Mux14.IN1
in1[18] => Mux13.IN1
in1[19] => Mux12.IN1
in1[20] => Mux11.IN1
in1[21] => Mux10.IN1
in1[22] => Mux9.IN1
in1[23] => Mux8.IN1
in1[24] => Mux7.IN1
in1[25] => Mux6.IN1
in1[26] => Mux5.IN1
in1[27] => Mux4.IN1
in1[28] => Mux3.IN1
in1[29] => Mux2.IN1
in1[30] => Mux1.IN1
in1[31] => Mux0.IN1
in2[0] => Mux31.IN2
in2[1] => Mux30.IN2
in2[2] => Mux29.IN2
in2[3] => Mux28.IN2
in2[4] => Mux27.IN2
in2[5] => Mux26.IN2
in2[6] => Mux25.IN2
in2[7] => Mux24.IN2
in2[8] => Mux23.IN2
in2[9] => Mux22.IN2
in2[10] => Mux21.IN2
in2[11] => Mux20.IN2
in2[12] => Mux19.IN2
in2[13] => Mux18.IN2
in2[14] => Mux17.IN2
in2[15] => Mux16.IN2
in2[16] => Mux15.IN2
in2[17] => Mux14.IN2
in2[18] => Mux13.IN2
in2[19] => Mux12.IN2
in2[20] => Mux11.IN2
in2[21] => Mux10.IN2
in2[22] => Mux9.IN2
in2[23] => Mux8.IN2
in2[24] => Mux7.IN2
in2[25] => Mux6.IN2
in2[26] => Mux5.IN2
in2[27] => Mux4.IN2
in2[28] => Mux3.IN2
in2[29] => Mux2.IN2
in2[30] => Mux1.IN2
in2[31] => Mux0.IN2
in3[0] => Mux31.IN3
in3[1] => Mux30.IN3
in3[2] => Mux29.IN3
in3[3] => Mux28.IN3
in3[4] => Mux27.IN3
in3[5] => Mux26.IN3
in3[6] => Mux25.IN3
in3[7] => Mux24.IN3
in3[8] => Mux23.IN3
in3[9] => Mux22.IN3
in3[10] => Mux21.IN3
in3[11] => Mux20.IN3
in3[12] => Mux19.IN3
in3[13] => Mux18.IN3
in3[14] => Mux17.IN3
in3[15] => Mux16.IN3
in3[16] => Mux15.IN3
in3[17] => Mux14.IN3
in3[18] => Mux13.IN3
in3[19] => Mux12.IN3
in3[20] => Mux11.IN3
in3[21] => Mux10.IN3
in3[22] => Mux9.IN3
in3[23] => Mux8.IN3
in3[24] => Mux7.IN3
in3[25] => Mux6.IN3
in3[26] => Mux5.IN3
in3[27] => Mux4.IN3
in3[28] => Mux3.IN3
in3[29] => Mux2.IN3
in3[30] => Mux1.IN3
in3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_4x1:rdata_mux_M1
in0[0] => Mux31.IN0
in0[1] => Mux30.IN0
in0[2] => Mux29.IN0
in0[3] => Mux28.IN0
in0[4] => Mux27.IN0
in0[5] => Mux26.IN0
in0[6] => Mux25.IN0
in0[7] => Mux24.IN0
in0[8] => Mux23.IN0
in0[9] => Mux22.IN0
in0[10] => Mux21.IN0
in0[11] => Mux20.IN0
in0[12] => Mux19.IN0
in0[13] => Mux18.IN0
in0[14] => Mux17.IN0
in0[15] => Mux16.IN0
in0[16] => Mux15.IN0
in0[17] => Mux14.IN0
in0[18] => Mux13.IN0
in0[19] => Mux12.IN0
in0[20] => Mux11.IN0
in0[21] => Mux10.IN0
in0[22] => Mux9.IN0
in0[23] => Mux8.IN0
in0[24] => Mux7.IN0
in0[25] => Mux6.IN0
in0[26] => Mux5.IN0
in0[27] => Mux4.IN0
in0[28] => Mux3.IN0
in0[29] => Mux2.IN0
in0[30] => Mux1.IN0
in0[31] => Mux0.IN0
in1[0] => Mux31.IN1
in1[1] => Mux30.IN1
in1[2] => Mux29.IN1
in1[3] => Mux28.IN1
in1[4] => Mux27.IN1
in1[5] => Mux26.IN1
in1[6] => Mux25.IN1
in1[7] => Mux24.IN1
in1[8] => Mux23.IN1
in1[9] => Mux22.IN1
in1[10] => Mux21.IN1
in1[11] => Mux20.IN1
in1[12] => Mux19.IN1
in1[13] => Mux18.IN1
in1[14] => Mux17.IN1
in1[15] => Mux16.IN1
in1[16] => Mux15.IN1
in1[17] => Mux14.IN1
in1[18] => Mux13.IN1
in1[19] => Mux12.IN1
in1[20] => Mux11.IN1
in1[21] => Mux10.IN1
in1[22] => Mux9.IN1
in1[23] => Mux8.IN1
in1[24] => Mux7.IN1
in1[25] => Mux6.IN1
in1[26] => Mux5.IN1
in1[27] => Mux4.IN1
in1[28] => Mux3.IN1
in1[29] => Mux2.IN1
in1[30] => Mux1.IN1
in1[31] => Mux0.IN1
in2[0] => Mux31.IN2
in2[1] => Mux30.IN2
in2[2] => Mux29.IN2
in2[3] => Mux28.IN2
in2[4] => Mux27.IN2
in2[5] => Mux26.IN2
in2[6] => Mux25.IN2
in2[7] => Mux24.IN2
in2[8] => Mux23.IN2
in2[9] => Mux22.IN2
in2[10] => Mux21.IN2
in2[11] => Mux20.IN2
in2[12] => Mux19.IN2
in2[13] => Mux18.IN2
in2[14] => Mux17.IN2
in2[15] => Mux16.IN2
in2[16] => Mux15.IN2
in2[17] => Mux14.IN2
in2[18] => Mux13.IN2
in2[19] => Mux12.IN2
in2[20] => Mux11.IN2
in2[21] => Mux10.IN2
in2[22] => Mux9.IN2
in2[23] => Mux8.IN2
in2[24] => Mux7.IN2
in2[25] => Mux6.IN2
in2[26] => Mux5.IN2
in2[27] => Mux4.IN2
in2[28] => Mux3.IN2
in2[29] => Mux2.IN2
in2[30] => Mux1.IN2
in2[31] => Mux0.IN2
in3[0] => Mux31.IN3
in3[1] => Mux30.IN3
in3[2] => Mux29.IN3
in3[3] => Mux28.IN3
in3[4] => Mux27.IN3
in3[5] => Mux26.IN3
in3[6] => Mux25.IN3
in3[7] => Mux24.IN3
in3[8] => Mux23.IN3
in3[9] => Mux22.IN3
in3[10] => Mux21.IN3
in3[11] => Mux20.IN3
in3[12] => Mux19.IN3
in3[13] => Mux18.IN3
in3[14] => Mux17.IN3
in3[15] => Mux16.IN3
in3[16] => Mux15.IN3
in3[17] => Mux14.IN3
in3[18] => Mux13.IN3
in3[19] => Mux12.IN3
in3[20] => Mux11.IN3
in3[21] => Mux10.IN3
in3[22] => Mux9.IN3
in3[23] => Mux8.IN3
in3[24] => Mux7.IN3
in3[25] => Mux6.IN3
in3[26] => Mux5.IN3
in3[27] => Mux4.IN3
in3[28] => Mux3.IN3
in3[29] => Mux2.IN3
in3[30] => Mux1.IN3
in3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_4x1:rlast_mux_M0
in0[0] => Mux0.IN0
in1[0] => Mux0.IN1
in2[0] => Mux0.IN2
in3[0] => Mux0.IN3
sel[0] => Mux0.IN5
sel[1] => Mux0.IN4
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_4x1:rlast_mux_M1
in0[0] => Mux0.IN0
in1[0] => Mux0.IN1
in2[0] => Mux0.IN2
in3[0] => Mux0.IN3
sel[0] => Mux0.IN5
sel[1] => Mux0.IN4
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_4x1:rresp_mux_M0
in0[0] => Mux1.IN0
in0[1] => Mux0.IN0
in1[0] => Mux1.IN1
in1[1] => Mux0.IN1
in2[0] => Mux1.IN2
in2[1] => Mux0.IN2
in3[0] => Mux1.IN3
in3[1] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
out[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Mux_4x1:rresp_mux_M1
in0[0] => Mux1.IN0
in0[1] => Mux0.IN0
in1[0] => Mux1.IN1
in1[1] => Mux0.IN1
in2[0] => Mux1.IN2
in2[1] => Mux0.IN2
in3[0] => Mux1.IN3
in3[1] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
out[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


