[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919819 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919819 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919819 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13184155 heartbeat IPC: 0.9742 cumulative IPC: 0.9742 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22241352 heartbeat IPC: 1.104 cumulative IPC: 1.035 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30144332 heartbeat IPC: 1.265 cumulative IPC: 1.102 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36296134 cumulative IPC: 1.102 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36296134 cumulative IPC: 1.102 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.102 instructions: 40000002 cycles: 36296134
CPU 0 Branch Prediction Accuracy: 93.98% MPKI: 13.38 Average ROB Occupancy at Mispredict: 37.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.59
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331508 HIT:     329960 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331508 HIT:     329960 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 358 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875334 HIT:     831284 MISS:      44050 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711783 HIT:     678922 MISS:      32861 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43521 HIT:      35426 MISS:       8095 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116812 HIT:     116746 MISS:         66 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        190 MISS:       3028 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4386758 HIT:    3974023 MISS:     412735 MSHR_MERGE:     105963
cpu0->cpu0_L1I LOAD         ACCESS:    4386758 HIT:    3974023 MISS:     412735 MSHR_MERGE:     105963
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.849 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14385669 HIT:   13775054 MISS:     610615 MSHR_MERGE:     158863
cpu0->cpu0_L1D LOAD         ACCESS:    8047247 HIT:    7555858 MISS:     491389 MSHR_MERGE:      86378
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6334956 HIT:    6218957 MISS:     115999 MSHR_MERGE:      72476
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        239 MISS:       3227 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3841547 HIT:    3741980 MISS:      99567 MSHR_MERGE:      62496
cpu0->cpu0_ITLB LOAD         ACCESS:    3841547 HIT:    3741980 MISS:      99567 MSHR_MERGE:      62496
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.859 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13655148 HIT:   13278525 MISS:     376623 MSHR_MERGE:      82186
cpu0->cpu0_DTLB LOAD         ACCESS:   13655148 HIT:   13278525 MISS:     376623 MSHR_MERGE:      82186
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.781 cycles
cpu0->LLC TOTAL        ACCESS:      58073 HIT:      45874 MISS:      12199 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32861 HIT:      25216 MISS:       7645 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8095 HIT:       5230 MISS:       2865 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14089 HIT:      14074 MISS:         15 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3028 HIT:       1354 MISS:       1674 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        666
  ROW_BUFFER_MISS:      11518
  AVG DBUS CONGESTED CYCLE: 19.06
Channel 0 WQ ROW_BUFFER_HIT:        238
  ROW_BUFFER_MISS:        852
  FULL:          0
Channel 0 REFRESHES ISSUED:       3024
