;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB -3, -20
	MOV @121, 106
	ADD #12, @200
	ADD #12, @200
	SUB @127, 100
	MOV @-127, 100
	SUB @127, 100
	DAT #70, <2
	MOV -1, <-20
	DAT #270, #0
	MOV -4, <-20
	JMP <121, -106
	JMZ 900, <2
	SUB @121, 106
	ADD 270, -4
	SLT 421, 0
	ADD 130, 9
	JMP @42, #200
	JMZ 0, #2
	SUB -210, @60
	SUB @127, 100
	ADD 130, 2
	SUB @124, 106
	MOV -701, <-20
	MOV -701, <-22
	SUB @124, 106
	SUB 1, <1
	SPL 12, #10
	JMP <124, 106
	SUB -4, <-20
	MOV -1, <-20
	JMZ 0, #2
	JMZ 0, #2
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-2
	ADD <0, @2
	SPL 0, <-2
	SUB 3, @20
	DAT #70, <2
	DAT #70, <2
	DAT #70, <2
	SPL 490, #2
	SPL 490, #2
	SPL 0, <-2
	CMP -207, <-120
	MOV -4, <-20
	MOV -1, <-20
	SUB -93, -20
	MOV @121, 106
	ADD #12, @200
	ADD #12, @200
	SUB @127, 100
	MOV @-127, 100
	SUB @127, 100
	DAT #70, <2
	MOV -1, <-20
	DAT #270, #0
	MOV -4, <-20
	JMP <121, -106
	JMZ 900, <2
	SUB @121, 106
	ADD 270, -4
	SLT 421, 0
	ADD 130, 9
	MOV -1, <-20
	JMZ 0, #2
	SUB -210, @60
	SUB @127, 100
	SUB @127, 100
	SPL 109, 300
	SUB 0, @2
