

================================================================
== Vivado HLS Report for 'Conv1DMac_new_2'
================================================================
* Date:           Tue May  9 01:00:17 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3_3_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.473|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12291|  12291|  12291|  12291|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                                     |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  12289|  12289|         3|          1|          1|  12288|    yes   |
        +-----------------------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten6)
	3  / (!exitcond_flatten6)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%macRegisters_0_V_4 = alloca i8"   --->   Operation 6 'alloca' 'macRegisters_0_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%macRegisters_1_V_4 = alloca i8"   --->   Operation 7 'alloca' 'macRegisters_1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_2_V_4 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_2_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_3_V_4 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str377, i32 0, i32 0, [1 x i8]* @p_str378, [1 x i8]* @p_str379, [1 x i8]* @p_str380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str381, [1 x i8]* @p_str382)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str370, i32 0, i32 0, [1 x i8]* @p_str371, [1 x i8]* @p_str372, [1 x i8]* @p_str373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str374, [1 x i8]* @p_str375)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_3_V_4"   --->   Operation 12 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_2_V_4"   --->   Operation 13 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_1_V_4"   --->   Operation 14 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_0_V_4"   --->   Operation 15 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "br label %0" [3_3_3/conv1d.h:782]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.98>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i14 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %indvar_flatten_next6, %._crit_edge ]"   --->   Operation 17 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%nm = phi i4 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %nm_mid2, %._crit_edge ]" [3_3_3/conv1d.h:784]   --->   Operation 19 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sf = phi i2 [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode1EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %sf_2, %._crit_edge ]"   --->   Operation 20 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm_cast1 = zext i4 %nm to i6" [3_3_3/conv1d.h:783]   --->   Operation 21 'zext' 'nm_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i4 %nm to i3" [3_3_3/conv1d.h:784]   --->   Operation 22 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp, i2 0)" [3_3_3/conv1d.h:808]   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %p_shl to i6" [3_3_3/conv1d.h:808]   --->   Operation 24 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%tmp_s = sub i6 %p_shl_cast, %nm_cast1" [3_3_3/conv1d.h:808]   --->   Operation 25 'sub' 'tmp_s' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%tmp_74 = icmp eq i3 %tmp, 0" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 26 'icmp' 'tmp_74' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%tmp_75 = icmp eq i3 %tmp, 1" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 27 'icmp' 'tmp_75' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.98ns)   --->   "%tmp_76 = icmp eq i3 %tmp, 2" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 28 'icmp' 'tmp_76' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.98ns)   --->   "%tmp_77 = icmp eq i3 %tmp, 3" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 29 'icmp' 'tmp_77' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.98ns)   --->   "%tmp_78 = icmp eq i3 %tmp, -4" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 30 'icmp' 'tmp_78' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%tmp_79 = icmp eq i3 %tmp, -3" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 31 'icmp' 'tmp_79' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.98ns)   --->   "%tmp_80 = icmp eq i3 %tmp, -2" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 32 'icmp' 'tmp_80' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%tmp_81 = or i1 %tmp_80, %tmp_79" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 33 'or' 'tmp_81' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_82 = or i1 %tmp_78, %tmp_77" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 34 'or' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.80ns)   --->   "%tmp_83 = or i1 %tmp_76, %tmp_75" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 35 'or' 'tmp_83' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node newSel6)   --->   "%newSel = select i1 %tmp_80, i6 0, i6 -29" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 36 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node newSel6)   --->   "%newSel1 = select i1 %tmp_78, i6 0, i6 -31" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 37 'select' 'newSel1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel2 = select i1 %tmp_76, i6 -32, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 38 'select' 'newSel2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel3 = select i1 %tmp_74, i6 -29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 39 'select' 'newSel3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node newSel6)   --->   "%newSel4 = select i1 %tmp_81, i6 %newSel, i6 %newSel1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 40 'select' 'newSel4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond = or i1 %tmp_81, %tmp_82" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 41 'or' 'or_cond' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel5 = select i1 %tmp_83, i6 %newSel2, i6 %newSel3" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 42 'select' 'newSel5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel6 = select i1 %or_cond, i6 %newSel4, i6 %newSel5" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 43 'select' 'newSel6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node newSel10)   --->   "%newSel7 = select i1 %tmp_80, i6 -29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 44 'select' 'newSel7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node newSel10)   --->   "%newSel8 = select i1 %tmp_81, i6 %newSel7, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 45 'select' 'newSel8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node newSel10)   --->   "%tmp_84 = or i1 %tmp_83, %tmp_74" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 46 'or' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node newSel10)   --->   "%newSel9 = select i1 %tmp_84, i6 0, i6 -32" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 47 'select' 'newSel9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel10 = select i1 %or_cond, i6 %newSel8, i6 %newSel9" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 48 'select' 'newSel10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%newSel11 = select i1 %tmp_80, i6 0, i6 -28" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 49 'select' 'newSel11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%newSel12 = select i1 %tmp_78, i6 -29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 50 'select' 'newSel12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%newSel13 = select i1 %tmp_76, i6 0, i6 -27" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 51 'select' 'newSel13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%newSel14 = select i1 %tmp_74, i6 -31, i6 -32" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 52 'select' 'newSel14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%newSel15 = select i1 %tmp_81, i6 %newSel11, i6 %newSel12" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 53 'select' 'newSel15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel16 = select i1 %tmp_83, i6 %newSel13, i6 %newSel14" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 54 'select' 'newSel16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel17 = select i1 %or_cond, i6 %newSel15, i6 %newSel16" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 55 'select' 'newSel17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node newSel19)   --->   "%newSel18 = select i1 %tmp_76, i6 -29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 56 'select' 'newSel18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node newSel19)   --->   "%newSel93_cast_cast = select i1 %tmp_74, i6 29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 57 'select' 'newSel93_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel19 = select i1 %tmp_83, i6 %newSel18, i6 %newSel93_cast_cast" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 58 'select' 'newSel19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.98ns)   --->   "%exitcond_flatten6 = icmp eq i14 %indvar_flatten6, -4096"   --->   Operation 59 'icmp' 'exitcond_flatten6' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.52ns)   --->   "%indvar_flatten_next6 = add i14 1, %indvar_flatten6"   --->   Operation 60 'add' 'indvar_flatten_next6' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten6, label %1, label %.preheader401"   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.07ns)   --->   "%exitcond_flatten = icmp eq i6 %indvar_flatten, 24"   --->   Operation 62 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.83ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i4 0, i4 %nm" [3_3_3/conv1d.h:784]   --->   Operation 63 'select' 'nm_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%tmp_114_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp_s" [3_3_3/conv1d.h:808]   --->   Operation 64 'select' 'tmp_114_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node newSel57_cast_mid2)   --->   "%newSel57_cast_mid = select i1 %exitcond_flatten, i6 -29, i6 %newSel6" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 65 'select' 'newSel57_cast_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node newSel71_cast_mid2)   --->   "%newSel71_cast_mid = select i1 %exitcond_flatten, i6 0, i6 %newSel10" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 66 'select' 'newSel71_cast_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node newSel85_cast_mid2)   --->   "%newSel85_cast_mid = select i1 %exitcond_flatten, i6 -31, i6 %newSel17" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 67 'select' 'newSel85_cast_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node newSel99_cast_mid2)   --->   "%newSel20 = select i1 %exitcond_flatten, i6 29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 68 'select' 'newSel20' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node newSel99_cast_mid2)   --->   "%tmp_729 = or i1 %exitcond_flatten, %or_cond" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 69 'or' 'tmp_729' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node newSel99_cast_mid2)   --->   "%newSel99_cast_mid = select i1 %tmp_729, i6 %newSel20, i6 %newSel19" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 70 'select' 'newSel99_cast_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [3_3_3/conv1d.h:784]   --->   Operation 71 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.50ns)   --->   "%tmp_359 = icmp eq i2 %sf, -1" [3_3_3/conv1d.h:784]   --->   Operation 72 'icmp' 'tmp_359' <Predicate = (!exitcond_flatten6)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_115_mid = and i1 %tmp_359, %not_exitcond_flatten" [3_3_3/conv1d.h:784]   --->   Operation 73 'and' 'tmp_115_mid' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.99ns)   --->   "%nm_2 = add i4 1, %nm_mid" [3_3_3/conv1d.h:783]   --->   Operation 74 'add' 'nm_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_360 = or i1 %tmp_115_mid, %exitcond_flatten" [3_3_3/conv1d.h:784]   --->   Operation 75 'or' 'tmp_360' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.81ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_360, i2 0, i2 %sf" [3_3_3/conv1d.h:784]   --->   Operation 76 'select' 'sf_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%nm_cast1_mid1 = zext i4 %nm_2 to i6" [3_3_3/conv1d.h:783]   --->   Operation 77 'zext' 'nm_cast1_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_730 = trunc i4 %nm_2 to i3" [3_3_3/conv1d.h:783]   --->   Operation 78 'trunc' 'tmp_730' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_730, i2 0)" [3_3_3/conv1d.h:808]   --->   Operation 79 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i5 %p_shl_mid1 to i6" [3_3_3/conv1d.h:808]   --->   Operation 80 'zext' 'p_shl_cast_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.02ns)   --->   "%tmp_114_mid1 = sub i6 %p_shl_cast_mid1, %nm_cast1_mid1" [3_3_3/conv1d.h:808]   --->   Operation 81 'sub' 'tmp_114_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%tmp_114_mid2 = select i1 %tmp_115_mid, i6 %tmp_114_mid1, i6 %tmp_114_mid" [3_3_3/conv1d.h:808]   --->   Operation 82 'select' 'tmp_114_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.98ns)   --->   "%tmp_314_mid1 = icmp eq i3 %tmp_730, 0" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 83 'icmp' 'tmp_314_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.98ns)   --->   "%tmp_315_mid1 = icmp eq i3 %tmp_730, 1" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 84 'icmp' 'tmp_315_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.98ns)   --->   "%tmp_316_mid1 = icmp eq i3 %tmp_730, 2" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 85 'icmp' 'tmp_316_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.98ns)   --->   "%tmp_317_mid1 = icmp eq i3 %tmp_730, 3" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 86 'icmp' 'tmp_317_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.98ns)   --->   "%tmp_318_mid1 = icmp eq i3 %tmp_730, -4" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 87 'icmp' 'tmp_318_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.98ns)   --->   "%tmp_319_mid1 = icmp eq i3 %tmp_730, -3" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 88 'icmp' 'tmp_319_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.98ns)   --->   "%tmp_320_mid1 = icmp eq i3 %tmp_730, -2" [aesl_mux_load.8[4 x i8]P.i3.i64:90->3_3_3/conv1d.h:848]   --->   Operation 89 'icmp' 'tmp_320_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.80ns)   --->   "%tmp_321_mid1 = or i1 %tmp_320_mid1, %tmp_319_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 90 'or' 'tmp_321_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid1)   --->   "%tmp_322_mid1 = or i1 %tmp_318_mid1, %tmp_317_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 91 'or' 'tmp_322_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.80ns)   --->   "%tmp_323_mid1 = or i1 %tmp_316_mid1, %tmp_315_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 92 'or' 'tmp_323_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node newSel6_mid1)   --->   "%newSel_mid1 = select i1 %tmp_320_mid1, i6 0, i6 -29" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 93 'select' 'newSel_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node newSel6_mid1)   --->   "%newSel1_mid1 = select i1 %tmp_318_mid1, i6 0, i6 -31" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 94 'select' 'newSel1_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node newSel5_mid1)   --->   "%newSel2_mid1 = select i1 %tmp_316_mid1, i6 -32, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 95 'select' 'newSel2_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node newSel5_mid1)   --->   "%newSel3_mid1 = select i1 %tmp_314_mid1, i6 -29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 96 'select' 'newSel3_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node newSel6_mid1)   --->   "%newSel4_mid1 = select i1 %tmp_321_mid1, i6 %newSel_mid1, i6 %newSel1_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 97 'select' 'newSel4_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond_mid1 = or i1 %tmp_321_mid1, %tmp_322_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 98 'or' 'or_cond_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel5_mid1 = select i1 %tmp_323_mid1, i6 %newSel2_mid1, i6 %newSel3_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 99 'select' 'newSel5_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel6_mid1 = select i1 %or_cond_mid1, i6 %newSel4_mid1, i6 %newSel5_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 100 'select' 'newSel6_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel57_cast_mid2 = select i1 %tmp_115_mid, i6 %newSel6_mid1, i6 %newSel57_cast_mid" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 101 'select' 'newSel57_cast_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node newSel10_mid1)   --->   "%newSel7_mid1 = select i1 %tmp_320_mid1, i6 -29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 102 'select' 'newSel7_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node newSel10_mid1)   --->   "%newSel8_mid1 = select i1 %tmp_321_mid1, i6 %newSel7_mid1, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 103 'select' 'newSel8_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node newSel10_mid1)   --->   "%tmp_340_mid1 = or i1 %tmp_323_mid1, %tmp_314_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 104 'or' 'tmp_340_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node newSel10_mid1)   --->   "%newSel9_mid1 = select i1 %tmp_340_mid1, i6 0, i6 -32" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 105 'select' 'newSel9_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel10_mid1 = select i1 %or_cond_mid1, i6 %newSel8_mid1, i6 %newSel9_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 106 'select' 'newSel10_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel71_cast_mid2 = select i1 %tmp_115_mid, i6 %newSel10_mid1, i6 %newSel71_cast_mid" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 107 'select' 'newSel71_cast_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node newSel17_mid1)   --->   "%newSel11_mid1 = select i1 %tmp_320_mid1, i6 0, i6 -28" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 108 'select' 'newSel11_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node newSel17_mid1)   --->   "%newSel12_mid1 = select i1 %tmp_318_mid1, i6 -29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 109 'select' 'newSel12_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node newSel16_mid1)   --->   "%newSel13_mid1 = select i1 %tmp_316_mid1, i6 0, i6 -27" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 110 'select' 'newSel13_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node newSel16_mid1)   --->   "%newSel14_mid1 = select i1 %tmp_314_mid1, i6 -31, i6 -32" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 111 'select' 'newSel14_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node newSel17_mid1)   --->   "%newSel15_mid1 = select i1 %tmp_321_mid1, i6 %newSel11_mid1, i6 %newSel12_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 112 'select' 'newSel15_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel16_mid1 = select i1 %tmp_323_mid1, i6 %newSel13_mid1, i6 %newSel14_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 113 'select' 'newSel16_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel17_mid1 = select i1 %or_cond_mid1, i6 %newSel15_mid1, i6 %newSel16_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 114 'select' 'newSel17_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel85_cast_mid2 = select i1 %tmp_115_mid, i6 %newSel17_mid1, i6 %newSel85_cast_mid" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 115 'select' 'newSel85_cast_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node newSel20_mid1)   --->   "%newSel18_mid1 = select i1 %tmp_316_mid1, i6 -29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 116 'select' 'newSel18_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node newSel20_mid1)   --->   "%newSel93_cast_mid1_c = select i1 %tmp_314_mid1, i6 29, i6 0" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 117 'select' 'newSel93_cast_mid1_c' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node newSel20_mid1)   --->   "%newSel19_mid1 = select i1 %tmp_323_mid1, i6 %newSel18_mid1, i6 %newSel93_cast_mid1_c" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 118 'select' 'newSel19_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel20_mid1 = select i1 %or_cond_mid1, i6 0, i6 %newSel19_mid1" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 119 'select' 'newSel20_mid1' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%newSel99_cast_mid2 = select i1 %tmp_115_mid, i6 %newSel20_mid1, i6 %newSel99_cast_mid" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 120 'select' 'newSel99_cast_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.83ns)   --->   "%nm_mid2 = select i1 %tmp_115_mid, i4 %nm_2, i4 %nm_mid" [3_3_3/conv1d.h:784]   --->   Operation 121 'select' 'nm_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%sf_cast = zext i2 %sf_mid2 to i6" [3_3_3/conv1d.h:784]   --->   Operation 122 'zext' 'sf_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str58)" [3_3_3/conv1d.h:784]   --->   Operation 123 'specregionbegin' 'tmp_86' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.28ns) (out node of the LUT)   --->   "%tmp_87 = add i6 %sf_cast, %tmp_114_mid2" [3_3_3/conv1d.h:808]   --->   Operation 124 'add' 'tmp_87' <Predicate = (!exitcond_flatten6)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_116_cast = sext i6 %tmp_87 to i32" [3_3_3/conv1d.h:808]   --->   Operation 125 'sext' 'tmp_116_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_88 = zext i32 %tmp_116_cast to i64" [3_3_3/conv1d.h:808]   --->   Operation 126 'zext' 'tmp_88' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%weights0_m_weights_V_4 = getelementptr [24 x i6]* @weights0_m_weights_V, i64 0, i64 %tmp_88" [3_3_3/conv1d.h:808]   --->   Operation 127 'getelementptr' 'weights0_m_weights_V_4' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (2.77ns)   --->   "%weights0_m_weights_V_5 = load i6* %weights0_m_weights_V_4, align 1" [3_3_3/conv1d.h:808]   --->   Operation 128 'load' 'weights0_m_weights_V_5' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 24> <ROM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%weights0_m_weights_V_6 = getelementptr [24 x i6]* @weights0_m_weights_V_1, i64 0, i64 %tmp_88" [3_3_3/conv1d.h:808]   --->   Operation 129 'getelementptr' 'weights0_m_weights_V_6' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (2.77ns)   --->   "%weights0_m_weights_V_7 = load i6* %weights0_m_weights_V_6, align 1" [3_3_3/conv1d.h:808]   --->   Operation 130 'load' 'weights0_m_weights_V_7' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 24> <ROM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%weights0_m_weights_V_8 = getelementptr [24 x i6]* @weights0_m_weights_V_2, i64 0, i64 %tmp_88" [3_3_3/conv1d.h:808]   --->   Operation 131 'getelementptr' 'weights0_m_weights_V_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (2.77ns)   --->   "%weights0_m_weights_V_9 = load i6* %weights0_m_weights_V_8, align 1" [3_3_3/conv1d.h:808]   --->   Operation 132 'load' 'weights0_m_weights_V_9' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 24> <ROM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%weights0_m_weights_V_10 = getelementptr [24 x i6]* @weights0_m_weights_V_3, i64 0, i64 %tmp_88" [3_3_3/conv1d.h:808]   --->   Operation 133 'getelementptr' 'weights0_m_weights_V_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (2.77ns)   --->   "%weights0_m_weights_V_11 = load i6* %weights0_m_weights_V_10, align 1" [3_3_3/conv1d.h:808]   --->   Operation 134 'load' 'weights0_m_weights_V_11' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 24> <ROM>
ST_2 : Operation 135 [1/1] (0.50ns)   --->   "%tmp_100 = icmp eq i2 %sf_mid2, -2" [3_3_3/conv1d.h:838]   --->   Operation 135 'icmp' 'tmp_100' <Predicate = (!exitcond_flatten6)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %tmp_100, label %_ZN13ap_fixed_baseILi9ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi1ELb1ELS0_1ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0, label %.preheader401.._crit_edge_crit_edge" [3_3_3/conv1d.h:838]   --->   Operation 136 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str58, i32 %tmp_86)" [3_3_3/conv1d.h:869]   --->   Operation 137 'specregionend' 'empty' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.63ns)   --->   "%sf_2 = add i2 %sf_mid2, 1" [3_3_3/conv1d.h:784]   --->   Operation 138 'add' 'sf_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (1.28ns)   --->   "%indvar_flatten_op = add i6 %indvar_flatten, 1"   --->   Operation 139 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.97ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op"   --->   Operation 140 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 141 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.08>
ST_3 : Operation 142 [1/1] (3.40ns)   --->   "%tmp_V_51 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [3_3_3/conv1d.h:787]   --->   Operation 142 'read' 'tmp_V_51' <Predicate = (!exitcond_flatten6)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 143 [1/2] (2.77ns)   --->   "%weights0_m_weights_V_5 = load i6* %weights0_m_weights_V_4, align 1" [3_3_3/conv1d.h:808]   --->   Operation 143 'load' 'weights0_m_weights_V_5' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 24> <ROM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%p_071_assign_1_cast_c = sext i8 %tmp_V_51 to i14" [3_3_3/conv1d.h:814]   --->   Operation 144 'sext' 'p_071_assign_1_cast_c' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_183_cast_cast = sext i6 %weights0_m_weights_V_5 to i14" [3_3_3/conv1d.h:814]   --->   Operation 145 'sext' 'tmp_183_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (3.61ns)   --->   "%tmp_89 = mul i14 %tmp_183_cast_cast, %p_071_assign_1_cast_c" [3_3_3/conv1d.h:814]   --->   Operation 146 'mul' 'tmp_89' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %tmp_89, i32 7, i32 13)" [3_3_3/conv1d.h:814]   --->   Operation 147 'partselect' 'tmp_90' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_732 = trunc i14 %tmp_89 to i6" [3_3_3/conv1d.h:814]   --->   Operation 148 'trunc' 'tmp_732' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.07ns)   --->   "%p_s = icmp ne i6 %tmp_732, 0" [3_3_3/conv1d.h:814]   --->   Operation 149 'icmp' 'p_s' <Predicate = (!exitcond_flatten6)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/2] (2.77ns)   --->   "%weights0_m_weights_V_7 = load i6* %weights0_m_weights_V_6, align 1" [3_3_3/conv1d.h:808]   --->   Operation 150 'load' 'weights0_m_weights_V_7' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 24> <ROM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_183_1_cast_cast = sext i6 %weights0_m_weights_V_7 to i14" [3_3_3/conv1d.h:814]   --->   Operation 151 'sext' 'tmp_183_1_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (3.61ns)   --->   "%tmp_184_1 = mul i14 %tmp_183_1_cast_cast, %p_071_assign_1_cast_c" [3_3_3/conv1d.h:814]   --->   Operation 152 'mul' 'tmp_184_1' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_94 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %tmp_184_1, i32 7, i32 13)" [3_3_3/conv1d.h:814]   --->   Operation 153 'partselect' 'tmp_94' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_735 = trunc i14 %tmp_184_1 to i6" [3_3_3/conv1d.h:814]   --->   Operation 154 'trunc' 'tmp_735' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.07ns)   --->   "%p_1 = icmp ne i6 %tmp_735, 0" [3_3_3/conv1d.h:814]   --->   Operation 155 'icmp' 'p_1' <Predicate = (!exitcond_flatten6)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/2] (2.77ns)   --->   "%weights0_m_weights_V_9 = load i6* %weights0_m_weights_V_8, align 1" [3_3_3/conv1d.h:808]   --->   Operation 156 'load' 'weights0_m_weights_V_9' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 24> <ROM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_183_2_cast_cast = sext i6 %weights0_m_weights_V_9 to i14" [3_3_3/conv1d.h:814]   --->   Operation 157 'sext' 'tmp_183_2_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (3.61ns)   --->   "%tmp_184_2 = mul i14 %tmp_183_2_cast_cast, %p_071_assign_1_cast_c" [3_3_3/conv1d.h:814]   --->   Operation 158 'mul' 'tmp_184_2' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_96 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %tmp_184_2, i32 7, i32 13)" [3_3_3/conv1d.h:814]   --->   Operation 159 'partselect' 'tmp_96' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_738 = trunc i14 %tmp_184_2 to i6" [3_3_3/conv1d.h:814]   --->   Operation 160 'trunc' 'tmp_738' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.07ns)   --->   "%p_2 = icmp ne i6 %tmp_738, 0" [3_3_3/conv1d.h:814]   --->   Operation 161 'icmp' 'p_2' <Predicate = (!exitcond_flatten6)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/2] (2.77ns)   --->   "%weights0_m_weights_V_11 = load i6* %weights0_m_weights_V_10, align 1" [3_3_3/conv1d.h:808]   --->   Operation 162 'load' 'weights0_m_weights_V_11' <Predicate = (!exitcond_flatten6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 24> <ROM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_183_3_cast_cast = sext i6 %weights0_m_weights_V_11 to i14" [3_3_3/conv1d.h:814]   --->   Operation 163 'sext' 'tmp_183_3_cast_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (3.61ns)   --->   "%tmp_184_3 = mul i14 %tmp_183_3_cast_cast, %p_071_assign_1_cast_c" [3_3_3/conv1d.h:814]   --->   Operation 164 'mul' 'tmp_184_3' <Predicate = (!exitcond_flatten6)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_98 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %tmp_184_3, i32 7, i32 13)" [3_3_3/conv1d.h:814]   --->   Operation 165 'partselect' 'tmp_98' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_741 = trunc i14 %tmp_184_3 to i6" [3_3_3/conv1d.h:814]   --->   Operation 166 'trunc' 'tmp_741' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.07ns)   --->   "%p_3 = icmp ne i6 %tmp_741, 0" [3_3_3/conv1d.h:814]   --->   Operation 167 'icmp' 'p_3' <Predicate = (!exitcond_flatten6)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%macRegisters_0_V_4_s = load i8* %macRegisters_0_V_4" [3_3_3/conv1d.h:827]   --->   Operation 168 'load' 'macRegisters_0_V_4_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%macRegisters_1_V_4_s = load i8* %macRegisters_1_V_4" [3_3_3/conv1d.h:827]   --->   Operation 169 'load' 'macRegisters_1_V_4_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%macRegisters_2_V_4_s = load i8* %macRegisters_2_V_4" [3_3_3/conv1d.h:827]   --->   Operation 170 'load' 'macRegisters_2_V_4_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%macRegisters_3_V_4_s = load i8* %macRegisters_3_V_4" [3_3_3/conv1d.h:827]   --->   Operation 171 'load' 'macRegisters_3_V_4_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 172 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 173 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%newSel57_cast_mid2_c = zext i6 %newSel57_cast_mid2 to i8" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 174 'zext' 'newSel57_cast_mid2_c' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%newSel71_cast_mid2_c = zext i6 %newSel71_cast_mid2 to i8" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 175 'zext' 'newSel71_cast_mid2_c' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%newSel85_cast_mid2_c = zext i6 %newSel85_cast_mid2 to i8" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 176 'zext' 'newSel85_cast_mid2_c' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%newSel99_cast_mid2_c = zext i6 %newSel99_cast_mid2 to i8" [aesl_mux_load.8[4 x i8]P.i3.i64:88->3_3_3/conv1d.h:848]   --->   Operation 177 'zext' 'newSel99_cast_mid2_c' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str58) nounwind" [3_3_3/conv1d.h:784]   --->   Operation 178 'specloopname' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [3_3_3/conv1d.h:785]   --->   Operation 179 'specpipeline' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_89, i32 12)" [3_3_3/conv1d.h:814]   --->   Operation 180 'bitselect' 'tmp_731' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_91 = sext i7 %tmp_90 to i8" [3_3_3/conv1d.h:814]   --->   Operation 181 'sext' 'tmp_91' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_92 = or i1 %tmp_731, %p_s" [3_3_3/conv1d.h:814]   --->   Operation 182 'or' 'tmp_92' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_93)   --->   "%tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_89, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 183 'bitselect' 'tmp_733' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_93 = and i1 %tmp_92, %tmp_733" [3_3_3/conv1d.h:814]   --->   Operation 184 'and' 'tmp_93' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_191_cast = zext i1 %tmp_93 to i8" [3_3_3/conv1d.h:814]   --->   Operation 185 'zext' 'tmp_191_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp43 = add i8 %tmp_191_cast, %macRegisters_0_V_4_s" [3_3_3/conv1d.h:827]   --->   Operation 186 'add' 'tmp43' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 187 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_91, %tmp43" [3_3_3/conv1d.h:827]   --->   Operation 187 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_1)   --->   "%tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_184_1, i32 12)" [3_3_3/conv1d.h:814]   --->   Operation 188 'bitselect' 'tmp_734' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_95 = sext i7 %tmp_94 to i8" [3_3_3/conv1d.h:814]   --->   Operation 189 'sext' 'tmp_95' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_1)   --->   "%tmp_187_1 = or i1 %tmp_734, %p_1" [3_3_3/conv1d.h:814]   --->   Operation 190 'or' 'tmp_187_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_1)   --->   "%tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_184_1, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 191 'bitselect' 'tmp_736' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_191_1 = and i1 %tmp_187_1, %tmp_736" [3_3_3/conv1d.h:814]   --->   Operation 192 'and' 'tmp_191_1' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_191_1_cast = zext i1 %tmp_191_1 to i8" [3_3_3/conv1d.h:814]   --->   Operation 193 'zext' 'tmp_191_1_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp44 = add i8 %tmp_191_1_cast, %macRegisters_1_V_4_s" [3_3_3/conv1d.h:827]   --->   Operation 194 'add' 'tmp44' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_95, %tmp44" [3_3_3/conv1d.h:827]   --->   Operation 195 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_2)   --->   "%tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_184_2, i32 12)" [3_3_3/conv1d.h:814]   --->   Operation 196 'bitselect' 'tmp_737' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_97 = sext i7 %tmp_96 to i8" [3_3_3/conv1d.h:814]   --->   Operation 197 'sext' 'tmp_97' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_2)   --->   "%tmp_187_2 = or i1 %tmp_737, %p_2" [3_3_3/conv1d.h:814]   --->   Operation 198 'or' 'tmp_187_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_2)   --->   "%tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_184_2, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 199 'bitselect' 'tmp_739' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_191_2 = and i1 %tmp_187_2, %tmp_739" [3_3_3/conv1d.h:814]   --->   Operation 200 'and' 'tmp_191_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_191_2_cast = zext i1 %tmp_191_2 to i8" [3_3_3/conv1d.h:814]   --->   Operation 201 'zext' 'tmp_191_2_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp45 = add i8 %tmp_191_2_cast, %macRegisters_2_V_4_s" [3_3_3/conv1d.h:827]   --->   Operation 202 'add' 'tmp45' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_97, %tmp45" [3_3_3/conv1d.h:827]   --->   Operation 203 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_3)   --->   "%tmp_740 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_184_3, i32 12)" [3_3_3/conv1d.h:814]   --->   Operation 204 'bitselect' 'tmp_740' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_99 = sext i7 %tmp_98 to i8" [3_3_3/conv1d.h:814]   --->   Operation 205 'sext' 'tmp_99' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_3)   --->   "%tmp_187_3 = or i1 %tmp_740, %p_3" [3_3_3/conv1d.h:814]   --->   Operation 206 'or' 'tmp_187_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp_191_3)   --->   "%tmp_742 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_184_3, i32 6)" [3_3_3/conv1d.h:814]   --->   Operation 207 'bitselect' 'tmp_742' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_191_3 = and i1 %tmp_187_3, %tmp_742" [3_3_3/conv1d.h:814]   --->   Operation 208 'and' 'tmp_191_3' <Predicate = (!exitcond_flatten6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_191_3_cast = zext i1 %tmp_191_3 to i8" [3_3_3/conv1d.h:814]   --->   Operation 209 'zext' 'tmp_191_3_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i8 %tmp_191_3_cast, %macRegisters_3_V_4_s" [3_3_3/conv1d.h:827]   --->   Operation 210 'add' 'tmp46' <Predicate = (!exitcond_flatten6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_99, %tmp46" [3_3_3/conv1d.h:827]   --->   Operation 211 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten6)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [1/1] (0.46ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_4" [3_3_3/conv1d.h:835]   --->   Operation 212 'store' <Predicate = (!tmp_100)> <Delay = 0.46>
ST_4 : Operation 213 [1/1] (0.46ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_4" [3_3_3/conv1d.h:835]   --->   Operation 213 'store' <Predicate = (!tmp_100)> <Delay = 0.46>
ST_4 : Operation 214 [1/1] (0.46ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_4" [3_3_3/conv1d.h:835]   --->   Operation 214 'store' <Predicate = (!tmp_100)> <Delay = 0.46>
ST_4 : Operation 215 [1/1] (0.46ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_4" [3_3_3/conv1d.h:835]   --->   Operation 215 'store' <Predicate = (!tmp_100)> <Delay = 0.46>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "br label %._crit_edge" [3_3_3/conv1d.h:838]   --->   Operation 216 'br' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (1.30ns)   --->   "%result_V = add i8 %newSel57_cast_mid2_c, %macRegisters_0_V" [3_3_3/conv1d.h:850]   --->   Operation 217 'add' 'result_V' <Predicate = (tmp_100)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (1.30ns)   --->   "%result_V_1 = add i8 %newSel71_cast_mid2_c, %macRegisters_1_V" [3_3_3/conv1d.h:850]   --->   Operation 218 'add' 'result_V_1' <Predicate = (tmp_100)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (1.30ns)   --->   "%result_V_2 = add i8 %newSel85_cast_mid2_c, %macRegisters_2_V" [3_3_3/conv1d.h:850]   --->   Operation 219 'add' 'result_V_2' <Predicate = (tmp_100)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (1.30ns)   --->   "%result_V_3 = add i8 %newSel99_cast_mid2_c, %macRegisters_3_V" [3_3_3/conv1d.h:850]   --->   Operation 220 'add' 'result_V_3' <Predicate = (tmp_100)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %result_V_3, i8 %result_V_2, i8 %result_V_1, i8 %result_V)" [3_3_3/conv1d.h:861]   --->   Operation 221 'bitconcatenate' 'tmp_V' <Predicate = (tmp_100)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [3_3_3/conv1d.h:867]   --->   Operation 222 'write' <Predicate = (tmp_100)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 223 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_3_V_4"   --->   Operation 223 'store' <Predicate = (tmp_100)> <Delay = 0.46>
ST_4 : Operation 224 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_2_V_4"   --->   Operation 224 'store' <Predicate = (tmp_100)> <Delay = 0.46>
ST_4 : Operation 225 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_1_V_4"   --->   Operation 225 'store' <Predicate = (tmp_100)> <Delay = 0.46>
ST_4 : Operation 226 [1/1] (0.46ns)   --->   "store i8 0, i8* %macRegisters_0_V_4"   --->   Operation 226 'store' <Predicate = (tmp_100)> <Delay = 0.46>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "br label %._crit_edge" [3_3_3/conv1d.h:868]   --->   Operation 227 'br' <Predicate = (tmp_100)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "ret void" [3_3_3/conv1d.h:875]   --->   Operation 228 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	'alloca' operation ('macRegisters[0].V') [7]  (0 ns)
	'store' operation of constant 0 on local variable 'macRegisters[0].V' [16]  (0.466 ns)

 <State 2>: 7.98ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [20]  (0 ns)
	'icmp' operation ('exitcond_flatten') [70]  (1.07 ns)
	'select' operation ('nm_mid', 3_3_3/conv1d.h:784) [71]  (0.836 ns)
	'add' operation ('nm', 3_3_3/conv1d.h:783) [82]  (0.997 ns)
	'sub' operation ('tmp_114_mid1', 3_3_3/conv1d.h:808) [90]  (1.02 ns)
	'select' operation ('tmp_114_mid2', 3_3_3/conv1d.h:808) [91]  (0 ns)
	'add' operation ('tmp_87', 3_3_3/conv1d.h:808) [140]  (1.28 ns)
	'getelementptr' operation ('weights0_m_weights_V_4', 3_3_3/conv1d.h:808) [143]  (0 ns)
	'load' operation ('weights0_m_weights_V_5', 3_3_3/conv1d.h:808) on array 'weights0_m_weights_V' [144]  (2.77 ns)

 <State 3>: 8.08ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (3_3_3/conv1d.h:787) [139]  (3.4 ns)
	'mul' operation ('tmp_89', 3_3_3/conv1d.h:814) [147]  (3.61 ns)
	'icmp' operation ('p_s', 3_3_3/conv1d.h:814) [152]  (1.07 ns)

 <State 4>: 8.47ns
The critical path consists of the following:
	'or' operation ('tmp_92', 3_3_3/conv1d.h:814) [153]  (0 ns)
	'and' operation ('tmp_93', 3_3_3/conv1d.h:814) [155]  (0.8 ns)
	'add' operation ('tmp43', 3_3_3/conv1d.h:827) [157]  (0 ns)
	'add' operation ('macRegisters[0].V', 3_3_3/conv1d.h:827) [158]  (2.97 ns)
	'add' operation ('result_V', 3_3_3/conv1d.h:850) [213]  (1.31 ns)
	fifo write on port 'out_V_V' (3_3_3/conv1d.h:867) [218]  (3.4 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
