###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:05:23 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.369
- Arrival Time                 16.980
= Slack Time                    2.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.050 |       |   0.000 |    2.388 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    2.388 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.672 | 0.700 |   0.700 |    3.088 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M   | 0.202 | 0.191 |   0.891 |    3.280 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M   | 0.101 | 0.256 |   1.148 |    3.536 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M   | 0.104 | 0.205 |   1.353 |    3.741 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M   | 0.157 | 0.309 |   1.661 |    4.050 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.135 | 0.259 |   1.920 |    4.309 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.114 | 0.483 |   2.404 |    4.792 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M   | 0.265 | 0.316 |   2.719 |    5.108 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.130 | 0.283 |   3.002 |    5.391 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   3.472 |    5.860 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |   3.788 |    6.177 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M   | 0.214 | 0.288 |   4.076 |    6.465 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M | 0.133 | 0.255 |   4.331 |    6.719 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.472 |   4.803 |    7.191 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.127 | 0.334 |   5.137 |    7.525 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   5.451 |    7.840 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M   | 0.257 | 0.315 |   5.766 |    8.155 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.137 | 0.270 |   6.036 |    8.424 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.474 |   6.510 |    8.899 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.337 |   6.847 |    9.236 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   7.191 |    9.580 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.118 | 0.320 |   7.511 |    9.900 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M   | 0.315 | 0.438 |   7.949 |   10.338 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M | 0.144 | 0.290 |   8.240 |   10.628 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.476 |   8.715 |   11.104 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.344 |   9.059 |   11.447 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.128 | 0.336 |   9.395 |   11.784 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   9.739 |   12.127 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.118 | 0.321 |  10.060 |   12.448 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M   | 0.352 | 0.374 |  10.434 |   12.823 | 
     | ALU/div_41/U61                       | S0 v -> Y v  | CLKMX2X2M | 0.132 | 0.289 |  10.723 |   13.112 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M   | 0.134 | 0.474 |  11.197 |   13.586 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M   | 0.134 | 0.345 |  11.542 |   13.931 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.339 |  11.881 |   14.269 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M   | 0.138 | 0.350 |  12.231 |   14.619 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M   | 0.132 | 0.343 |  12.574 |   14.962 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M   | 0.122 | 0.326 |  12.900 |   15.288 | 
     | ALU/div_41/U72                       | A v -> Y v   | AND2X1M   | 0.421 | 0.417 |  13.317 |   15.705 | 
     | ALU/div_41/U62                       | S0 v -> Y v  | CLKMX2X2M | 0.105 | 0.282 |  13.598 |   15.987 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M   | 0.134 | 0.466 |  14.064 |   16.453 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M   | 0.130 | 0.340 |  14.404 |   16.793 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |  14.748 |   17.137 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M   | 0.147 | 0.365 |  15.113 |   17.501 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M   | 0.132 | 0.346 |  15.459 |   17.848 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M   | 0.136 | 0.349 |  15.808 |   18.196 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M   | 0.130 | 0.341 |  16.148 |   18.537 | 
     | ALU/U98                              | C0 v -> Y ^  | AOI222X1M | 0.855 | 0.629 |  16.777 |   19.166 | 
     | ALU/U95                              | B ^ -> Y v   | NAND4X2M  | 0.228 | 0.203 |  16.980 |   19.368 | 
     | ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M | 0.228 | 0.000 |  16.980 |   19.369 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -2.388 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.388 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -2.388 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.369
- Arrival Time                 14.135
= Slack Time                    5.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.050 |       |   0.000 |    5.233 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.233 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.672 | 0.700 |   0.700 |    5.933 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M   | 0.202 | 0.191 |   0.891 |    6.125 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M   | 0.101 | 0.256 |   1.147 |    6.381 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M   | 0.104 | 0.205 |   1.353 |    6.586 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M   | 0.157 | 0.309 |   1.661 |    6.895 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.135 | 0.259 |   1.920 |    7.154 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.114 | 0.483 |   2.404 |    7.637 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M   | 0.265 | 0.316 |   2.719 |    7.953 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.130 | 0.283 |   3.002 |    8.236 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   3.472 |    8.705 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |   3.788 |    9.022 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M   | 0.214 | 0.288 |   4.076 |    9.310 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M | 0.133 | 0.255 |   4.331 |    9.564 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.472 |   4.803 |   10.036 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.127 | 0.334 |   5.137 |   10.370 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   5.451 |   10.685 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M   | 0.257 | 0.315 |   5.766 |   11.000 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.137 | 0.270 |   6.036 |   11.269 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.474 |   6.510 |   11.744 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.337 |   6.847 |   12.081 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   7.191 |   12.425 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.118 | 0.320 |   7.511 |   12.745 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M   | 0.315 | 0.438 |   7.949 |   13.183 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M | 0.144 | 0.290 |   8.240 |   13.473 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.476 |   8.715 |   13.949 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.344 |   9.059 |   14.292 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.128 | 0.336 |   9.395 |   14.629 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   9.739 |   14.972 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.118 | 0.321 |  10.060 |   15.293 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M   | 0.352 | 0.374 |  10.434 |   15.668 | 
     | ALU/div_41/U61                       | S0 v -> Y v  | CLKMX2X2M | 0.132 | 0.289 |  10.723 |   15.957 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M   | 0.134 | 0.474 |  11.197 |   16.431 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M   | 0.134 | 0.345 |  11.542 |   16.776 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.339 |  11.881 |   17.114 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M   | 0.138 | 0.350 |  12.231 |   17.464 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M   | 0.132 | 0.343 |  12.574 |   17.807 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M   | 0.122 | 0.326 |  12.900 |   18.133 | 
     | ALU/div_41/U72                       | A v -> Y v   | AND2X1M   | 0.421 | 0.417 |  13.317 |   18.550 | 
     | ALU/U44                              | C0 v -> Y ^  | AOI222X1M | 0.713 | 0.607 |  13.923 |   19.157 | 
     | ALU/U41                              | B ^ -> Y v   | NAND4X2M  | 0.228 | 0.211 |  14.135 |   19.368 | 
     | ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M | 0.228 | 0.000 |  14.135 |   19.369 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -5.233 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.233 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.233 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.444
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.356
- Arrival Time                 11.157
= Slack Time                    8.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.050 |       |   0.000 |    8.199 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    8.199 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.672 | 0.700 |   0.700 |    8.899 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M   | 0.202 | 0.191 |   0.891 |    9.091 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M   | 0.101 | 0.256 |   1.148 |    9.347 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M   | 0.104 | 0.205 |   1.353 |    9.552 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M   | 0.157 | 0.309 |   1.661 |    9.861 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.135 | 0.259 |   1.920 |   10.120 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.114 | 0.483 |   2.404 |   10.603 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M   | 0.265 | 0.316 |   2.719 |   10.919 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.130 | 0.283 |   3.002 |   11.202 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   3.472 |   11.671 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |   3.788 |   11.988 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M   | 0.214 | 0.288 |   4.076 |   12.276 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M | 0.133 | 0.255 |   4.331 |   12.530 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.472 |   4.803 |   13.002 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.127 | 0.334 |   5.137 |   13.336 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   5.451 |   13.651 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M   | 0.257 | 0.315 |   5.766 |   13.966 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.137 | 0.270 |   6.036 |   14.235 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.474 |   6.510 |   14.710 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.337 |   6.847 |   15.047 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   7.191 |   15.391 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.118 | 0.320 |   7.511 |   15.711 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M   | 0.315 | 0.438 |   7.949 |   16.149 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M | 0.144 | 0.290 |   8.240 |   16.439 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.476 |   8.716 |   16.915 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.344 |   9.059 |   17.258 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.128 | 0.336 |   9.395 |   17.595 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   9.739 |   17.938 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.118 | 0.321 |  10.060 |   18.259 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M   | 0.352 | 0.374 |  10.434 |   18.633 | 
     | ALU/U115                             | B0 v -> Y ^  | AOI222X1M | 0.571 | 0.466 |  10.900 |   19.099 | 
     | ALU/U113                             | D ^ -> Y v   | NAND4BX1M | 0.287 | 0.257 |  11.157 |   19.356 | 
     | ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M | 0.287 | 0.000 |  11.157 |   19.356 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |   -8.199 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.199 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -8.199 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.445
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.355
- Arrival Time                  8.662
= Slack Time                   10.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.050 |       |   0.000 |   10.693 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   10.693 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.672 | 0.700 |   0.700 |   11.393 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M   | 0.202 | 0.191 |   0.891 |   11.584 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M   | 0.101 | 0.256 |   1.147 |   11.840 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M   | 0.104 | 0.205 |   1.353 |   12.045 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M   | 0.157 | 0.309 |   1.661 |   12.354 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.135 | 0.259 |   1.920 |   12.613 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.114 | 0.483 |   2.404 |   13.096 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M   | 0.265 | 0.316 |   2.719 |   13.412 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.130 | 0.283 |   3.002 |   13.695 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   3.472 |   14.165 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |   3.788 |   14.481 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M   | 0.214 | 0.288 |   4.076 |   14.769 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M | 0.133 | 0.255 |   4.331 |   15.024 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.472 |   4.803 |   15.495 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.127 | 0.334 |   5.137 |   15.830 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   5.451 |   16.144 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M   | 0.257 | 0.315 |   5.766 |   16.459 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.137 | 0.270 |   6.036 |   16.729 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.474 |   6.510 |   17.203 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.337 |   6.847 |   17.540 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.134 | 0.344 |   7.191 |   17.884 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.118 | 0.320 |   7.511 |   18.204 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M   | 0.315 | 0.438 |   7.949 |   18.642 | 
     | ALU/U119                             | B0 v -> Y ^  | AOI222X1M | 0.557 | 0.451 |   8.400 |   19.093 | 
     | ALU/U117                             | D ^ -> Y v   | NAND4BX1M | 0.295 | 0.262 |   8.662 |   19.355 | 
     | ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M | 0.295 | 0.000 |   8.662 |   19.355 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -10.693 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -10.693 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -10.693 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  7.422
= Slack Time                   11.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.050 |       |   0.000 |   11.967 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   11.967 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.827 | 0.788 |   0.788 |   12.754 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.280 | 0.280 |   1.068 |   13.035 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.242 | 0.216 |   1.284 |   13.251 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.088 | 0.172 |   1.457 |   13.423 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.554 |   2.011 |   13.977 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.575 |   14.541 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.565 |   3.139 |   15.106 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   3.702 |   15.669 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   4.263 |   16.230 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   4.859 |   16.826 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.327 |   5.187 |   17.153 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.082 | 0.083 |   5.270 |   17.237 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.143 | 0.394 |   5.664 |   17.631 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.116 | 0.280 |   5.944 |   17.910 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.413 |   6.357 |   18.323 | 
     | ALU/mult_36/FS_1/U13         | A1 v -> Y ^  | OAI21BX1M  | 0.394 | 0.287 |   6.644 |   18.611 | 
     | ALU/mult_36/FS_1/U11         | A1 ^ -> Y v  | OAI21X1M   | 0.120 | 0.143 |   6.787 |   18.753 | 
     | ALU/mult_36/FS_1/U3          | B0N v -> Y v | AOI21BX2M  | 0.060 | 0.179 |   6.965 |   18.932 | 
     | ALU/mult_36/FS_1/U6          | B v -> Y v   | XNOR2X2M   | 0.141 | 0.186 |   7.152 |   19.118 | 
     | ALU/U112                     | A0 v -> Y ^  | AOI22X1M   | 0.277 | 0.189 |   7.341 |   19.307 | 
     | ALU/U111                     | A ^ -> Y v   | NAND2X2M   | 0.131 | 0.081 |   7.422 |   19.388 | 
     | ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.131 | 0.000 |   7.422 |   19.388 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -11.967 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -11.967 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -11.967 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  7.216
= Slack Time                   12.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.171 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.171 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.827 | 0.788 |   0.788 |   12.959 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.280 | 0.280 |   1.068 |   13.240 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.242 | 0.216 |   1.284 |   13.456 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.088 | 0.172 |   1.457 |   13.628 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.554 |   2.011 |   14.182 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.575 |   14.746 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.565 |   3.139 |   15.311 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   3.702 |   15.874 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   4.263 |   16.435 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   4.859 |   17.031 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.327 |   5.186 |   17.358 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.082 | 0.083 |   5.270 |   17.441 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.143 | 0.394 |   5.664 |   17.835 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.116 | 0.280 |   5.944 |   18.115 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.413 |   6.357 |   18.528 | 
     | ALU/mult_36/FS_1/U13         | A1 v -> Y ^  | OAI21BX1M  | 0.394 | 0.287 |   6.644 |   18.816 | 
     | ALU/mult_36/FS_1/U12         | C ^ -> Y v   | XOR3XLM    | 0.204 | 0.306 |   6.950 |   19.121 | 
     | ALU/U110                     | A0 v -> Y ^  | AOI22X1M   | 0.247 | 0.187 |   7.137 |   19.308 | 
     | ALU/U109                     | A ^ -> Y v   | NAND2X2M   | 0.133 | 0.080 |   7.216 |   19.388 | 
     | ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.133 | 0.000 |   7.216 |   19.388 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.171 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.171 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.171 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  6.773
= Slack Time                   12.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.616 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.616 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.827 | 0.788 |   0.788 |   13.403 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.280 | 0.280 |   1.068 |   13.684 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.242 | 0.216 |   1.284 |   13.900 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.088 | 0.172 |   1.457 |   14.072 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.554 |   2.011 |   14.627 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.575 |   15.190 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.565 |   3.139 |   15.755 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   3.702 |   16.318 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   4.263 |   16.879 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   4.859 |   17.475 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.327 |   5.186 |   17.802 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.082 | 0.083 |   5.270 |   17.886 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.143 | 0.394 |   5.664 |   18.280 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.116 | 0.280 |   5.944 |   18.560 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.413 |   6.357 |   18.973 | 
     | ALU/mult_36/FS_1/U14         | A v -> Y v   | XNOR2X1M   | 0.126 | 0.163 |   6.520 |   19.136 | 
     | ALU/U108                     | A0 v -> Y ^  | AOI22X1M   | 0.257 | 0.173 |   6.693 |   19.309 | 
     | ALU/U107                     | A ^ -> Y v   | NAND2X2M   | 0.132 | 0.080 |   6.773 |   19.388 | 
     | ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.132 | 0.000 |   6.773 |   19.388 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.616 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.616 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.616 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.445
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.355
- Arrival Time                  6.459
= Slack Time                   12.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.050 |       |   0.000 |   12.896 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   12.896 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.672 | 0.700 |   0.700 |   13.596 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M   | 0.202 | 0.191 |   0.891 |   13.787 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M   | 0.101 | 0.256 |   1.148 |   14.044 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M   | 0.104 | 0.205 |   1.353 |   14.249 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M   | 0.157 | 0.309 |   1.661 |   14.557 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.135 | 0.259 |   1.920 |   14.816 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.114 | 0.483 |   2.404 |   15.300 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M   | 0.265 | 0.316 |   2.719 |   15.615 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.130 | 0.283 |   3.002 |   15.898 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   3.472 |   16.368 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |   3.788 |   16.684 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M   | 0.214 | 0.288 |   4.076 |   16.972 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M | 0.133 | 0.255 |   4.331 |   17.227 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.472 |   4.803 |   17.699 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.127 | 0.334 |   5.137 |   18.033 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   5.451 |   18.347 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M   | 0.257 | 0.315 |   5.766 |   18.662 | 
     | ALU/U123                             | B0 v -> Y ^  | AOI222X1M | 0.544 | 0.433 |   6.199 |   19.095 | 
     | ALU/U121                             | D ^ -> Y v   | NAND4BX1M | 0.292 | 0.260 |   6.459 |   19.355 | 
     | ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M | 0.292 | 0.000 |   6.459 |   19.355 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.896 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.896 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.896 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  6.416
= Slack Time                   12.973
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.973 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.973 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.827 | 0.788 |   0.788 |   13.760 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.280 | 0.280 |   1.068 |   14.041 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.242 | 0.216 |   1.284 |   14.257 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.088 | 0.172 |   1.457 |   14.430 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.554 |   2.011 |   14.984 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.575 |   15.548 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.565 |   3.139 |   16.112 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   3.702 |   16.675 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   4.263 |   17.236 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   4.859 |   17.832 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.327 |   5.187 |   18.159 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.082 | 0.083 |   5.270 |   18.243 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.143 | 0.394 |   5.664 |   18.637 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.116 | 0.280 |   5.944 |   18.917 | 
     | ALU/mult_36/FS_1/U19         | B v -> Y v   | CLKXOR2X2M | 0.090 | 0.234 |   6.178 |   19.151 | 
     | ALU/U106                     | A0 v -> Y ^  | AOI22X1M   | 0.250 | 0.160 |   6.338 |   19.311 | 
     | ALU/U105                     | A ^ -> Y v   | NAND2X2M   | 0.131 | 0.078 |   6.416 |   19.388 | 
     | ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.131 | 0.000 |   6.416 |   19.388 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -12.973 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.973 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -12.973 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  6.126
= Slack Time                   13.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.262 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.262 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.827 | 0.788 |   0.788 |   14.049 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.280 | 0.280 |   1.068 |   14.330 | 
     | ALU/mult_36/U107             | B v -> Y ^  | NOR2X1M    | 0.242 | 0.216 |   1.284 |   14.546 | 
     | ALU/mult_36/U4               | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.172 |   1.457 |   14.719 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.554 |   2.011 |   15.273 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   2.575 |   15.836 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   3.139 |   16.401 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.702 |   16.964 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.263 |   17.525 | 
     | ALU/mult_36/S4_2             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.596 |   4.859 |   18.121 | 
     | ALU/mult_36/U12              | B v -> Y ^  | CLKXOR2X2M | 0.131 | 0.327 |   5.186 |   18.448 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v  | NAND2X2M   | 0.082 | 0.083 |   5.270 |   18.532 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v | OA21X1M    | 0.143 | 0.394 |   5.664 |   18.926 | 
     | ALU/mult_36/FS_1/U7          | A v -> Y v  | XNOR2X1M   | 0.160 | 0.183 |   5.847 |   19.108 | 
     | ALU/U104                     | A0 v -> Y ^ | AOI22X1M   | 0.283 | 0.198 |   6.044 |   19.306 | 
     | ALU/U103                     | A ^ -> Y v  | NAND2X2M   | 0.132 | 0.082 |   6.126 |   19.388 | 
     | ALU/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.132 | 0.000 |   6.126 |   19.388 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.262 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.262 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.262 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  5.967
= Slack Time                   13.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.421 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.421 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.827 | 0.788 |   0.788 |   14.209 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.280 | 0.280 |   1.068 |   14.490 | 
     | ALU/mult_36/U106             | B v -> Y ^  | NOR2X1M    | 0.250 | 0.221 |   1.289 |   14.711 | 
     | ALU/mult_36/U5               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.170 |   1.459 |   14.881 | 
     | ALU/mult_36/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.551 |   2.010 |   15.432 | 
     | ALU/mult_36/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   2.576 |   15.997 | 
     | ALU/mult_36/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.560 |   3.135 |   16.557 | 
     | ALU/mult_36/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.564 |   3.700 |   17.121 | 
     | ALU/mult_36/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.264 |   17.686 | 
     | ALU/mult_36/S4_3             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.598 |   4.862 |   18.283 | 
     | ALU/mult_36/U15              | B v -> Y v  | CLKXOR2X2M | 0.132 | 0.282 |   5.144 |   18.565 | 
     | ALU/mult_36/FS_1/U25         | B v -> Y ^  | NOR2X1M    | 0.186 | 0.158 |   5.302 |   18.724 | 
     | ALU/mult_36/FS_1/U10         | AN ^ -> Y ^ | NAND2BX1M  | 0.114 | 0.162 |   5.464 |   18.886 | 
     | ALU/mult_36/FS_1/U9          | A ^ -> Y v  | CLKXOR2X2M | 0.119 | 0.241 |   5.705 |   19.127 | 
     | ALU/U102                     | A0 v -> Y ^ | AOI22X1M   | 0.272 | 0.181 |   5.886 |   19.307 | 
     | ALU/U101                     | A ^ -> Y v  | NAND2X2M   | 0.132 | 0.081 |   5.967 |   19.388 | 
     | ALU/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.132 | 0.000 |   5.967 |   19.388 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.421 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.421 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.421 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  5.726
= Slack Time                   13.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.650 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.650 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.827 | 0.788 |   0.788 |   14.437 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.280 | 0.280 |   1.068 |   14.718 | 
     | ALU/mult_36/U108             | B v -> Y ^  | NOR2X1M    | 0.278 | 0.237 |   1.305 |   14.955 | 
     | ALU/mult_36/U2               | B ^ -> Y ^  | AND2X2M    | 0.092 | 0.180 |   1.485 |   15.135 | 
     | ALU/mult_36/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.557 |   2.042 |   15.692 | 
     | ALU/mult_36/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   2.605 |   16.254 | 
     | ALU/mult_36/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   3.170 |   16.820 | 
     | ALU/mult_36/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.733 |   17.382 | 
     | ALU/mult_36/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.568 |   4.300 |   17.950 | 
     | ALU/mult_36/S4_1             | B ^ -> S v  | ADDFX2M    | 0.162 | 0.602 |   4.902 |   18.552 | 
     | ALU/mult_36/U11              | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   4.988 |   18.638 | 
     | ALU/mult_36/U46              | B ^ -> Y v  | XNOR2X2M   | 0.127 | 0.111 |   5.099 |   18.748 | 
     | ALU/U134                     | A0 v -> Y ^ | AOI221XLM  | 0.666 | 0.455 |   5.554 |   19.204 | 
     | ALU/U133                     | C0 ^ -> Y v | OAI2B11X2M | 0.191 | 0.173 |   5.726 |   19.376 | 
     | ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX1M  | 0.191 | 0.000 |   5.726 |   19.376 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.650 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.650 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -13.650 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  5.561
= Slack Time                   13.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.827 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.827 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.827 | 0.788 |   0.788 |   14.614 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.280 | 0.280 |   1.068 |   14.895 | 
     | ALU/mult_36/U107             | B v -> Y ^  | NOR2X1M    | 0.242 | 0.216 |   1.284 |   15.111 | 
     | ALU/mult_36/U4               | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.172 |   1.457 |   15.283 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.554 |   2.011 |   15.838 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   2.575 |   16.401 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   3.139 |   16.966 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.702 |   17.529 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.263 |   18.090 | 
     | ALU/mult_36/S4_2             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.596 |   4.859 |   18.686 | 
     | ALU/mult_36/U12              | B v -> Y v  | CLKXOR2X2M | 0.146 | 0.293 |   5.152 |   18.979 | 
     | ALU/mult_36/FS_1/U4          | A v -> Y v  | XNOR2X2M   | 0.126 | 0.157 |   5.309 |   19.136 | 
     | ALU/U100                     | A0 v -> Y ^ | AOI22X1M   | 0.255 | 0.172 |   5.482 |   19.308 | 
     | ALU/U99                      | A ^ -> Y v  | NAND2X2M   | 0.132 | 0.080 |   5.561 |   19.388 | 
     | ALU/\ALU_OUT_reg[9]          | D v         | SDFFRQX2M  | 0.132 | 0.000 |   5.561 |   19.388 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.827 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.827 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.827 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.368
- Arrival Time                  5.535
= Slack Time                   13.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   13.832 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   13.832 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.827 | 0.788 |   0.788 |   14.620 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M    | 0.280 | 0.280 |   1.068 |   14.901 | 
     | ALU/mult_36/U109             | B v -> Y ^  | NOR2X1M   | 0.277 | 0.236 |   1.304 |   15.137 | 
     | ALU/mult_36/U8               | B ^ -> Y ^  | AND2X2M   | 0.076 | 0.169 |   1.473 |   15.306 | 
     | ALU/mult_36/S1_2_0           | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.546 |   2.020 |   15.852 | 
     | ALU/mult_36/S1_3_0           | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.558 |   2.578 |   16.411 | 
     | ALU/mult_36/S1_4_0           | B ^ -> CO ^ | ADDFX2M   | 0.115 | 0.557 |   3.135 |   16.968 | 
     | ALU/mult_36/S1_5_0           | B ^ -> CO ^ | ADDFX2M   | 0.123 | 0.564 |   3.699 |   17.531 | 
     | ALU/mult_36/S1_6_0           | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.562 |   4.261 |   18.094 | 
     | ALU/mult_36/S4_0             | B ^ -> S v  | ADDFX2M   | 0.141 | 0.571 |   4.832 |   18.665 | 
     | ALU/U131                     | C0 v -> Y ^ | AOI222X1M | 0.595 | 0.485 |   5.318 |   19.150 | 
     | ALU/U129                     | D ^ -> Y v  | NAND4BX1M | 0.232 | 0.217 |   5.535 |   19.368 | 
     | ALU/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M | 0.232 | 0.000 |   5.535 |   19.368 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -13.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.833 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -13.833 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.365
- Arrival Time                  4.997
= Slack Time                   14.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.369 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.369 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.827 | 0.788 |   0.788 |   15.156 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M    | 0.280 | 0.280 |   1.068 |   15.437 | 
     | ALU/mult_36/U109             | B v -> Y ^  | NOR2X1M   | 0.277 | 0.236 |   1.304 |   15.673 | 
     | ALU/mult_36/U8               | B ^ -> Y ^  | AND2X2M   | 0.076 | 0.169 |   1.473 |   15.842 | 
     | ALU/mult_36/S1_2_0           | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.546 |   2.020 |   16.389 | 
     | ALU/mult_36/S1_3_0           | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.558 |   2.578 |   16.947 | 
     | ALU/mult_36/S1_4_0           | B ^ -> CO ^ | ADDFX2M   | 0.115 | 0.557 |   3.135 |   17.504 | 
     | ALU/mult_36/S1_5_0           | B ^ -> CO ^ | ADDFX2M   | 0.123 | 0.564 |   3.699 |   18.068 | 
     | ALU/mult_36/S1_6_0           | B ^ -> S v  | ADDFX2M   | 0.150 | 0.584 |   4.283 |   18.652 | 
     | ALU/U47                      | C0 v -> Y ^ | AOI222X1M | 0.596 | 0.488 |   4.771 |   19.140 | 
     | ALU/U45                      | D ^ -> Y v  | NAND4BX1M | 0.243 | 0.225 |   4.997 |   19.365 | 
     | ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M | 0.243 | 0.000 |   4.997 |   19.365 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -14.369 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.369 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.369 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.363
- Arrival Time                  4.752
= Slack Time                   14.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.050 |       |   0.000 |   14.611 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.611 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.672 | 0.700 |   0.700 |   15.310 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M   | 0.202 | 0.191 |   0.891 |   15.502 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M   | 0.101 | 0.256 |   1.148 |   15.758 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M   | 0.104 | 0.205 |   1.353 |   15.963 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M   | 0.157 | 0.309 |   1.661 |   16.272 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.135 | 0.259 |   1.920 |   16.531 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.114 | 0.483 |   2.404 |   17.014 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M   | 0.265 | 0.316 |   2.719 |   17.330 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.130 | 0.283 |   3.002 |   17.613 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   3.472 |   18.082 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |   3.788 |   18.399 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M   | 0.214 | 0.288 |   4.076 |   18.687 | 
     | ALU/U127                             | B0 v -> Y ^  | AOI222X1M | 0.574 | 0.441 |   4.517 |   19.128 | 
     | ALU/U125                             | D ^ -> Y v   | NAND4BX1M | 0.256 | 0.235 |   4.752 |   19.363 | 
     | ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M | 0.256 | 0.000 |   4.752 |   19.363 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -14.611 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.611 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -14.611 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin FIFO_TOP/wptr_full/wfull_reg/CK 
Endpoint:   FIFO_TOP/wptr_full/wfull_reg/D    (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.307
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.493
- Arrival Time                  3.550
= Slack Time                   15.943
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^    |            | 0.050 |       |   0.000 |   15.943 | 
     | U0_mux2X1/U1                   | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   15.943 | 
     | SYS_CTRL/\current_state_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.555 | 
     | SYS_CTRL/U48                   | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.720 | 
     | SYS_CTRL/U5                    | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.336 | 
     | SYS_CTRL/U20                   | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.494 | 
     | SYS_CTRL/U52                   | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.705 | 
     | SYS_CTRL/U51                   | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   17.868 | 
     | FIFO_TOP/wptr_full/U23         | AN ^ -> Y ^  | NOR2BX2M   | 0.224 | 0.225 |   2.150 |   18.093 | 
     | FIFO_TOP/wptr_full/U24         | B ^ -> Y ^   | AND2X2M    | 0.156 | 0.213 |   2.363 |   18.307 | 
     | FIFO_TOP/wptr_full/U25         | A ^ -> Y v   | CLKXOR2X2M | 0.164 | 0.288 |   2.652 |   18.595 | 
     | FIFO_TOP/wptr_full/U13         | B v -> Y ^   | CLKXOR2X2M | 0.103 | 0.306 |   2.958 |   18.901 | 
     | FIFO_TOP/wptr_full/U26         | B ^ -> Y v   | CLKXOR2X2M | 0.110 | 0.317 |   3.275 |   19.218 | 
     | FIFO_TOP/wptr_full/U19         | D v -> Y ^   | NOR4X1M    | 0.293 | 0.275 |   3.550 |   19.493 | 
     | FIFO_TOP/wptr_full/wfull_reg   | D ^          | SDFFRQX2M  | 0.293 | 0.000 |   3.550 |   19.493 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.943 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.943 | 
     | FIFO_TOP/wptr_full/wfull_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -15.943 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  3.282
= Slack Time                   16.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.143 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.143 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.755 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.920 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.536 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.694 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.905 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.068 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.268 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.566 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.636 | 0.460 |   2.882 |   19.025 | 
     | FIFO_TOP/fifomem/U134           | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.400 |   3.282 |   19.425 | 
     | FIFO_TOP/fifomem/\mem_reg[2][1] | D v          | SDFFQX2M   | 0.166 | 0.000 |   3.282 |   19.425 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.143 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.143 | 
     | FIFO_TOP/fifomem/\mem_reg[2][1] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.143 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  3.282
= Slack Time                   16.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.143 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.143 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.755 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.920 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.537 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.694 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.905 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.068 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.268 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.566 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.636 | 0.460 |   2.882 |   19.025 | 
     | FIFO_TOP/fifomem/U135           | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.400 |   3.282 |   19.425 | 
     | FIFO_TOP/fifomem/\mem_reg[2][2] | D v          | SDFFQX2M   | 0.166 | 0.000 |   3.282 |   19.425 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.143 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.143 | 
     | FIFO_TOP/fifomem/\mem_reg[2][2] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.143 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  3.282
= Slack Time                   16.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.143 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.143 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.755 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.920 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.537 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.694 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.905 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.068 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.268 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.566 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.636 | 0.460 |   2.882 |   19.026 | 
     | FIFO_TOP/fifomem/U133           | A1N v -> Y v | OAI2BB2X1M | 0.169 | 0.399 |   3.282 |   19.425 | 
     | FIFO_TOP/fifomem/\mem_reg[2][0] | D v          | SDFFQX2M   | 0.169 | 0.000 |   3.282 |   19.425 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.143 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.143 | 
     | FIFO_TOP/fifomem/\mem_reg[2][0] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.143 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.426
- Arrival Time                  3.278
= Slack Time                   16.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.148 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.148 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.760 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.925 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.541 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.699 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.910 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.073 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.273 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.570 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.636 | 0.460 |   2.882 |   19.030 | 
     | FIFO_TOP/fifomem/U138           | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.396 |   3.278 |   19.426 | 
     | FIFO_TOP/fifomem/\mem_reg[2][5] | D v          | SDFFQX2M   | 0.163 | 0.000 |   3.278 |   19.426 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.148 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.148 | 
     | FIFO_TOP/fifomem/\mem_reg[2][5] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.148 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  3.276
= Slack Time                   16.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.151 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.151 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.763 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.928 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.545 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.702 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.761 |   17.913 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.076 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.276 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.422 |   18.574 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.636 | 0.460 |   2.882 |   19.034 | 
     | FIFO_TOP/fifomem/U137           | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.393 |   3.276 |   19.427 | 
     | FIFO_TOP/fifomem/\mem_reg[2][4] | D v          | SDFFQX2M   | 0.158 | 0.000 |   3.276 |   19.427 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.151 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.151 | 
     | FIFO_TOP/fifomem/\mem_reg[2][4] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.151 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.272
= Slack Time                   16.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.156 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.156 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.767 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.933 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.549 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.706 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.761 |   17.917 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.080 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.281 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.422 |   18.578 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.636 | 0.460 |   2.882 |   19.038 | 
     | FIFO_TOP/fifomem/U136           | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.390 |   3.272 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[2][3] | D v          | SDFFQX2M   | 0.153 | 0.000 |   3.272 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.156 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.156 | 
     | FIFO_TOP/fifomem/\mem_reg[2][3] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.156 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.270
= Slack Time                   16.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.158 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.158 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.770 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.935 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.552 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.709 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.920 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.083 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.283 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.581 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.636 | 0.460 |   2.882 |   19.040 | 
     | FIFO_TOP/fifomem/U139           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.388 |   3.270 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[2][6] | D v          | SDFFQX2M   | 0.152 | 0.000 |   3.270 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.158 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.158 | 
     | FIFO_TOP/fifomem/\mem_reg[2][6] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.158 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.269
= Slack Time                   16.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.159 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.159 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.771 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.936 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.552 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.710 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.921 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.084 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.284 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.582 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.636 | 0.460 |   2.882 |   19.041 | 
     | FIFO_TOP/fifomem/U140           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.387 |   3.269 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[2][7] | D v          | SDFFQX2M   | 0.152 | 0.000 |   3.269 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.159 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.159 | 
     | FIFO_TOP/fifomem/\mem_reg[2][7] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.159 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  3.262
= Slack Time                   16.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.160 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.160 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.772 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.937 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.554 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.711 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.922 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.085 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.285 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.583 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.598 | 0.435 |   2.858 |   19.018 | 
     | FIFO_TOP/fifomem/U126           | A1N v -> Y v | OAI2BB2X1M | 0.180 | 0.405 |   3.262 |   19.423 | 
     | FIFO_TOP/fifomem/\mem_reg[3][1] | D v          | SDFFQX2M   | 0.180 | 0.000 |   3.262 |   19.423 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.160 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.160 | 
     | FIFO_TOP/fifomem/\mem_reg[3][1] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.160 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.426
- Arrival Time                  3.265
= Slack Time                   16.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.160 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.160 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.772 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.937 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.554 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.711 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.761 |   17.922 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.085 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.285 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.422 |   18.583 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.617 | 0.448 |   2.871 |   19.031 | 
     | FIFO_TOP/fifomem/U143           | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.395 |   3.265 |   19.426 | 
     | FIFO_TOP/fifomem/\mem_reg[1][2] | D v          | SDFFQX2M   | 0.164 | 0.000 |   3.265 |   19.426 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.160 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.160 | 
     | FIFO_TOP/fifomem/\mem_reg[1][2] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.160 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.426
- Arrival Time                  3.264
= Slack Time                   16.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.162 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.162 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.774 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.939 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.555 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.713 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.923 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.087 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.287 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.584 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.617 | 0.448 |   2.871 |   19.033 | 
     | FIFO_TOP/fifomem/U147           | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.393 |   3.264 |   19.426 | 
     | FIFO_TOP/fifomem/\mem_reg[1][6] | D v          | SDFFQX2M   | 0.164 | 0.000 |   3.264 |   19.426 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.162 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.162 | 
     | FIFO_TOP/fifomem/\mem_reg[1][6] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.162 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  3.262
= Slack Time                   16.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.165 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.165 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.777 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.942 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.558 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.716 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.926 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.090 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.290 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.587 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.617 | 0.448 |   2.871 |   19.036 | 
     | FIFO_TOP/fifomem/U144           | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.391 |   3.262 |   19.427 | 
     | FIFO_TOP/fifomem/\mem_reg[1][3] | D v          | SDFFQX2M   | 0.159 | 0.000 |   3.262 |   19.427 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.165 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.165 | 
     | FIFO_TOP/fifomem/\mem_reg[1][3] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.165 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  3.260
= Slack Time                   16.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.167 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.167 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.779 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.944 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.561 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.718 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.929 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.092 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.292 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.590 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.617 | 0.448 |   2.871 |   19.038 | 
     | FIFO_TOP/fifomem/U146           | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.389 |   3.260 |   19.427 | 
     | FIFO_TOP/fifomem/\mem_reg[1][5] | D v          | SDFFQX2M   | 0.157 | 0.000 |   3.260 |   19.427 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.167 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.167 | 
     | FIFO_TOP/fifomem/\mem_reg[1][5] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.167 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.258
= Slack Time                   16.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.170 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.170 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.782 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.947 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.564 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.721 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.932 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.095 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.295 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.593 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.617 | 0.448 |   2.871 |   19.041 | 
     | FIFO_TOP/fifomem/U142           | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.387 |   3.257 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[1][1] | D v          | SDFFQX2M   | 0.154 | 0.000 |   3.258 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.170 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.170 | 
     | FIFO_TOP/fifomem/\mem_reg[1][1] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.170 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.256
= Slack Time                   16.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.172 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.172 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.784 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.949 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.565 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.723 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.761 |   17.934 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.097 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.297 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.422 |   18.595 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.617 | 0.448 |   2.871 |   19.043 | 
     | FIFO_TOP/fifomem/U145           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.386 |   3.256 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[1][4] | D v          | SDFFQX2M   | 0.152 | 0.000 |   3.256 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.172 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.172 | 
     | FIFO_TOP/fifomem/\mem_reg[1][4] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.172 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.256
= Slack Time                   16.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.173 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.785 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.950 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.566 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.724 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.934 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.098 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.298 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.595 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.617 | 0.448 |   2.871 |   19.044 | 
     | FIFO_TOP/fifomem/U141           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.385 |   3.256 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[1][0] | D v          | SDFFQX2M   | 0.152 | 0.000 |   3.256 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.173 | 
     | FIFO_TOP/fifomem/\mem_reg[1][0] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.173 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  3.253
= Slack Time                   16.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.173 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.785 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.950 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.566 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.724 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.935 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.098 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.298 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.596 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.598 | 0.435 |   2.858 |   19.031 | 
     | FIFO_TOP/fifomem/U125           | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.395 |   3.252 |   19.425 | 
     | FIFO_TOP/fifomem/\mem_reg[3][0] | D v          | SDFFQX2M   | 0.166 | 0.000 |   3.253 |   19.425 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.173 | 
     | FIFO_TOP/fifomem/\mem_reg[3][0] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.173 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  3.252
= Slack Time                   16.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.173 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.785 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.950 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.566 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.724 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.935 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.098 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.298 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.596 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.598 | 0.435 |   2.858 |   19.031 | 
     | FIFO_TOP/fifomem/U130           | A1N v -> Y v | OAI2BB2X1M | 0.169 | 0.394 |   3.252 |   19.425 | 
     | FIFO_TOP/fifomem/\mem_reg[3][5] | D v          | SDFFQX2M   | 0.169 | 0.000 |   3.252 |   19.425 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.173 | 
     | FIFO_TOP/fifomem/\mem_reg[3][5] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.173 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  3.252
= Slack Time                   16.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.173 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.785 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.950 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.566 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.724 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.935 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.098 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.298 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.596 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.598 | 0.435 |   2.858 |   19.031 | 
     | FIFO_TOP/fifomem/U128           | A1N v -> Y v | OAI2BB2X1M | 0.167 | 0.394 |   3.252 |   19.425 | 
     | FIFO_TOP/fifomem/\mem_reg[3][3] | D v          | SDFFQX2M   | 0.167 | 0.000 |   3.252 |   19.425 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.173 | 
     | FIFO_TOP/fifomem/\mem_reg[3][3] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.173 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.255
= Slack Time                   16.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.173 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.785 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.950 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.567 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.724 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.935 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.098 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.298 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.596 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.617 | 0.448 |   2.871 |   19.044 | 
     | FIFO_TOP/fifomem/U148           | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.384 |   3.255 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[1][7] | D v          | SDFFQX2M   | 0.153 | 0.000 |   3.255 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.173 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.173 | 
     | FIFO_TOP/fifomem/\mem_reg[1][7] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.173 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  3.245
= Slack Time                   16.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.181 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.181 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.793 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.958 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.575 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.732 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.943 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.106 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.306 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.604 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.598 | 0.435 |   2.858 |   19.039 | 
     | FIFO_TOP/fifomem/U131           | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.387 |   3.245 |   19.427 | 
     | FIFO_TOP/fifomem/\mem_reg[3][6] | D v          | SDFFQX2M   | 0.161 | 0.000 |   3.245 |   19.427 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.181 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.181 | 
     | FIFO_TOP/fifomem/\mem_reg[3][6] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.181 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.244
= Slack Time                   16.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.184 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.184 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.795 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.961 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.577 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.735 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.945 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.109 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.309 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.606 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.598 | 0.435 |   2.858 |   19.042 | 
     | FIFO_TOP/fifomem/U129           | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.386 |   3.244 |   19.427 | 
     | FIFO_TOP/fifomem/\mem_reg[3][4] | D v          | SDFFQX2M   | 0.156 | 0.000 |   3.244 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.184 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.184 | 
     | FIFO_TOP/fifomem/\mem_reg[3][4] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.184 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.426
- Arrival Time                  3.242
= Slack Time                   16.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.184 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.184 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.796 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.961 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.577 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.735 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.946 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.109 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.309 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.607 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.588 | 0.431 |   2.854 |   19.038 | 
     | FIFO_TOP/fifomem/U96            | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.388 |   3.242 |   19.426 | 
     | FIFO_TOP/fifomem/\mem_reg[0][4] | D v          | SDFFQX2M   | 0.163 | 0.000 |   3.242 |   19.426 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.184 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.184 | 
     | FIFO_TOP/fifomem/\mem_reg[0][4] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.184 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.426
- Arrival Time                  3.241
= Slack Time                   16.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.185 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.185 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.797 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.962 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.578 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.736 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.947 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.110 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.310 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.608 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.588 | 0.431 |   2.854 |   19.039 | 
     | FIFO_TOP/fifomem/U95            | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.387 |   3.241 |   19.426 | 
     | FIFO_TOP/fifomem/\mem_reg[0][3] | D v          | SDFFQX2M   | 0.161 | 0.000 |   3.241 |   19.426 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.185 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.185 | 
     | FIFO_TOP/fifomem/\mem_reg[0][3] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.185 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.426
- Arrival Time                  3.241
= Slack Time                   16.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.186 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.186 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.797 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.963 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.579 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.736 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.947 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.110 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.311 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.608 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.588 | 0.431 |   2.854 |   19.040 | 
     | FIFO_TOP/fifomem/U98            | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.387 |   3.241 |   19.426 | 
     | FIFO_TOP/fifomem/\mem_reg[0][6] | D v          | SDFFQX2M   | 0.162 | 0.000 |   3.241 |   19.426 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.186 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.186 | 
     | FIFO_TOP/fifomem/\mem_reg[0][6] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.186 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  3.240
= Slack Time                   16.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.187 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.187 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.799 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.964 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.580 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.738 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.761 |   17.949 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.112 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.312 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.422 |   18.610 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.588 | 0.431 |   2.854 |   19.041 | 
     | FIFO_TOP/fifomem/U97            | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.386 |   3.240 |   19.427 | 
     | FIFO_TOP/fifomem/\mem_reg[0][5] | D v          | SDFFQX2M   | 0.160 | 0.000 |   3.240 |   19.427 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.187 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.187 | 
     | FIFO_TOP/fifomem/\mem_reg[0][5] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.187 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.240
= Slack Time                   16.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.188 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.188 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.800 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.965 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.581 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.739 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.950 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.113 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.313 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.611 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.598 | 0.435 |   2.858 |   19.046 | 
     | FIFO_TOP/fifomem/U132           | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.382 |   3.240 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[3][7] | D v          | SDFFQX2M   | 0.154 | 0.000 |   3.240 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.188 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.188 | 
     | FIFO_TOP/fifomem/\mem_reg[3][7] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.188 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  3.241
= Slack Time                   16.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.188 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.188 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.800 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.965 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.581 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.739 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.761 |   17.949 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.113 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.313 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.422 |   18.610 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.598 | 0.435 |   2.858 |   19.046 | 
     | FIFO_TOP/fifomem/U127           | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.383 |   3.241 |   19.429 | 
     | FIFO_TOP/fifomem/\mem_reg[3][2] | D v          | SDFFQX2M   | 0.150 | 0.000 |   3.241 |   19.429 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.188 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.188 | 
     | FIFO_TOP/fifomem/\mem_reg[3][2] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.188 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.237
= Slack Time                   16.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.191 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.191 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.803 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.968 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.584 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.742 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.761 |   17.953 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.116 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.316 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.422 |   18.614 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.588 | 0.431 |   2.854 |   19.045 | 
     | FIFO_TOP/fifomem/U94            | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.383 |   3.236 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[0][2] | D v          | SDFFQX2M   | 0.155 | 0.000 |   3.237 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.191 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.191 | 
     | FIFO_TOP/fifomem/\mem_reg[0][2] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.191 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  3.236
= Slack Time                   16.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.192 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.192 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.804 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.969 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.586 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.743 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.954 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.117 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.317 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.615 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.588 | 0.431 |   2.854 |   19.046 | 
     | FIFO_TOP/fifomem/U92            | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.382 |   3.235 |   19.428 | 
     | FIFO_TOP/fifomem/\mem_reg[0][0] | D v          | SDFFQX2M   | 0.155 | 0.000 |   3.236 |   19.428 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.192 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.192 | 
     | FIFO_TOP/fifomem/\mem_reg[0][0] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.192 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  3.232
= Slack Time                   16.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.197 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.197 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.808 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.973 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.590 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.747 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.958 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.121 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.322 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.619 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.588 | 0.431 |   2.854 |   19.050 | 
     | FIFO_TOP/fifomem/U93            | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.378 |   3.232 |   19.429 | 
     | FIFO_TOP/fifomem/\mem_reg[0][1] | D v          | SDFFQX2M   | 0.150 | 0.000 |   3.232 |   19.429 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.196 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.196 | 
     | FIFO_TOP/fifomem/\mem_reg[0][1] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.196 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  3.231
= Slack Time                   16.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.050 |       |   0.000 |   16.198 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   16.198 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.612 |   0.612 |   16.809 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   0.777 |   16.975 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.892 | 0.616 |   1.393 |   17.591 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.195 | 0.157 |   1.551 |   17.748 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.069 | 0.211 |   1.762 |   17.959 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   1.925 |   18.122 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.182 | 0.200 |   2.125 |   18.323 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   2.423 |   18.620 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.588 | 0.431 |   2.854 |   19.052 | 
     | FIFO_TOP/fifomem/U99            | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.377 |   3.231 |   19.429 | 
     | FIFO_TOP/fifomem/\mem_reg[0][7] | D v          | SDFFQX2M   | 0.149 | 0.000 |   3.231 |   19.429 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |          | 0.050 |       |   0.000 |  -16.198 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M   | 0.050 | 0.000 |   0.000 |  -16.198 | 
     | FIFO_TOP/fifomem/\mem_reg[0][7] | CK ^       | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.198 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin DATA_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   DATA_SYNC/\sync_reg_reg[0] /D   (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RegFile/\registers_reg[2][3] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.336
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.464
- Arrival Time                  3.265
= Slack Time                   16.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |             | 0.050 |       |   0.000 |   16.199 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.199 | 
     | RegFile/\registers_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.178 | 0.526 |   0.526 |   16.725 | 
     | UART_RX_TOP/F1/U11           | AN v -> Y v | NAND2BX1M   | 0.145 | 0.261 |   0.787 |   16.986 | 
     | UART_RX_TOP/F1/U13           | A v -> Y v  | OR2X1M      | 0.117 | 0.270 |   1.057 |   17.256 | 
     | UART_RX_TOP/F1/U15           | A v -> Y v  | OR2X1M      | 0.115 | 0.261 |   1.318 |   17.517 | 
     | UART_RX_TOP/F1/U17           | A v -> Y v  | OR2X1M      | 0.123 | 0.268 |   1.585 |   17.784 | 
     | UART_RX_TOP/F1/U20           | A0 v -> Y v | AO21XLM     | 0.103 | 0.290 |   1.875 |   18.075 | 
     | UART_RX_TOP/F1/U25           | BN v -> Y v | NAND4BBX1M  | 0.252 | 0.315 |   2.190 |   18.390 | 
     | UART_RX_TOP/F1/U29           | A v -> Y ^  | NOR4X1M     | 0.493 | 0.313 |   2.503 |   18.703 | 
     | UART_RX_TOP/F1/U70           | A ^ -> Y v  | CLKNAND2X2M | 0.357 | 0.325 |   2.829 |   19.028 | 
     | UART_RX_TOP/F1/U64           | D v -> Y ^  | NOR4X1M     | 0.509 | 0.436 |   3.264 |   19.464 | 
     | DATA_SYNC/\sync_reg_reg[0]   | D ^         | SDFFRQX2M   | 0.509 | 0.000 |   3.265 |   19.464 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.199 | 
     | U0_mux2X1/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.199 | 
     | DATA_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.199 | 
     +------------------------------------------------------------------------------------------+ 

