# do sumador_completo_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/Lucas/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/Lucas/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/FF_D.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FF_D
# -- Compiling architecture comportamiento of FF_D
# vcom -93 -work work {/home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/sumador_completo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador_completo
# -- Compiling architecture comportamiento of sumador_completo
# 
# vcom -93 -work work {/home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sumador_completo
# -- Compiling architecture comportamiento of tb_sumador_completo
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(42): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(45): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(47): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] /home/Lucas/Desktop/Guia FPGA/Parte B - Sumador completo/tb_sumador_completo.vhd(49): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  tb_sumador_completo
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_sumador_completo 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_sumador_completo(comportamiento)
# Loading work.sumador_completo(comportamiento)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ff_d(comportamiento)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
