# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano-processor.srcs/sources_1/new/D_FF.vhd" \
"../../../../Nano-processor.srcs/sources_1/new/Register.vhd" \
"../../../../Nano-processor.srcs/sim_1/new/Reg_Sim.vhd" \

# Do not sort compile order
nosort
