

================================================================
== Vitis HLS Report for 'last_swap_8_s'
================================================================
* Date:           Thu Apr 28 15:57:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.664 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%swap_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %swap" [prueba_booth/src/premults.cpp:18]   --->   Operation 3 'read' 'swap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.85ns)   --->   "%icmp_ln20 = icmp_eq  i32 %swap_read, i32 0" [prueba_booth/src/premults.cpp:20]   --->   Operation 4 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.12ns)   --->   "%xor_ln20 = xor i1 %icmp_ln20, i1 1" [prueba_booth/src/premults.cpp:20]   --->   Operation 5 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %xor_ln20" [prueba_booth/src/premults.cpp:18]   --->   Operation 6 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln18" [prueba_booth/src/premults.cpp:18]   --->   Operation 7 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.68ns)   --->   "%input_load = load i1 %input_addr" [prueba_booth/src/premults.cpp:20]   --->   Operation 8 'load' 'input_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i1 %icmp_ln20" [prueba_booth/src/premults.cpp:20]   --->   Operation 9 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i16 %input_r, i64 0, i64 %zext_ln20" [prueba_booth/src/premults.cpp:21]   --->   Operation 10 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.68ns)   --->   "%input_load_1 = load i1 %input_addr_1" [prueba_booth/src/premults.cpp:20]   --->   Operation 11 'load' 'input_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 0.68>
ST_2 : Operation 12 [1/2] (0.68ns)   --->   "%input_load = load i1 %input_addr" [prueba_booth/src/premults.cpp:20]   --->   Operation 12 'load' 'input_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 13 [1/2] (0.68ns)   --->   "%input_load_1 = load i1 %input_addr_1" [prueba_booth/src/premults.cpp:20]   --->   Operation 13 'load' 'input_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %input_load" [prueba_booth/src/premults.cpp:27]   --->   Operation 14 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %input_load_1" [prueba_booth/src/premults.cpp:27]   --->   Operation 15 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i32 %mrv_1" [prueba_booth/src/premults.cpp:27]   --->   Operation 16 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ swap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
swap_read    (read         ) [ 000]
icmp_ln20    (icmp         ) [ 000]
xor_ln20     (xor          ) [ 000]
zext_ln18    (zext         ) [ 000]
input_addr   (getelementptr) [ 011]
zext_ln20    (zext         ) [ 000]
input_addr_1 (getelementptr) [ 011]
input_load   (load         ) [ 000]
input_load_1 (load         ) [ 000]
mrv          (insertvalue  ) [ 000]
mrv_1        (insertvalue  ) [ 000]
ret_ln27     (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="swap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="swap"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="swap_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="swap_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="input_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="16" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="1" slack="0"/>
<pin id="24" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="27" class="1004" name="grp_access_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="1" slack="0"/>
<pin id="29" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="30" dir="0" index="2" bw="0" slack="0"/>
<pin id="32" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="33" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="34" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="31" dir="1" index="3" bw="16" slack="0"/>
<pin id="35" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/1 input_load_1/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="input_addr_1_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="16" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="1" slack="0"/>
<pin id="41" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="icmp_ln20_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="xor_ln20_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="zext_ln18_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln20_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="mrv_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="mrv_1_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="79" class="1005" name="input_addr_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="84" class="1005" name="input_addr_1_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="10" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="36"><net_src comp="20" pin="3"/><net_sink comp="27" pin=2"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="44"><net_src comp="37" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="49"><net_src comp="14" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="45" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="60"><net_src comp="51" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="65"><net_src comp="45" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="27" pin="7"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="67" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="27" pin="3"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="20" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="27" pin=2"/></net>

<net id="87"><net_src comp="37" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="27" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: last_swap<8> : swap | {1 }
	Port: last_swap<8> : input_r | {1 2 }
  - Chain level:
	State 1
		xor_ln20 : 1
		zext_ln18 : 1
		input_addr : 2
		input_load : 3
		zext_ln20 : 1
		input_addr_1 : 2
		input_load_1 : 3
	State 2
		mrv : 1
		mrv_1 : 2
		ret_ln27 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln20_fu_45   |    0    |    20   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln20_fu_51    |    0    |    2    |
|----------|----------------------|---------|---------|
|   read   | swap_read_read_fu_14 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |    zext_ln18_fu_57   |    0    |    0    |
|          |    zext_ln20_fu_62   |    0    |    0    |
|----------|----------------------|---------|---------|
|insertvalue|       mrv_fu_67      |    0    |    0    |
|          |      mrv_1_fu_73     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    22   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|input_addr_1_reg_84|    1   |
| input_addr_reg_79 |    1   |
+-------------------+--------+
|       Total       |    2   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_27 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_27 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    2   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |    2   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    2   |   40   |
+-----------+--------+--------+--------+
