// Seed: 2804291736
module module_0;
  assign id_1 = 1;
  assign module_2.id_6 = 0;
  wire id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    output wire id_5,
    input uwire id_6
);
  assign id_2 = 1'h0;
  module_0 modCall_1 ();
  wire id_8;
  integer id_9;
  wire id_10;
endmodule
module module_2 (
    output wire id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7
    , id_17,
    output wand id_8,
    output supply0 id_9,
    output tri1 id_10,
    input tri id_11,
    input wor id_12,
    output tri1 id_13,
    input supply1 id_14,
    input tri1 id_15
);
  wire id_18;
  module_0 modCall_1 ();
endmodule
