{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:17:25 2015 " "Info: Processing started: Tue Nov 24 15:17:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uP_DP -c uP_DP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uP_DP -c uP_DP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register n_REG:A_REG\|Q\[7\] 138.12 MHz 7.24 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 138.12 MHz between source memory \"mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"n_REG:A_REG\|Q\[7\]\" (period= 7.24 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.930 ns + Longest memory register " "Info: + Longest memory to register delay is 6.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y8; Fanout = 8; MEM Node = 'mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X17_Y8 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y8; Fanout = 4; MEM Node = 'mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.178 ns) 4.373 ns opr_ADD_SUB:ADD_SUB\|Add0~9 3 COMB LCCOMB_X19_Y8_N28 2 " "Info: 3: + IC(0.821 ns) + CELL(0.178 ns) = 4.373 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 opr_ADD_SUB:ADD_SUB|Add0~9 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.596 ns) 5.502 ns opr_ADD_SUB:ADD_SUB\|Add0~20 4 COMB LCCOMB_X18_Y8_N14 2 " "Info: 4: + IC(0.533 ns) + CELL(0.596 ns) = 5.502 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { opr_ADD_SUB:ADD_SUB|Add0~9 opr_ADD_SUB:ADD_SUB|Add0~20 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.582 ns opr_ADD_SUB:ADD_SUB\|Add0~22 5 COMB LCCOMB_X18_Y8_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.582 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { opr_ADD_SUB:ADD_SUB|Add0~20 opr_ADD_SUB:ADD_SUB|Add0~22 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.662 ns opr_ADD_SUB:ADD_SUB\|Add0~24 6 COMB LCCOMB_X18_Y8_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.662 ns; Loc. = LCCOMB_X18_Y8_N18; Fanout = 1; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { opr_ADD_SUB:ADD_SUB|Add0~22 opr_ADD_SUB:ADD_SUB|Add0~24 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.120 ns opr_ADD_SUB:ADD_SUB\|Add0~25 7 COMB LCCOMB_X18_Y8_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.120 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 1; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { opr_ADD_SUB:ADD_SUB|Add0~24 opr_ADD_SUB:ADD_SUB|Add0~25 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.178 ns) 6.834 ns n_REG:A_REG\|Q\[7\]~1 8 COMB LCCOMB_X18_Y8_N0 1 " "Info: 8: + IC(0.536 ns) + CELL(0.178 ns) = 6.834 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'n_REG:A_REG\|Q\[7\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { opr_ADD_SUB:ADD_SUB|Add0~25 n_REG:A_REG|Q[7]~1 } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.930 ns n_REG:A_REG\|Q\[7\] 9 REG LCFF_X18_Y8_N1 5 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.930 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 5; REG Node = 'n_REG:A_REG\|Q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { n_REG:A_REG|Q[7]~1 n_REG:A_REG|Q[7] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.040 ns ( 72.73 % ) " "Info: Total cell delay = 5.040 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 27.27 % ) " "Info: Total interconnect delay = 1.890 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 opr_ADD_SUB:ADD_SUB|Add0~9 opr_ADD_SUB:ADD_SUB|Add0~20 opr_ADD_SUB:ADD_SUB|Add0~22 opr_ADD_SUB:ADD_SUB|Add0~24 opr_ADD_SUB:ADD_SUB|Add0~25 n_REG:A_REG|Q[7]~1 n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} opr_ADD_SUB:ADD_SUB|Add0~9 {} opr_ADD_SUB:ADD_SUB|Add0~20 {} opr_ADD_SUB:ADD_SUB|Add0~22 {} opr_ADD_SUB:ADD_SUB|Add0~24 {} opr_ADD_SUB:ADD_SUB|Add0~25 {} n_REG:A_REG|Q[7]~1 {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.821ns 0.533ns 0.000ns 0.000ns 0.000ns 0.536ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.596ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.114 ns - Smallest " "Info: - Smallest clock skew is -0.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns n_REG:A_REG\|Q\[7\] 3 REG LCFF_X18_Y8_N1 5 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 5; REG Node = 'n_REG:A_REG\|Q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK~clkctrl n_REG:A_REG|Q[7] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK CLOCK~clkctrl n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.958 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.783 ns) 2.958 ns mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y8 8 " "Info: 3: + IC(0.911 ns) + CELL(0.783 ns) = 2.958 ns; Loc. = M4K_X17_Y8; Fanout = 8; MEM Node = 'mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { CLOCK~clkctrl mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.16 % ) " "Info: Total cell delay = 1.809 ns ( 61.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 38.84 % ) " "Info: Total interconnect delay = 1.149 ns ( 38.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { CLOCK CLOCK~clkctrl mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK CLOCK~clkctrl n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { CLOCK CLOCK~clkctrl mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 opr_ADD_SUB:ADD_SUB|Add0~9 opr_ADD_SUB:ADD_SUB|Add0~20 opr_ADD_SUB:ADD_SUB|Add0~22 opr_ADD_SUB:ADD_SUB|Add0~24 opr_ADD_SUB:ADD_SUB|Add0~25 n_REG:A_REG|Q[7]~1 n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} opr_ADD_SUB:ADD_SUB|Add0~9 {} opr_ADD_SUB:ADD_SUB|Add0~20 {} opr_ADD_SUB:ADD_SUB|Add0~22 {} opr_ADD_SUB:ADD_SUB|Add0~24 {} opr_ADD_SUB:ADD_SUB|Add0~25 {} n_REG:A_REG|Q[7]~1 {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.821ns 0.533ns 0.000ns 0.000ns 0.000ns 0.536ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.596ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK CLOCK~clkctrl n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { CLOCK CLOCK~clkctrl mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "n_REG:A_REG\|Q\[7\] Sub CLOCK 6.920 ns register " "Info: tsu for register \"n_REG:A_REG\|Q\[7\]\" (data pin = \"Sub\", clock pin = \"CLOCK\") is 6.920 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.802 ns + Longest pin register " "Info: + Longest pin to register delay is 9.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns Sub 1 PIN PIN_R6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_R6; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.744 ns) + CELL(0.545 ns) 7.133 ns opr_ADD_SUB:ADD_SUB\|Add0~1 2 COMB LCCOMB_X18_Y8_N24 2 " "Info: 2: + IC(5.744 ns) + CELL(0.545 ns) = 7.133 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.289 ns" { Sub opr_ADD_SUB:ADD_SUB|Add0~1 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.517 ns) 7.960 ns opr_ADD_SUB:ADD_SUB\|Add0~5 3 COMB LCCOMB_X18_Y8_N6 2 " "Info: 3: + IC(0.310 ns) + CELL(0.517 ns) = 7.960 ns; Loc. = LCCOMB_X18_Y8_N6; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { opr_ADD_SUB:ADD_SUB|Add0~1 opr_ADD_SUB:ADD_SUB|Add0~5 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.040 ns opr_ADD_SUB:ADD_SUB\|Add0~14 4 COMB LCCOMB_X18_Y8_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.040 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { opr_ADD_SUB:ADD_SUB|Add0~5 opr_ADD_SUB:ADD_SUB|Add0~14 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.120 ns opr_ADD_SUB:ADD_SUB\|Add0~16 5 COMB LCCOMB_X18_Y8_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.120 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { opr_ADD_SUB:ADD_SUB|Add0~14 opr_ADD_SUB:ADD_SUB|Add0~16 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.200 ns opr_ADD_SUB:ADD_SUB\|Add0~18 6 COMB LCCOMB_X18_Y8_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.200 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { opr_ADD_SUB:ADD_SUB|Add0~16 opr_ADD_SUB:ADD_SUB|Add0~18 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.374 ns opr_ADD_SUB:ADD_SUB\|Add0~20 7 COMB LCCOMB_X18_Y8_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 8.374 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { opr_ADD_SUB:ADD_SUB|Add0~18 opr_ADD_SUB:ADD_SUB|Add0~20 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.454 ns opr_ADD_SUB:ADD_SUB\|Add0~22 8 COMB LCCOMB_X18_Y8_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.454 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { opr_ADD_SUB:ADD_SUB|Add0~20 opr_ADD_SUB:ADD_SUB|Add0~22 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.534 ns opr_ADD_SUB:ADD_SUB\|Add0~24 9 COMB LCCOMB_X18_Y8_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.534 ns; Loc. = LCCOMB_X18_Y8_N18; Fanout = 1; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { opr_ADD_SUB:ADD_SUB|Add0~22 opr_ADD_SUB:ADD_SUB|Add0~24 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.992 ns opr_ADD_SUB:ADD_SUB\|Add0~25 10 COMB LCCOMB_X18_Y8_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 8.992 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 1; COMB Node = 'opr_ADD_SUB:ADD_SUB\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { opr_ADD_SUB:ADD_SUB|Add0~24 opr_ADD_SUB:ADD_SUB|Add0~25 } "NODE_NAME" } } { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.178 ns) 9.706 ns n_REG:A_REG\|Q\[7\]~1 11 COMB LCCOMB_X18_Y8_N0 1 " "Info: 11: + IC(0.536 ns) + CELL(0.178 ns) = 9.706 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'n_REG:A_REG\|Q\[7\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { opr_ADD_SUB:ADD_SUB|Add0~25 n_REG:A_REG|Q[7]~1 } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.802 ns n_REG:A_REG\|Q\[7\] 12 REG LCFF_X18_Y8_N1 5 " "Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 9.802 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 5; REG Node = 'n_REG:A_REG\|Q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { n_REG:A_REG|Q[7]~1 n_REG:A_REG|Q[7] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.212 ns ( 32.77 % ) " "Info: Total cell delay = 3.212 ns ( 32.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.590 ns ( 67.23 % ) " "Info: Total interconnect delay = 6.590 ns ( 67.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.802 ns" { Sub opr_ADD_SUB:ADD_SUB|Add0~1 opr_ADD_SUB:ADD_SUB|Add0~5 opr_ADD_SUB:ADD_SUB|Add0~14 opr_ADD_SUB:ADD_SUB|Add0~16 opr_ADD_SUB:ADD_SUB|Add0~18 opr_ADD_SUB:ADD_SUB|Add0~20 opr_ADD_SUB:ADD_SUB|Add0~22 opr_ADD_SUB:ADD_SUB|Add0~24 opr_ADD_SUB:ADD_SUB|Add0~25 n_REG:A_REG|Q[7]~1 n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.802 ns" { Sub {} Sub~combout {} opr_ADD_SUB:ADD_SUB|Add0~1 {} opr_ADD_SUB:ADD_SUB|Add0~5 {} opr_ADD_SUB:ADD_SUB|Add0~14 {} opr_ADD_SUB:ADD_SUB|Add0~16 {} opr_ADD_SUB:ADD_SUB|Add0~18 {} opr_ADD_SUB:ADD_SUB|Add0~20 {} opr_ADD_SUB:ADD_SUB|Add0~22 {} opr_ADD_SUB:ADD_SUB|Add0~24 {} opr_ADD_SUB:ADD_SUB|Add0~25 {} n_REG:A_REG|Q[7]~1 {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 5.744ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.536ns 0.000ns } { 0.000ns 0.844ns 0.545ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.844 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns n_REG:A_REG\|Q\[7\] 3 REG LCFF_X18_Y8_N1 5 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 5; REG Node = 'n_REG:A_REG\|Q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK~clkctrl n_REG:A_REG|Q[7] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK CLOCK~clkctrl n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.802 ns" { Sub opr_ADD_SUB:ADD_SUB|Add0~1 opr_ADD_SUB:ADD_SUB|Add0~5 opr_ADD_SUB:ADD_SUB|Add0~14 opr_ADD_SUB:ADD_SUB|Add0~16 opr_ADD_SUB:ADD_SUB|Add0~18 opr_ADD_SUB:ADD_SUB|Add0~20 opr_ADD_SUB:ADD_SUB|Add0~22 opr_ADD_SUB:ADD_SUB|Add0~24 opr_ADD_SUB:ADD_SUB|Add0~25 n_REG:A_REG|Q[7]~1 n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.802 ns" { Sub {} Sub~combout {} opr_ADD_SUB:ADD_SUB|Add0~1 {} opr_ADD_SUB:ADD_SUB|Add0~5 {} opr_ADD_SUB:ADD_SUB|Add0~14 {} opr_ADD_SUB:ADD_SUB|Add0~16 {} opr_ADD_SUB:ADD_SUB|Add0~18 {} opr_ADD_SUB:ADD_SUB|Add0~20 {} opr_ADD_SUB:ADD_SUB|Add0~22 {} opr_ADD_SUB:ADD_SUB|Add0~24 {} opr_ADD_SUB:ADD_SUB|Add0~25 {} n_REG:A_REG|Q[7]~1 {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 5.744ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.536ns 0.000ns } { 0.000ns 0.844ns 0.545ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { CLOCK CLOCK~clkctrl n_REG:A_REG|Q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} n_REG:A_REG|Q[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK MemOutput\[2\] mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 13.045 ns memory " "Info: tco from clock \"CLOCK\" to destination pin \"MemOutput\[2\]\" through memory \"mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 13.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.958 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK\" to source memory is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.783 ns) 2.958 ns mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y8 8 " "Info: 3: + IC(0.911 ns) + CELL(0.783 ns) = 2.958 ns; Loc. = M4K_X17_Y8; Fanout = 8; MEM Node = 'mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { CLOCK~clkctrl mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.16 % ) " "Info: Total cell delay = 1.809 ns ( 61.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 38.84 % ) " "Info: Total interconnect delay = 1.149 ns ( 38.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { CLOCK CLOCK~clkctrl mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.853 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y8; Fanout = 8; MEM Node = 'mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a2 2 MEM M4K_X17_Y8 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y8; Fanout = 4; MEM Node = 'mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/db/altsyncram_ohd1.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.659 ns) + CELL(2.820 ns) 9.853 ns MemOutput\[2\] 3 PIN PIN_N4 0 " "Info: 3: + IC(3.659 ns) + CELL(2.820 ns) = 9.853 ns; Loc. = PIN_N4; Fanout = 0; PIN Node = 'MemOutput\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 MemOutput[2] } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.194 ns ( 62.86 % ) " "Info: Total cell delay = 6.194 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.659 ns ( 37.14 % ) " "Info: Total interconnect delay = 3.659 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.853 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 MemOutput[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.853 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 {} MemOutput[2] {} } { 0.000ns 0.000ns 3.659ns } { 0.000ns 3.374ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { CLOCK CLOCK~clkctrl mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.853 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 MemOutput[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.853 ns" { mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2 {} MemOutput[2] {} } { 0.000ns 0.000ns 3.659ns } { 0.000ns 3.374ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Meminst AddOutput\[4\] 12.413 ns Longest " "Info: Longest tpd from source pin \"Meminst\" to destination pin \"AddOutput\[4\]\" is 12.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Meminst 1 PIN PIN_W15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W15; Fanout = 5; PIN Node = 'Meminst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meminst } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.646 ns) + CELL(0.545 ns) 7.034 ns Mux1_to_RAM\[4\]~4 2 COMB LCCOMB_X40_Y7_N0 3 " "Info: 2: + IC(5.646 ns) + CELL(0.545 ns) = 7.034 ns; Loc. = LCCOMB_X40_Y7_N0; Fanout = 3; COMB Node = 'Mux1_to_RAM\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { Meminst Mux1_to_RAM[4]~4 } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(2.840 ns) 12.413 ns AddOutput\[4\] 3 PIN PIN_T1 0 " "Info: 3: + IC(2.539 ns) + CELL(2.840 ns) = 12.413 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'AddOutput\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.379 ns" { Mux1_to_RAM[4]~4 AddOutput[4] } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.228 ns ( 34.06 % ) " "Info: Total cell delay = 4.228 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.185 ns ( 65.94 % ) " "Info: Total interconnect delay = 8.185 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.413 ns" { Meminst Mux1_to_RAM[4]~4 AddOutput[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.413 ns" { Meminst {} Meminst~combout {} Mux1_to_RAM[4]~4 {} AddOutput[4] {} } { 0.000ns 0.000ns 5.646ns 2.539ns } { 0.000ns 0.843ns 0.545ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "n_REG:PC_REG\|Q\[0\] PCload CLOCK -3.873 ns register " "Info: th for register \"n_REG:PC_REG\|Q\[0\]\" (data pin = \"PCload\", clock pin = \"CLOCK\") is -3.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.842 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 2.842 ns n_REG:PC_REG\|Q\[0\] 3 REG LCFF_X42_Y7_N5 3 " "Info: 3: + IC(0.976 ns) + CELL(0.602 ns) = 2.842 ns; Loc. = LCFF_X42_Y7_N5; Fanout = 3; REG Node = 'n_REG:PC_REG\|Q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLOCK~clkctrl n_REG:PC_REG|Q[0] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.28 % ) " "Info: Total cell delay = 1.628 ns ( 57.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 42.72 % ) " "Info: Total interconnect delay = 1.214 ns ( 42.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { CLOCK CLOCK~clkctrl n_REG:PC_REG|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} n_REG:PC_REG|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.976ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.001 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns PCload 1 PIN PIN_V22 5 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_V22; Fanout = 5; PIN Node = 'PCload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCload } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.369 ns) + CELL(0.758 ns) 7.001 ns n_REG:PC_REG\|Q\[0\] 2 REG LCFF_X42_Y7_N5 3 " "Info: 2: + IC(5.369 ns) + CELL(0.758 ns) = 7.001 ns; Loc. = LCFF_X42_Y7_N5; Fanout = 3; REG Node = 'n_REG:PC_REG\|Q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { PCload n_REG:PC_REG|Q[0] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.632 ns ( 23.31 % ) " "Info: Total cell delay = 1.632 ns ( 23.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.369 ns ( 76.69 % ) " "Info: Total interconnect delay = 5.369 ns ( 76.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { PCload n_REG:PC_REG|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { PCload {} PCload~combout {} n_REG:PC_REG|Q[0] {} } { 0.000ns 0.000ns 5.369ns } { 0.000ns 0.874ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { CLOCK CLOCK~clkctrl n_REG:PC_REG|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} n_REG:PC_REG|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.976ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { PCload n_REG:PC_REG|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { PCload {} PCload~combout {} n_REG:PC_REG|Q[0] {} } { 0.000ns 0.000ns 5.369ns } { 0.000ns 0.874ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 15:17:26 2015 " "Info: Processing ended: Tue Nov 24 15:17:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
