// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _trace_cntrl_64_HH_
#define _trace_cntrl_64_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "trace_cntrl_64_trace_cntrl_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_TRACE_CNTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_TRACE_CNTRL_DATA_WIDTH = 32>
struct trace_cntrl_64 : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > trace_64_TDATA;
    sc_in< sc_logic > trace_64_TVALID;
    sc_out< sc_logic > trace_64_TREADY;
    sc_in< sc_lv<8> > trace_64_TKEEP;
    sc_in< sc_lv<8> > trace_64_TSTRB;
    sc_in< sc_lv<1> > trace_64_TUSER;
    sc_in< sc_lv<1> > trace_64_TLAST;
    sc_in< sc_lv<1> > trace_64_TID;
    sc_in< sc_lv<1> > trace_64_TDEST;
    sc_out< sc_lv<64> > capture_64_TDATA;
    sc_out< sc_logic > capture_64_TVALID;
    sc_in< sc_logic > capture_64_TREADY;
    sc_out< sc_lv<8> > capture_64_TKEEP;
    sc_out< sc_lv<8> > capture_64_TSTRB;
    sc_out< sc_lv<1> > capture_64_TUSER;
    sc_out< sc_lv<1> > capture_64_TLAST;
    sc_out< sc_lv<1> > capture_64_TID;
    sc_out< sc_lv<1> > capture_64_TDEST;
    sc_in< sc_logic > s_axi_trace_cntrl_AWVALID;
    sc_out< sc_logic > s_axi_trace_cntrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_TRACE_CNTRL_ADDR_WIDTH> > s_axi_trace_cntrl_AWADDR;
    sc_in< sc_logic > s_axi_trace_cntrl_WVALID;
    sc_out< sc_logic > s_axi_trace_cntrl_WREADY;
    sc_in< sc_uint<C_S_AXI_TRACE_CNTRL_DATA_WIDTH> > s_axi_trace_cntrl_WDATA;
    sc_in< sc_uint<C_S_AXI_TRACE_CNTRL_DATA_WIDTH/8> > s_axi_trace_cntrl_WSTRB;
    sc_in< sc_logic > s_axi_trace_cntrl_ARVALID;
    sc_out< sc_logic > s_axi_trace_cntrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_TRACE_CNTRL_ADDR_WIDTH> > s_axi_trace_cntrl_ARADDR;
    sc_out< sc_logic > s_axi_trace_cntrl_RVALID;
    sc_in< sc_logic > s_axi_trace_cntrl_RREADY;
    sc_out< sc_uint<C_S_AXI_TRACE_CNTRL_DATA_WIDTH> > s_axi_trace_cntrl_RDATA;
    sc_out< sc_lv<2> > s_axi_trace_cntrl_RRESP;
    sc_out< sc_logic > s_axi_trace_cntrl_BVALID;
    sc_in< sc_logic > s_axi_trace_cntrl_BREADY;
    sc_out< sc_lv<2> > s_axi_trace_cntrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    trace_cntrl_64(sc_module_name name);
    SC_HAS_PROCESS(trace_cntrl_64);

    ~trace_cntrl_64();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    trace_cntrl_64_trace_cntrl_s_axi<C_S_AXI_TRACE_CNTRL_ADDR_WIDTH,C_S_AXI_TRACE_CNTRL_DATA_WIDTH>* trace_cntrl_64_trace_cntrl_s_axi_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > trace_64_data_V_0_data_out;
    sc_signal< sc_logic > trace_64_data_V_0_vld_in;
    sc_signal< sc_logic > trace_64_data_V_0_vld_out;
    sc_signal< sc_logic > trace_64_data_V_0_ack_in;
    sc_signal< sc_logic > trace_64_data_V_0_ack_out;
    sc_signal< sc_lv<64> > trace_64_data_V_0_payload_A;
    sc_signal< sc_lv<64> > trace_64_data_V_0_payload_B;
    sc_signal< sc_logic > trace_64_data_V_0_sel_rd;
    sc_signal< sc_logic > trace_64_data_V_0_sel_wr;
    sc_signal< sc_logic > trace_64_data_V_0_sel;
    sc_signal< sc_logic > trace_64_data_V_0_load_A;
    sc_signal< sc_logic > trace_64_data_V_0_load_B;
    sc_signal< sc_lv<2> > trace_64_data_V_0_state;
    sc_signal< sc_logic > trace_64_data_V_0_state_cmp_full;
    sc_signal< sc_lv<8> > trace_64_keep_V_0_data_out;
    sc_signal< sc_logic > trace_64_keep_V_0_vld_in;
    sc_signal< sc_logic > trace_64_keep_V_0_vld_out;
    sc_signal< sc_logic > trace_64_keep_V_0_ack_in;
    sc_signal< sc_logic > trace_64_keep_V_0_ack_out;
    sc_signal< sc_lv<8> > trace_64_keep_V_0_payload_A;
    sc_signal< sc_lv<8> > trace_64_keep_V_0_payload_B;
    sc_signal< sc_logic > trace_64_keep_V_0_sel_rd;
    sc_signal< sc_logic > trace_64_keep_V_0_sel_wr;
    sc_signal< sc_logic > trace_64_keep_V_0_sel;
    sc_signal< sc_logic > trace_64_keep_V_0_load_A;
    sc_signal< sc_logic > trace_64_keep_V_0_load_B;
    sc_signal< sc_lv<2> > trace_64_keep_V_0_state;
    sc_signal< sc_logic > trace_64_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<8> > trace_64_strb_V_0_data_out;
    sc_signal< sc_logic > trace_64_strb_V_0_vld_in;
    sc_signal< sc_logic > trace_64_strb_V_0_vld_out;
    sc_signal< sc_logic > trace_64_strb_V_0_ack_in;
    sc_signal< sc_logic > trace_64_strb_V_0_ack_out;
    sc_signal< sc_lv<8> > trace_64_strb_V_0_payload_A;
    sc_signal< sc_lv<8> > trace_64_strb_V_0_payload_B;
    sc_signal< sc_logic > trace_64_strb_V_0_sel_rd;
    sc_signal< sc_logic > trace_64_strb_V_0_sel_wr;
    sc_signal< sc_logic > trace_64_strb_V_0_sel;
    sc_signal< sc_logic > trace_64_strb_V_0_load_A;
    sc_signal< sc_logic > trace_64_strb_V_0_load_B;
    sc_signal< sc_lv<2> > trace_64_strb_V_0_state;
    sc_signal< sc_logic > trace_64_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > trace_64_user_V_0_data_out;
    sc_signal< sc_logic > trace_64_user_V_0_vld_in;
    sc_signal< sc_logic > trace_64_user_V_0_vld_out;
    sc_signal< sc_logic > trace_64_user_V_0_ack_in;
    sc_signal< sc_logic > trace_64_user_V_0_ack_out;
    sc_signal< sc_lv<1> > trace_64_user_V_0_payload_A;
    sc_signal< sc_lv<1> > trace_64_user_V_0_payload_B;
    sc_signal< sc_logic > trace_64_user_V_0_sel_rd;
    sc_signal< sc_logic > trace_64_user_V_0_sel_wr;
    sc_signal< sc_logic > trace_64_user_V_0_sel;
    sc_signal< sc_logic > trace_64_user_V_0_load_A;
    sc_signal< sc_logic > trace_64_user_V_0_load_B;
    sc_signal< sc_lv<2> > trace_64_user_V_0_state;
    sc_signal< sc_logic > trace_64_user_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > trace_64_id_V_0_data_out;
    sc_signal< sc_logic > trace_64_id_V_0_vld_in;
    sc_signal< sc_logic > trace_64_id_V_0_vld_out;
    sc_signal< sc_logic > trace_64_id_V_0_ack_in;
    sc_signal< sc_logic > trace_64_id_V_0_ack_out;
    sc_signal< sc_lv<1> > trace_64_id_V_0_payload_A;
    sc_signal< sc_lv<1> > trace_64_id_V_0_payload_B;
    sc_signal< sc_logic > trace_64_id_V_0_sel_rd;
    sc_signal< sc_logic > trace_64_id_V_0_sel_wr;
    sc_signal< sc_logic > trace_64_id_V_0_sel;
    sc_signal< sc_logic > trace_64_id_V_0_load_A;
    sc_signal< sc_logic > trace_64_id_V_0_load_B;
    sc_signal< sc_lv<2> > trace_64_id_V_0_state;
    sc_signal< sc_logic > trace_64_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > trace_64_dest_V_0_data_out;
    sc_signal< sc_logic > trace_64_dest_V_0_vld_in;
    sc_signal< sc_logic > trace_64_dest_V_0_vld_out;
    sc_signal< sc_logic > trace_64_dest_V_0_ack_in;
    sc_signal< sc_logic > trace_64_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > trace_64_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > trace_64_dest_V_0_payload_B;
    sc_signal< sc_logic > trace_64_dest_V_0_sel_rd;
    sc_signal< sc_logic > trace_64_dest_V_0_sel_wr;
    sc_signal< sc_logic > trace_64_dest_V_0_sel;
    sc_signal< sc_logic > trace_64_dest_V_0_load_A;
    sc_signal< sc_logic > trace_64_dest_V_0_load_B;
    sc_signal< sc_lv<2> > trace_64_dest_V_0_state;
    sc_signal< sc_logic > trace_64_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<64> > capture_64_data_V_1_data_out;
    sc_signal< sc_logic > capture_64_data_V_1_vld_in;
    sc_signal< sc_logic > capture_64_data_V_1_vld_out;
    sc_signal< sc_logic > capture_64_data_V_1_ack_in;
    sc_signal< sc_logic > capture_64_data_V_1_ack_out;
    sc_signal< sc_lv<64> > capture_64_data_V_1_payload_A;
    sc_signal< sc_lv<64> > capture_64_data_V_1_payload_B;
    sc_signal< sc_logic > capture_64_data_V_1_sel_rd;
    sc_signal< sc_logic > capture_64_data_V_1_sel_wr;
    sc_signal< sc_logic > capture_64_data_V_1_sel;
    sc_signal< sc_logic > capture_64_data_V_1_load_A;
    sc_signal< sc_logic > capture_64_data_V_1_load_B;
    sc_signal< sc_lv<2> > capture_64_data_V_1_state;
    sc_signal< sc_logic > capture_64_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > capture_64_keep_V_1_data_out;
    sc_signal< sc_logic > capture_64_keep_V_1_vld_in;
    sc_signal< sc_logic > capture_64_keep_V_1_vld_out;
    sc_signal< sc_logic > capture_64_keep_V_1_ack_in;
    sc_signal< sc_logic > capture_64_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > capture_64_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > capture_64_keep_V_1_payload_B;
    sc_signal< sc_logic > capture_64_keep_V_1_sel_rd;
    sc_signal< sc_logic > capture_64_keep_V_1_sel_wr;
    sc_signal< sc_logic > capture_64_keep_V_1_sel;
    sc_signal< sc_logic > capture_64_keep_V_1_load_A;
    sc_signal< sc_logic > capture_64_keep_V_1_load_B;
    sc_signal< sc_lv<2> > capture_64_keep_V_1_state;
    sc_signal< sc_logic > capture_64_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > capture_64_strb_V_1_data_out;
    sc_signal< sc_logic > capture_64_strb_V_1_vld_in;
    sc_signal< sc_logic > capture_64_strb_V_1_vld_out;
    sc_signal< sc_logic > capture_64_strb_V_1_ack_in;
    sc_signal< sc_logic > capture_64_strb_V_1_ack_out;
    sc_signal< sc_lv<8> > capture_64_strb_V_1_payload_A;
    sc_signal< sc_lv<8> > capture_64_strb_V_1_payload_B;
    sc_signal< sc_logic > capture_64_strb_V_1_sel_rd;
    sc_signal< sc_logic > capture_64_strb_V_1_sel_wr;
    sc_signal< sc_logic > capture_64_strb_V_1_sel;
    sc_signal< sc_logic > capture_64_strb_V_1_load_A;
    sc_signal< sc_logic > capture_64_strb_V_1_load_B;
    sc_signal< sc_lv<2> > capture_64_strb_V_1_state;
    sc_signal< sc_logic > capture_64_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > capture_64_user_V_1_data_out;
    sc_signal< sc_logic > capture_64_user_V_1_vld_in;
    sc_signal< sc_logic > capture_64_user_V_1_vld_out;
    sc_signal< sc_logic > capture_64_user_V_1_ack_in;
    sc_signal< sc_logic > capture_64_user_V_1_ack_out;
    sc_signal< sc_lv<1> > capture_64_user_V_1_payload_A;
    sc_signal< sc_lv<1> > capture_64_user_V_1_payload_B;
    sc_signal< sc_logic > capture_64_user_V_1_sel_rd;
    sc_signal< sc_logic > capture_64_user_V_1_sel_wr;
    sc_signal< sc_logic > capture_64_user_V_1_sel;
    sc_signal< sc_logic > capture_64_user_V_1_load_A;
    sc_signal< sc_logic > capture_64_user_V_1_load_B;
    sc_signal< sc_lv<2> > capture_64_user_V_1_state;
    sc_signal< sc_logic > capture_64_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > capture_64_last_V_1_data_out;
    sc_signal< sc_logic > capture_64_last_V_1_vld_in;
    sc_signal< sc_logic > capture_64_last_V_1_vld_out;
    sc_signal< sc_logic > capture_64_last_V_1_ack_in;
    sc_signal< sc_logic > capture_64_last_V_1_ack_out;
    sc_signal< sc_lv<1> > capture_64_last_V_1_payload_A;
    sc_signal< sc_lv<1> > capture_64_last_V_1_payload_B;
    sc_signal< sc_logic > capture_64_last_V_1_sel_rd;
    sc_signal< sc_logic > capture_64_last_V_1_sel_wr;
    sc_signal< sc_logic > capture_64_last_V_1_sel;
    sc_signal< sc_logic > capture_64_last_V_1_load_A;
    sc_signal< sc_logic > capture_64_last_V_1_load_B;
    sc_signal< sc_lv<2> > capture_64_last_V_1_state;
    sc_signal< sc_logic > capture_64_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > capture_64_id_V_1_data_out;
    sc_signal< sc_logic > capture_64_id_V_1_vld_in;
    sc_signal< sc_logic > capture_64_id_V_1_vld_out;
    sc_signal< sc_logic > capture_64_id_V_1_ack_in;
    sc_signal< sc_logic > capture_64_id_V_1_ack_out;
    sc_signal< sc_lv<1> > capture_64_id_V_1_payload_A;
    sc_signal< sc_lv<1> > capture_64_id_V_1_payload_B;
    sc_signal< sc_logic > capture_64_id_V_1_sel_rd;
    sc_signal< sc_logic > capture_64_id_V_1_sel_wr;
    sc_signal< sc_logic > capture_64_id_V_1_sel;
    sc_signal< sc_logic > capture_64_id_V_1_load_A;
    sc_signal< sc_logic > capture_64_id_V_1_load_B;
    sc_signal< sc_lv<2> > capture_64_id_V_1_state;
    sc_signal< sc_logic > capture_64_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > capture_64_dest_V_1_data_out;
    sc_signal< sc_logic > capture_64_dest_V_1_vld_in;
    sc_signal< sc_logic > capture_64_dest_V_1_vld_out;
    sc_signal< sc_logic > capture_64_dest_V_1_ack_in;
    sc_signal< sc_logic > capture_64_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > capture_64_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > capture_64_dest_V_1_payload_B;
    sc_signal< sc_logic > capture_64_dest_V_1_sel_rd;
    sc_signal< sc_logic > capture_64_dest_V_1_sel_wr;
    sc_signal< sc_logic > capture_64_dest_V_1_sel;
    sc_signal< sc_logic > capture_64_dest_V_1_load_A;
    sc_signal< sc_logic > capture_64_dest_V_1_load_B;
    sc_signal< sc_lv<2> > capture_64_dest_V_1_state;
    sc_signal< sc_logic > capture_64_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > trigger_V;
    sc_signal< sc_lv<32> > length_r;
    sc_signal< sc_logic > trace_64_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_1_fu_182_p2;
    sc_signal< sc_logic > capture_64_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > tmp_1_reg_286;
    sc_signal< sc_lv<1> > tmp_7_reg_320;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > tmp_1_reg_286_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_320_pp0_iter1_reg;
    sc_signal< sc_lv<1> > match_reg_135;
    sc_signal< sc_lv<32> > i_reg_146;
    sc_signal< sc_lv<32> > length_read_reg_270;
    sc_signal< sc_lv<32> > tmp_fu_167_p2;
    sc_signal< sc_lv<32> > tmp_reg_275;
    sc_signal< sc_lv<32> > tmp_2_fu_173_p1;
    sc_signal< sc_lv<32> > tmp_2_reg_280;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_predicate_op60_write_state3;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_predicate_op63_write_state4;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > trace_temp_data_V_reg_290;
    sc_signal< sc_lv<8> > trace_temp_keep_V_reg_295;
    sc_signal< sc_lv<8> > trace_temp_strb_V_reg_300;
    sc_signal< sc_lv<1> > trace_temp_user_V_reg_305;
    sc_signal< sc_lv<1> > trace_temp_id_V_reg_310;
    sc_signal< sc_lv<1> > trace_temp_dest_V_reg_315;
    sc_signal< sc_lv<1> > tmp_7_fu_225_p2;
    sc_signal< sc_lv<1> > trace_temp_last_V_fu_241_p2;
    sc_signal< sc_lv<1> > trace_temp_last_V_reg_325;
    sc_signal< sc_lv<32> > i_3_fu_257_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<1> > ap_phi_mux_match_phi_fu_139_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_i_1_phi_fu_160_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_i_1_reg_157;
    sc_signal< sc_lv<32> > i_2_fu_231_p2;
    sc_signal< sc_lv<32> > samples_fu_76;
    sc_signal< sc_lv<32> > samples_1_fu_246_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_3_fu_211_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_215_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_220_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_852;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5();
    void thread_ap_condition_852();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_1_phi_fu_160_p4();
    void thread_ap_phi_mux_match_phi_fu_139_p4();
    void thread_ap_phi_reg_pp0_iter0_i_1_reg_157();
    void thread_ap_predicate_op60_write_state3();
    void thread_ap_predicate_op63_write_state4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_capture_64_TDATA();
    void thread_capture_64_TDATA_blk_n();
    void thread_capture_64_TDEST();
    void thread_capture_64_TID();
    void thread_capture_64_TKEEP();
    void thread_capture_64_TLAST();
    void thread_capture_64_TSTRB();
    void thread_capture_64_TUSER();
    void thread_capture_64_TVALID();
    void thread_capture_64_data_V_1_ack_in();
    void thread_capture_64_data_V_1_ack_out();
    void thread_capture_64_data_V_1_data_out();
    void thread_capture_64_data_V_1_load_A();
    void thread_capture_64_data_V_1_load_B();
    void thread_capture_64_data_V_1_sel();
    void thread_capture_64_data_V_1_state_cmp_full();
    void thread_capture_64_data_V_1_vld_in();
    void thread_capture_64_data_V_1_vld_out();
    void thread_capture_64_dest_V_1_ack_in();
    void thread_capture_64_dest_V_1_ack_out();
    void thread_capture_64_dest_V_1_data_out();
    void thread_capture_64_dest_V_1_load_A();
    void thread_capture_64_dest_V_1_load_B();
    void thread_capture_64_dest_V_1_sel();
    void thread_capture_64_dest_V_1_state_cmp_full();
    void thread_capture_64_dest_V_1_vld_in();
    void thread_capture_64_dest_V_1_vld_out();
    void thread_capture_64_id_V_1_ack_in();
    void thread_capture_64_id_V_1_ack_out();
    void thread_capture_64_id_V_1_data_out();
    void thread_capture_64_id_V_1_load_A();
    void thread_capture_64_id_V_1_load_B();
    void thread_capture_64_id_V_1_sel();
    void thread_capture_64_id_V_1_state_cmp_full();
    void thread_capture_64_id_V_1_vld_in();
    void thread_capture_64_id_V_1_vld_out();
    void thread_capture_64_keep_V_1_ack_in();
    void thread_capture_64_keep_V_1_ack_out();
    void thread_capture_64_keep_V_1_data_out();
    void thread_capture_64_keep_V_1_load_A();
    void thread_capture_64_keep_V_1_load_B();
    void thread_capture_64_keep_V_1_sel();
    void thread_capture_64_keep_V_1_state_cmp_full();
    void thread_capture_64_keep_V_1_vld_in();
    void thread_capture_64_keep_V_1_vld_out();
    void thread_capture_64_last_V_1_ack_in();
    void thread_capture_64_last_V_1_ack_out();
    void thread_capture_64_last_V_1_data_out();
    void thread_capture_64_last_V_1_load_A();
    void thread_capture_64_last_V_1_load_B();
    void thread_capture_64_last_V_1_sel();
    void thread_capture_64_last_V_1_state_cmp_full();
    void thread_capture_64_last_V_1_vld_in();
    void thread_capture_64_last_V_1_vld_out();
    void thread_capture_64_strb_V_1_ack_in();
    void thread_capture_64_strb_V_1_ack_out();
    void thread_capture_64_strb_V_1_data_out();
    void thread_capture_64_strb_V_1_load_A();
    void thread_capture_64_strb_V_1_load_B();
    void thread_capture_64_strb_V_1_sel();
    void thread_capture_64_strb_V_1_state_cmp_full();
    void thread_capture_64_strb_V_1_vld_in();
    void thread_capture_64_strb_V_1_vld_out();
    void thread_capture_64_user_V_1_ack_in();
    void thread_capture_64_user_V_1_ack_out();
    void thread_capture_64_user_V_1_data_out();
    void thread_capture_64_user_V_1_load_A();
    void thread_capture_64_user_V_1_load_B();
    void thread_capture_64_user_V_1_sel();
    void thread_capture_64_user_V_1_state_cmp_full();
    void thread_capture_64_user_V_1_vld_in();
    void thread_capture_64_user_V_1_vld_out();
    void thread_i_2_fu_231_p2();
    void thread_i_3_fu_257_p2();
    void thread_samples_1_fu_246_p2();
    void thread_tmp_1_fu_182_p2();
    void thread_tmp_2_fu_173_p1();
    void thread_tmp_3_fu_211_p1();
    void thread_tmp_5_fu_215_p2();
    void thread_tmp_6_fu_220_p2();
    void thread_tmp_7_fu_225_p2();
    void thread_tmp_fu_167_p2();
    void thread_trace_64_TDATA_blk_n();
    void thread_trace_64_TREADY();
    void thread_trace_64_data_V_0_ack_in();
    void thread_trace_64_data_V_0_ack_out();
    void thread_trace_64_data_V_0_data_out();
    void thread_trace_64_data_V_0_load_A();
    void thread_trace_64_data_V_0_load_B();
    void thread_trace_64_data_V_0_sel();
    void thread_trace_64_data_V_0_state_cmp_full();
    void thread_trace_64_data_V_0_vld_in();
    void thread_trace_64_data_V_0_vld_out();
    void thread_trace_64_dest_V_0_ack_in();
    void thread_trace_64_dest_V_0_ack_out();
    void thread_trace_64_dest_V_0_data_out();
    void thread_trace_64_dest_V_0_load_A();
    void thread_trace_64_dest_V_0_load_B();
    void thread_trace_64_dest_V_0_sel();
    void thread_trace_64_dest_V_0_state_cmp_full();
    void thread_trace_64_dest_V_0_vld_in();
    void thread_trace_64_dest_V_0_vld_out();
    void thread_trace_64_id_V_0_ack_in();
    void thread_trace_64_id_V_0_ack_out();
    void thread_trace_64_id_V_0_data_out();
    void thread_trace_64_id_V_0_load_A();
    void thread_trace_64_id_V_0_load_B();
    void thread_trace_64_id_V_0_sel();
    void thread_trace_64_id_V_0_state_cmp_full();
    void thread_trace_64_id_V_0_vld_in();
    void thread_trace_64_id_V_0_vld_out();
    void thread_trace_64_keep_V_0_ack_in();
    void thread_trace_64_keep_V_0_ack_out();
    void thread_trace_64_keep_V_0_data_out();
    void thread_trace_64_keep_V_0_load_A();
    void thread_trace_64_keep_V_0_load_B();
    void thread_trace_64_keep_V_0_sel();
    void thread_trace_64_keep_V_0_state_cmp_full();
    void thread_trace_64_keep_V_0_vld_in();
    void thread_trace_64_keep_V_0_vld_out();
    void thread_trace_64_strb_V_0_ack_in();
    void thread_trace_64_strb_V_0_ack_out();
    void thread_trace_64_strb_V_0_data_out();
    void thread_trace_64_strb_V_0_load_A();
    void thread_trace_64_strb_V_0_load_B();
    void thread_trace_64_strb_V_0_sel();
    void thread_trace_64_strb_V_0_state_cmp_full();
    void thread_trace_64_strb_V_0_vld_in();
    void thread_trace_64_strb_V_0_vld_out();
    void thread_trace_64_user_V_0_ack_in();
    void thread_trace_64_user_V_0_ack_out();
    void thread_trace_64_user_V_0_data_out();
    void thread_trace_64_user_V_0_load_A();
    void thread_trace_64_user_V_0_load_B();
    void thread_trace_64_user_V_0_sel();
    void thread_trace_64_user_V_0_state_cmp_full();
    void thread_trace_64_user_V_0_vld_in();
    void thread_trace_64_user_V_0_vld_out();
    void thread_trace_temp_last_V_fu_241_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
