#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: LAPTOP-393KSRV8
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Feb 26 15:19:39 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {LED} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out_l} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out_l} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {Reset_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Reset_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk50M_System} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {clk50M_System} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'mic_out_r' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 1102.
1st GP placement takes 0.53 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.05 sec.

Pre global placement takes 1.11 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst LED_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst Reset_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst clk50M_System_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_l_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_sd_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 987176.
	7 iterations finished.
	Final slack 994292.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.53 sec.

Wirelength after global placement is 1106.
Global placement takes 0.55 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1106.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 987176.
	7 iterations finished.
	Final slack 994292.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.53 sec.

Wirelength after post global placement is 1106.
Post global placement takes 0.53 sec.

Phase 4 Legalization started.
The average distance in LP is 1.383234.
Wirelength after legalization is 1197.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994671.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 1197.
Phase 5.2 DP placement started.
Legalized cost 994671.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 1197.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 994671, TNS after placement is 0.
Placement done.
Total placement takes 2.30 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.36 sec.
Worst slack is 994671, TNS before global route is 0.
Processing design graph takes 0.06 sec.
Total memory for routing:
	46.952164 M.
Total nets for routing : 269.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 3 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 276 subnets.
    forward max bucket size 84 , backward 16.
        Unrouted nets 164 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 81 , backward 21.
        Unrouted nets 127 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 17.
        Unrouted nets 102 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 24.
        Unrouted nets 66 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 28.
        Unrouted nets 45 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 19.
        Unrouted nets 23 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 31.
        Unrouted nets 12 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 26.
        Unrouted nets 9 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 17.
        Unrouted nets 6 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 10.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 9 iterations
C: Route-2036: The clock path from i2s_u/key_Relise_posedge/Key_R_Flag/opit_0_inv_L5Q:Q to i2s_u/State/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 0.06 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.08 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 1909.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.73 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 46       | 3274          | 2                  
|   FF                     | 99       | 19644         | 1                  
|   LUT                    | 124      | 13096         | 1                  
|   LUT-FF pairs           | 29       | 13096         | 1                  
| Use of CLMS              | 15       | 1110          | 2                  
|   FF                     | 31       | 6660          | 1                  
|   LUT                    | 30       | 4440          | 1                  
|   LUT-FF pairs           | 11       | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 9        | 240           | 4                  
|   IOBD                   | 7        | 120           | 6                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 9        | 240           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Action pnr: Real time elapsed is 0h:0m:8s
Action pnr: CPU time elapsed is 0h:0m:6s
Action pnr: Process CPU time elapsed is 0h:0m:6s
Current time: Sun Feb 26 15:19:45 2023
Action pnr: Peak memory pool usage is 631 MB
