0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.sim/tb_RV32I.sv,1744255530,systemVerilog,,,,tb_RV32I,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/ControlUnit.sv,1744253938,systemVerilog,,C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv,C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/defines.sv,ControlUnit,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv,1744254136,systemVerilog,,C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/MCU.sv,C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/defines.sv,BranchComparator;DataPath;RegisterFile;alu;extend;mux_2x1;register,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/MCU.sv,1744245646,systemVerilog,,C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/RV32I_Core.sv,,MCU,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/RV32I_Core.sv,1744245660,systemVerilog,,C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/ram.sv,,RV32I_Core,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/defines.sv,1744253936,verilog,,,,,,,,,,,,
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/ram.sv,1744245649,systemVerilog,,C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/rom.sv,,ram,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/rom.sv,1744254249,systemVerilog,,C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.sim/tb_RV32I.sv,,rom,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
