# ATOMiK Architecture

## Delta-State Computation in Silicon

> **IP & PATENT NOTICE**
>
> This repository contains software benchmarks, hardware description language (HDL) implementations, formal mathematical proofs, and validation artifacts for the **ATOMiK Architecture**.
>
> The underlying architecture, execution model, and methods demonstrated here are **Patent Pending**.
>
> While the source code in this repository may be licensed under the **BSD 3â€‘Clause License** for evaluation, testing, and benchmarking purposes, **no rightsâ€”express or impliedâ€”are granted to the underlying ATOMiK hardware architecture, execution model, or associated patents**.
>
> Commercial use, hardware integration, or derivative architectural implementations require a separate license.

---

## Development Status

| Phase | Description | Status | Milestone |
|-------|-------------|--------|-----------|
| **Phase 1** | Mathematical Formalization | âœ… **Complete** | 92 theorems verified in Lean4 |
| **Phase 2** | SCORE Comparison | âœ… **Complete** | 95-100% memory reduction validated |
| **Phase 3** | Hardware Synthesis | âœ… **Complete** | 10/10 hardware tests, 7% LUT @ 94.5 MHz |
| **Phase 4** | SDK Development | ğŸ”„ Ready | Python/Rust/JS SDKs |

**Latest**: Phase 3 complete (January 25, 2026). ATOMiK Core v2 validated on Tang Nano 9K FPGA with all delta algebra properties verified in silicon. Single-cycle operations for LOAD, ACCUMULATE, and READâ€”no performance trade-offs. See [`reports/PHASE_3_COMPLETION_REPORT.md`](reports/PHASE_3_COMPLETION_REPORT.md) for details.

---

## The Core Idea

Traditional architectures store and retrieve complete state vectors. ATOMiK stores only **what changed** (deltas) and reconstructs state on demand:

```
Traditional:  Stateâ‚ â†’ Store 64 bits â†’ Load 64 bits â†’ Stateâ‚
ATOMiK:       Stateâ‚€ âŠ• Î”â‚ âŠ• Î”â‚‚ âŠ• ... âŠ• Î”â‚™ = State_current (single XOR)
```

**Why this matters**:

| Advantage | Mechanism |
|-----------|-----------|
| **95-100% memory reduction** | Stream sparse deltas instead of dense state vectors |
| **Single-cycle operations** | XOR has no carry propagationâ€”64-bit ops complete in one cycle |
| **Natural parallelism** | Commutativity enables lock-free multi-accumulator designs |
| **Reversibility built-in** | Self-inverse property (Î´ âŠ• Î´ = 0) enables undo without checkpoints |

---

## Mathematical Foundation

ATOMiK's delta operations form an **Abelian group** (Î”, âŠ•, ğŸ), formally verified in Lean4:

| Property | Formula | Hardware Implication |
|----------|---------|---------------------|
| **Closure** | Î´â‚ âŠ• Î´â‚‚ âˆˆ Î” | Any delta combination is valid |
| **Associativity** | (Î´â‚ âŠ• Î´â‚‚) âŠ• Î´â‚ƒ = Î´â‚ âŠ• (Î´â‚‚ âŠ• Î´â‚ƒ) | Tree reduction is mathematically sound |
| **Commutativity** | Î´â‚ âŠ• Î´â‚‚ = Î´â‚‚ âŠ• Î´â‚ | Order-independent parallel accumulation |
| **Identity** | Î´ âŠ• ğŸ = Î´ | Zero-delta is no-op (filtering optimization) |
| **Self-Inverse** | Î´ âŠ• Î´ = ğŸ | Instant undoâ€”apply same delta to revert |

These properties enable **hardware optimizations impossible with traditional arithmetic**:
- **No carry propagation**: Unlike addition, XOR computes all 64 bits in parallel
- **Order independence**: Multiple hardware units can accumulate deltas without synchronization
- **Guaranteed reversibility**: No need to store checkpoints for undo operations

**Verification**: 92 theorems proven in Lean4, including Turing completeness via counter machine simulation. See [`math/proofs/`](math/proofs/).

---

## Performance

### Hardware-Validated Results

| Operation | Cycles | Latency @ 94.5 MHz |
|-----------|--------|-------------------|
| **LOAD** | 1 | 10.6 ns |
| **ACCUMULATE** | 1 | 10.6 ns |
| **READ** | 1 | 10.6 ns |

All operations are **single-cycle with identical cost**. There are no trade-offs between read and write performance.

### Memory Traffic Comparison

| Scenario | Traditional | ATOMiK | Reduction |
|----------|-------------|--------|-----------|
| 1000 state updates | 128 KB transferred | 0 KB (register-local) | **100%** |
| Streaming pipeline | Full state per stage | Delta per stage | **95-99%** |
| Parallel aggregation | Lock + full state sync | Lock-free delta merge | **Eliminates contention** |

### Parallelization Advantage

Because XOR is commutative and associative, multiple processing units can accumulate deltas **independently** and merge results **without locks**:

```
Unit A: acc_A = Î´â‚ âŠ• Î´â‚ƒ âŠ• Î´â‚…
Unit B: acc_B = Î´â‚‚ âŠ• Î´â‚„ âŠ• Î´â‚†
Final:  acc   = acc_A âŠ• acc_B  (same result regardless of distribution)
```

Phase 2 measured **85% parallel efficiency** in software. Hardware implementations can achieve near-linear scaling.

---

## Hardware Implementation

### Phase 3 Results

| Metric | Result |
|--------|--------|
| **Target Device** | Gowin GW1NR-9 (Tang Nano 9K) |
| **Clock Frequency** | 94.5 MHz (Fmax: 94.9 MHz) |
| **Logic Utilization** | 7% (579/8640 LUTs) |
| **Register Utilization** | 9% (537/6693 FFs) |
| **Hardware Tests** | 10/10 passing |
| **Throughput** | 94.5 million operations/second |

### Architecture

<p align="center">
  <img src="docs/diagrams/atomik_core_v2_logic.svg" alt="ATOMiK Core v2 Logic Gate Diagram" width="800"/>
</p>

<details>
<summary>ASCII Version (click to expand)</summary>

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     ATOMiK Core v2                          â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  Delta Accumulator  â”‚    â”‚  State Reconstructor    â”‚    â”‚
â”‚  â”‚                     â”‚    â”‚                         â”‚    â”‚
â”‚  â”‚  initial_state[63:0]â”œâ”€â”€â”€â”€â–º  XOR (combinational)    â”‚    â”‚
â”‚  â”‚         +           â”‚    â”‚         â”‚               â”‚    â”‚
â”‚  â”‚  accumulator[63:0]  â”œâ”€â”€â”€â”€â–º         â–¼               â”‚    â”‚
â”‚  â”‚         â–²           â”‚    â”‚  current_state[63:0]    â”‚    â”‚
â”‚  â”‚         â”‚           â”‚    â”‚                         â”‚    â”‚
â”‚  â”‚     XOR(delta_in)   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚
â”‚                                                             â”‚
â”‚  All operations: 1 cycle                                   â”‚
â”‚    LOAD:       initial_state â† data_in                     â”‚
â”‚    ACCUMULATE: accumulator â† accumulator âŠ• data_in         â”‚
â”‚    READ:       data_out â† initial_state âŠ• accumulator      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```
</details>

**Key insight**: The entire datapath uses only XOR gates and registers. No carry chains, no multipliers, no complex control logic. This is why single-cycle operation is achievable at high clock frequencies.

### Delta Algebra Verified in Silicon

| Property | Hardware Test | Result |
|----------|---------------|--------|
| Self-Inverse (Î´ âŠ• Î´ = 0) | Accumulate same delta twice | âœ… Returns to original state |
| Identity (S âŠ• 0 = S) | Accumulate zero | âœ… State unchanged |
| Closure | Accumulate multiple deltas | âœ… Correct composition |
| Load/Read roundtrip | Load â†’ Read | âœ… Bit-exact match |

---

## What ATOMiK Is

- **A delta-state accelerator**: Single-cycle accumulation with O(1) state reconstruction
- **A formally verified architecture**: 92 theorems in Lean4, validated in silicon
- **A hardware-first design**: Verilog is the reference implementation
- **Inherently parallel**: Commutativity enables lock-free multi-unit designs
- **Naturally reversible**: Self-inverse property provides undo without checkpoints

## What ATOMiK Is Not

- **Not a general-purpose CPU**: No instruction fetch, branching, or general ALU
- **Not a cache replacement**: It's orthogonalâ€”reduces the data that needs caching
- **Not limited to specific data types**: Any data representable as bit vectors works

## Ideal Use Cases

| Application | Why ATOMiK Fits |
|-------------|-----------------|
| **Event sourcing** | Deltas are events; reconstruct state on demand |
| **Streaming analytics** | Continuous delta accumulation, periodic state output |
| **Financial tick processing** | High-frequency updates with sparse state queries |
| **Sensor fusion** | Multiple delta streams merged via commutative XOR |
| **Undo/redo systems** | Self-inverse property = instant reversion |
| **Distributed aggregation** | Lock-free delta merge across nodes |
| **Video/image processing** | Frame deltas instead of full frames |

---

## Repository Structure

```text
ATOMiK/
â”œâ”€â”€ math/proofs/            # âœ… Lean4 formal proofs (92 theorems)
â”œâ”€â”€ rtl/                    # âœ… Verilog source (Phase 3 complete)
â”‚   â”œâ”€â”€ atomik_delta_acc.v  # Delta accumulator module
â”‚   â”œâ”€â”€ atomik_state_rec.v  # State reconstructor module  
â”‚   â”œâ”€â”€ atomik_core_v2.v    # Core v2 integration
â”‚   â””â”€â”€ atomik_top.v        # Top-level with UART interface
â”œâ”€â”€ experiments/            # âœ… Phase 2 benchmarks (360 measurements)
â”œâ”€â”€ constraints/            # âœ… FPGA timing and physical constraints
â”œâ”€â”€ synth/                  # âœ… Synthesis scripts (Gowin EDA)
â”œâ”€â”€ scripts/                # âœ… Hardware validation tests
â”œâ”€â”€ docs/                   # Theory and development roadmap
â”œâ”€â”€ specs/                  # Formal model and RTL architecture
â”œâ”€â”€ reports/                # Phase completion reports
â””â”€â”€ impl/pnr/ATOMiK.fs      # âœ… FPGA bitstream (Tang Nano 9K)
```

---

## Quick Start

### Verify Mathematical Proofs
```bash
cd math/proofs && lake build
# All 92 theorems verified, 0 sorry statements
```

### Run Performance Benchmarks
```bash
cd experiments/benchmarks && python runner.py
# 360 measurements with statistical analysis
```

### Synthesize & Program FPGA
```powershell
cd synth && .\run_synthesis.ps1
openFPGALoader -b tangnano9k ..\impl\pnr\ATOMiK.fs
```

### Validate Hardware
```bash
python scripts/test_hardware.py COM6
# 10/10 tests passing
```

---

## Roadmap

| Phase | Status | Key Achievement |
|-------|--------|-----------------|
| **Phase 1**: Mathematical Formalization | âœ… Complete | 92 theorems, Turing completeness proven |
| **Phase 2**: Performance Benchmarking | âœ… Complete | 95-100% memory reduction, parallelization validated |
| **Phase 3**: Hardware Synthesis | âœ… Complete | Silicon validation, single-cycle operations confirmed |
| **Phase 4**: SDK Development | ğŸ”„ Ready | Python/Rust/JS SDKs |

**Full roadmap**: [`docs/ATOMiK_Development_Roadmap.md`](docs/ATOMiK_Development_Roadmap.md)

---

## Documentation

| Document | Description |
|----------|-------------|
| [Theoretical Foundations](docs/theory.md) | Mathematical background and proof summaries |
| [Formal Model](specs/formal_model.md) | Delta-state algebra definitions |
| [RTL Architecture](specs/rtl_architecture.md) | Hardware design specification |
| [Benchmark Analysis](reports/comparison.md) | Phase 2 performance results |
| [Hardware Validation](reports/PHASE_3_COMPLETION_REPORT.md) | Phase 3 silicon verification |

---

## Licensing & Contact

Source files are provided under the **BSD 3-Clause License** for evaluation only, subject to the patent notice above.

For licensing inquiries, commercial integration, or architectural collaboration, please contact the repository owner.

---

*Last updated: January 25, 2026 (Phase 3 Complete)*
