xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_dlmb_v10_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_dlmb_v10_0/Block_Design_dlmb_v10_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_ilmb_v10_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_ilmb_v10_0/Block_Design_ilmb_v10_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_dlmb_bram_if_cntlr_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_dlmb_bram_if_cntlr_0/Block_Design_dlmb_bram_if_cntlr_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_ilmb_bram_if_cntlr_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_ilmb_bram_if_cntlr_0/Block_Design_ilmb_bram_if_cntlr_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/bb55/simulation/blk_mem_gen_v8_4.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_lmb_bram_0.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_lmb_bram_0/sim/Block_Design_lmb_bram_0.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_mdm_1_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_mdm_1_0/Block_Design_mdm_1_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_rst_clk_wiz_0_100M_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_rst_clk_wiz_0_100M_0/Block_Design_rst_clk_wiz_0_100M_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_axi_uartlite_0_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_axi_uartlite_0_0/Block_Design_axi_uartlite_0_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_clk_wiz_0_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_clk_wiz_0_0/Block_Design_clk_wiz_0_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_microblaze_0_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_microblaze_0_0/Block_Design_microblaze_0_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Add Div Normaliser.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Add Div Normaliser.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Adder.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Adder.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Divider.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Divider.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
FPU.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/FPU.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
FPU_IP_Slave_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/hdl/FPU_IP_Slave_v1_0_S00_AXI.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Multiplier Normaliser.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Multiplier Normaliser.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Multiplier.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/src/Multiplier.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
FPU_IP_Slave_v1_0.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/2dd0/hdl/FPU_IP_Slave_v1_0.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_FPU_IP_Slave_0_0.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_FPU_IP_Slave_0_0/sim/Block_Design_FPU_IP_Slave_0_0.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design_xbar_0_sim_netlist.v,verilog,xil_defaultlib,d:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/Block_Design/Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_xbar_0/Block_Design_xbar_0_sim_netlist.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
Block_Design.v,verilog,xil_defaultlib,../../../../Block_Design.gen/sources_1/bd/Block_Design/sim/Block_Design.v,incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/30ef"incdir="../../../../Block_Design.gen/sources_1/bd/Block_Design/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
