INFO: [VRFC 10-163] Analyzing VHDL file "/home/asautaux/project_1/project_1.srcs/sources_1/new/simple_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_counter
