Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Module"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : Top_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Standard_PRNG.vhd" in Library work.
Architecture behavioral of Entity standard_prng is up to date.
Compiling vhdl file "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Modular_PRNG.vhd" in Library work.
Entity <modular_prng> compiled.
Entity <modular_prng> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Seven_Segment.vhd" in Library work.
Architecture behavioral of Entity seven_segment is up to date.
Compiling vhdl file "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Top_Module.vhd" in Library work.
Architecture behavioral of Entity top_module is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top_Module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Standard_PRNG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Modular_PRNG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Seven_Segment> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top_Module> in library <work> (Architecture <behavioral>).
Entity <Top_Module> analyzed. Unit <Top_Module> generated.

Analyzing Entity <Standard_PRNG> in library <work> (Architecture <behavioral>).
Entity <Standard_PRNG> analyzed. Unit <Standard_PRNG> generated.

Analyzing Entity <Modular_PRNG> in library <work> (Architecture <behavioral>).
Entity <Modular_PRNG> analyzed. Unit <Modular_PRNG> generated.

Analyzing Entity <Seven_Segment> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Seven_Segment.vhd" line 32: Mux is complete : default of case is discarded
Entity <Seven_Segment> analyzed. Unit <Seven_Segment> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Standard_PRNG>.
    Related source file is "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Standard_PRNG.vhd".
    Found 1-bit register for signal <LED_on>.
    Found 8-bit register for signal <shadow>.
    Found 1-bit xor4 for signal <shadow_7$xor0000> created at line 29.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Standard_PRNG> synthesized.


Synthesizing Unit <Modular_PRNG>.
    Related source file is "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Modular_PRNG.vhd".
    Found 1-bit register for signal <LED_on>.
    Found 8-bit register for signal <shadow>.
    Found 1-bit xor2 for signal <shadow_2$xor0000> created at line 24.
    Found 1-bit xor2 for signal <shadow_3$xor0000> created at line 25.
    Found 1-bit xor2 for signal <shadow_4$xor0000> created at line 26.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Modular_PRNG> synthesized.


Synthesizing Unit <Seven_Segment>.
    Related source file is "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Seven_Segment.vhd".
Unit <Seven_Segment> synthesized.


Synthesizing Unit <Top_Module>.
    Related source file is "C:/Users/NO GO BE/OneDrive/Desktop/Code/Integrated circuit design/lab03/part1/Top_Module.vhd".
WARNING:Xst:646 - Signal <PRN2<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PRN1<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Top_Module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 18
 1-bit register                                        : 18
# Xors                                                 : 4
 1-bit xor2                                            : 3
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18
# Xors                                                 : 4
 1-bit xor2                                            : 3
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_Module> ...

Optimizing unit <Standard_PRNG> ...

Optimizing unit <Modular_PRNG> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <I1/LED_on> in Unit <Top_Module> is equivalent to the following FF/Latch, which will be removed : <I2/LED_on> 
Found area constraint ratio of 100 (+ 5) on block Top_Module, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_Module.ngr
Top Level Output File Name         : Top_Module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 48
#      INV                         : 1
#      LUT2                        : 3
#      LUT4                        : 29
#      MUXF5                       : 14
#      VCC                         : 1
# FlipFlops/Latches                : 17
#      FDCE                        : 9
#      FDPE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       24  out of    768     3%  
 Number of Slice Flip Flops:             17  out of   1536     1%  
 Number of 4 input LUTs:                 33  out of   1536     2%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    124    13%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.461ns (Maximum Frequency: 406.372MHz)
   Minimum input arrival time before clock: 3.542ns
   Maximum output required time after clock: 8.860ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.461ns (frequency: 406.372MHz)
  Total number of paths / destination ports: 22 / 16
-------------------------------------------------------------------------
Delay:               2.461ns (Levels of Logic = 1)
  Source:            I1/shadow_0 (FF)
  Destination:       I1/shadow_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: I1/shadow_0 to I1/shadow_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            15   0.626   1.180  I1/shadow_0 (I1/shadow_0)
     LUT4:I1->O            1   0.479   0.000  I1/Mxor_shadow_7_xor0000_xo<0>1 (I1/shadow_7_xor0000)
     FDCE:D                    0.176          I1/shadow_7
    ----------------------------------------
    Total                      2.461ns (1.281ns logic, 1.180ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.542ns (Levels of Logic = 2)
  Source:            display_en (PAD)
  Destination:       I1/LED_on (FF)
  Destination Clock: clk rising

  Data Path: display_en to I1/LED_on
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.715   1.143  display_en_IBUF (display_en_IBUF)
     INV:I->O              1   0.479   0.681  I2/start_inv1_INV_0 (I1/start_inv)
     FDCE:CE                   0.524          I1/LED_on
    ----------------------------------------
    Total                      3.542ns (1.718ns logic, 1.824ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 126 / 14
-------------------------------------------------------------------------
Offset:              8.860ns (Levels of Logic = 3)
  Source:            I1/LED_on (FF)
  Destination:       standardPRNG<3> (PAD)
  Source Clock:      clk rising

  Data Path: I1/LED_on to standardPRNG<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            28   0.626   1.851  I1/LED_on (I1/LED_on)
     LUT4:I0->O            1   0.479   0.000  I4/Seg_Out<3>1 (I4/Seg_Out<3>)
     MUXF5:I1->O           1   0.314   0.681  I4/Seg_Out<3>_f5 (modularPRNG_3_OBUF)
     OBUF:I->O                 4.909          modularPRNG_3_OBUF (modularPRNG<3>)
    ----------------------------------------
    Total                      8.860ns (6.328ns logic, 2.532ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.82 secs
 
--> 

Total memory usage is 4521840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

