--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

d:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml DEC_TOP.twx DEC_TOP.ncd -o DEC_TOP.twr DEC_TOP.pcf -ucf
ML507_Va_DEC_V10.ucf

Design file:              DEC_TOP.ncd
Physical constraint file: DEC_TOP.pcf
Device,package,speed:     xc5vfx70t,ff1136,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.311ns.
--------------------------------------------------------------------------------

Paths for end point aurora/reset_logic_i/debounce_gt_rst_r_3 (SLICE_X54Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               aurora/reset_logic_i/debounce_gt_rst_r_2 (FF)
  Destination:          aurora/reset_logic_i/debounce_gt_rst_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         aurora/reset_logic_i/init_clk_i rising at 0.000ns
  Destination Clock:    aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: aurora/reset_logic_i/debounce_gt_rst_r_2 to aurora/reset_logic_i/debounce_gt_rst_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.BQ      Tcko                  0.471   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_2
    SLICE_X54Y72.CX      net (fanout=2)        0.810   aurora/reset_logic_i/debounce_gt_rst_r<2>
    SLICE_X54Y72.CLK     Tdick                -0.005   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_3
    -------------------------------------------------  ---------------------------
    Total                                      1.276ns (0.466ns logic, 0.810ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point aurora/reset_logic_i/debounce_gt_rst_r_1 (SLICE_X54Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               aurora/reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination:          aurora/reset_logic_i/debounce_gt_rst_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.443 - 0.471)
  Source Clock:         aurora/reset_logic_i/init_clk_i rising at 0.000ns
  Destination Clock:    aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: aurora/reset_logic_i/debounce_gt_rst_r_0 to aurora/reset_logic_i/debounce_gt_rst_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.450   aurora/reset_logic_i/debounce_gt_rst_r<0>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_0
    SLICE_X54Y72.AX      net (fanout=2)        0.317   aurora/reset_logic_i/debounce_gt_rst_r<0>
    SLICE_X54Y72.CLK     Tdick                -0.012   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.438ns logic, 0.317ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point aurora/reset_logic_i/debounce_gt_rst_r_2 (SLICE_X54Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               aurora/reset_logic_i/debounce_gt_rst_r_1 (FF)
  Destination:          aurora/reset_logic_i/debounce_gt_rst_r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         aurora/reset_logic_i/init_clk_i rising at 0.000ns
  Destination Clock:    aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: aurora/reset_logic_i/debounce_gt_rst_r_1 to aurora/reset_logic_i/debounce_gt_rst_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.AQ      Tcko                  0.471   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_1
    SLICE_X54Y72.BX      net (fanout=2)        0.319   aurora/reset_logic_i/debounce_gt_rst_r<1>
    SLICE_X54Y72.CLK     Tdick                -0.018   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.453ns logic, 0.319ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point aurora/reset_logic_i/debounce_gt_rst_r_1 (SLICE_X54Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               aurora/reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination:          aurora/reset_logic_i/debounce_gt_rst_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.476 - 0.438)
  Source Clock:         aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Destination Clock:    aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: aurora/reset_logic_i/debounce_gt_rst_r_0 to aurora/reset_logic_i/debounce_gt_rst_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.414   aurora/reset_logic_i/debounce_gt_rst_r<0>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_0
    SLICE_X54Y72.AX      net (fanout=2)        0.292   aurora/reset_logic_i/debounce_gt_rst_r<0>
    SLICE_X54Y72.CLK     Tckdi       (-Th)     0.236   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.178ns logic, 0.292ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point aurora/reset_logic_i/debounce_gt_rst_r_2 (SLICE_X54Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               aurora/reset_logic_i/debounce_gt_rst_r_1 (FF)
  Destination:          aurora/reset_logic_i/debounce_gt_rst_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Destination Clock:    aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: aurora/reset_logic_i/debounce_gt_rst_r_1 to aurora/reset_logic_i/debounce_gt_rst_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.AQ      Tcko                  0.433   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_1
    SLICE_X54Y72.BX      net (fanout=2)        0.293   aurora/reset_logic_i/debounce_gt_rst_r<1>
    SLICE_X54Y72.CLK     Tckdi       (-Th)     0.242   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.191ns logic, 0.293ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point aurora/reset_logic_i/debounce_gt_rst_r_3 (SLICE_X54Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.949ns (requirement - (clock path skew + uncertainty - data path))
  Source:               aurora/reset_logic_i/debounce_gt_rst_r_2 (FF)
  Destination:          aurora/reset_logic_i/debounce_gt_rst_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Destination Clock:    aurora/reset_logic_i/init_clk_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: aurora/reset_logic_i/debounce_gt_rst_r_2 to aurora/reset_logic_i/debounce_gt_rst_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.BQ      Tcko                  0.433   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_2
    SLICE_X54Y72.CX      net (fanout=2)        0.746   aurora/reset_logic_i/debounce_gt_rst_r<2>
    SLICE_X54Y72.CLK     Tckdi       (-Th)     0.230   aurora/reset_logic_i/debounce_gt_rst_r<3>
                                                       aurora/reset_logic_i/debounce_gt_rst_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.203ns logic, 0.746ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: aurora/reset_logic_i/debounce_gt_rst_r<3>/CLK
  Logical resource: aurora/reset_logic_i/debounce_gt_rst_r_1/CK
  Location pin: SLICE_X54Y72.CLK
  Clock network: aurora/reset_logic_i/init_clk_i
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: aurora/reset_logic_i/debounce_gt_rst_r<3>/CLK
  Logical resource: aurora/reset_logic_i/debounce_gt_rst_r_1/CK
  Location pin: SLICE_X54Y72.CLK
  Clock network: aurora/reset_logic_i/init_clk_i
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: aurora/reset_logic_i/debounce_gt_rst_r<3>/CLK
  Logical resource: aurora/reset_logic_i/debounce_gt_rst_r_2/CK
  Location pin: SLICE_X54Y72.CLK
  Clock network: aurora/reset_logic_i/init_clk_i
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    1.311|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3 paths, 0 nets, and 5 connections

Design statistics:
   Minimum period:   1.311ns{1}   (Maximum frequency: 762.776MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 21 15:21:07 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 292 MB



