{"vcs1":{"timestamp_begin":1747809837.060725667, "rt":9.83, "ut":9.95, "st":0.64}}
{"vcselab":{"timestamp_begin":1747809846.970194440, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747809847.405452192, "rt":0.40, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747809836.407805982}
{"VCS_COMP_START_TIME": 1747809836.407805982}
{"VCS_COMP_END_TIME": 1747809847.958384171}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494492}}
{"vcselab": {"peak_mem": 183888}}
