

Implementation tool: Xilinx Vivado v.2017.3
Project:             Prova_casa
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Wed Nov 22 11:33:09 CET 2017

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          11056
FF:            9997
DSP:            182
BRAM:           151
SRL:            151
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.409
Timing met
