<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p72" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_72{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_72{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_72{left:152px;bottom:1065px;word-spacing:2.97px;}
#t4_72{left:599px;bottom:1065px;letter-spacing:0.1px;}
#t5_72{left:626px;bottom:1065px;letter-spacing:0.01px;word-spacing:2.94px;}
#t6_72{left:152px;bottom:1046px;letter-spacing:0.01px;word-spacing:2.45px;}
#t7_72{left:152px;bottom:1028px;letter-spacing:0.01px;word-spacing:0.68px;}
#t8_72{left:657px;bottom:1028px;letter-spacing:0.1px;}
#t9_72{left:682px;bottom:1028px;letter-spacing:0.12px;}
#ta_72{left:710px;bottom:1028px;letter-spacing:0.1px;}
#tb_72{left:735px;bottom:1028px;letter-spacing:-0.03px;}
#tc_72{left:152px;bottom:1010px;letter-spacing:-0.03px;word-spacing:1.9px;}
#td_72{left:220px;bottom:978px;letter-spacing:0.09px;}
#te_72{left:704px;bottom:978px;}
#tf_72{left:396px;bottom:960px;letter-spacing:-0.13px;word-spacing:1.26px;}
#tg_72{left:485px;bottom:960px;letter-spacing:-0.87px;}
#th_72{left:534px;bottom:960px;}
#ti_72{left:456px;bottom:943px;letter-spacing:-0.15px;}
#tj_72{left:288px;bottom:901px;letter-spacing:-0.21px;word-spacing:1.81px;}
#tk_72{left:175px;bottom:867px;letter-spacing:0.09px;}
#tl_72{left:216px;bottom:867px;letter-spacing:0.09px;}
#tm_72{left:266px;bottom:867px;letter-spacing:0.09px;}
#tn_72{left:750px;bottom:867px;}
#to_72{left:180px;bottom:849px;letter-spacing:4.51px;}
#tp_72{left:197px;bottom:849px;letter-spacing:-0.87px;}
#tq_72{left:246px;bottom:849px;}
#tr_72{left:441px;bottom:849px;letter-spacing:-0.13px;word-spacing:1.26px;}
#ts_72{left:530px;bottom:849px;letter-spacing:-0.87px;}
#tt_72{left:579px;bottom:849px;}
#tu_72{left:192px;bottom:831px;letter-spacing:-0.15px;}
#tv_72{left:501px;bottom:831px;letter-spacing:-0.15px;}
#tw_72{left:288px;bottom:789px;letter-spacing:-0.21px;word-spacing:1.81px;}
#tx_72{left:110px;bottom:750px;letter-spacing:-0.16px;}
#ty_72{left:163px;bottom:750px;letter-spacing:-0.15px;}
#tz_72{left:200px;bottom:750px;letter-spacing:-0.18px;word-spacing:2.56px;}
#t10_72{left:110px;bottom:729px;letter-spacing:-0.17px;word-spacing:2.86px;}
#t11_72{left:110px;bottom:709px;letter-spacing:-0.14px;word-spacing:1.76px;}
#t12_72{left:110px;bottom:688px;letter-spacing:-0.19px;}
#t13_72{left:181px;bottom:688px;letter-spacing:-1px;}
#t14_72{left:243px;bottom:688px;letter-spacing:-0.18px;word-spacing:0.21px;}
#t15_72{left:110px;bottom:667px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t16_72{left:181px;bottom:636px;}
#t17_72{left:247px;bottom:636px;}
#t18_72{left:354px;bottom:636px;}
#t19_72{left:384px;bottom:636px;}
#t1a_72{left:491px;bottom:636px;}
#t1b_72{left:552px;bottom:636px;}
#t1c_72{left:650px;bottom:636px;}
#t1d_72{left:748px;bottom:636px;}
#t1e_72{left:147px;bottom:618px;letter-spacing:4.49px;}
#t1f_72{left:166px;bottom:618px;letter-spacing:-0.87px;}
#t1g_72{left:215px;bottom:618px;}
#t1h_72{left:265px;bottom:618px;letter-spacing:4.51px;}
#t1i_72{left:282px;bottom:618px;letter-spacing:-0.87px;}
#t1j_72{left:331px;bottom:618px;}
#t1k_72{left:400px;bottom:618px;letter-spacing:4.47px;}
#t1l_72{left:421px;bottom:618px;letter-spacing:-0.87px;}
#t1m_72{left:470px;bottom:618px;}
#t1n_72{left:518px;bottom:618px;letter-spacing:4.47px;}
#t1o_72{left:538px;bottom:618px;letter-spacing:-0.87px;}
#t1p_72{left:587px;bottom:618px;}
#t1q_72{left:613px;bottom:618px;letter-spacing:4.43px;}
#t1r_72{left:638px;bottom:618px;letter-spacing:-0.87px;}
#t1s_72{left:687px;bottom:618px;}
#t1t_72{left:713px;bottom:618px;letter-spacing:4.47px;}
#t1u_72{left:734px;bottom:618px;letter-spacing:-0.87px;}
#t1v_72{left:783px;bottom:618px;}
#t1w_72{left:180px;bottom:601px;}
#t1x_72{left:298px;bottom:601px;}
#t1y_72{left:435px;bottom:601px;}
#t1z_72{left:552px;bottom:601px;}
#t20_72{left:649px;bottom:601px;}
#t21_72{left:748px;bottom:601px;}
#t22_72{left:292px;bottom:559px;letter-spacing:-0.15px;word-spacing:1.76px;}
#t23_72{left:110px;bottom:520px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t24_72{left:110px;bottom:499px;letter-spacing:-0.14px;word-spacing:2.73px;}
#t25_72{left:395px;bottom:499px;letter-spacing:-0.17px;word-spacing:2.78px;}
#t26_72{left:110px;bottom:479px;letter-spacing:-0.16px;word-spacing:3.44px;}
#t27_72{left:110px;bottom:458px;letter-spacing:-0.16px;word-spacing:0.78px;}
#t28_72{left:110px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.23px;}
#t29_72{left:110px;bottom:416px;letter-spacing:-0.15px;}
#t2a_72{left:110px;bottom:381px;letter-spacing:-0.21px;word-spacing:0.97px;}
#t2b_72{left:418px;bottom:381px;letter-spacing:-0.18px;}
#t2c_72{left:444px;bottom:381px;}
#t2d_72{left:453px;bottom:381px;letter-spacing:-0.18px;}
#t2e_72{left:484px;bottom:381px;letter-spacing:-0.15px;word-spacing:0.87px;}
#t2f_72{left:764px;bottom:381px;letter-spacing:-0.17px;}
#t2g_72{left:816px;bottom:381px;}
#t2h_72{left:110px;bottom:360px;letter-spacing:-0.19px;word-spacing:1.15px;}
#t2i_72{left:110px;bottom:339px;letter-spacing:-0.14px;}
#t2j_72{left:136px;bottom:339px;letter-spacing:-0.17px;}
#t2k_72{left:203px;bottom:339px;letter-spacing:-0.3px;word-spacing:1.12px;}
#t2l_72{left:291px;bottom:339px;letter-spacing:-0.17px;}
#t2m_72{left:352px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.83px;}
#t2n_72{left:424px;bottom:339px;letter-spacing:-0.18px;}
#t2o_72{left:485px;bottom:339px;letter-spacing:-0.14px;word-spacing:3.05px;}
#t2p_72{left:561px;bottom:339px;letter-spacing:-0.18px;}
#t2q_72{left:627px;bottom:339px;letter-spacing:-0.19px;word-spacing:0.9px;}
#t2r_72{left:110px;bottom:318px;letter-spacing:-0.12px;word-spacing:1.33px;}
#t2s_72{left:437px;bottom:318px;letter-spacing:-0.14px;}
#t2t_72{left:458px;bottom:318px;}
#t2u_72{left:110px;bottom:259px;letter-spacing:-0.23px;word-spacing:2.3px;}
#t2v_72{left:110px;bottom:212px;letter-spacing:-0.16px;word-spacing:3.17px;}
#t2w_72{left:110px;bottom:192px;letter-spacing:-0.17px;word-spacing:2.41px;}
#t2x_72{left:693px;bottom:192px;letter-spacing:-0.15px;}
#t2y_72{left:723px;bottom:192px;letter-spacing:-0.19px;word-spacing:3.75px;}
#t2z_72{left:110px;bottom:171px;letter-spacing:-0.18px;word-spacing:3.23px;}
#t30_72{left:531px;bottom:171px;letter-spacing:-0.18px;word-spacing:3.21px;}
#t31_72{left:110px;bottom:150px;letter-spacing:-0.14px;word-spacing:1.78px;}
#t32_72{left:110px;bottom:130px;letter-spacing:-0.15px;word-spacing:0.93px;}
#t33_72{left:110px;bottom:109px;letter-spacing:-0.24px;word-spacing:1.57px;}

.s1_72{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_72{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_72{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_72{font-size:15px;font-family:CMTI10_1gf;color:#000080;}
.s5_72{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s6_72{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s7_72{font-size:14px;font-family:CMBX9_1fk;color:#000;}
.s8_72{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s9_72{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.sa_72{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.sb_72{font-size:17px;font-family:CMITT10_1fo;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts72" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMITT10_1fo;
	src: url("fonts/CMITT10_1fo.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg72Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg72" style="-webkit-user-select: none;"><object width="935" height="1210" data="72/72.svg" type="image/svg+xml" id="pdf72" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_72" class="t s1_72">58 </span><span id="t2_72" class="t s2_72">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_72" class="t s3_72">The Sv32 page-based virtual-memory scheme described in Section </span><span id="t4_72" class="t s4_72">4.3 </span><span id="t5_72" class="t s3_72">supports 34-bit physical </span>
<span id="t6_72" class="t s3_72">addresses for RV32, so the PMP scheme must support addresses wider than XLEN for RV32. </span>
<span id="t7_72" class="t s3_72">The Sv39 and Sv48 page-based virtual-memory schemes described in Sections </span><span id="t8_72" class="t s4_72">4.4 </span><span id="t9_72" class="t s3_72">and </span><span id="ta_72" class="t s4_72">4.5 </span><span id="tb_72" class="t s3_72">support </span>
<span id="tc_72" class="t s3_72">a 56-bit physical address space, so the RV64 PMP address registers impose the same limit. </span>
<span id="td_72" class="t s5_72">31 </span><span id="te_72" class="t s5_72">0 </span>
<span id="tf_72" class="t s6_72">address[33:2] (</span><span id="tg_72" class="t s7_72">WARL</span><span id="th_72" class="t s6_72">) </span>
<span id="ti_72" class="t s6_72">32 </span>
<span id="tj_72" class="t s1_72">Figure 3.33: PMP address register format, RV32. </span>
<span id="tk_72" class="t s5_72">63 </span><span id="tl_72" class="t s5_72">54 </span><span id="tm_72" class="t s5_72">53 </span><span id="tn_72" class="t s5_72">0 </span>
<span id="to_72" class="t s6_72">0(</span><span id="tp_72" class="t s7_72">WARL</span><span id="tq_72" class="t s6_72">) </span><span id="tr_72" class="t s6_72">address[55:2] (</span><span id="ts_72" class="t s7_72">WARL</span><span id="tt_72" class="t s6_72">) </span>
<span id="tu_72" class="t s6_72">10 </span><span id="tv_72" class="t s6_72">54 </span>
<span id="tw_72" class="t s1_72">Figure 3.34: PMP address register format, RV64. </span>
<span id="tx_72" class="t s1_72">Figure </span><span id="ty_72" class="t s8_72">3.35 </span><span id="tz_72" class="t s1_72" data-mappings='[[29,"fi"]]'>shows the layout of a PMP conﬁguration register. The R, W, and X bits, when set, </span>
<span id="t10_72" class="t s1_72">indicate that the PMP entry permits read, write, and instruction execution, respectively. When </span>
<span id="t11_72" class="t s1_72" data-mappings='[[85,"fi"]]'>one of these bits is clear, the corresponding access type is denied. The R, W, and X ﬁelds form a </span>
<span id="t12_72" class="t s1_72">collective </span><span id="t13_72" class="t s9_72">WARL </span><span id="t14_72" class="t s1_72" data-mappings='[[0,"fi"]]'>ﬁeld for which the combinations with R=0 and W=1 are reserved. The remaining </span>
<span id="t15_72" class="t s1_72" data-mappings='[[4,"fi"]]'>two ﬁelds, A and L, are described in the following sections. </span>
<span id="t16_72" class="t s5_72">7 </span><span id="t17_72" class="t s5_72">6 </span><span id="t18_72" class="t s5_72">5 </span><span id="t19_72" class="t s5_72">4 </span><span id="t1a_72" class="t s5_72">3 </span><span id="t1b_72" class="t s5_72">2 </span><span id="t1c_72" class="t s5_72">1 </span><span id="t1d_72" class="t s5_72">0 </span>
<span id="t1e_72" class="t s6_72">L(</span><span id="t1f_72" class="t s7_72">WARL</span><span id="t1g_72" class="t s6_72">) </span><span id="t1h_72" class="t s6_72">0(</span><span id="t1i_72" class="t s7_72">WARL</span><span id="t1j_72" class="t s6_72">) </span><span id="t1k_72" class="t s6_72">A(</span><span id="t1l_72" class="t s7_72">WARL</span><span id="t1m_72" class="t s6_72">) </span><span id="t1n_72" class="t s6_72">X(</span><span id="t1o_72" class="t s7_72">WARL</span><span id="t1p_72" class="t s6_72">) </span><span id="t1q_72" class="t s6_72">W(</span><span id="t1r_72" class="t s7_72">WARL</span><span id="t1s_72" class="t s6_72">) </span><span id="t1t_72" class="t s6_72">R(</span><span id="t1u_72" class="t s7_72">WARL</span><span id="t1v_72" class="t s6_72">) </span>
<span id="t1w_72" class="t s6_72">1 </span><span id="t1x_72" class="t s6_72">2 </span><span id="t1y_72" class="t s6_72">2 </span><span id="t1z_72" class="t s6_72">1 </span><span id="t20_72" class="t s6_72">1 </span><span id="t21_72" class="t s6_72">1 </span>
<span id="t22_72" class="t s1_72" data-mappings='[[20,"fi"]]'>Figure 3.35: PMP conﬁguration register format. </span>
<span id="t23_72" class="t s1_72">Attempting to fetch an instruction from a PMP region that does not have execute permissions raises </span>
<span id="t24_72" class="t s1_72">an instruction access-fault exception. </span><span id="t25_72" class="t s1_72">Attempting to execute a load or load-reserved instruction </span>
<span id="t26_72" class="t s1_72">which accesses a physical address within a PMP region without read permissions raises a load </span>
<span id="t27_72" class="t s1_72">access-fault exception. Attempting to execute a store, store-conditional, or AMO instruction which </span>
<span id="t28_72" class="t s1_72">accesses a physical address within a PMP region without write permissions raises a store access-fault </span>
<span id="t29_72" class="t s1_72">exception. </span>
<span id="t2a_72" class="t s1_72">If MXLEN is changed, the contents of the </span><span id="t2b_72" class="t sa_72">pmp</span><span id="t2c_72" class="t sb_72">x</span><span id="t2d_72" class="t sa_72">cfg </span><span id="t2e_72" class="t s1_72" data-mappings='[[0,"fi"]]'>ﬁelds are preserved, but appear in the </span><span id="t2f_72" class="t sa_72">pmpcfg</span><span id="t2g_72" class="t sb_72">y </span>
<span id="t2h_72" class="t s1_72">CSR prescribed by the new setting of MXLEN. For example, when MXLEN is changed from 64 to </span>
<span id="t2i_72" class="t s1_72">32, </span><span id="t2j_72" class="t sa_72">pmp4cfg </span><span id="t2k_72" class="t s1_72">moves from </span><span id="t2l_72" class="t sa_72">pmpcfg0</span><span id="t2m_72" class="t s1_72">[39:32] to </span><span id="t2n_72" class="t sa_72">pmpcfg1</span><span id="t2o_72" class="t s1_72">[7:0]. The </span><span id="t2p_72" class="t sa_72">pmpaddr </span><span id="t2q_72" class="t s1_72">CSRs follow the usual CSR </span>
<span id="t2r_72" class="t s1_72">width modulation rules described in Section </span><span id="t2s_72" class="t s8_72">2.6</span><span id="t2t_72" class="t s1_72">. </span>
<span id="t2u_72" class="t s9_72">Address Matching </span>
<span id="t2v_72" class="t s1_72" data-mappings='[[6,"fi"],[31,"fi"]]'>The A ﬁeld in a PMP entry’s conﬁguration register encodes the address-matching mode of the </span>
<span id="t2w_72" class="t s1_72" data-mappings='[[54,"fi"]]'>associated PMP address register. The encoding of this ﬁeld is shown in Table </span><span id="t2x_72" class="t s8_72">3.10</span><span id="t2y_72" class="t s1_72">. When A=0, </span>
<span id="t2z_72" class="t s1_72">this PMP entry is disabled and matches no addresses. </span><span id="t30_72" class="t s1_72">Two other address-matching modes are </span>
<span id="t31_72" class="t s1_72">supported: naturally aligned power-of-2 regions (NAPOT), including the special case of naturally </span>
<span id="t32_72" class="t s1_72">aligned four-byte regions (NA4); and the top boundary of an arbitrary range (TOR). These modes </span>
<span id="t33_72" class="t s1_72">support four-byte granularity. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
