

================================================================
== Vivado HLS Report for 'merger'
================================================================
* Date:           Fri Nov  9 23:11:47 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.391|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      26|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|     524|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     524|      86|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_141                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op11_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op39_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op43_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  26|          13|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   9|          2|    1|          2|
    |merger2responseForma_1_blk_n  |   9|          2|    1|          2|
    |merger2responseForma_1_din    |  15|          3|  256|        768|
    |real_start                    |   9|          2|    1|          2|
    |valueStoreDram2merge_1_blk_n  |   9|          2|    1|          2|
    |valueStoreFlash2merg_1_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  60|         13|  261|        778|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                   |    1|   0|    1|          0|
    |ap_done_reg                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |    1|   0|    1|          0|
    |dramOrFlash_V               |    1|   0|    1|          0|
    |dramOrFlash_V_load_reg_141  |    1|   0|    1|          0|
    |mergerState                 |    1|   0|    1|          0|
    |mergerState_load_reg_137    |    1|   0|    1|          0|
    |reg_91                      |  256|   0|  256|          0|
    |reg_96                      |  256|   0|  256|          0|
    |start_once_reg              |    1|   0|    1|          0|
    |tmp_134_reg_161             |    1|   0|    1|          0|
    |tmp_135_reg_153             |    1|   0|    1|          0|
    |tmp_136_reg_149             |    1|   0|    1|          0|
    |tmp_reg_145                 |    1|   0|    1|          0|
    +----------------------------+-----+----+-----+-----------+
    |Total                       |  524|   0|  524|          0|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+--------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+--------------------------------+-----+-----+--------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_none |         merger         | return value |
|ap_rst                          |  in |    1| ap_ctrl_none |         merger         | return value |
|ap_start                        |  in |    1| ap_ctrl_none |         merger         | return value |
|start_full_n                    |  in |    1| ap_ctrl_none |         merger         | return value |
|ap_done                         | out |    1| ap_ctrl_none |         merger         | return value |
|ap_continue                     |  in |    1| ap_ctrl_none |         merger         | return value |
|ap_idle                         | out |    1| ap_ctrl_none |         merger         | return value |
|ap_ready                        | out |    1| ap_ctrl_none |         merger         | return value |
|start_out                       | out |    1| ap_ctrl_none |         merger         | return value |
|start_write                     | out |    1| ap_ctrl_none |         merger         | return value |
|valueStoreDram2merge_1_dout     |  in |  256|    ap_fifo   | valueStoreDram2merge_1 |    pointer   |
|valueStoreDram2merge_1_empty_n  |  in |    1|    ap_fifo   | valueStoreDram2merge_1 |    pointer   |
|valueStoreDram2merge_1_read     | out |    1|    ap_fifo   | valueStoreDram2merge_1 |    pointer   |
|valueStoreFlash2merg_1_dout     |  in |  256|    ap_fifo   | valueStoreFlash2merg_1 |    pointer   |
|valueStoreFlash2merg_1_empty_n  |  in |    1|    ap_fifo   | valueStoreFlash2merg_1 |    pointer   |
|valueStoreFlash2merg_1_read     | out |    1|    ap_fifo   | valueStoreFlash2merg_1 |    pointer   |
|merger2responseForma_1_din      | out |  256|    ap_fifo   | merger2responseForma_1 |    pointer   |
|merger2responseForma_1_full_n   |  in |    1|    ap_fifo   | merger2responseForma_1 |    pointer   |
|merger2responseForma_1_write    | out |    1|    ap_fifo   | merger2responseForma_1 |    pointer   |
+--------------------------------+-----+-----+--------------+------------------------+--------------+

