# Makefile

include Makefile_common

# defaults
SIM ?= verilator
TOPLEVEL_LANG ?= verilog
EXTRA_ARGS += --trace --trace-structs --no-timing -Wno-LATCH -Wno-ASCRANGE -Wno-SELRANGE -Wno-STMTDLY -Wno-BLKANDNBLK -Wno-UNOPTFLAT -Wno-COMBDLY -Wno-CASEINCOMPLETE -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNSIGNED -Wno-SYMRSVDWORD -Wno-WIDTHCONCAT
#SIM_ARGS = -suppress 8386

VERILOG_INCLUDE_DIRS += $(PWD)/cores/cva6/core/include/
VERILOG_INCLUDE_DIRS += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/include/
VERILOG_INCLUDE_DIRS += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/
VERILOG_INCLUDE_DIRS += $(PWD)/cores/cva6/vendor/pulp-platform/axi/include/
VERILOG_INCLUDE_DIRS += $(PWD)/cores/cva6/common/local/util/

# Floating point unit
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_pkg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_cast_multi.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_classifier.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_fma_multi.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_fma.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_noncomp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_opgroup_block.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_rounding.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpnew_top.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv

VERILOG_SOURCES += $(PWD)/cores/cva6/core/include/config_pkg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/include/cv32a6_ctx.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/include/riscv_pkg.sv
# Note: depends on fpnew_pkg, above
VERILOG_SOURCES += $(PWD)/cores/cva6/core/include/ariane_pkg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv

# Packages
VERILOG_SOURCES += $(PWD)/cores/cva6/core/include/wt_cache_pkg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/include/std_cache_pkg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/include/instr_tracer_pkg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/include/build_config_pkg.sv

# CVXIF
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvxif_compressed_if_driver.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvxif_issue_register_commit_if_driver.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvxif_fu.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvxif_example/cvxif_example_coprocessor.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvxif_example/instr_decoder.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvxif_example/compressed_instr_decoder.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cvxif_example/copro_alu.sv

# Common Cells
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/lzc.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/unread.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/popcount.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv

# Common Cells for example coprocessor
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/counter.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv

# Top-level source files (not necessarily instantiated at the top of the cva6).
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cva6.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cva6_rvfi_probes.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/alu.sv
# Note: depends on fpnew_pkg, above
VERILOG_SOURCES += $(PWD)/cores/cva6/core/fpu_wrap.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/branch_unit.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/compressed_decoder.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/macro_decoder.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/controller.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/zcmt_decoder.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/csr_buffer.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/csr_regfile.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/decoder.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/ex_stage.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/instr_realign.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/id_stage.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/issue_read_operands.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/issue_stage.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/load_unit.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/load_store_unit.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/lsu_bypass.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/mult.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/multiplier.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/serdiv.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/perf_counters.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/ariane_regfile_ff.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/ariane_regfile_mux.sv
# NOTE: scoreboard.sv modified for DSIM (unchanged for other simulators)
VERILOG_SOURCES += $(PWD)/cores/cva6/core/scoreboard.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/store_buffer.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/amo_buffer.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/store_unit.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/commit_stage.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/axi_shim.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cva6_accel_first_pass_decoder_stub.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/acc_dispatcher.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cva6_fifo_v3.sv

# What is "frontend"?
VERILOG_SOURCES += $(PWD)/cores/cva6/core/frontend/btb.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/frontend/bht.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/frontend/ras.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/frontend/instr_scan.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/frontend/instr_queue.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/frontend/frontend.sv

# Cache subsystem
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/wt_dcache_ctrl.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/wt_dcache_mem.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/wt_dcache_missunit.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/wt_dcache.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/cva6_icache.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/wt_cache_subsystem.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/wt_axi_adapter.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/tag_cmp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/axi_adapter.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/miss_handler.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/cache_ctrl.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/std_cache_subsystem.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/cache_subsystem/std_nbdcache.sv

# Physical Memory Protection
# NOTE: pmp.sv modified for DSIM (unchanged for other simulators)
VERILOG_SOURCES += $(PWD)/cores/cva6/core/pmp/src/pmp.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/pmp/src/pmp_entry.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/core/pmp/src/pmp_data_if.sv

# Tracer (behavioral code, not RTL)
VERILOG_SOURCES += $(PWD)/cores/cva6/common/local/util/instr_tracer.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/common/local/util/tc_sram_wrapper.sv
#
# can be removed for questa
VERILOG_SOURCES += $(PWD)/cores/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv
#
VERILOG_SOURCES += $(PWD)/cores/cva6/common/local/util/sram.sv
VERILOG_SOURCES += $(PWD)/cores/cva6/common/local/util/sram_cache.sv

VERILOG_SOURCES += $(PWD)/simulation_wrappers/cva6_wrapper.sv
VERILOG_SOURCES += $(PWD)/RTOSUnit/build/verilog/mkRTOSUnitSynth.v

VERILOG_INCLUDE_DIRS += /opt/cad/bluespec/latest/lib/Verilog/

VERILOG_SOURCES += /opt/cad/bluespec/latest/lib/Verilog/FIFO2.v

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = cva6_ariane_wrapper

# MODULE is the basename of the Python test file
MODULE = cocotb_modules.cva6

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim
