// Seed: 3989357432
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    output uwire id_9
);
  logic id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri id_5
    , id_27,
    input wire id_6,
    input wire id_7,
    input wire id_8,
    output wor id_9,
    input supply1 id_10,
    input tri id_11,
    input wand id_12,
    input wire id_13,
    output supply1 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri1 id_18,
    output tri id_19,
    output tri0 id_20,
    input tri id_21,
    output supply1 id_22,
    inout tri id_23,
    input uwire id_24,
    input wire id_25
);
  assign id_3 = id_18;
  module_0 modCall_1 (
      id_20,
      id_0,
      id_14,
      id_11,
      id_12,
      id_19,
      id_3,
      id_24,
      id_20,
      id_20
  );
endmodule
