
---------- Begin Simulation Statistics ----------
final_tick                               2541851146500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221521                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   221519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.94                       # Real time elapsed on the host
host_tick_rate                              625342227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194615                       # Number of instructions simulated
sim_ops                                       4194615                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011841                       # Number of seconds simulated
sim_ticks                                 11841301500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.113329                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  383983                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               851152                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77794                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803831                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52738                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277839                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225101                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977318                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64554                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26767                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194615                       # Number of instructions committed
system.cpu.committedOps                       4194615                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.642727                       # CPI: cycles per instruction
system.cpu.discardedOps                        191356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606780                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451711                       # DTB hits
system.cpu.dtb.data_misses                       7705                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405261                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849226                       # DTB read hits
system.cpu.dtb.read_misses                       6850                       # DTB read misses
system.cpu.dtb.write_accesses                  201519                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602485                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3381181                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031483                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661397                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16733153                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177219                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  966282                       # ITB accesses
system.cpu.itb.fetch_acv                          553                       # ITB acv
system.cpu.itb.fetch_hits                      958957                       # ITB hits
system.cpu.itb.fetch_misses                      7325                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4202     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6065                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14408                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2672     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5115                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10936112500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9562000      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17055500      0.14%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882995000      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11845725000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903069                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946823                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7996146000     67.50%     67.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3849579000     32.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23669066                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85406      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540687     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839016     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592397     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104779      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194615                       # Class of committed instruction
system.cpu.quiesceCycles                        13537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6935913                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22909456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22909456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22909456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22909456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117484.389744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117484.389744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117484.389744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117484.389744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13144492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13144492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13144492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13144492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67407.651282                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67407.651282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67407.651282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67407.651282                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22559959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22559959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117499.786458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117499.786458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12944995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12944995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67421.848958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67421.848958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.272956                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539427815000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.272956                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204560                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204560                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128092                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34833                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86522                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29005                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40873                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11108608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11108608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17810289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157405                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052677                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156967     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157405                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820509539                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375924500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461877500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34833                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470488823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377655784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848144606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470488823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470488823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188265792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188265792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188265792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470488823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377655784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036410398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217542500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406753                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111714                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121141                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2188                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5677                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010993500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4760756000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13712.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32462.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80374                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.105410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.643925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.508491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34258     42.15%     42.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24224     29.81%     71.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10087     12.41%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4564      5.62%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2384      2.93%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1428      1.76%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          903      1.11%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          601      0.74%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2824      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81273                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.033743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.419219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.659188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1259     17.20%     17.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5570     76.09%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.96%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           100      1.37%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6522     89.10%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.35%     90.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              464      6.34%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              167      2.28%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9385856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7611456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11841296500                       # Total gap between requests
system.mem_ctrls.avgGap                      42584.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4945472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7611456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417645982.580546557903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374991211.903522610664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642788801.551923990250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121141                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2521850500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2238905500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290710025000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28970.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32042.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399765.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313538820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166619475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559468980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308528100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5181150660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183985920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7647544755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.836503                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    426367750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11019733750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266843220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141811560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487640580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312281280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5102645700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250095360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7495570500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.002251                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    597139250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10848962250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11834101500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1645328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1645328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1645328                       # number of overall hits
system.cpu.icache.overall_hits::total         1645328                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87113                       # number of overall misses
system.cpu.icache.overall_misses::total         87113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5372322000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5372322000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5372322000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5372322000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1732441                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1732441                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1732441                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1732441                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050283                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61670.726528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61670.726528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61670.726528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61670.726528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86522                       # number of writebacks
system.cpu.icache.writebacks::total             86522                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87113                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5285210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5285210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5285210000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5285210000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050283                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050283                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050283                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050283                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60670.738007                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60670.738007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60670.738007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60670.738007                       # average overall mshr miss latency
system.cpu.icache.replacements                  86522                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1645328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1645328                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5372322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5372322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1732441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1732441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61670.726528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61670.726528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5285210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5285210000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050283                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050283                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60670.738007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60670.738007                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.811786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1667855                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.259296                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.811786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3551994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3551994                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312527                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312527                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105672                       # number of overall misses
system.cpu.dcache.overall_misses::total        105672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6764077000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6764077000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6764077000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6764077000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418199                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418199                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074511                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64010.116209                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64010.116209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64010.116209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64010.116209                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34657                       # number of writebacks
system.cpu.dcache.writebacks::total             34657                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36682                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36682                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4386062000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4386062000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4386062000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4386062000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048646                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048646                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048646                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63575.329758                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63575.329758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63575.329758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63575.329758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294721500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294721500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66986.306801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66986.306801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66752.445523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66752.445523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3469355500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3469355500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61418.653850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61418.653850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59199.145388                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59199.145388                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64553000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64553000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71645.948946                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71645.948946                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63652000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63652000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70645.948946                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70645.948946                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541851146500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.491786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378677                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.024357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.491786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950856                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3226277222000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229442                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744836                       # Number of bytes of host memory used
host_op_rate                                   229442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.57                       # Real time elapsed on the host
host_tick_rate                              384197504                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   407389453                       # Number of instructions simulated
sim_ops                                     407389453                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.682170                       # Number of seconds simulated
sim_ticks                                682169536500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.887740                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                60707792                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             89423793                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             164872                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7519281                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          77976872                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4026186                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15343090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         11316904                       # Number of indirect misses.
system.cpu.branchPred.lookups               111584549                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9853959                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       490560                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   402453281                       # Number of instructions committed
system.cpu.committedOps                     402453281                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.389674                       # CPI: cycles per instruction
system.cpu.discardedOps                      13350421                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                110424991                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    114259573                       # DTB hits
system.cpu.dtb.data_misses                    1202880                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 75414211                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     75718391                       # DTB read hits
system.cpu.dtb.read_misses                    1166470                       # DTB read misses
system.cpu.dtb.write_accesses                35010780                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38541182                       # DTB write hits
system.cpu.dtb.write_misses                     36410                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              371453                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          298057683                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          86863551                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         40075417                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       636856590                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295014                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               211306789                       # ITB accesses
system.cpu.itb.fetch_acv                          373                       # ITB acv
system.cpu.itb.fetch_hits                   211305240                       # ITB hits
system.cpu.itb.fetch_misses                      1549                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24566      6.88%      6.94% # number of callpals executed
system.cpu.kern.callpal::rdps                    1582      0.44%      7.38% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.38% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.38% # number of callpals executed
system.cpu.kern.callpal::rti                     3727      1.04%      8.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  191      0.05%      8.48% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.48% # number of callpals executed
system.cpu.kern.callpal::rdunique              326632     91.52%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 356902                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1450833                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10498     36.15%     36.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.18%     36.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     698      2.40%     38.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17795     61.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                29043                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10497     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.24%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      698      3.21%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10497     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21744                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             667642602500     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                85163000      0.01%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               838423500      0.12%     98.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13168600000      1.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         681734789000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999905                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.589885                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.748683                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3630                      
system.cpu.kern.mode_good::user                  3630                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3915                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3630                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.927203                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962227                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51876252000      7.61%      7.61% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         629858537000     92.39%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1364185261                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            31047827      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               242849942     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 225618      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                236152      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44996      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15004      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               78141741     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38391055      9.54%     97.14% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             46099      0.01%     97.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            46119      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11408728      2.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                402453281                       # Class of committed instruction
system.cpu.quiesceCycles                       153812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       727328671                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6716256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13432343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3859771095                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3859771095                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3859771095                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3859771095                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117970.875206                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117970.875206                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117970.875206                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117970.875206                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           166                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    41.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2221982468                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2221982468                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2221982468                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2221982468                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67913.150804                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67913.150804                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67913.150804                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67913.150804                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8983965                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8983965                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115179.038462                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115179.038462                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5083965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5083965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65179.038462                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65179.038462                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3850787130                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3850787130                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117977.546875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117977.546875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2216898503                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2216898503                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67919.684528                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67919.684528                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6193444                       # Transaction distribution
system.membus.trans_dist::WriteReq               1649                       # Transaction distribution
system.membus.trans_dist::WriteResp              1649                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1050038                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3805687                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1860360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            491217                       # Transaction distribution
system.membus.trans_dist::ReadExResp           491217                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3805688                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2386541                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11417063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11417063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8633054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8638782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20121281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    487128000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    487128000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9014                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    249284992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    249294006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               738510966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6718964                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004741                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6718813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6718964                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5303500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         34142997652                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             424965                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15585068500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19770256749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      243564032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      184171520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          427735552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    243564032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     243564032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67202432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67202432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3805688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2877680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6683368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1050038                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1050038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         357043255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         269979104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             627022359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    357043255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        357043255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98512801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98512801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98512801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        357043255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        269979104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            725535160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4459305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2167973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2865950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000157698500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       263435                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       263435                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14745488                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4201252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6683368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4855684                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6683368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4855684                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1649445                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                396379                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            174619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            256467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            340801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            195453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            370655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            294196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            505338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            196385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            194658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           622097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           289767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           307735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           227867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           430861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           475257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            115565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            368014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            283236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            114048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            331701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            153644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            628960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           478217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           301413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           280111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           130673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           454513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           560631                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  69732305500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25169615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            164118361750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13852.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32602.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       158                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3172705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3128288                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6683368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4855684                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4834987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  192666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  90995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  97001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 248907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 269731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 267273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 265772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 268388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 282791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 267058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 266494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 266571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 263109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 263303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 263604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    514                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3192229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.327158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.095573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.160251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1221706     38.27%     38.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1237216     38.76%     77.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       310434      9.72%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       164464      5.15%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109556      3.43%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37536      1.18%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25428      0.80%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16500      0.52%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69389      2.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3192229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       263435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.108801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.236055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15179      5.76%      5.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          87006     33.03%     38.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         92698     35.19%     73.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38628     14.66%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         22368      8.49%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4784      1.82%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           932      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           533      0.20%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           384      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           243      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           193      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           122      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          107      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           90      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           60      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           35      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           53      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           15      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        263435                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       263435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.927508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.878648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.320215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           166087     63.05%     63.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3512      1.33%     64.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57848     21.96%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20911      7.94%     94.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13748      5.22%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              924      0.35%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              196      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              112      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               60      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        263435                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              322171072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               105564480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               285395072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               427735552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            310763776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       418.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    627.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  682169359000                       # Total gap between requests
system.mem_ctrls.avgGap                      59118.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    138750272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    183420800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    285395072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 203395585.079750925303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 268878614.751803696156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 418363847.591719567776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3805688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2877680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4855684                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  68912776250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  95205585500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16494133408500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18107.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33084.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3396871.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12185159700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6476539410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19596900960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12397891500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53849839680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     294629460300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13845793440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       412981584990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.394353                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33422264000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22779120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 625972606750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10607655240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5638091085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16345730520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10879978140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53849839680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     291230823900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16707803040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       405259921605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.075079                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40870572250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22779120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 618524298500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34289                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34289                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9014                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2098598                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1945000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4079000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170576095                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1580500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1586500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              142500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    684344475500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    210728421                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        210728421                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    210728421                       # number of overall hits
system.cpu.icache.overall_hits::total       210728421                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3805687                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3805687                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3805687                       # number of overall misses
system.cpu.icache.overall_misses::total       3805687                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 179815857500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 179815857500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 179815857500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 179815857500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    214534108                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    214534108                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    214534108                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    214534108                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017739                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017739                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017739                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017739                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47249.250267                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47249.250267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47249.250267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47249.250267                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3805687                       # number of writebacks
system.cpu.icache.writebacks::total           3805687                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3805687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3805687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3805687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3805687                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 176010169500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 176010169500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 176010169500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 176010169500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017739                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017739                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017739                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017739                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46249.250004                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46249.250004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46249.250004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46249.250004                       # average overall mshr miss latency
system.cpu.icache.replacements                3805687                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    210728421                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       210728421                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3805687                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3805687                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 179815857500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 179815857500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    214534108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    214534108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017739                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017739                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47249.250267                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47249.250267                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3805687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3805687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 176010169500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 176010169500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46249.250004                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46249.250004                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           214564578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3806199                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.372401                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         432873904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        432873904                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    107139519                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        107139519                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    107139519                       # number of overall hits
system.cpu.dcache.overall_hits::total       107139519                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3266302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3266302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3266302                       # number of overall misses
system.cpu.dcache.overall_misses::total       3266302                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 214063412500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 214063412500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 214063412500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 214063412500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110405821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110405821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110405821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110405821                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029585                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029585                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029585                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029585                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65536.932133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65536.932133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65536.932133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65536.932133                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1017398                       # number of writebacks
system.cpu.dcache.writebacks::total           1017398                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       396978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       396978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       396978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       396978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2869324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2869324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2869324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2869324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2864                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2864                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 186517961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186517961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 186517961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186517961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242887500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242887500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025989                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025989                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025989                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65004.147667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65004.147667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65004.147667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65004.147667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 84807.087989                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 84807.087989                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2877680                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     71260071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        71260071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2384121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2384121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 159672138500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 159672138500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73644192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73644192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66973.168937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66973.168937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5925                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5925                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2378196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2378196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 156862766500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 156862766500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242887500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242887500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65958.721022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65958.721022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199907.407407                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199907.407407                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35879448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35879448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       882181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       882181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54391274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54391274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36761629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36761629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61655.458460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61655.458460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       391053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       391053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       491128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       491128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1649                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1649                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29655194500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29655194500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60381.803725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60381.803725                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1645268                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1645268                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8370                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8370                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    631188500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    631188500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1653638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1653638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005062                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005062                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75410.812425                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75410.812425                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8370                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8370                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    622818500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    622818500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005062                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005062                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74410.812425                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74410.812425                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1653341                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1653341                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1653341                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1653341                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684426075500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113339008                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2878704                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.371539                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          619                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         230303280                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        230303280                       # Number of data accesses

---------- End Simulation Statistics   ----------
