#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 13 16:46:00 2023
# Process ID: 21216
# Current directory: E:/Project/basys3/UART-3-fix-4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18716 E:\Project\basys3\UART-3-fix-4\UART.xpr
# Log file: E:/Project/basys3/UART-3-fix-4/vivado.log
# Journal file: E:/Project/basys3/UART-3-fix-4\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project E:/Project/basys3/UART-3-fix-4/UART.xpr
INFO: [Project 1-313] Project file moved from 'E:/Project/basys3/UART-3-fix-3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Softwares/xilinx/Vivado/2018.3/data/ip'.oopen_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 817.336 ; gain = 168.34upupdate_compile_order -fileset sources_update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/imports/new/data_gen.v:14]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/imports/new/data_gen.v:14]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference design_1_data_gen_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'f_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'f_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:module_ref:vga_ctrl:1.0 - vga_ctrl_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:speed_select:1.0 - speed_select_0
Adding cell -- xilinx.com:module_ref:uart_tx:1.0 - uart_tx_0
Adding cell -- xilinx.com:module_ref:rgb2gray:1.0 - rgb2gray_0
Adding cell -- xilinx.com:module_ref:data_gen:1.0 - data_gen_0
Adding cell -- xilinx.com:module_ref:uart_rx:1.0 - uart_rx_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /uart_tx_0/i_clk_sys(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /uart_rx_0/i_clk_sys(undef)
Successfully read diagram <design_1> from BD file <E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_data_gen_0_0 from data_gen_v1_0 1.0 to data_gen_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pixel_b'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pixel_g'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pixel_r'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_data_gen_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_data_gen_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <E:\Project\basys3\UART-3-fix-4\UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins data_gen_0/pixel_r] [get_bd_pins uart_rx_0/o_dout_r]
connect_bd_net [get_bd_pins data_gen_0/pixel_g] [get_bd_pins uart_rx_0/o_dout_g]
connect_bd_net [get_bd_pins data_gen_0/pixel_b] [get_bd_pins uart_rx_0/o_dout_b]
update_module_reference design_1_data_gen_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'f_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'f_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_data_gen_0_0 from data_gen_v1_0 1.0 to data_gen_v1_0 1.0
Wrote  : <E:\Project\basys3\UART-3-fix-4\UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Project/basys3/UART-3-fix-4/UART.runs/synth_1

launch_runs impl_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /vga_ctrl_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /speed_select_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /speed_select_0/slow_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2gray_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /data_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /data_gen_0/f_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <E:\Project\basys3\UART-3-fix-4\UART.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block speed_select_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2gray_0 .
Exporting to file E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Dec 13 17:06:33 2023] Launched synth_1...
Run output will be captured here: E:/Project/basys3/UART-3-fix-4/UART.runs/synth_1/runme.log
[Wed Dec 13 17:06:33 2023] Launched impl_1...
Run output will be captured here: E:/Project/basys3/UART-3-fix-4/UART.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 933.457 ; gain = 78.949
regenerate_bd_layout
update_module_reference design_1_data_gen_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'f_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'f_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_data_gen_0_0 from data_gen_v1_0 1.0 to data_gen_v1_0 1.0
Wrote  : <E:\Project\basys3\UART-3-fix-4\UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Project/basys3/UART-3-fix-4/UART.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /vga_ctrl_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /speed_select_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /speed_select_0/slow_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2gray_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /data_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /data_gen_0/f_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <E:\Project\basys3\UART-3-fix-4\UART.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block speed_select_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2gray_0 .
Exporting to file E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Dec 13 17:10:47 2023] Launched synth_1...
Run output will be captured here: E:/Project/basys3/UART-3-fix-4/UART.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec 13 17:13:01 2023] Launched impl_1...
Run output will be captured here: E:/Project/basys3/UART-3-fix-4/UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 13 17:18:17 2023] Launched impl_1...
Run output will be captured here: E:/Project/basys3/UART-3-fix-4/UART.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714742A
set_property PROGRAM.FILE {E:/Project/basys3/UART-3-fix-4/UART.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Project/basys3/UART-3-fix-4/UART.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2755.840 ; gain = 0.254
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2755.840 ; gain = 0.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.336 ; gain = 949.391
open_bd_design {E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_data_gen_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'f_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'f_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_data_gen_0_0 from data_gen_v1_0 1.0 to data_gen_v1_0 1.0
Wrote  : <E:\Project\basys3\UART-3-fix-4\UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Project/basys3/UART-3-fix-4/UART.runs/synth_1

launch_runs impl_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /vga_ctrl_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /speed_select_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /speed_select_0/slow_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2gray_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /data_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /data_gen_0/f_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <E:\Project\basys3\UART-3-fix-4\UART.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block speed_select_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2gray_0 .
Exporting to file E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/Project/basys3/UART-3-fix-4/UART.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Dec 13 17:21:56 2023] Launched synth_1...
Run output will be captured here: E:/Project/basys3/UART-3-fix-4/UART.runs/synth_1/runme.log
[Wed Dec 13 17:21:56 2023] Launched impl_1...
Run output will be captured here: E:/Project/basys3/UART-3-fix-4/UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 13 17:25:11 2023] Launched impl_1...
Run output will be captured here: E:/Project/basys3/UART-3-fix-4/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Project/basys3/UART-3-fix-4/UART.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714742A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 17:29:39 2023...
