

================================================================
== Vivado HLS Report for 'HoughSortDescent'
================================================================
* Date:           Tue Dec  4 09:50:15 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     3.996|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_19)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	8  / (!tmp_22)
	6  / (tmp_22)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!tmp_26)
	10  / (tmp_26)
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num)"   --->   Operation 11 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.57ns)   --->   "%tmp_s = add nsw i32 %num_read, -1" [./hough.h:151]   --->   Operation 12 'add' 'tmp_s' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.97ns)   --->   "br label %0" [./hough.h:151]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%maxindex_index = phi i31 [ 0, %._crit_edge ], [ %i, %._crit_edge1 ]"   --->   Operation 14 'phi' 'maxindex_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%maxindex_index_cast = zext i31 %maxindex_index to i32" [./hough.h:151]   --->   Operation 15 'zext' 'maxindex_index_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.31ns)   --->   "%tmp_19 = icmp slt i32 %maxindex_index_cast, %tmp_s" [./hough.h:151]   --->   Operation 16 'icmp' 'tmp_19' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.55ns)   --->   "%i = add i31 %maxindex_index, 1" [./hough.h:151]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %1, label %6" [./hough.h:151]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_20 = zext i31 %maxindex_index to i64" [./hough.h:152]   --->   Operation 19 'zext' 'tmp_20' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sequence_addr = getelementptr [77924 x i32]* %sequence, i64 0, i64 %tmp_20" [./hough.h:152]   --->   Operation 20 'getelementptr' 'sequence_addr' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.99ns)   --->   "%index0 = load i32* %sequence_addr, align 4" [./hough.h:152]   --->   Operation 21 'load' 'index0' <Predicate = (tmp_19)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [./hough.h:169]   --->   Operation 22 'ret' <Predicate = (!tmp_19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.99>
ST_3 : Operation 23 [1/2] (1.99ns)   --->   "%index0 = load i32* %sequence_addr, align 4" [./hough.h:152]   --->   Operation 23 'load' 'index0' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_21 = sext i32 %index0 to i64" [./hough.h:153]   --->   Operation 24 'sext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [77924 x i32]* %data, i64 0, i64 %tmp_21" [./hough.h:153]   --->   Operation 25 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (1.99ns)   --->   "%maxvalue = load i32* %data_addr, align 4" [./hough.h:153]   --->   Operation 26 'load' 'maxvalue' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>

State 4 <SV = 3> <Delay = 1.99>
ST_4 : Operation 27 [1/2] (1.99ns)   --->   "%maxvalue = load i32* %data_addr, align 4" [./hough.h:153]   --->   Operation 27 'load' 'maxvalue' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>
ST_4 : Operation 28 [1/1] (0.97ns)   --->   "br label %2" [./hough.h:155]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.97>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%maxvalue1 = phi i32 [ %maxvalue, %1 ], [ %value_0_maxvalue, %3 ]"   --->   Operation 29 'phi' 'maxvalue1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%maxindex_index1 = phi i32 [ %maxindex_index_cast, %1 ], [ %j_0_maxindex_index, %3 ]" [./hough.h:151]   --->   Operation 30 'phi' 'maxindex_index1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%j_0_in = phi i32 [ %maxindex_index_cast, %1 ], [ %maxindex_index_2, %3 ]"   --->   Operation 31 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (1.57ns)   --->   "%maxindex_index_2 = add nsw i32 %j_0_in, 1" [./hough.h:155]   --->   Operation 32 'add' 'maxindex_index_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (1.31ns)   --->   "%tmp_22 = icmp slt i32 %maxindex_index_2, %num_read" [./hough.h:155]   --->   Operation 33 'icmp' 'tmp_22' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_22, label %3, label %4" [./hough.h:155]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_23 = sext i32 %maxindex_index_2 to i64" [./hough.h:157]   --->   Operation 35 'sext' 'tmp_23' <Predicate = (tmp_22)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%sequence_addr_1 = getelementptr [77924 x i32]* %sequence, i64 0, i64 %tmp_23" [./hough.h:157]   --->   Operation 36 'getelementptr' 'sequence_addr_1' <Predicate = (tmp_22)> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (1.99ns)   --->   "%index = load i32* %sequence_addr_1, align 4" [./hough.h:157]   --->   Operation 37 'load' 'index' <Predicate = (tmp_22)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 38 [1/2] (1.99ns)   --->   "%index = load i32* %sequence_addr_1, align 4" [./hough.h:157]   --->   Operation 38 'load' 'index' <Predicate = (tmp_22)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_24 = sext i32 %index to i64" [./hough.h:158]   --->   Operation 39 'sext' 'tmp_24' <Predicate = (tmp_22)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [77924 x i32]* %data, i64 0, i64 %tmp_24" [./hough.h:158]   --->   Operation 40 'getelementptr' 'data_addr_1' <Predicate = (tmp_22)> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (1.99ns)   --->   "%maxvalue_2 = load i32* %data_addr_1, align 4" [./hough.h:158]   --->   Operation 41 'load' 'maxvalue_2' <Predicate = (tmp_22)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>

State 7 <SV = 6> <Delay = 3.76>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [./hough.h:155]   --->   Operation 42 'specregionbegin' 'tmp' <Predicate = (tmp_22)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:156]   --->   Operation 43 'specpipeline' <Predicate = (tmp_22)> <Delay = 0.00>
ST_7 : Operation 44 [1/2] (1.99ns)   --->   "%maxvalue_2 = load i32* %data_addr_1, align 4" [./hough.h:158]   --->   Operation 44 'load' 'maxvalue_2' <Predicate = (tmp_22)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>
ST_7 : Operation 45 [1/1] (1.31ns)   --->   "%tmp_25 = icmp sgt i32 %maxvalue_2, %maxvalue1" [./hough.h:159]   --->   Operation 45 'icmp' 'tmp_25' <Predicate = (tmp_22)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.45ns)   --->   "%value_0_maxvalue = select i1 %tmp_25, i32 %maxvalue_2, i32 %maxvalue1" [./hough.h:159]   --->   Operation 46 'select' 'value_0_maxvalue' <Predicate = (tmp_22)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.45ns)   --->   "%j_0_maxindex_index = select i1 %tmp_25, i32 %maxindex_index_2, i32 %maxindex_index1" [./hough.h:159]   --->   Operation 47 'select' 'j_0_maxindex_index' <Predicate = (tmp_22)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp)" [./hough.h:163]   --->   Operation 48 'specregionend' 'empty' <Predicate = (tmp_22)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [./hough.h:155]   --->   Operation 49 'br' <Predicate = (tmp_22)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.99>
ST_8 : Operation 50 [1/1] (1.31ns)   --->   "%tmp_26 = icmp eq i32 %maxindex_index1, %maxindex_index_cast" [./hough.h:164]   --->   Operation 50 'icmp' 'tmp_26' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %._crit_edge1, label %5" [./hough.h:164]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_27 = sext i32 %maxindex_index1 to i64" [./hough.h:165]   --->   Operation 52 'sext' 'tmp_27' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%sequence_addr_2 = getelementptr [77924 x i32]* %sequence, i64 0, i64 %tmp_27" [./hough.h:165]   --->   Operation 53 'getelementptr' 'sequence_addr_2' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (1.99ns)   --->   "%sequence_load = load i32* %sequence_addr_2, align 4" [./hough.h:165]   --->   Operation 54 'load' 'sequence_load' <Predicate = (!tmp_26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>

State 9 <SV = 6> <Delay = 3.99>
ST_9 : Operation 55 [1/2] (1.99ns)   --->   "%sequence_load = load i32* %sequence_addr_2, align 4" [./hough.h:165]   --->   Operation 55 'load' 'sequence_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>
ST_9 : Operation 56 [1/1] (1.99ns)   --->   "store i32 %sequence_load, i32* %sequence_addr, align 4" [./hough.h:165]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>

State 10 <SV = 7> <Delay = 1.99>
ST_10 : Operation 57 [1/1] (1.99ns)   --->   "store i32 %index0, i32* %sequence_addr_2, align 4" [./hough.h:166]   --->   Operation 57 'store' <Predicate = (!tmp_26)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 77924> <RAM>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [./hough.h:167]   --->   Operation 58 'br' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "br label %0" [./hough.h:151]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sequence]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_read            (read           ) [ 00111111111]
tmp_s               (add            ) [ 00111111111]
StgValue_13         (br             ) [ 01111111111]
maxindex_index      (phi            ) [ 00100000000]
maxindex_index_cast (zext           ) [ 00011111100]
tmp_19              (icmp           ) [ 00111111111]
i                   (add            ) [ 01111111111]
StgValue_18         (br             ) [ 00000000000]
tmp_20              (zext           ) [ 00000000000]
sequence_addr       (getelementptr  ) [ 00011111110]
StgValue_22         (ret            ) [ 00000000000]
index0              (load           ) [ 00001111111]
tmp_21              (sext           ) [ 00000000000]
data_addr           (getelementptr  ) [ 00001000000]
maxvalue            (load           ) [ 00111111111]
StgValue_28         (br             ) [ 00111111111]
maxvalue1           (phi            ) [ 00000111000]
maxindex_index1     (phi            ) [ 00000111100]
j_0_in              (phi            ) [ 00000100000]
maxindex_index_2    (add            ) [ 00111111111]
tmp_22              (icmp           ) [ 00111111111]
StgValue_34         (br             ) [ 00000000000]
tmp_23              (sext           ) [ 00000000000]
sequence_addr_1     (getelementptr  ) [ 00000110000]
index               (load           ) [ 00000000000]
tmp_24              (sext           ) [ 00000000000]
data_addr_1         (getelementptr  ) [ 00000101000]
tmp                 (specregionbegin) [ 00000000000]
StgValue_43         (specpipeline   ) [ 00000000000]
maxvalue_2          (load           ) [ 00000000000]
tmp_25              (icmp           ) [ 00000000000]
value_0_maxvalue    (select         ) [ 00111111111]
j_0_maxindex_index  (select         ) [ 00111111111]
empty               (specregionend  ) [ 00000000000]
StgValue_49         (br             ) [ 00111111111]
tmp_26              (icmp           ) [ 00111111111]
StgValue_51         (br             ) [ 00000000000]
tmp_27              (sext           ) [ 00000000000]
sequence_addr_2     (getelementptr  ) [ 00000000011]
sequence_load       (load           ) [ 00000000000]
StgValue_56         (store          ) [ 00000000000]
StgValue_57         (store          ) [ 00000000000]
StgValue_58         (br             ) [ 00000000000]
StgValue_59         (br             ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sequence">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="num_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="sequence_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="31" slack="0"/>
<pin id="40" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="17" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="index0/2 index/5 sequence_load/8 StgValue_56/9 StgValue_57/10 "/>
</bind>
</comp>

<comp id="49" class="1004" name="data_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="32" slack="0"/>
<pin id="53" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="17" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="maxvalue/3 maxvalue_2/6 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sequence_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_addr_1/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sequence_addr_2_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_addr_2/8 "/>
</bind>
</comp>

<comp id="87" class="1005" name="maxindex_index_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="31" slack="1"/>
<pin id="89" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="maxindex_index (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="maxindex_index_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="31" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="maxindex_index/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="maxvalue1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="maxvalue1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="maxvalue1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="32" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="maxvalue1/5 "/>
</bind>
</comp>

<comp id="108" class="1005" name="maxindex_index1_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxindex_index1 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="maxindex_index1_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="3"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="maxindex_index1/5 "/>
</bind>
</comp>

<comp id="118" class="1005" name="j_0_in_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="j_0_in_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="3"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="maxindex_index_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="maxindex_index_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_19_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_20_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_21_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="maxindex_index_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="maxindex_index_2/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_22_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="4"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_23_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_24_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_25_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="value_0_maxvalue_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="2"/>
<pin id="189" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_0_maxvalue/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_0_maxindex_index_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2"/>
<pin id="196" dir="0" index="2" bw="32" slack="2"/>
<pin id="197" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_0_maxindex_index/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_26_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="31" slack="4"/>
<pin id="203" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_27_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="num_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="4"/>
<pin id="212" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="num_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_s_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="220" class="1005" name="maxindex_index_cast_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="3"/>
<pin id="222" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="maxindex_index_cast "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="235" class="1005" name="sequence_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="17" slack="1"/>
<pin id="237" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sequence_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="index0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="5"/>
<pin id="242" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="index0 "/>
</bind>
</comp>

<comp id="245" class="1005" name="data_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="17" slack="1"/>
<pin id="247" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="maxvalue_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxvalue "/>
</bind>
</comp>

<comp id="255" class="1005" name="maxindex_index_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="maxindex_index_2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_22_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="265" class="1005" name="sequence_addr_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="17" slack="1"/>
<pin id="267" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sequence_addr_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="data_addr_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="1"/>
<pin id="272" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="value_0_maxvalue_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_0_maxvalue "/>
</bind>
</comp>

<comp id="280" class="1005" name="j_0_maxindex_index_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_0_maxindex_index "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_26_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="2"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="289" class="1005" name="sequence_addr_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="17" slack="1"/>
<pin id="291" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sequence_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="62" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="70" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="86"><net_src comp="43" pin="3"/><net_sink comp="43" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="107"><net_src comp="101" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="117"><net_src comp="111" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="131"><net_src comp="30" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="91" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="91" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="91" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="156"><net_src comp="43" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="162"><net_src comp="121" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="158" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="177"><net_src comp="43" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="183"><net_src comp="56" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="98" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="56" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="98" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="108" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="108" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="108" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="213"><net_src comp="30" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="218"><net_src comp="127" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="223"><net_src comp="133" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="233"><net_src comp="142" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="238"><net_src comp="36" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="243"><net_src comp="43" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="248"><net_src comp="49" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="253"><net_src comp="56" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="258"><net_src comp="158" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="264"><net_src comp="164" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="62" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="273"><net_src comp="70" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="278"><net_src comp="185" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="283"><net_src comp="193" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="288"><net_src comp="200" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="78" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sequence | {9 10 }
 - Input state : 
	Port: HoughSortDescent : sequence | {2 3 5 6 8 9 }
	Port: HoughSortDescent : num | {1 }
	Port: HoughSortDescent : data | {3 4 6 7 }
  - Chain level:
	State 1
	State 2
		maxindex_index_cast : 1
		tmp_19 : 2
		i : 1
		StgValue_18 : 3
		tmp_20 : 1
		sequence_addr : 2
		index0 : 3
	State 3
		tmp_21 : 1
		data_addr : 2
		maxvalue : 3
	State 4
	State 5
		maxindex_index_2 : 1
		tmp_22 : 2
		StgValue_34 : 3
		tmp_23 : 2
		sequence_addr_1 : 3
		index : 4
	State 6
		tmp_24 : 1
		data_addr_1 : 2
		maxvalue_2 : 3
	State 7
		tmp_25 : 1
		value_0_maxvalue : 2
		j_0_maxindex_index : 2
		empty : 1
	State 8
		StgValue_51 : 1
		sequence_addr_2 : 1
		sequence_load : 2
	State 9
		StgValue_56 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_127        |    0    |    39   |
|    add   |          i_fu_142          |    0    |    38   |
|          |   maxindex_index_2_fu_158  |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |        tmp_19_fu_137       |    0    |    18   |
|   icmp   |        tmp_22_fu_164       |    0    |    18   |
|          |        tmp_25_fu_179       |    0    |    18   |
|          |        tmp_26_fu_200       |    0    |    18   |
|----------|----------------------------|---------|---------|
|  select  |   value_0_maxvalue_fu_185  |    0    |    32   |
|          |  j_0_maxindex_index_fu_193 |    0    |    32   |
|----------|----------------------------|---------|---------|
|   read   |     num_read_read_fu_30    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   | maxindex_index_cast_fu_133 |    0    |    0    |
|          |        tmp_20_fu_148       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_21_fu_153       |    0    |    0    |
|   sext   |        tmp_23_fu_169       |    0    |    0    |
|          |        tmp_24_fu_174       |    0    |    0    |
|          |        tmp_27_fu_205       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   252   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    data_addr_1_reg_270    |   17   |
|     data_addr_reg_245     |   17   |
|         i_reg_230         |   31   |
|       index0_reg_240      |   32   |
|       j_0_in_reg_118      |   32   |
| j_0_maxindex_index_reg_280|   32   |
|  maxindex_index1_reg_108  |   32   |
|  maxindex_index_2_reg_255 |   32   |
|maxindex_index_cast_reg_220|   32   |
|   maxindex_index_reg_87   |   31   |
|      maxvalue1_reg_98     |   32   |
|      maxvalue_reg_250     |   32   |
|      num_read_reg_210     |   32   |
|  sequence_addr_1_reg_265  |   17   |
|  sequence_addr_2_reg_289  |   17   |
|   sequence_addr_reg_235   |   17   |
|       tmp_22_reg_261      |    1   |
|       tmp_26_reg_285      |    1   |
|       tmp_s_reg_215       |   32   |
|  value_0_maxvalue_reg_275 |   32   |
+---------------------------+--------+
|           Total           |   501  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   6  |  17  |   102  ||    33   |
| grp_access_fu_43 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_56 |  p0  |   4  |  17  |   68   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   234  ||  3.1215 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   252  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   63   |
|  Register |    -   |   501  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   501  |   315  |
+-----------+--------+--------+--------+
