0.7
2020.2
Nov  8 2024
22:36:55
/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/singlePortBlock18/sim/singlePortBlock18.v,1740776563,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sim_1/new/registerFileTest.v,,singlePortBlock18,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sim_1/new/registerFileTest.v,1740670656,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/thread_tb.v,,registerFileTest,,,,,,,,
,,,,,,thread_test,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/alu.v,1740775658,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/flags.v,,alu,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/barrelShifter.v,1740684391,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/instructionDecode.v,,barrelShifter,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/flags.v,1740775754,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/pc.v,,flags,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/instructionDecode.v,1740823255,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/memoryWheel.v,,instructionDecode,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/memoryWheel.v,1740484669,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v,,memoryWheel,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/opSel.v,1740771413,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/singlePortBlock18/sim/singlePortBlock18.v,,opSel,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/pc.v,1740778548,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/opSel.v,,pc,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v,1740824105,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/smolBarrelShift.v,,registerFile,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/smolBarrelShift.v,1740680498,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/alu.v,,smolbarrelShift,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/thread_tb.v,1740820871,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sim_1/new/thread_test.v,,thread_tb,,,,,,,,
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/thread.v,1740842569,verilog,,/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/barrelShifter.v,,thread,,,,,,,,
