Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 15 13:04:50 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file FourDigitLEDdriverTextTimer_control_sets_placed.rpt
| Design       : FourDigitLEDdriverTextTimer
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|      8 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------+-------------------+------------------+----------------+
|  Clock Signal | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+---------------+-------------------+------------------+----------------+
|  clk_ssd_BUFG |               |                   |                2 |              5 |
|  clk_ssd_BUFG |               | clean_reset/AR[0] |                3 |              8 |
+---------------+---------------+-------------------+------------------+----------------+


