#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 27 16:52:58 2022
# Process ID: 22824
# Current directory: C:/数字逻辑与数字电路/sedetector/sqdetector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10036 C:\数字逻辑与数字电路\sedetector\sqdetector\sqdetector.xpr
# Log file: C:/数字逻辑与数字电路/sedetector/sqdetector/vivado.log
# Journal file: C:/数字逻辑与数字电路/sedetector/sqdetector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/数字逻辑与数字电路/sedetector/sqdetector/sqdetector.xpr
INFO: [Project 1-313] Project file moved from 'E:/sedetector/sqdetector' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 792.051 ; gain = 145.516
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/数字逻辑与数字电路/sedetector/sqdetector/sqdetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sqdetector_display' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/数字逻辑与数字电路/sedetector/sqdetector/sqdetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sqdetector_display_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/数字逻辑与数字电路/sedetector/sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/数字逻辑与数字电路/sedetector/sqdetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqdetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/数字逻辑与数字电路/sedetector/sqdetector_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqdetector_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/数字逻辑与数字电路/sedetector/sqdetector/sqdetector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/数字逻辑与数字电路/sedetector/sqdetector/sqdetector.sim/sim_1/behav/xsim'
"xelab -wto 6fbd964e79374ed8b2b5d3aeaddc3fa0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sqdetector_display_behav xil_defaultlib.sqdetector_display xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6fbd964e79374ed8b2b5d3aeaddc3fa0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sqdetector_display_behav xil_defaultlib.sqdetector_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <lcd_module> not found while processing module instance <lcd_module> [C:/数字逻辑与数字电路/sedetector/sqdetector_display.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/数字逻辑与数字电路/sedetector/sqdetector/sqdetector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/数字逻辑与数字电路/sedetector/sqdetector/sqdetector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 811.527 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 27 16:55:08 2022...
