OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/shahid/caravel_user_project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 443 library cells
[INFO ODB-0226] Finished LEF file:  /home/shahid/caravel_user_project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/shahid/caravel_user_project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/21-addspacers.def
[INFO ODB-0128] Design: user_project_wrapper
[INFO ODB-0130]     Created 645 pins.
[INFO ODB-0131]     Created 1 components and 15 component-terminals.
[INFO ODB-0132]     Created 8 special nets and 2 connections.
[INFO ODB-0133]     Created 637 nets and 13 connections.
[INFO ODB-0134] Finished DEF file: /home/shahid/caravel_user_project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/21-addspacers.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     443
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project_wrapper
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     1
Number of terminals:      645
Number of snets:          8
Number of nets:           637

[INFO DRT-0151] Reading guide.

Number of guides:     115

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 1.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 546.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 126.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 3448.
[INFO DRT-0033] via4 shape region query size = 12576.
[INFO DRT-0033] met5 shape region query size = 3500.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 13 pins.
[INFO DRT-0081]   Complete 0 unique inst patterns.
[INFO DRT-0084]   Complete 0 groups.
#scanned instances     = 1
#unique  instances     = 1
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 66
#macroValidPlanarAp    = 66
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 94.76 (MB), peak = 94.76 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 510 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 423 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 0.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 13.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 28.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 18.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 30 vertical wires in 9 frboxes and 32 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 0 vertical wires in 9 frboxes and 1 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 95.34 (MB), peak = 95.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 104.03 (MB), peak = 104.03 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 154.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 194.12 (MB).
    Completing 30% with 188 violations.
    elapsed time = 00:00:09, memory = 169.86 (MB).
    Completing 40% with 188 violations.
    elapsed time = 00:00:11, memory = 190.22 (MB).
    Completing 50% with 188 violations.
    elapsed time = 00:00:12, memory = 163.96 (MB).
    Completing 60% with 188 violations.
    elapsed time = 00:00:15, memory = 180.28 (MB).
    Completing 70% with 188 violations.
    elapsed time = 00:00:19, memory = 196.78 (MB).
    Completing 80% with 195 violations.
    elapsed time = 00:00:22, memory = 173.21 (MB).
    Completing 90% with 195 violations.
    elapsed time = 00:00:23, memory = 192.81 (MB).
    Completing 100% with 195 violations.
    elapsed time = 00:00:25, memory = 165.57 (MB).
[INFO DRT-0199]   Number of violations = 475.
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:25, memory = 460.50 (MB), peak = 460.50 (MB)
Total wire length = 45385 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30551 um.
Total wire length on LAYER met2 = 11516 um.
Total wire length on LAYER met3 = 2690 um.
Total wire length on LAYER met4 = 386 um.
Total wire length on LAYER met5 = 239 um.
Total number of vias = 102.
Up-via summary (total 102):.

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1     26
           met2     16
           met3     48
           met4     12
----------------------
                   102


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 475 violations.
    elapsed time = 00:00:01, memory = 478.59 (MB).
    Completing 20% with 475 violations.
    elapsed time = 00:00:03, memory = 501.02 (MB).
    Completing 30% with 475 violations.
    elapsed time = 00:00:04, memory = 467.66 (MB).
    Completing 40% with 475 violations.
    elapsed time = 00:00:06, memory = 487.43 (MB).
    Completing 50% with 274 violations.
    elapsed time = 00:00:08, memory = 462.05 (MB).
    Completing 60% with 250 violations.
    elapsed time = 00:00:10, memory = 476.82 (MB).
    Completing 70% with 250 violations.
    elapsed time = 00:00:11, memory = 497.93 (MB).
    Completing 80% with 250 violations.
    elapsed time = 00:00:13, memory = 467.95 (MB).
    Completing 90% with 250 violations.
    elapsed time = 00:00:15, memory = 486.61 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:16, memory = 461.61 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:16, memory = 461.61 (MB), peak = 505.56 (MB)
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 461.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.86 (MB), peak = 505.56 (MB)
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.86 (MB), peak = 505.56 (MB)
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.86 (MB), peak = 505.56 (MB)
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.86 (MB), peak = 505.56 (MB)
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.86 (MB), peak = 505.56 (MB)
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.86 (MB), peak = 505.56 (MB)
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 461.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 461.86 (MB), peak = 505.56 (MB)
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0198] Complete detail routing.
Total wire length = 45303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30521 um.
Total wire length on LAYER met2 = 11503 um.
Total wire length on LAYER met3 = 2735 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 52.
Up-via summary (total 52):.

---------------------
 FR_MASTERSLICE     0
            li1     0
           met1    26
           met2    16
           met3     6
           met4     4
---------------------
                   52


[INFO DRT-0267] cpu time = 00:01:24, elapsed time = 00:00:42, memory = 461.86 (MB), peak = 505.56 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/shahid/caravel_user_project/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/22-user_project_wrapper.def
