- Performed Gate-Level Simulation (GLS).

- Studied blocking vs non-blocking statements in Verilog.

- Identified cases of synthesis vs simulation mismatch.

- Labs: mismatch due to blocking statement.

Screenshot Examples:

🖼️ GLS waveform.

🖼️ Example of blocking vs non-blocking mismatch.
