{"top":"global.PE",
"namespaces":{
  "global":{
    "modules":{
      "MUL":{
        "type":["Record",[
          ["instr",["Array",1,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Mux2xOutUInt16_inst0":{
            "modref":"global.Mux2xOutUInt16"
          },
          "Mux2xOutUInt32_inst0":{
            "modref":"global.Mux2xOutUInt32"
          },
          "Mux2xOutUInt32_inst1":{
            "modref":"global.Mux2xOutUInt32"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["magma_Bits_32_mul_inst0.out.16:32","Mux2xOutUInt16_inst0.I0.0:16"],
          ["magma_Bits_32_mul_inst0.out.0:16","Mux2xOutUInt16_inst0.I1.0:16"],
          ["self.O","Mux2xOutUInt16_inst0.O"],
          ["magma_Bits_1_eq_inst2.out","Mux2xOutUInt16_inst0.S"],
          ["self.a.0:16","Mux2xOutUInt32_inst0.I0.0:16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.17"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.18"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.19"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.20"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.21"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.22"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.23"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.24"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.25"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.26"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.27"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.28"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.29"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.30"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst0.I0.31"],
          ["self.a.0:16","Mux2xOutUInt32_inst0.I1.0:16"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.16"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.17"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.18"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.19"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.20"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.21"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.22"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.23"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.24"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.25"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.26"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.27"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.28"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.29"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.30"],
          ["self.a.15","Mux2xOutUInt32_inst0.I1.31"],
          ["magma_Bits_32_mul_inst0.in0","Mux2xOutUInt32_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xOutUInt32_inst0.S"],
          ["self.b.0:16","Mux2xOutUInt32_inst1.I0.0:16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.16"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.17"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.18"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.19"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.20"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.21"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.22"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.23"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.24"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.25"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.26"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.27"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.28"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.29"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.30"],
          ["bit_const_0_None.out","Mux2xOutUInt32_inst1.I0.31"],
          ["self.b.0:16","Mux2xOutUInt32_inst1.I1.0:16"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.16"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.17"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.18"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.19"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.20"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.21"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.22"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.23"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.24"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.25"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.26"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.27"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.28"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.29"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.30"],
          ["self.b.15","Mux2xOutUInt32_inst1.I1.31"],
          ["magma_Bits_32_mul_inst0.in1","Mux2xOutUInt32_inst1.O"],
          ["magma_Bits_1_eq_inst1.out","Mux2xOutUInt32_inst1.S"],
          ["magma_Bits_1_eq_inst2.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst0.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["self.signed_","magma_Bits_1_eq_inst0.in0"],
          ["self.signed_","magma_Bits_1_eq_inst1.in0"],
          ["self.instr","magma_Bits_1_eq_inst2.in0"]
        ]
      },
      "Mux2xOutUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xOutUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",2,"BitIn"]],
          ["inputs",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "MUL_inst0":{
            "modref":"global.MUL"
          }
        },
        "connections":[
          ["self.CLK","MUL_inst0.CLK"],
          ["self.O","MUL_inst0.O"],
          ["self.inputs.0:16","MUL_inst0.a.0:16"],
          ["self.inputs.16:32","MUL_inst0.b.0:16"],
          ["self.inst.0","MUL_inst0.instr.0"],
          ["self.inst.1","MUL_inst0.signed_.0"]
        ]
      }
    }
  }
}
}
