0.6
2019.1
May 24 2019
15:06:07
C:/Users/sinow/Documents/VLSI/SP_FIFO_project2/SP_FIFO_project2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/sinow/Documents/VLSI/SP_FIFO_project2/SP_FIFO_project2.srcs/sim_1/new/tb.sv,1602207125,systemVerilog,,,,tb,,,,,,,,
C:/Users/sinow/Documents/VLSI/SP_FIFO_project2/SP_FIFO_project2.srcs/sources_1/new/sp_fifo.v,1602273136,systemVerilog,,C:/Users/sinow/Documents/VLSI/SP_FIFO_project2/SP_FIFO_project2.srcs/sim_1/new/tb.sv,,ram_model_1w1r;sp_fifo,,,,,,,,
