

================================================================
== Vivado HLS Report for 'enqueue_dequeue_frame'
================================================================
* Date:           Thu Oct 22 21:37:03 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.486 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo   |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 18 2 4 6 8 10 12 14 16 
2 --> 3 18 
3 --> 2 
4 --> 5 18 
5 --> 4 
6 --> 7 18 
7 --> 6 
8 --> 9 18 
9 --> 8 
10 --> 11 18 
11 --> 10 
12 --> 13 18 
13 --> 12 
14 --> 15 18 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %operation) nounwind, !map !31"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %ac) nounwind, !map !37"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %inout_frame) nounwind, !map !41"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !47"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @enqueue_dequeue_fram) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac) nounwind" [fyp/edca.c:110]   --->   Operation 24 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%operation_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %operation) nounwind" [fyp/edca.c:110]   --->   Operation 25 'read' 'operation_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.93ns)   --->   "%icmp_ln173 = icmp eq i2 %ac_read, 0" [fyp/edca.c:173]   --->   Operation 26 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:130]   --->   Operation 27 'load' 'available_spaces_bk_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:140]   --->   Operation 28 'load' 'available_spaces_be_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:150]   --->   Operation 29 'load' 'available_spaces_vi_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:160]   --->   Operation 30 'load' 'available_spaces_vo_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %operation_read, label %16, label %1" [fyp/edca.c:128]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %2, label %5" [fyp/edca.c:129]   --->   Operation 32 'br' <Predicate = (!operation_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.93ns)   --->   "%icmp_ln139 = icmp eq i2 %ac_read, 1" [fyp/edca.c:139]   --->   Operation 33 'icmp' 'icmp_ln139' <Predicate = (!operation_read & !icmp_ln173)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %6, label %9" [fyp/edca.c:139]   --->   Operation 34 'br' <Predicate = (!operation_read & !icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.93ns)   --->   "%icmp_ln149 = icmp eq i2 %ac_read, -2" [fyp/edca.c:149]   --->   Operation 35 'icmp' 'icmp_ln149' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %10, label %13" [fyp/edca.c:149]   --->   Operation 36 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.93ns)   --->   "%icmp_ln160 = icmp ne i2 %ac_read, -1" [fyp/edca.c:160]   --->   Operation 37 'icmp' 'icmp_ln160' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.18ns)   --->   "%icmp_ln160_1 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:160]   --->   Operation 38 'icmp' 'icmp_ln160_1' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%or_ln160 = or i1 %icmp_ln160, %icmp_ln160_1" [fyp/edca.c:160]   --->   Operation 39 'or' 'or_ln160' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:164]   --->   Operation 40 'load' 'write_pointer_vo_loa' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.66ns)   --->   "br i1 %or_ln160, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:159]   --->   Operation 41 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 1.66>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:164]   --->   Operation 42 'zext' 'zext_ln164' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149 & !or_ln160)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (4.37ns)   --->   "%mul_ln164 = mul i9 %zext_ln164, 100" [fyp/edca.c:164]   --->   Operation 43 'mul' 'mul_ln164' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149 & !or_ln160)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:163]   --->   Operation 44 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149 & !or_ln160)> <Delay = 1.66>
ST_1 : Operation 45 [1/1] (1.18ns)   --->   "%icmp_ln150 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:150]   --->   Operation 45 'icmp' 'icmp_ln150' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:154]   --->   Operation 46 'load' 'write_pointer_vi_loa' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "br i1 %icmp_ln150, label %._crit_edge, label %.preheader8.preheader" [fyp/edca.c:150]   --->   Operation 47 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149)> <Delay = 1.66>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:154]   --->   Operation 48 'zext' 'zext_ln154' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149 & !icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (4.37ns)   --->   "%mul_ln154 = mul i9 %zext_ln154, 100" [fyp/edca.c:154]   --->   Operation 49 'mul' 'mul_ln154' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149 & !icmp_ln150)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.66ns)   --->   "br label %.preheader8" [fyp/edca.c:153]   --->   Operation 50 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149 & !icmp_ln150)> <Delay = 1.66>
ST_1 : Operation 51 [1/1] (1.18ns)   --->   "%icmp_ln140 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:140]   --->   Operation 51 'icmp' 'icmp_ln140' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:144]   --->   Operation 52 'load' 'write_pointer_be_loa' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.66ns)   --->   "br i1 %icmp_ln140, label %._crit_edge, label %.preheader9.preheader" [fyp/edca.c:140]   --->   Operation 53 'br' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139)> <Delay = 1.66>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:144]   --->   Operation 54 'zext' 'zext_ln144' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139 & !icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (4.37ns)   --->   "%mul_ln144 = mul i9 %zext_ln144, 100" [fyp/edca.c:144]   --->   Operation 55 'mul' 'mul_ln144' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139 & !icmp_ln140)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.66ns)   --->   "br label %.preheader9" [fyp/edca.c:143]   --->   Operation 56 'br' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139 & !icmp_ln140)> <Delay = 1.66>
ST_1 : Operation 57 [1/1] (1.18ns)   --->   "%icmp_ln130 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:130]   --->   Operation 57 'icmp' 'icmp_ln130' <Predicate = (!operation_read & icmp_ln173)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:134]   --->   Operation 58 'load' 'write_pointer_bk_loa' <Predicate = (!operation_read & icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.66ns)   --->   "br i1 %icmp_ln130, label %._crit_edge, label %.preheader10.preheader" [fyp/edca.c:130]   --->   Operation 59 'br' <Predicate = (!operation_read & icmp_ln173)> <Delay = 1.66>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:134]   --->   Operation 60 'zext' 'zext_ln134' <Predicate = (!operation_read & icmp_ln173 & !icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (4.37ns)   --->   "%mul_ln134 = mul i9 %zext_ln134, 100" [fyp/edca.c:134]   --->   Operation 61 'mul' 'mul_ln134' <Predicate = (!operation_read & icmp_ln173 & !icmp_ln130)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.66ns)   --->   "br label %.preheader10" [fyp/edca.c:133]   --->   Operation 62 'br' <Predicate = (!operation_read & icmp_ln173 & !icmp_ln130)> <Delay = 1.66>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %17, label %20" [fyp/edca.c:173]   --->   Operation 63 'br' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.93ns)   --->   "%icmp_ln183 = icmp eq i2 %ac_read, 1" [fyp/edca.c:183]   --->   Operation 64 'icmp' 'icmp_ln183' <Predicate = (operation_read & !icmp_ln173)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln183, label %21, label %24" [fyp/edca.c:183]   --->   Operation 65 'br' <Predicate = (operation_read & !icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.93ns)   --->   "%icmp_ln193 = icmp eq i2 %ac_read, -2" [fyp/edca.c:193]   --->   Operation 66 'icmp' 'icmp_ln193' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %25, label %28" [fyp/edca.c:193]   --->   Operation 67 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.93ns)   --->   "%icmp_ln204 = icmp ne i2 %ac_read, -1" [fyp/edca.c:204]   --->   Operation 68 'icmp' 'icmp_ln204' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.18ns)   --->   "%icmp_ln204_1 = icmp eq i3 %available_spaces_vo_s, -4" [fyp/edca.c:204]   --->   Operation 69 'icmp' 'icmp_ln204_1' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln204 = or i1 %icmp_ln204, %icmp_ln204_1" [fyp/edca.c:204]   --->   Operation 70 'or' 'or_ln204' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%read_pointer_vo_load = load i2* @read_pointer_vo, align 1" [fyp/edca.c:208]   --->   Operation 71 'load' 'read_pointer_vo_load' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.66ns)   --->   "br i1 %or_ln204, label %._crit_edge, label %.preheader.preheader" [fyp/edca.c:203]   --->   Operation 72 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 1.66>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i2 %read_pointer_vo_load to i9" [fyp/edca.c:208]   --->   Operation 73 'zext' 'zext_ln208' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193 & !or_ln204)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (4.37ns)   --->   "%mul_ln208 = mul i9 %zext_ln208, 100" [fyp/edca.c:208]   --->   Operation 74 'mul' 'mul_ln208' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193 & !or_ln204)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/edca.c:207]   --->   Operation 75 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193 & !or_ln204)> <Delay = 1.66>
ST_1 : Operation 76 [1/1] (1.18ns)   --->   "%icmp_ln194 = icmp eq i3 %available_spaces_vi_s, -4" [fyp/edca.c:194]   --->   Operation 76 'icmp' 'icmp_ln194' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%read_pointer_vi_load = load i2* @read_pointer_vi, align 1" [fyp/edca.c:198]   --->   Operation 77 'load' 'read_pointer_vi_load' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.66ns)   --->   "br i1 %icmp_ln194, label %._crit_edge, label %.preheader4.preheader" [fyp/edca.c:194]   --->   Operation 78 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193)> <Delay = 1.66>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i2 %read_pointer_vi_load to i9" [fyp/edca.c:198]   --->   Operation 79 'zext' 'zext_ln198' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193 & !icmp_ln194)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (4.37ns)   --->   "%mul_ln198 = mul i9 %zext_ln198, 100" [fyp/edca.c:198]   --->   Operation 80 'mul' 'mul_ln198' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193 & !icmp_ln194)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.66ns)   --->   "br label %.preheader4" [fyp/edca.c:197]   --->   Operation 81 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193 & !icmp_ln194)> <Delay = 1.66>
ST_1 : Operation 82 [1/1] (1.18ns)   --->   "%icmp_ln184 = icmp eq i3 %available_spaces_be_s, -4" [fyp/edca.c:184]   --->   Operation 82 'icmp' 'icmp_ln184' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%read_pointer_be_load = load i2* @read_pointer_be, align 1" [fyp/edca.c:188]   --->   Operation 83 'load' 'read_pointer_be_load' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.66ns)   --->   "br i1 %icmp_ln184, label %._crit_edge, label %.preheader5.preheader" [fyp/edca.c:184]   --->   Operation 84 'br' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183)> <Delay = 1.66>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i2 %read_pointer_be_load to i9" [fyp/edca.c:188]   --->   Operation 85 'zext' 'zext_ln188' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183 & !icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (4.37ns)   --->   "%mul_ln188 = mul i9 %zext_ln188, 100" [fyp/edca.c:188]   --->   Operation 86 'mul' 'mul_ln188' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183 & !icmp_ln184)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.66ns)   --->   "br label %.preheader5" [fyp/edca.c:187]   --->   Operation 87 'br' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183 & !icmp_ln184)> <Delay = 1.66>
ST_1 : Operation 88 [1/1] (1.18ns)   --->   "%icmp_ln174 = icmp eq i3 %available_spaces_bk_s, -4" [fyp/edca.c:174]   --->   Operation 88 'icmp' 'icmp_ln174' <Predicate = (operation_read & icmp_ln173)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%read_pointer_bk_load = load i2* @read_pointer_bk, align 1" [fyp/edca.c:178]   --->   Operation 89 'load' 'read_pointer_bk_load' <Predicate = (operation_read & icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.66ns)   --->   "br i1 %icmp_ln174, label %._crit_edge, label %.preheader6.preheader" [fyp/edca.c:174]   --->   Operation 90 'br' <Predicate = (operation_read & icmp_ln173)> <Delay = 1.66>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i2 %read_pointer_bk_load to i9" [fyp/edca.c:178]   --->   Operation 91 'zext' 'zext_ln178' <Predicate = (operation_read & icmp_ln173 & !icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (4.37ns)   --->   "%mul_ln178 = mul i9 %zext_ln178, 100" [fyp/edca.c:178]   --->   Operation 92 'mul' 'mul_ln178' <Predicate = (operation_read & icmp_ln173 & !icmp_ln174)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.66ns)   --->   "br label %.preheader6" [fyp/edca.c:177]   --->   Operation 93 'br' <Predicate = (operation_read & icmp_ln173 & !icmp_ln174)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo_1, %14 ], [ 0, %.preheader7.preheader ]"   --->   Operation 94 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i7 %vo_0 to i9" [fyp/edca.c:163]   --->   Operation 95 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.46ns)   --->   "%icmp_ln163 = icmp eq i7 %vo_0, -28" [fyp/edca.c:163]   --->   Operation 96 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 97 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.03ns)   --->   "%vo_1 = add i7 %vo_0, 1" [fyp/edca.c:163]   --->   Operation 98 'add' 'vo_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %15, label %14" [fyp/edca.c:163]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i7 %vo_0 to i64" [fyp/edca.c:164]   --->   Operation 100 'zext' 'zext_ln164_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%inout_frame_addr_7 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln164_1" [fyp/edca.c:164]   --->   Operation 101 'getelementptr' 'inout_frame_addr_7' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_7, align 1" [fyp/edca.c:164]   --->   Operation 102 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln163)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 103 [1/1] (2.11ns)   --->   "%add_ln164 = add i9 %zext_ln163, %mul_ln164" [fyp/edca.c:164]   --->   Operation 103 'add' 'add_ln164' <Predicate = (!icmp_ln163)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.58ns)   --->   "%add_ln166 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:166]   --->   Operation 104 'add' 'add_ln166' <Predicate = (icmp_ln163)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "store i2 %add_ln166, i2* @write_pointer_vo, align 1" [fyp/edca.c:166]   --->   Operation 105 'store' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.68ns)   --->   "%add_ln167 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:167]   --->   Operation 106 'add' 'add_ln167' <Predicate = (icmp_ln163)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.66ns)   --->   "store i3 %add_ln167, i3* @available_spaces_vo, align 1" [fyp/edca.c:167]   --->   Operation 107 'store' <Predicate = (icmp_ln163)> <Delay = 1.66>
ST_2 : Operation 108 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:168]   --->   Operation 108 'br' <Predicate = (icmp_ln163)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [fyp/edca.c:163]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_7, align 1" [fyp/edca.c:164]   --->   Operation 110 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln164_2 = zext i9 %add_ln164 to i64" [fyp/edca.c:164]   --->   Operation 111 'zext' 'zext_ln164_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%edca_fifo_vo_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_vo, i64 0, i64 %zext_ln164_2" [fyp/edca.c:164]   --->   Operation 112 'getelementptr' 'edca_fifo_vo_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_fifo_vo_addr_1, align 1" [fyp/edca.c:164]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:163]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 3.34>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi_1, %11 ], [ 0, %.preheader8.preheader ]"   --->   Operation 115 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i7 %vi_0 to i9" [fyp/edca.c:153]   --->   Operation 116 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.46ns)   --->   "%icmp_ln153 = icmp eq i7 %vi_0, -28" [fyp/edca.c:153]   --->   Operation 117 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.03ns)   --->   "%vi_1 = add i7 %vi_0, 1" [fyp/edca.c:153]   --->   Operation 119 'add' 'vi_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %12, label %11" [fyp/edca.c:153]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i7 %vi_0 to i64" [fyp/edca.c:154]   --->   Operation 121 'zext' 'zext_ln154_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%inout_frame_addr_6 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln154_1" [fyp/edca.c:154]   --->   Operation 122 'getelementptr' 'inout_frame_addr_6' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_6, align 1" [fyp/edca.c:154]   --->   Operation 123 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln153)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 124 [1/1] (2.11ns)   --->   "%add_ln154 = add i9 %zext_ln153, %mul_ln154" [fyp/edca.c:154]   --->   Operation 124 'add' 'add_ln154' <Predicate = (!icmp_ln153)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.58ns)   --->   "%add_ln156 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:156]   --->   Operation 125 'add' 'add_ln156' <Predicate = (icmp_ln153)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "store i2 %add_ln156, i2* @write_pointer_vi, align 1" [fyp/edca.c:156]   --->   Operation 126 'store' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.68ns)   --->   "%add_ln157 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:157]   --->   Operation 127 'add' 'add_ln157' <Predicate = (icmp_ln153)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.66ns)   --->   "store i3 %add_ln157, i3* @available_spaces_vi, align 1" [fyp/edca.c:157]   --->   Operation 128 'store' <Predicate = (icmp_ln153)> <Delay = 1.66>
ST_4 : Operation 129 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:158]   --->   Operation 129 'br' <Predicate = (icmp_ln153)> <Delay = 1.66>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [fyp/edca.c:153]   --->   Operation 130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_6, align 1" [fyp/edca.c:154]   --->   Operation 131 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i9 %add_ln154 to i64" [fyp/edca.c:154]   --->   Operation 132 'zext' 'zext_ln154_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%edca_fifo_vi_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_vi, i64 0, i64 %zext_ln154_2" [fyp/edca.c:154]   --->   Operation 133 'getelementptr' 'edca_fifo_vi_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_fifo_vi_addr_1, align 1" [fyp/edca.c:154]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader8" [fyp/edca.c:153]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 3.34>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be_1, %7 ], [ 0, %.preheader9.preheader ]"   --->   Operation 136 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i7 %be_0 to i9" [fyp/edca.c:143]   --->   Operation 137 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.46ns)   --->   "%icmp_ln143 = icmp eq i7 %be_0, -28" [fyp/edca.c:143]   --->   Operation 138 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 139 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (2.03ns)   --->   "%be_1 = add i7 %be_0, 1" [fyp/edca.c:143]   --->   Operation 140 'add' 'be_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %8, label %7" [fyp/edca.c:143]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i7 %be_0 to i64" [fyp/edca.c:144]   --->   Operation 142 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln144_1" [fyp/edca.c:144]   --->   Operation 143 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:144]   --->   Operation 144 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln143)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_6 : Operation 145 [1/1] (2.11ns)   --->   "%add_ln144 = add i9 %zext_ln143, %mul_ln144" [fyp/edca.c:144]   --->   Operation 145 'add' 'add_ln144' <Predicate = (!icmp_ln143)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.58ns)   --->   "%add_ln146 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:146]   --->   Operation 146 'add' 'add_ln146' <Predicate = (icmp_ln143)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "store i2 %add_ln146, i2* @write_pointer_be, align 1" [fyp/edca.c:146]   --->   Operation 147 'store' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.68ns)   --->   "%add_ln147 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:147]   --->   Operation 148 'add' 'add_ln147' <Predicate = (icmp_ln143)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.66ns)   --->   "store i3 %add_ln147, i3* @available_spaces_be, align 1" [fyp/edca.c:147]   --->   Operation 149 'store' <Predicate = (icmp_ln143)> <Delay = 1.66>
ST_6 : Operation 150 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:148]   --->   Operation 150 'br' <Predicate = (icmp_ln143)> <Delay = 1.66>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str15) nounwind" [fyp/edca.c:143]   --->   Operation 151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:144]   --->   Operation 152 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i9 %add_ln144 to i64" [fyp/edca.c:144]   --->   Operation 153 'zext' 'zext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%edca_fifo_be_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_be, i64 0, i64 %zext_ln144_2" [fyp/edca.c:144]   --->   Operation 154 'getelementptr' 'edca_fifo_be_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_fifo_be_addr_1, align 1" [fyp/edca.c:144]   --->   Operation 155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader9" [fyp/edca.c:143]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 3.34>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk_1, %3 ], [ 0, %.preheader10.preheader ]"   --->   Operation 157 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i7 %bk_0 to i9" [fyp/edca.c:133]   --->   Operation 158 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.46ns)   --->   "%icmp_ln133 = icmp eq i7 %bk_0, -28" [fyp/edca.c:133]   --->   Operation 159 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 160 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (2.03ns)   --->   "%bk_1 = add i7 %bk_0, 1" [fyp/edca.c:133]   --->   Operation 161 'add' 'bk_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %4, label %3" [fyp/edca.c:133]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i7 %bk_0 to i64" [fyp/edca.c:134]   --->   Operation 163 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln134_1" [fyp/edca.c:134]   --->   Operation 164 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_8 : Operation 165 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:134]   --->   Operation 165 'load' 'inout_frame_load' <Predicate = (!icmp_ln133)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_8 : Operation 166 [1/1] (2.11ns)   --->   "%add_ln134 = add i9 %zext_ln133, %mul_ln134" [fyp/edca.c:134]   --->   Operation 166 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (1.58ns)   --->   "%add_ln136 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:136]   --->   Operation 167 'add' 'add_ln136' <Predicate = (icmp_ln133)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "store i2 %add_ln136, i2* @write_pointer_bk, align 1" [fyp/edca.c:136]   --->   Operation 168 'store' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.68ns)   --->   "%add_ln137 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:137]   --->   Operation 169 'add' 'add_ln137' <Predicate = (icmp_ln133)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (1.66ns)   --->   "store i3 %add_ln137, i3* @available_spaces_bk, align 1" [fyp/edca.c:137]   --->   Operation 170 'store' <Predicate = (icmp_ln133)> <Delay = 1.66>
ST_8 : Operation 171 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:138]   --->   Operation 171 'br' <Predicate = (icmp_ln133)> <Delay = 1.66>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [fyp/edca.c:133]   --->   Operation 172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:134]   --->   Operation 173 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i9 %add_ln134 to i64" [fyp/edca.c:134]   --->   Operation 174 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%edca_fifo_bk_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_bk, i64 0, i64 %zext_ln134_2" [fyp/edca.c:134]   --->   Operation 175 'getelementptr' 'edca_fifo_bk_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_fifo_bk_addr_1, align 1" [fyp/edca.c:134]   --->   Operation 176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader10" [fyp/edca.c:133]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 5.37>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%vo4_0 = phi i7 [ %vo, %29 ], [ 0, %.preheader.preheader ]"   --->   Operation 178 'phi' 'vo4_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i7 %vo4_0 to i9" [fyp/edca.c:207]   --->   Operation 179 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (1.46ns)   --->   "%icmp_ln207 = icmp eq i7 %vo4_0, -28" [fyp/edca.c:207]   --->   Operation 180 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 181 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (2.03ns)   --->   "%vo = add i7 %vo4_0, 1" [fyp/edca.c:207]   --->   Operation 182 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %30, label %29" [fyp/edca.c:207]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (2.11ns)   --->   "%add_ln208 = add i9 %zext_ln207, %mul_ln208" [fyp/edca.c:208]   --->   Operation 184 'add' 'add_ln208' <Predicate = (!icmp_ln207)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %add_ln208 to i64" [fyp/edca.c:208]   --->   Operation 185 'zext' 'zext_ln208_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%edca_fifo_vo_addr = getelementptr inbounds [400 x i8]* @edca_fifo_vo, i64 0, i64 %zext_ln208_1" [fyp/edca.c:208]   --->   Operation 186 'getelementptr' 'edca_fifo_vo_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%edca_fifo_vo_load = load i8* %edca_fifo_vo_addr, align 1" [fyp/edca.c:208]   --->   Operation 187 'load' 'edca_fifo_vo_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_10 : Operation 188 [1/1] (1.58ns)   --->   "%add_ln210 = add i2 %read_pointer_vo_load, 1" [fyp/edca.c:210]   --->   Operation 188 'add' 'add_ln210' <Predicate = (icmp_ln207)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "store i2 %add_ln210, i2* @read_pointer_vo, align 1" [fyp/edca.c:210]   --->   Operation 189 'store' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.68ns)   --->   "%add_ln211 = add i3 %available_spaces_vo_s, 1" [fyp/edca.c:211]   --->   Operation 190 'add' 'add_ln211' <Predicate = (icmp_ln207)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (1.66ns)   --->   "store i3 %add_ln211, i3* @available_spaces_vo, align 1" [fyp/edca.c:211]   --->   Operation 191 'store' <Predicate = (icmp_ln207)> <Delay = 1.66>
ST_10 : Operation 192 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:212]   --->   Operation 192 'br' <Predicate = (icmp_ln207)> <Delay = 1.66>

State 11 <SV = 2> <Delay = 5.48>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [fyp/edca.c:207]   --->   Operation 193 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/2] (3.25ns)   --->   "%edca_fifo_vo_load = load i8* %edca_fifo_vo_addr, align 1" [fyp/edca.c:208]   --->   Operation 194 'load' 'edca_fifo_vo_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i7 %vo4_0 to i64" [fyp/edca.c:208]   --->   Operation 195 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%inout_frame_addr_5 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln208_2" [fyp/edca.c:208]   --->   Operation 196 'getelementptr' 'inout_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (2.22ns)   --->   "store i8 %edca_fifo_vo_load, i8* %inout_frame_addr_5, align 1" [fyp/edca.c:208]   --->   Operation 197 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/edca.c:207]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 1> <Delay = 5.37>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%vi3_0 = phi i7 [ %vi, %26 ], [ 0, %.preheader4.preheader ]"   --->   Operation 199 'phi' 'vi3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i7 %vi3_0 to i9" [fyp/edca.c:197]   --->   Operation 200 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (1.46ns)   --->   "%icmp_ln197 = icmp eq i7 %vi3_0, -28" [fyp/edca.c:197]   --->   Operation 201 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 202 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (2.03ns)   --->   "%vi = add i7 %vi3_0, 1" [fyp/edca.c:197]   --->   Operation 203 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln197, label %27, label %26" [fyp/edca.c:197]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (2.11ns)   --->   "%add_ln198 = add i9 %zext_ln197, %mul_ln198" [fyp/edca.c:198]   --->   Operation 205 'add' 'add_ln198' <Predicate = (!icmp_ln197)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i9 %add_ln198 to i64" [fyp/edca.c:198]   --->   Operation 206 'zext' 'zext_ln198_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%edca_fifo_vi_addr = getelementptr inbounds [400 x i8]* @edca_fifo_vi, i64 0, i64 %zext_ln198_1" [fyp/edca.c:198]   --->   Operation 207 'getelementptr' 'edca_fifo_vi_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_12 : Operation 208 [2/2] (3.25ns)   --->   "%edca_fifo_vi_load = load i8* %edca_fifo_vi_addr, align 1" [fyp/edca.c:198]   --->   Operation 208 'load' 'edca_fifo_vi_load' <Predicate = (!icmp_ln197)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_12 : Operation 209 [1/1] (1.58ns)   --->   "%add_ln200 = add i2 %read_pointer_vi_load, 1" [fyp/edca.c:200]   --->   Operation 209 'add' 'add_ln200' <Predicate = (icmp_ln197)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "store i2 %add_ln200, i2* @read_pointer_vi, align 1" [fyp/edca.c:200]   --->   Operation 210 'store' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (1.68ns)   --->   "%add_ln201 = add i3 %available_spaces_vi_s, 1" [fyp/edca.c:201]   --->   Operation 211 'add' 'add_ln201' <Predicate = (icmp_ln197)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (1.66ns)   --->   "store i3 %add_ln201, i3* @available_spaces_vi, align 1" [fyp/edca.c:201]   --->   Operation 212 'store' <Predicate = (icmp_ln197)> <Delay = 1.66>
ST_12 : Operation 213 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:202]   --->   Operation 213 'br' <Predicate = (icmp_ln197)> <Delay = 1.66>

State 13 <SV = 2> <Delay = 5.48>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [fyp/edca.c:197]   --->   Operation 214 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/2] (3.25ns)   --->   "%edca_fifo_vi_load = load i8* %edca_fifo_vi_addr, align 1" [fyp/edca.c:198]   --->   Operation 215 'load' 'edca_fifo_vi_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln198_2 = zext i7 %vi3_0 to i64" [fyp/edca.c:198]   --->   Operation 216 'zext' 'zext_ln198_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%inout_frame_addr_4 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln198_2" [fyp/edca.c:198]   --->   Operation 217 'getelementptr' 'inout_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (2.22ns)   --->   "store i8 %edca_fifo_vi_load, i8* %inout_frame_addr_4, align 1" [fyp/edca.c:198]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader4" [fyp/edca.c:197]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 5.37>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%be2_0 = phi i7 [ %be, %22 ], [ 0, %.preheader5.preheader ]"   --->   Operation 220 'phi' 'be2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i7 %be2_0 to i9" [fyp/edca.c:187]   --->   Operation 221 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.46ns)   --->   "%icmp_ln187 = icmp eq i7 %be2_0, -28" [fyp/edca.c:187]   --->   Operation 222 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 223 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (2.03ns)   --->   "%be = add i7 %be2_0, 1" [fyp/edca.c:187]   --->   Operation 224 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %23, label %22" [fyp/edca.c:187]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (2.11ns)   --->   "%add_ln188 = add i9 %zext_ln187, %mul_ln188" [fyp/edca.c:188]   --->   Operation 226 'add' 'add_ln188' <Predicate = (!icmp_ln187)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i9 %add_ln188 to i64" [fyp/edca.c:188]   --->   Operation 227 'zext' 'zext_ln188_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%edca_fifo_be_addr = getelementptr inbounds [400 x i8]* @edca_fifo_be, i64 0, i64 %zext_ln188_1" [fyp/edca.c:188]   --->   Operation 228 'getelementptr' 'edca_fifo_be_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 229 [2/2] (3.25ns)   --->   "%edca_fifo_be_load = load i8* %edca_fifo_be_addr, align 1" [fyp/edca.c:188]   --->   Operation 229 'load' 'edca_fifo_be_load' <Predicate = (!icmp_ln187)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_14 : Operation 230 [1/1] (1.58ns)   --->   "%add_ln190 = add i2 %read_pointer_be_load, 1" [fyp/edca.c:190]   --->   Operation 230 'add' 'add_ln190' <Predicate = (icmp_ln187)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "store i2 %add_ln190, i2* @read_pointer_be, align 1" [fyp/edca.c:190]   --->   Operation 231 'store' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (1.68ns)   --->   "%add_ln191 = add i3 %available_spaces_be_s, 1" [fyp/edca.c:191]   --->   Operation 232 'add' 'add_ln191' <Predicate = (icmp_ln187)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (1.66ns)   --->   "store i3 %add_ln191, i3* @available_spaces_be, align 1" [fyp/edca.c:191]   --->   Operation 233 'store' <Predicate = (icmp_ln187)> <Delay = 1.66>
ST_14 : Operation 234 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:192]   --->   Operation 234 'br' <Predicate = (icmp_ln187)> <Delay = 1.66>

State 15 <SV = 2> <Delay = 5.48>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [fyp/edca.c:187]   --->   Operation 235 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/2] (3.25ns)   --->   "%edca_fifo_be_load = load i8* %edca_fifo_be_addr, align 1" [fyp/edca.c:188]   --->   Operation 236 'load' 'edca_fifo_be_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i7 %be2_0 to i64" [fyp/edca.c:188]   --->   Operation 237 'zext' 'zext_ln188_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln188_2" [fyp/edca.c:188]   --->   Operation 238 'getelementptr' 'inout_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (2.22ns)   --->   "store i8 %edca_fifo_be_load, i8* %inout_frame_addr_2, align 1" [fyp/edca.c:188]   --->   Operation 239 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "br label %.preheader5" [fyp/edca.c:187]   --->   Operation 240 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 5.37>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%bk1_0 = phi i7 [ %bk, %18 ], [ 0, %.preheader6.preheader ]"   --->   Operation 241 'phi' 'bk1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i7 %bk1_0 to i9" [fyp/edca.c:177]   --->   Operation 242 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (1.46ns)   --->   "%icmp_ln177 = icmp eq i7 %bk1_0, -28" [fyp/edca.c:177]   --->   Operation 243 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 244 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (2.03ns)   --->   "%bk = add i7 %bk1_0, 1" [fyp/edca.c:177]   --->   Operation 245 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %19, label %18" [fyp/edca.c:177]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (2.11ns)   --->   "%add_ln178 = add i9 %zext_ln177, %mul_ln178" [fyp/edca.c:178]   --->   Operation 247 'add' 'add_ln178' <Predicate = (!icmp_ln177)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i9 %add_ln178 to i64" [fyp/edca.c:178]   --->   Operation 248 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%edca_fifo_bk_addr = getelementptr inbounds [400 x i8]* @edca_fifo_bk, i64 0, i64 %zext_ln178_1" [fyp/edca.c:178]   --->   Operation 249 'getelementptr' 'edca_fifo_bk_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_16 : Operation 250 [2/2] (3.25ns)   --->   "%edca_fifo_bk_load = load i8* %edca_fifo_bk_addr, align 1" [fyp/edca.c:178]   --->   Operation 250 'load' 'edca_fifo_bk_load' <Predicate = (!icmp_ln177)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_16 : Operation 251 [1/1] (1.58ns)   --->   "%add_ln180 = add i2 %read_pointer_bk_load, 1" [fyp/edca.c:180]   --->   Operation 251 'add' 'add_ln180' <Predicate = (icmp_ln177)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "store i2 %add_ln180, i2* @read_pointer_bk, align 1" [fyp/edca.c:180]   --->   Operation 252 'store' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (1.68ns)   --->   "%add_ln181 = add i3 %available_spaces_bk_s, 1" [fyp/edca.c:181]   --->   Operation 253 'add' 'add_ln181' <Predicate = (icmp_ln177)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (1.66ns)   --->   "store i3 %add_ln181, i3* @available_spaces_bk, align 1" [fyp/edca.c:181]   --->   Operation 254 'store' <Predicate = (icmp_ln177)> <Delay = 1.66>
ST_16 : Operation 255 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:182]   --->   Operation 255 'br' <Predicate = (icmp_ln177)> <Delay = 1.66>

State 17 <SV = 2> <Delay = 5.48>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str46) nounwind" [fyp/edca.c:177]   --->   Operation 256 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/2] (3.25ns)   --->   "%edca_fifo_bk_load = load i8* %edca_fifo_bk_addr, align 1" [fyp/edca.c:178]   --->   Operation 257 'load' 'edca_fifo_bk_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i7 %bk1_0 to i64" [fyp/edca.c:178]   --->   Operation 258 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln178_2" [fyp/edca.c:178]   --->   Operation 259 'getelementptr' 'inout_frame_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (2.22ns)   --->   "store i8 %edca_fifo_bk_load, i8* %inout_frame_addr, align 1" [fyp/edca.c:178]   --->   Operation 260 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader6" [fyp/edca.c:177]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %4 ], [ true, %8 ], [ true, %12 ], [ true, %15 ], [ true, %19 ], [ true, %23 ], [ true, %27 ], [ true, %30 ], [ false, %2 ], [ false, %6 ], [ false, %10 ], [ false, %13 ], [ false, %17 ], [ false, %21 ], [ false, %25 ], [ false, %28 ]"   --->   Operation 262 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "ret i1 %p_0" [fyp/edca.c:219]   --->   Operation 263 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	'load' operation ('write_pointer_vo_loa', fyp/edca.c:164) on static variable 'write_pointer_vo' [48]  (0 ns)
	'mul' operation ('mul_ln164', fyp/edca.c:164) [52]  (4.37 ns)

 <State 2>: 3.34ns
The critical path consists of the following:
	'add' operation ('add_ln167', fyp/edca.c:167) [74]  (1.68 ns)
	'store' operation ('store_ln167', fyp/edca.c:167) of variable 'add_ln167', fyp/edca.c:167 on static variable 'available_spaces_vo' [75]  (1.66 ns)

 <State 3>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_3', fyp/edca.c:164) on array 'inout_frame' [65]  (2.23 ns)
	'store' operation ('store_ln164', fyp/edca.c:164) of variable 'inout_frame_load_3', fyp/edca.c:164 on array 'edca_fifo_vo' [69]  (3.26 ns)

 <State 4>: 3.34ns
The critical path consists of the following:
	'add' operation ('add_ln157', fyp/edca.c:157) [105]  (1.68 ns)
	'store' operation ('store_ln157', fyp/edca.c:157) of variable 'add_ln157', fyp/edca.c:157 on static variable 'available_spaces_vi' [106]  (1.66 ns)

 <State 5>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_2', fyp/edca.c:154) on array 'inout_frame' [96]  (2.23 ns)
	'store' operation ('store_ln154', fyp/edca.c:154) of variable 'inout_frame_load_2', fyp/edca.c:154 on array 'edca_fifo_vi' [100]  (3.26 ns)

 <State 6>: 3.34ns
The critical path consists of the following:
	'add' operation ('add_ln147', fyp/edca.c:147) [136]  (1.68 ns)
	'store' operation ('store_ln147', fyp/edca.c:147) of variable 'add_ln147', fyp/edca.c:147 on static variable 'available_spaces_be' [137]  (1.66 ns)

 <State 7>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load_1', fyp/edca.c:144) on array 'inout_frame' [127]  (2.23 ns)
	'store' operation ('store_ln144', fyp/edca.c:144) of variable 'inout_frame_load_1', fyp/edca.c:144 on array 'edca_fifo_be' [131]  (3.26 ns)

 <State 8>: 3.34ns
The critical path consists of the following:
	'add' operation ('add_ln137', fyp/edca.c:137) [167]  (1.68 ns)
	'store' operation ('store_ln137', fyp/edca.c:137) of variable 'add_ln137', fyp/edca.c:137 on static variable 'available_spaces_bk' [168]  (1.66 ns)

 <State 9>: 5.49ns
The critical path consists of the following:
	'load' operation ('inout_frame_load', fyp/edca.c:134) on array 'inout_frame' [158]  (2.23 ns)
	'store' operation ('store_ln134', fyp/edca.c:134) of variable 'inout_frame_load', fyp/edca.c:134 on array 'edca_fifo_bk' [162]  (3.26 ns)

 <State 10>: 5.38ns
The critical path consists of the following:
	'phi' operation ('vo') with incoming values : ('vo', fyp/edca.c:207) [189]  (0 ns)
	'add' operation ('add_ln208', fyp/edca.c:208) [197]  (2.12 ns)
	'getelementptr' operation ('edca_fifo_vo_addr', fyp/edca.c:208) [199]  (0 ns)
	'load' operation ('edca_fifo_vo_load', fyp/edca.c:208) on array 'edca_fifo_vo' [200]  (3.26 ns)

 <State 11>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_fifo_vo_load', fyp/edca.c:208) on array 'edca_fifo_vo' [200]  (3.26 ns)
	'store' operation ('store_ln208', fyp/edca.c:208) of variable 'edca_fifo_vo_load', fyp/edca.c:208 on array 'inout_frame' [203]  (2.23 ns)

 <State 12>: 5.38ns
The critical path consists of the following:
	'phi' operation ('vi') with incoming values : ('vi', fyp/edca.c:197) [220]  (0 ns)
	'add' operation ('add_ln198', fyp/edca.c:198) [228]  (2.12 ns)
	'getelementptr' operation ('edca_fifo_vi_addr', fyp/edca.c:198) [230]  (0 ns)
	'load' operation ('edca_fifo_vi_load', fyp/edca.c:198) on array 'edca_fifo_vi' [231]  (3.26 ns)

 <State 13>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_fifo_vi_load', fyp/edca.c:198) on array 'edca_fifo_vi' [231]  (3.26 ns)
	'store' operation ('store_ln198', fyp/edca.c:198) of variable 'edca_fifo_vi_load', fyp/edca.c:198 on array 'inout_frame' [234]  (2.23 ns)

 <State 14>: 5.38ns
The critical path consists of the following:
	'phi' operation ('be') with incoming values : ('be', fyp/edca.c:187) [251]  (0 ns)
	'add' operation ('add_ln188', fyp/edca.c:188) [259]  (2.12 ns)
	'getelementptr' operation ('edca_fifo_be_addr', fyp/edca.c:188) [261]  (0 ns)
	'load' operation ('edca_fifo_be_load', fyp/edca.c:188) on array 'edca_fifo_be' [262]  (3.26 ns)

 <State 15>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_fifo_be_load', fyp/edca.c:188) on array 'edca_fifo_be' [262]  (3.26 ns)
	'store' operation ('store_ln188', fyp/edca.c:188) of variable 'edca_fifo_be_load', fyp/edca.c:188 on array 'inout_frame' [265]  (2.23 ns)

 <State 16>: 5.38ns
The critical path consists of the following:
	'phi' operation ('bk') with incoming values : ('bk', fyp/edca.c:177) [282]  (0 ns)
	'add' operation ('add_ln178', fyp/edca.c:178) [290]  (2.12 ns)
	'getelementptr' operation ('edca_fifo_bk_addr', fyp/edca.c:178) [292]  (0 ns)
	'load' operation ('edca_fifo_bk_load', fyp/edca.c:178) on array 'edca_fifo_bk' [293]  (3.26 ns)

 <State 17>: 5.49ns
The critical path consists of the following:
	'load' operation ('edca_fifo_bk_load', fyp/edca.c:178) on array 'edca_fifo_bk' [293]  (3.26 ns)
	'store' operation ('store_ln178', fyp/edca.c:178) of variable 'edca_fifo_bk_load', fyp/edca.c:178 on array 'inout_frame' [296]  (2.23 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
