

================================================================
== Vitis HLS Report for 'dut_Pipeline_READ_LOOP4'
================================================================
* Date:           Thu Dec 19 08:56:04 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  3.368 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.297 us|  0.297 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_LOOP  |       33|       33|         4|          2|          1|    16|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|      85|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      85|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_77_p2                 |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_71_p2                |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          14|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x       |   9|          2|    5|         10|
    |strm_in_blk_n            |   9|          2|    1|          2|
    |x_4_fu_40                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   15|         31|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln17_reg_111            |   1|   0|    1|          0|
    |tmp_V_1_reg_120              |  32|   0|   32|          0|
    |tmp_V_reg_115                |  32|   0|   32|          0|
    |x_4_fu_40                    |   5|   0|    5|          0|
    |x_reg_106                    |   5|   0|    5|          0|
    |x_reg_106_pp0_iter1_reg      |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  85|   0|   85|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  dut_Pipeline_READ_LOOP4|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  dut_Pipeline_READ_LOOP4|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  dut_Pipeline_READ_LOOP4|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  dut_Pipeline_READ_LOOP4|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  dut_Pipeline_READ_LOOP4|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  dut_Pipeline_READ_LOOP4|  return value|
|strm_in_dout                      |   in|   32|     ap_fifo|                  strm_in|       pointer|
|strm_in_empty_n                   |   in|    1|     ap_fifo|                  strm_in|       pointer|
|strm_in_read                      |  out|    1|     ap_fifo|                  strm_in|       pointer|
|modulus_digits_data_V_2_address0  |  out|    5|   ap_memory|  modulus_digits_data_V_2|         array|
|modulus_digits_data_V_2_ce0       |  out|    1|   ap_memory|  modulus_digits_data_V_2|         array|
|modulus_digits_data_V_2_we0       |  out|    1|   ap_memory|  modulus_digits_data_V_2|         array|
|modulus_digits_data_V_2_d0        |  out|   64|   ap_memory|  modulus_digits_data_V_2|         array|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

