"use strict";(globalThis.webpackChunkcomputer_architecture=globalThis.webpackChunkcomputer_architecture||[]).push([[5460],{548:e=>{e.exports=JSON.parse('{"title":"8 Verilog Design \u0219i Verificare","slug":"/Laboratoare/8 Verilog Design \u0219i Verificare/","permalink":"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/","navigation":{"previous":{"title":"Sinteza circuitelor digitale","permalink":"/computer-architecture/Laboratoare/7 Verilog Simulare \u0219i Sintez\u0103/Sinteza/Teorie/"},"next":{"title":"Design","permalink":"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/Design/"}}}')}}]);