
AVRASM ver. 2.2.8  H:\230\a3\a3\display_partC.asm Wed Mar 19 16:21:29 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m2560def.inc'
H:\230\a3\a3\display_partC.asm(16): Including file 'H:\230\a3\a3\lcd.asm'
H:\230\a3\a3\lcd.asm(122): LCD_SIZE not set, using default values.
H:\230\a3\a3\lcd.asm(132): LCD_DISPLAY_SET not set, using default values.
H:\230\a3\a3\lcd.asm(143): LCD_CURSOR_SET not set, using default values.
H:\230\a3\a3\lcd.asm(153): LCD_INTERFACE_SET not set, using default values.
H:\230\a3\a3\lcd.asm(164): LCD_SHIFT_SET not set, using default values.
H:\230\a3\a3\lcd.asm(206): Including file 'H:\230\a3\a3\LCDdefs.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m2560def.inc'
H:\230\a3\a3\display_partC.asm(16): Including file 'H:\230\a3\a3\lcd.asm'
H:\230\a3\a3\lcd.asm(206): Including file 'H:\230\a3\a3\LCDdefs.inc'
                                 
                                 /*
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                  * display_partC.asm
                                  *
                                  *  Created: 3/11/2025 5:08:52 PM
                                  *   Author: mdoheny
                                  */ 
                                 .cseg
                                  .org 0
000000 940c 01b1                 	jmp start
                                 .org 0x22 ; Timer/Counter1 Compare Match A Interrupt (scroll)
000022 940c 02a4                 	jmp timer1_isr
                                 /*.org 0x40 ; Timer/Counter3 Compare Match A Interrupt (flash)
                                  	jmp timer3_isr*/
                                 
                                 #define LCD_LIBONLY
                                 .include "lcd.asm"
                                 
                                 ; HD44780 LCD Driver for ATmega2560.
                                 ; (DFRobot LCD Keypad Shield v1.1, Arduino Mega2560)
                                 ;
                                 ; Title: 		LCD.asm
                                 ; Description: 	LCD Configuration and Subroutines
                                 ; Author: 		Keegan van der Laag (jkvander@uvic.ca)
                                 ; Updated:		23 February 2015
                                 
                                 ; ---
                                 ;
                                 ; Some code shamelessly adapted from the C implementation of an HD44780
                                 ; driver by Peter Dannegger, posted to the AVR Freaks forum. The original
                                 ; driver is available here:
                                 ;
                                 ; http://www.avrfreaks.net/forum/tutc-lcd-tutorial-1001?name=PNphpBB2&file=viewtopic&t=102296
                                 ; 
                                 ; Delay loops hackishly paraphrased from Atmel's AVR C libraries.
                                 ;
                                 ; This module provides configuration, initialization, and control
                                 ; routines for a Hitachi HD44780-compatible LCD controller connected
                                 ; to an Atmel AVR microcontroller unit. It makes the following asusmptions:
                                 ; 	- The R/W pin on the HD44780 is permanently grounded, making it
                                 ;	  impossible to read the busy flag from the controller.
                                 ;	- Similarly, the DDRAM and CGRAM addresses cannot be read from the
                                 ;	  controller, meaning that the cursor position must be manually tracked
                                 ;	  and updated to match the LCD if cursor position is important to you.
                                 ;	- The HD44780 is being operated in 4-bit mode rather than 8-bit.
                                 ;	- Only one HD44780 is connected. (No ridiculously large matrices of 
                                 ;	  characters.)
                                 ;
                                 ; Also, the busy-wait delays used for the timing of LCD initialization and
                                 ; commands currently assume that the AVR MCU is running at 16 MHz. This is
                                 ; by laziness, not by design; it will be corrected in a future version.
                                 ;
                                 ; This module #includes a definition file for an unwieldy and sizable number
                                 ; of LCD-related symbols and values. This file is called LCDdefs.inc, and
                                 ; should be located in the project directory with this module, or in the
                                 ; main include directory of your AVR Toolchain installation.
                                 ;
                                 ; When including this module in your project, it is important to #define
                                 ; the symbol LCD_LIB_ONLY to keep this file from trying to run the default
                                 ; initialization and program loop written into the driver.
                                 ;
                                 ; LCD pin and port assignment, as well as setting things like LCD size in
                                 ; columns and rows, and the collection of HD44780 display modes and settings,
                                 ; can be done either here in the header #defines, or in the header of the
                                 ; program including the driver. In order for the program to assemble, the
                                 ; following symbols must be defined, as well as their listed children:
                                 ;
                                 ;	LCD_SIZE
                                 ;		LCD_ROW 				(n = 1, 2, 4)
                                 ;		LCD_COLUMN				(n = 8, 12, 16, 20, 24, 40)
                                 ;	LCD_DISPLAY_SET
                                 ;		LCD_SHOW_CURSOR			(n = 0, 1)
                                 ;		LCD_BLINK_CURSOR		(n = 0, 1)
                                 ;		LCD_DISPLAY_ON			(n = 0, 1)
                                 ;	LCD_INTERFACE_SET
                                 ;		LCD_INTERFACE_WIDTH		(n = 0, 1)
                                 ;		LCD_LINE_COUNT			(n = 0, 1)
                                 ;		LCD_FONT_SIZE			(n = 0, 1)
                                 ;	LCD_CURSOR SET
                                 ;		LCD_CURSOR_DIR			(n = 0, 1)
                                 ;		LCD_DISPLAY_SHIFT		(n = 0, 1)
                                 ;	LCD_SHIFT_SET
                                 ;		LCD_MOVE_SHIFT			(n = 0, 1)
                                 ;		LCD_SHIFT_DIR			(n = 0, 1)
                                 ;	LCD_INTERFACE_PORTS
                                 ;		LCD_PORT_D4				All LCD ports must be set using .equ
                                 ;		LCD_PORT_D5				rather than #define, and must be the
                                 ;		LCD_PORT_D6				memory address of an I/O port.
                                 ;		LCD_PORT_D7				This uses values from your Atmel partdef
                                 ;		LCD_PORT_RS				include, and so I/O space offset does not
                                 ;		LCD_PORT_ENA			need to be applied. Use of .equ is for
                                 ;								compatibility with Atmel's partdefs. Use 
                                 ;								the defaults provided here as an example.
                                 ;		LCD_PIN_D4
                                 ;		LCD_PIN_D5
                                 ;		LCD_PIN_D6				Pins are bit numbers within a port,
                                 ;		LCD_PIN_D7				(0 <= n <= 7)
                                 ;		LCD_PIN_RS
                                 ;		LCD_PIN_ENA
                                 ;
                                 ; Wherever possible, if something is defined in the including program, I've
                                 ; tried to have this driver defer to those definitions. Similarly, if there's
                                 ; anywhere something isn't defined and it should be, I've attempted to have the
                                 ; driver spit out a helpful assembler error. By and large, if an entire block of
                                 ; things is not defined, the driver will use default values. (Pin assignments,
                                 ; LCD size, display modes and settings, etc.) If individual values are not defined
                                 ; (for instance, a specific port or pin, LCD rows but not columns, Display mode
                                 ; but not whether to show/hide the cursor, etc) the assembler will error and tell
                                 ; you to define them. It should also do a pretty good job of letting you know if
                                 ; you've accidentally set an LCD size that isn't supported by the HD44780
                                 ;
                                 ; To this end, there is a LOT of conditional assembly here, which is why I've tried
                                 ; to do most of it in the included definitions file. If you want to make changes
                                 ; to the way the LCD behaves by default, it can be done using the settings in this
                                 ; module's header. You shouldn't need to modify anything in LCDdefs.inc, unless I've
                                 ; done something really, heinously wrong.
                                 
                                 ; The lcd_putchar/lcd_puts routines should include functionality for
                                 ; automatically updating the cursor row/column values stored in memory,
                                 ; as well as automatically overflowing to the next line if necessary. For
                                 ; application reasons, this version of the driver has this functionality
                                 ; removed.
                                 
                                 ; End Notes
                                 ; ***
                                 
                                 ; If no partdef file has been included yet, include the partdef for
                                 ; the ATmega2560.
                                 .ifndef SIGNATURE_000
                                 .endif
                                 
                                 
                                 ; Define the LCD size in rows x columns. Constants are conditionally
                                 ; determined based on this, and should be compatible with any HD44780
                                 ; controlled display.
                                 #ifndef LCD_SIZE
                                 #define LCD_SIZE
                                 #message "LCD_SIZE not set, using default values."
                                 
                                 	#define LCD_ROW			2
                                 	#define LCD_COLUMN		16
                                 
                                 #endif
                                 
                                 
                                 #ifndef LCD_DISPLAY_SET
                                 #define LCD_DISPLAY_SET
                                 #message "LCD_DISPLAY_SET not set, using default values."
                                 
                                 	#define LCD_SHOW_CURSOR		0	; Show cursor = 1, Hide cursor = 0
                                 	#define LCD_BLINK_CURSOR	0	; Blink on = 1, off = 0
                                 	#define LCD_DISPLAY_ON		1	; Entire Display On = 1, Off = 0
                                 
                                 #endif
                                 
                                 
                                 #ifndef LCD_CURSOR_SET
                                 #define LCD_CURSOR_SET
                                 #message "LCD_CURSOR_SET not set, using default values."
                                 
                                 	#define LCD_CURSOR_DIR		1	; Increment = 1, Decrement = 0
                                 	#define LCD_DISPLAY_SHIFT	0	; Display shift on = 1, off = 0
                                 
                                 #endif
                                 
                                 
                                 #ifndef LCD_INTERFACE_SET
                                 #define LCD_INTERFACE_SET
                                 #message "LCD_INTERFACE_SET not set, using default values."
                                 
                                 	#define LCD_INTERFACE_WIDTH	0	; 4-bit = 0, 8-bit = 1
                                 	#define LCD_LINE_COUNT		1	; 1 line = 0, 2 lines = 1
                                 	#define LCD_FONT_SIZE		0	; 5x8 dot = 0, 5x10 dot = 1
                                 
                                 #endif
                                 
                                 
                                 #ifndef LCD_SHIFT_SET
                                 #define LCD_SHIFT_SET
                                 #message "LCD_SHIFT_SET not set, using default values."
                                 
                                 	#define LCD_MOVE_SHIFT		0	; Move cursor = 0, Shift display = 1
                                 	#define LCD_SHIFT_DIR		0	; Shift left = 0, Shift right = 1
                                 
                                 #endif
                                 
                                 
                                 ; ***
                                 ; LCD Pin Definitions.
                                 ; Changing these should affect lcd_init, lcd_nbl, lcd_byte, and lcd_putchar
                                 ; These default assignments are for the Arduino Mega2560 with DFRobot LCD
                                 ; Keypad Shield. Symbols used must be defined in the Atmel AVR partdef file
                                 ; used, or you're going to have a bad time.
                                 
                                 .ifndef LCD_INTERFACE_PORTS
                                 .set LCD_INTERFACE_PORTS = 1
H:\230\a3\a3\lcd.asm(181): LCD_INTERFACE_PORTS not set, using default values.
                                 .message "LCD_INTERFACE_PORTS not set, using default values."
                                 
                                 .equ	LCD_PORT_D4  =  PORTG
                                 .equ	LCD_PORT_D5  =	PORTE
                                 .equ	LCD_PORT_D6  =	PORTH
                                 .equ	LCD_PORT_D7  =	PORTH
                                 
                                 .equ	PIN_D4	  =		5
                                 .equ	PIN_D5	  =		3
                                 .equ	PIN_D6	  =		3
                                 .equ	PIN_D7	  =		4
                                 
                                 .equ	LCD_PORT_ENA =	PORTH
                                 .equ 	LCD_PORT_RS  =	PORTH
                                 
                                 .equ	PIN_ENA	  =		6
                                 .equ	PIN_RS	  =		5
                                 .endif
                                 
                                 ; ***
                                 ; End of LCD Pin Definitions
                                 
                                 
                                 ; ***
                                 ; Include LCD Driver Constants and Conditionals.
                                 .include "LCDdefs.inc"
                                 
                                 ; HD44780 LCD Driver for ATmega2560.
                                 ; (DFRobot LCD Keypad Shield v1.1, Arduino Mega2560)
                                 ;
                                 ; Title: 		LCDdefs.inc
                                 ; Description: 	Conditional Assembly, Constant Definitions
                                 ; Author: 		Keegan van der Laag (jkvander@uvic.ca)
                                 ; Updated:		23 February 2015
                                 
                                 ; ---
                                 ;
                                 ; Some code shamelessly adapted from the C implementation of an HD44780
                                 ; driver by Peter Dannegger, posted to the AVR Freaks forum. The original
                                 ; driver is available here:
                                 ;
                                 ; http://www.avrfreaks.net/forum/tutc-lcd-tutorial-1001?name=PNphpBB2&file=viewtopic&t=102296
                                 
                                 
                                 ; Throws a warning if LCD_LIBONLY is not set before the #include in the program
                                 ; using the driver. If LCD_LIBONLY is not set, the default program code for setup,
                                 ; initialization, and main program loop will be assembled.
                                 #ifndef LCD_LIBONLY
                                 #endif
                                 
                                 ; Delay times for LCD commands. These are fairly conservative, but may need to be
                                 ; adjusted for cheap HD44780 compatible controllers, or if you're implementing
                                 ; this driver in antarctica. When in doubt, refer to the data sheet for your LCD
                                 ; module.
                                 .equ LCD_DAT		=	50		; Execute time in microseconds for data commands
                                 .equ LCD_ENA		=	1		; Execute time in microseconds for clock pulse
                                 .equ LCD_CLEAR		=	2		; Execute time for longer commands in ms
                                 
                                 
                                 ; Set the bit-width of the stack pointer for your processor.
                                 ; This determines how many bytes some subroutines will pop off the stack
                                 ; to preserve return addresses.
                                 ; You know, I don't actually know if other MCUs have wider SP registers.
                                 ; This kind of just assumes that they don't. I guess we'll find out pretty
                                 ; quick.
                                 .if 	RAMEND <	0x100
                                 .else
                                 .equ 	SP_OFFSET = 3
                                 .endif
                                 
                                 
                                 ; ***
                                 ; Register definitions used in this module.
                                 
                                 .def CREG	=	R18					; Command or data register used in routines
                                 .def DREG	=	R19					; Delay values passed to dly_ms and dly_us
                                 .def TEMP	=	R16					; Mnemonics for temporary values
                                 .def TEMP2	=	R17
                                 ; ***
                                 ; End of Driver Register Definitions
                                 
                                 
                                 ; ***
                                 ; Exception Handling
                                 ;
                                 ; Handle cases where some things are defined, but not others.
                                 #ifdef LCD_SIZE
                                 	#ifndef LCD_ROW
                                 	#elif (LCD_ROW > 4) | (LCD_ROW < 1) | (LCD_ROW == 3)
                                 	#endif
                                 
                                 	#ifndef LCD_COLUMN
                                 	#elif LCD_ROW == 1
                                 		#if !(LCD_COLUMN == 8 | LCD_COLUMN == 16 | LCD_COLUMN == 20 | LCD_COLUMN == 40)
                                 		#endif
                                 	#elif LCD_ROW == 2
                                 		#if !(LCD_COLUMN == 8 | LCD_COLUMN == 12 | LCD_COLUMN == 16 | LCD_COLUMN == 20 | LCD_COLUMN == 24 | LCD_COLUMN == 40)
                                 		#endif
                                 	#elif LCD_ROW == 4
                                 		#if !(LCD_COLUMN == 16 | LCD_COLUMN == 20)
                                 		#endif
                                 	#endif
                                 #endif
                                 
                                 #ifdef LCD_DISPLAY_SET
                                 	#ifndef LCD_SHOW_CURSOR
                                 	#endif
                                 	#ifndef LCD_BLINK_CURSOR
                                 	#endif
                                 	#ifndef LCD_DISPLAY_ON
                                 	#endif
                                 #endif
                                 
                                 #ifdef LCD_INTERFACE_SET
                                 	#ifndef LCD_INTERFACE_WIDTH
                                 	#endif
                                 	#ifndef LCD_LINE_COUNT
                                 	#endif
                                 	#ifndef LCD_FONT_SIZE
                                 	#endif
                                 #endif
                                 
                                 #ifdef LCD_CURSOR_SET
                                 	#ifndef LCD_CURSOR_DIR
                                 	#endif
                                 	#ifndef LCD_DISPLAY_SHIFT
                                 	#endif
                                 #endif
                                 
                                 #ifdef LCD_SHIFT_SET
                                 	#ifndef LCD_SHIFT_DIR
                                 	#endif
                                 	#ifndef LCD_MOVE_SHIFT
                                 	#endif
                                 #endif
                                 
                                 .ifdef LCD_INTERFACE_PORTS
                                 	.ifndef LCD_PORT_D4
                                 	.elif LCD_PORT_D4 > IOEND
                                 	.endif
                                 	.ifndef LCD_PORT_D5
                                 	.elif LCD_PORT_D5 > IOEND
                                 	.endif
                                 	.ifndef LCD_PORT_D6
                                 	.elif LCD_PORT_D6 > IOEND
                                 	.endif
                                 	.ifndef LCD_PORT_D7
                                 	.elif LCD_PORT_D7 > IOEND
                                 	.endif
                                 	.ifndef LCD_PORT_RS
                                 	.elif LCD_PORT_RS > IOEND
                                 	.endif
                                 	.ifndef LCD_PORT_ENA
                                 	.elif LCD_PORT_ENA > IOEND
                                 	.endif
                                 
                                 	.ifndef PIN_D4
                                 	.elif PIN_D4 > 7
                                 	.endif
                                 	.ifndef PIN_D5
                                 	.elif PIN_D5 > 7
                                 	.endif
                                 	.ifndef PIN_D6
                                 	.elif PIN_D6 > 7
                                 	.endif
                                 	.ifndef PIN_D7
                                 	.elif PIN_D7 > 7
                                 	.endif
                                 	.ifndef PIN_RS
                                 	.elif PIN_RS > 7
                                 	.endif
                                 	.ifndef PIN_ENA
                                 	.elif PIN_ENA > 7
                                 	.endif
                                 
                                 .endif
                                 
                                 
                                 
                                 ; Definitions of constants for different LCD sizes.
                                 #if (LCD_ROW == 1 & LCD_COLUMN == 8)
                                 #endif
                                 
                                 #if (LCD_ROW == 1 & LCD_COLUMN == 16 )
                                 #endif
                                 
                                 #if (LCD_ROW == 1 & LCD_COLUMN == 20 )
                                 #endif
                                 
                                 #if (LCD_ROW == 1 & LCD_COLUMN == 40 )
                                 #endif
                                 
                                 #if (LCD_ROW == 2 & LCD_COLUMN == 8 )
                                 #endif
                                 
                                 #if (LCD_ROW == 2 & LCD_COLUMN == 12 )
                                 #endif
                                 
                                 #if (LCD_ROW == 2 & LCD_COLUMN == 16 )
                                 #define LCD_LINE1       0x80
                                 #define LCD_LINE2       (0x80 + 0x40)
                                 #endif
                                 
                                 #if (LCD_ROW == 2 & LCD_COLUMN == 20 )
                                 #endif
                                 
                                 #if (LCD_ROW == 2 & LCD_COLUMN == 24 )
                                 #endif
                                 
                                 #if (LCD_ROW == 2 & LCD_COLUMN == 40 )
                                 #endif
                                 
                                 #if (LCD_ROW == 4 & LCD_COLUMN == 16 )
                                 #endif
                                 
                                 #if (LCD_ROW == 4 & LCD_COLUMN == 20 )
                                 #endif
                                 
                                 ; Maximum length of a null-terminated string that fills the LCD completely.
                                 ; (Good for reserving memory for the LCD contents.)
                                 #define lcd_length      (LCD_ROW * LCD_COLUMN) + 1
                                 
                                 ; Some constant definitions for Hitachi HD44780 Command instructions.
                                 ; Can be used with lcd_cmd by pushing them onto the stack before calling.
                                 ; For more details about the HD44780 instruction set and instruction format,
                                 ; see the data sheet for the HD44780 from Hitachi.
                                 #define LCD_CMD_CLR			0x01
                                 #define LCD_CMD_HOM			0x02
                                 #define LCD_CMD_EMS     	0x04
                                 #define LCD_CMD_DSP     	0x08
                                 #define LCD_CMD_SHF     	0x10
                                 #define LCD_CMD_FNC     	0x20
                                 #define LCD_CMD_CGR     	0x40
                                 #define LCD_CMD_DDR     	0x80
                                 #define LCD_CMD_INI     	LCD_CMD_FNC + 0x10
                                 
                                 ; Definitions of commands specific to display settings from driver.
                                 ; These are used primarily in lcd_init
                                 #define LCD_CMD_FUNCTION_SET	LCD_CMD_FNC + (LCD_INTERFACE_WIDTH<<4) + (LCD_LINE_COUNT<<3) + (LCD_FONT_SIZE<<2)
                                 #define LCD_CMD_DISPLAY_MODE  LCD_CMD_DSP + (LCD_DISPLAY_ON<<2) + (LCD_SHOW_CURSOR<<1) + LCD_BLINK_CURSOR
                                 #define LCD_CMD_ENTRY_MODE    LCD_CMD_EMS + (LCD_CURSOR_DIR<<1) + (LCD_DISPLAY_SHIFT)
                                 #define LCD_CMD_SHIFT_DISPLAY LCD_CMD_SHF + (LCD_MOVE_SHIFT<<3) + (LCD_SHIFT_DIR)
                                 
                                 
                                 ; ***
                                 ; Port and Pin symbols for LCD_INTERFACE_PORTS. Uses symbols defined in
                                 ; the Atmel partdef file for your MCU.
                                 
                                 ; Port/Pin Labels for D4
                                 .if (LCD_PORT_D4 < 0x100)
                                 	.equ PORT_D4 = (LCD_PORT_D4) + 0x20
                                 	.equ PINS_D4 = (LCD_PORT_D4 - 2) + 0x20
                                 	.equ DDR_D4  = (LCD_PORT_D4 - 1) + 0x20
                                 .else
                                 .endif
                                 
                                 ; Port/Pin Labels for D5
                                 .if (LCD_PORT_D5 < 0x100)
                                 	.equ PORT_D5 = (LCD_PORT_D5) + 0x20
                                 	.equ PINS_D5 = (LCD_PORT_D5 - 2) + 0x20
                                 	.equ DDR_D5  = (LCD_PORT_D5 - 1) + 0x20
                                 .else
                                 .endif
                                 
                                 ; Port/Pin Labels for D6
                                 .if (LCD_PORT_D6 < 0x100)
                                 .else
                                 	.equ PORT_D6 = LCD_PORT_D6
                                 	.equ PINS_D6 = LCD_PORT_D6 - 2
                                 	.equ DDR_D6  = LCD_PORT_D6 - 1
                                 .endif
                                 
                                 ; Port/Pin Labels for D7
                                 .if (LCD_PORT_D7 < 0x100)
                                 .else
                                 	.equ PORT_D7 = LCD_PORT_D7
                                 	.equ PINS_D7 = LCD_PORT_D7 - 2
                                 	.equ DDR_D7  = LCD_PORT_D7 - 1
                                 .endif
                                 
                                 ; Port/Pin Labels for RS
                                 .if (LCD_PORT_RS < 0x100)
                                 .else
                                 	.equ PORT_RS = LCD_PORT_RS
                                 	.equ PINS_RS = LCD_PORT_RS - 2
                                 	.equ DDR_RS  = LCD_PORT_RS - 1
                                 .endif
                                 
                                 ; Port/Pin Labels for ENA
                                 .if (LCD_PORT_ENA < 0x100)
                                 .else
                                 	.equ PORT_ENA = LCD_PORT_ENA
                                 	.equ PINS_ENA = LCD_PORT_ENA - 2
                                 	.equ DDR_ENA  = LCD_PORT_ENA - 1
                                 .endif
                                 ; ***
                                 
                                 
                                 
                                 ; ***
                                 ; Code Segment.
                                 .cseg
                                 
                                 
                                 ; **
                                 ; Default Program Initialization/Setup
                                 ; (Not included if LCD_LIBONLY is defined.)
                                 #ifndef LCD_LIBONLY
                                 #endif
                                 ; **
                                 ; End of Default Program Initialization/Setup
                                 
                                 
                                 ; **
                                 ; Default Main Program Loop
                                 ; (Not included if LCD_LIBONLY is defined.)
                                 #ifndef LCD_LIBONLY
                                 #endif
                                 ; **
                                 ; End of Main Program Loop
                                 
                                 
                                 
                                 #ifndef LCD_LIBONLY
                                 #else
000024 940c 01b1                 jmp lcd_after
                                 #endif
                                 
                                 ; *** ***
                                 ; LCD Controller Subroutine Definitions
                                 ;
                                 ; * LCD Subroutines    *
                                 ; lcd_nbl     - 	Take byte from stack. Send high nibble to LCD. Return byte.
                                 ; lcd_byte    - 	Take byte from stack. Push to lcd_nbl. Swap nibbles of byte, push to stack.
                                 ;					call lcd_nbl
                                 ; lcd_cmd     - 	Take byte from stack. Set RS pin to 0 (command). Push byte to LCD
                                 ;					through lcd_byte.
                                 ; lcd_putchar - 	Take byte from stack. Set RS to 1 (write). Push byte to lcd_byte.
                                 ;					Increment cursor_xy.
                                 ; lcd_puts    - 	Take two-byte address of string from stack. Set X pointer to address.
                                 ;					Push (X) to stack. Call lcd_putchar.
                                 ; lcd_gotoxy  -		Take byte from stack. Byte takes form YYYYXXXX. Update cursor_xy to byte.
                                 ;					High nibble is row value, low nibble is column. Use LCD definitions to calculate
                                 ;					memory address for location on display. Push address to stack. Call lcd_cmd.
                                 ;					Update cursor_xy to byte.
                                 ; lcd_clr     -		Push LCD_CMD_CLR to the stack, call lcd_cmd. Clears display, returns cursor to 0,0
                                 ;
                                 ;
                                 ; * Delay Subroutines  *
                                 ; dly_us      -		Busy-wait delay loop for ~(DREG) microseconds. (0 <= (DREG) <= 255)
                                 ; dly_ms      -		Busy-wait delay loop for ~(DREG) milliseconds (0 <= (DREG) <= 15)
                                 ;
                                 ;	Both delay subroutines currently assume a CPU frequency of 16 MHz.
                                 ;
                                 ;
                                 ; * String Subroutines *
                                 ; str_init	  -		Take two-byte pointer for string constant location in program memory, take
                                 ;					two-byte pointer for target location in data memory. Copy each byte from
                                 ;					program memory to data memory until a null character is found.
                                 
                                 ; *            		  *
                                 
                                 
                                 
                                 
                                 ; **
                                 ; lcd_nbl : 		Send high nibble of CREG to LCD. Pulses clock.
                                 ;
                                 ; Registers:	CREG	-	Data byte of which to send high nibble to LCD.
                                 ;				TEMP	-	Temporary working register
                                 ;				DREG    -	Passed to dly_us.
                                 ; Memory:		None.
                                 ; Stack:		None.
                                 ; Returns:		Nothing.
                                 ;
                                 lcd_nbl:
000026 930f                      	push TEMP
000027 932f                      	push CREG
000028 933f                      	push DREG
                                 
000029 9100 0032                 	lds TEMP, PINS_D4
00002b 7d0f                      	cbr TEMP, (1<<PIN_D4)
00002c fd24                      	sbrc CREG, 4
00002d 6200                      	sbr TEMP, (1<<PIN_D4)
00002e 9300 0034                 	sts PORT_D4, TEMP
                                 
000030 9100 002c                 	lds TEMP, PINS_D5
000032 7f07                      	cbr TEMP, (1<<PIN_D5)
000033 fd25                      	sbrc CREG, 5
000034 6008                      	sbr TEMP, (1<<PIN_D5)
000035 9300 002e                 	sts PORT_D5, TEMP
                                 
000037 9100 0100                 	lds TEMP, PINS_D6
000039 7f07                      	cbr TEMP, (1<<PIN_D6)
00003a fd26                      	sbrc CREG, 6
00003b 6008                      	sbr TEMP, (1<<PIN_D6)
00003c 9300 0102                 	sts PORT_D6, TEMP
                                 
00003e 9100 0100                 	lds TEMP, PINS_D7
000040 7e0f                      	cbr TEMP, (1<<PIN_D7)
000041 fd27                      	sbrc CREG, 7
000042 6100                      	sbr TEMP, (1<<PIN_D7)
000043 9300 0102                 	sts PORT_D7, TEMP
                                 
                                 	; Pulse clock high
000045 9100 0100                 	lds TEMP, PINS_ENA
000047 6400                      	sbr TEMP, (1<<PIN_ENA)
000048 9300 0102                 	sts PORT_ENA, TEMP
                                 
                                 	; Wait for LCD_ENA microseconds
00004a e031                      	ldi DREG, LCD_ENA
00004b 940e 0174                 	call dly_us
                                 
                                 	; Pulse clock low.
00004d 9100 0100                 	lds TEMP, PINS_ENA
00004f 7b0f                      	cbr TEMP,  (1<<PIN_ENA)
000050 9300 0102                 	sts PORT_ENA, TEMP
                                 
                                 	; Return
000052 913f                      	pop DREG
000053 912f                      	pop CREG
000054 910f                      	pop TEMP
000055 9508                      	ret
                                 ; **
                                 ; End of lcd_nbl
                                 
                                 
                                 ; **
                                 ; lcd_byte :   	 	Send eight bits of (dat) to LCD. Calls lcd_nbl.
                                 ;
                                 ; Registers:	CREG	-	Working register. Command data.
                                 ;				DREG	-	Passed to dly_us.
                                 ;				TEMP	-	Temporary working register.
                                 ; Stack:		Input	-	1 byte
                                 ;					1	-	Data byte to send to LCD.
                                 ; Returns:		CREG	-	1 byte returned to stack, data byte sent.
                                 ;							Used for checking command at end of things
                                 ;							like lcd_cmd.
                                 lcd_byte:
                                 	.set PARAM_OFFSET = 5
                                 	; Get stack data into CREG
000056 932f                      	push CREG
000057 933f                      	push DREG
000058 930f                      	push TEMP
000059 93df                      	push YH
00005a 93cf                      	push YL
                                 
00005b b7de                      	in YH, SPH
00005c b7cd                      	in YL, SPL
                                 
00005d 8529                      	ldd CREG, Y+1+(SP_OFFSET+PARAM_OFFSET)
                                 
                                 	; Send high nibble
00005e 940e 0026                 	call lcd_nbl
                                 	; Wait LCD_DAT microseconds for command to finish.
                                 
000060 e332                      	ldi DREG, LCD_DAT
000061 940e 0174                 	call dly_us
                                 	; Send low nibble of CREG
000063 9522                      	swap CREG
000064 940e 0026                 	call lcd_nbl
                                 	; Wait LCD_DAT microseconds for command to finish,
000066 e332                      	ldi DREG, LCD_DAT
000067 940e 0174                 	call dly_us
                                 	
000069 91cf                      	pop YL
00006a 91df                      	pop YH
00006b 910f                      	pop TEMP
00006c 913f                      	pop DREG
00006d 912f                      	pop CREG
00006e 9508                      	ret
                                 ; **
                                 ; End of lcd_byte
                                 
                                 
                                 ; **
                                 ; lcd_cmd :			Set RS pin on LCD to 0 (Command.) Pop command data byte from
                                 ;					stack. Send to LCD using lcd_byte.
                                 ;
                                 ; Registers:	TEMP	-	Temporary working register.
                                 ;				DREG	-	Passed to dly_ms.
                                 ;				CREG	-	Working register. Returned from lcd_byte.
                                 ; Stack:		Input	-	1 byte
                                 ;					1:		Command data byte.
                                 ; Returns:		Nothing.
                                 lcd_cmd:
                                 	.set PARAM_OFFSET = 5
00006f 930f                      	push TEMP
000070 933f                      	push DREG
000071 932f                      	push CREG
000072 93df                      	push YH
000073 93cf                      	push YL
000074 b7de                      	in YH, SPH
000075 b7cd                      	in YL, SPL
                                 
000076 8529                      	ldd CREG, Y+1+(SP_OFFSET+PARAM_OFFSET)
                                 
                                 
                                 	; Set RS = 0
000077 9100 0100                 	lds TEMP, PINS_RS
000079 7d0f                      	cbr TEMP, (1<<PIN_RS)
00007a 9300 0102                 	sts PORT_RS, TEMP
                                 	; Send commnand byte (dat)
00007c 932f                      	push CREG
00007d 940e 0056                 	call lcd_byte
00007f 912f                      	pop CREG
                                 
                                 	; On CREG = 0x01, 0x02, or 0x03, command takes longer to execute.
                                 	; Wait LCD_CLEAR milliseconds before continuing.
                                 
000080 3024                      	cpi CREG, 0x04
000081 f418                      	brsh cmd_fin
000082 e032                      	ldi DREG, LCD_CLEAR
000083 940e 017e                 	call dly_ms
                                 
                                 cmd_fin:
000085 91cf                      	pop YL
000086 91df                      	pop YH
000087 912f                      	pop CREG
000088 913f                      	pop DREG
000089 910f                      	pop TEMP
                                 
00008a 9508                      	ret
                                 ; **
                                 ; End of lcd_cmd
                                 
                                 
                                 ; **
                                 ; lcd_putchar : 	Set RS pin on LCD to 1 (write data). Send character in
                                 ;					byte from stack.
                                 ;					...just saying, this command auto-increments the DDRAM
                                 ;					address of the LCD. You'll probably want to update your
                                 ;					cursor position accordingly.
                                 ;
                                 ; Registers:	TEMP		-	Temporary value. MODIFIED.
                                 ;				CREG		-	Stack input, character to write
                                 ; Memory:		Nothing.		
                                 ; Stack:		Input		-	1 byte. Character data.
                                 ;					SP+1	-	Character to write
                                 ; Returns:		Nothing.							
                                 lcd_putchar:
                                 	.set PARAM_OFFSET = 4
00008b 930f                      	push TEMP
00008c 932f                      	push CREG
00008d 93df                      	push YH
00008e 93cf                      	push YL
                                 
00008f b7de                      	in YH, SPH
000090 b7cd                      	in YL, SPL
                                 
000091 8528                      	ldd CREG, Y+1+(SP_OFFSET+PARAM_OFFSET)
                                 
                                 	; Set RS = 1 (Write data to current DDRAM address)
000092 9100 0100                 	lds TEMP, PINS_RS
000094 6200                      	sbr TEMP, (1<<PIN_RS)
000095 9300 0102                 	sts PORT_RS, TEMP
                                 	; Send character data in byte (dat) using lcd_byte
000097 932f                      	push CREG
000098 940e 0056                 	call lcd_byte
00009a 912f                      	pop CREG
                                 
                                 	; Increment cursor column. Note that this does not
                                 	; perform any sort of checking for whether or not
                                 	; the column number exceeds the number of columns
                                 	; that the LCD can display, nor does it automatically
                                 	; adjust the cursor_row position accordingly.
00009b 9100 0201                 	lds TEMP, cursor_col
00009d 9503                      	inc TEMP
00009e 9300 0201                 	sts cursor_col, TEMP
                                 
0000a0 91cf                      	pop YL
0000a1 91df                      	pop YH
0000a2 912f                      	pop CREG
0000a3 910f                      	pop TEMP
0000a4 9508                      	ret
                                 ; 
                                 ; **
                                 ; End of lcd_putchar
                                 
                                 
                                 ; **
                                 ; lcd_puts:			Takes a two-byte address pointer to the start of a
                                 ;					string, outputs it serially to the LCD using
                                 ;					lcd_putchar. Stops when a null character is found
                                 ;					in memory.
                                 ;					Conceivably, you could add code to the end of parse
                                 ;					to check cursor position validity for the given LCD
                                 ;					size. This could also be done in lcd_putchar.
                                 ; Registers:		ZH:ZL	-	Address pointer to beginning of string.
                                 ;					TEMP	-	Temporary working register
                                 ;					TEMP2	-	Temporary working register
                                 ; Stack:			Input	-	Two-byte address pointer to string.
                                 ;						SP+1	-	Low Byte of Address
                                 ;						SP+2	-	High Byte of Address
                                 ; Returns:			Nothing
                                 lcd_puts:		
                                 	.set PARAM_OFFSET = 6
0000a5 930f                      	push TEMP
0000a6 931f                      	push TEMP2
0000a7 93df                      	push YH
0000a8 93cf                      	push YL
0000a9 93ff                      	push ZH
0000aa 93ef                      	push ZL
                                 	
0000ab b7de                      	in YH, SPH
0000ac b7cd                      	in YL, SPL	
                                 		
0000ad 85fb                      		ldd ZH, Y+1+(SP_OFFSET+PARAM_OFFSET)+1
0000ae 85ea                      		ldd ZL, Y+1+(SP_OFFSET+PARAM_OFFSET)
                                 	parse:
0000af 9111                      		ld TEMP2, Z+
0000b0 3010                      		cpi TEMP2, 0x00
0000b1 f029                      		breq donestr
0000b2 931f                      		push TEMP2
0000b3 940e 008b                 		call lcd_putchar
0000b5 911f                      		pop TEMP2
0000b6 cff8                      		rjmp parse
                                 	donestr:
0000b7 91ef                      		pop ZL
0000b8 91ff                      		pop ZH
0000b9 91cf                      		pop YL
0000ba 91df                      		pop YH
0000bb 911f                      		pop TEMP2
0000bc 910f                      		pop TEMP
                                 
0000bd 9508                      		ret
                                 ; **
                                 ; End of lcd_puts
                                 
                                 
                                 ; **
                                 ; lcd_gotoxy :		Take Row/Column values from stack. Check that input isn't
                                 ;					bogus for the LCD size defined in the header. If row or column
                                 ;					are out of bound, they are set arbitrarily to the highest possible
                                 ;					value for the LCD. Calculates DDRAM address in HD44780 corresponding
                                 ;					to the given (Row,Column) pair for the LCD size defined in the header.
                                 ;					Sends memory address command to LCD using lcd_cmd.
                                 ; Register:		TEMP	-	Temporary working register. Pops Column from stack.
                                 ;				TEMP2	-	Temporary working register. Pops Row from stack.
                                 ; Memory:		cursor_row	-	Current cursor row position. Updated.
                                 ;				cursor_col	-	Current cursor column position. Updated.
                                 ;								Unmodified.
                                 ; Stack:		Input:			2 bytes
                                 ;					SP+1:			Row to jump to. Range: 0 to (LCD_ROW - 1)
                                 ;					SP+2:			Column to jump to. Range: 0 to (LCD_COLUMN - 1)
                                 ; Returns:		Nothing
                                 lcd_gotoxy:
                                 	.set PARAM_OFFSET = 4
0000be 930f                      	push TEMP
0000bf 931f                      	push TEMP2
0000c0 93df                      	push YH
0000c1 93cf                      	push YL
                                 
0000c2 b7de                      	in YH, SPH
0000c3 b7cd                      	in YL, SPL
                                 
0000c4 8508                      	ldd TEMP, Y+1+(SP_OFFSET+PARAM_OFFSET)		; Column
0000c5 8519                      	ldd TEMP2, Y+1+(SP_OFFSET+PARAM_OFFSET)+1	; Row
                                 
0000c6 3011                      	cpi TEMP2, (LCD_ROW - 1)
0000c7 f01c                      	brlt check_col
0000c8 e011                      	ldi TEMP2, (LCD_ROW - 1)
0000c9 940c 00ce                 	jmp gotoxy_assign
                                 check_col:
0000cb 300f                      	cpi	TEMP, (LCD_COLUMN - 1)
0000cc f00c                      	brlt gotoxy_assign
0000cd e00f                      	ldi TEMP, (LCD_COLUMN - 1)
                                 gotoxy_assign:
0000ce 9310 0200                 	sts cursor_row, TEMP2
0000d0 9300 0201                 	sts cursor_col, TEMP
                                 
                                 	#ifdef LCD_LINE4
                                 	#endif
                                 	#ifdef LCD_LINE3
                                 	#endif
                                 	#ifdef LCD_LINE2
                                 ln2:
0000d2 3011                      	cpi TEMP2, 1
0000d3 f419                      	brne ln1
0000d4 ec10                      	ldi TEMP2, LCD_LINE2
0000d5 940c 00d8                 	jmp addcol
                                 	#endif
                                 ln1:
0000d7 e810                      	ldi TEMP2, LCD_LINE1
                                 
                                 addcol:
0000d8 0f01                      	add TEMP, TEMP2
                                 
                                 	; Memory address is command data. Send using lcd_cmd
0000d9 930f                      	push TEMP
0000da 940e 006f                 	call lcd_cmd
0000dc 910f                      	pop TEMP
                                 
0000dd 91cf                      	pop YL
0000de 91df                      	pop YH
0000df 911f                      	pop TEMP2
0000e0 910f                      	pop TEMP
0000e1 9508                      	ret
                                 ; **
                                 ; End of lcd_gotoxy
                                 
                                 
                                 ; **
                                 ; lcd_clr : 		Clear the LCD, return cursor to (0,0)
                                 ; Registers :	TEMP	-	Temporary working register.
                                 ; Memory :		cursor_row	-	Current cursor row. Updated.
                                 ;				cursor_col 	-	Current cursor column. Updated.
                                 ; Stack:		None.
                                 ; Returns:		None.
                                 lcd_clr:
0000e2 930f                      	push TEMP
                                 
0000e3 e001                      	ldi TEMP, LCD_CMD_CLR
0000e4 930f                      	push TEMP
0000e5 940e 006f                 	call lcd_cmd
0000e7 910f                      	pop TEMP
                                 
                                 	; Update cursor position,
0000e8 2700                      	clr TEMP
0000e9 9300 0200                 	sts cursor_row, TEMP
0000eb 9300 0201                 	sts cursor_col, TEMP
                                 
0000ed 910f                      	pop TEMP
0000ee 9508                      	ret
                                 ; **
                                 ; End lcd_clr
                                 
                                 
                                 ; **
                                 ; lcd_init: 	Initialize the LCD based on the specifications for
                                 ;				initialization by command in the Hitachi HD44780
                                 ;				data sheet.
                                 ; Registers:	Most of TEMP, TEMP2, DREG, CREG, RET1-RET3, at
                                 ;				some point.
                                 ; Memory:		Lots of I/O space read/write.
                                 ; Stack:		None
                                 ; Returns:		Nothing.
                                 lcd_init:
0000ef 930f                      	push TEMP
0000f0 932f                      	push CREG
0000f1 933f                      	push DREG
                                 
                                 	; Set Data Direction Register bits to output for LCD data 4-7,
                                 	; E, and RS.
0000f2 9100 0033                 	lds TEMP, DDR_D4
0000f4 6200                      	sbr TEMP, (1<<PIN_D4)
0000f5 9300 0033                 	sts DDR_D4, TEMP
0000f7 9100 0032                 	lds TEMP, PINS_D4
0000f9 7d0f                      	cbr TEMP, (1<<PIN_D4)
0000fa 9300 0034                 	sts PORT_D4, TEMP
                                 
0000fc 9100 002d                 	lds TEMP, DDR_D5
0000fe 6008                      	sbr TEMP, (1<<PIN_D5)
0000ff 9300 002d                 	sts DDR_D5, TEMP
000101 9100 002c                 	lds TEMP, PINS_D5
000103 7f07                      	cbr TEMP, (1<<PIN_D5)
000104 9300 002e                 	sts PORT_D5, TEMP
                                 
000106 9100 0101                 	lds TEMP, DDR_D6
000108 6008                      	sbr TEMP, (1<<PIN_D6)
000109 9300 0101                 	sts DDR_D6, TEMP
00010b 9100 0100                 	lds TEMP, PINS_D6
00010d 7f07                      	cbr TEMP, (1<<PIN_D6)
00010e 9300 0102                 	sts PORT_D6, TEMP
                                 
000110 9100 0101                 	lds TEMP, DDR_D7
000112 6100                      	sbr TEMP, (1<<PIN_D7)
000113 9300 0101                 	sts DDR_D7, TEMP
000115 9100 0100                 	lds TEMP, PINS_D7
000117 7e0f                      	cbr TEMP, (1<<PIN_D7)
000118 9300 0102                 	sts PORT_D7, TEMP
                                 
00011a 9100 0101                 	lds TEMP, DDR_RS
00011c 6200                      	sbr TEMP, (1<<PIN_RS)
00011d 9300 0101                 	sts DDR_RS, TEMP
00011f 9100 0100                 	lds TEMP, PINS_RS
000121 7d0f                      	cbr TEMP, (1<<PIN_RS)
000122 9300 0102                 	sts PORT_RS, TEMP
                                 
000124 9100 0101                 	lds TEMP, DDR_ENA
000126 6400                      	sbr TEMP, (1<<PIN_ENA)
000127 9300 0101                 	sts DDR_ENA, TEMP
000129 9100 0100                 	lds TEMP, PINS_ENA
00012b 7b0f                      	cbr TEMP, (1<<PIN_ENA)
00012c 9300 0102                 	sts PORT_ENA, TEMP
                                 
                                 	; Initialize display to specs listed in HD44780 data sheet.
                                 	; Generally very conservative with timing; speed may be improved
                                 	; with some experimentation.
                                 
00012e e03f                      	ldi DREG, 0xF	; wait >= 15ms to power up. (Conservatively.)
00012f 940e 017e                 	call dly_ms
000131 e035                      	ldi DREG, 0x5
000132 940e 017e                 	call dly_ms
                                 
000134 e320                      	ldi CREG, LCD_CMD_INI ; send the first half of 0x30 (8-bit mode) three times
000135 940e 0026                 	call lcd_nbl
000137 e035                      	ldi DREG, 0x5	; wait 5ms before sending the second set command
000138 940e 017e                 	call dly_ms
00013a e320                      	ldi CREG, LCD_CMD_INI
00013b 940e 0026                 	call lcd_nbl
00013d e057                      	ldi R21, 0x7	; wait 15ms (max for dly_ms) 7 times is ~100ms
                                 dly_init:
00013e e03f                      	ldi DREG, 0xF	; wait 100ms before sending the last one
00013f 940e 017e                 	call dly_ms
000141 955a                      	dec R21  		; dec temp counter (not used in dly_ms)
000142 f7d9                      	brne dly_init	; if 0, send the nibble again
000143 e320                          ldi CREG, LCD_CMD_INI
000144 940e 0026                 	call lcd_nbl
000146 e332                      	ldi DREG, LCD_DAT	; wait LCD_DATus before sending more commands
000147 940e 0174                 	call dly_us
000149 e220                      	ldi CREG, LCD_CMD_FNC	; load 4-bit mode command into CREG
00014a 940e 0026                 	call lcd_nbl
00014c e332                      	ldi DREG, LCD_DAT
00014d 940e 0174                 	call dly_us
00014f e208                      	ldi TEMP, LCD_CMD_FUNCTION_SET		; 4-bit, 2-line, 5x8 dot
                                 
000150 930f                      	push TEMP
000151 940e 006f                 	call lcd_cmd
000153 910f                      	pop TEMP
                                 
000154 e008                      	ldi TEMP, LCD_CMD_DSP		; Display Off, Cursor Off, Blink Off
                                 
000155 930f                      	push TEMP
000156 940e 006f                 	call lcd_cmd
000158 910f                      	pop TEMP
                                 
000159 e001                      	ldi TEMP, LCD_CMD_CLR	; Display Clear
                                 
00015a 930f                      	push TEMP
00015b 940e 006f                 	call lcd_cmd
00015d 910f                      	pop TEMP
                                 
00015e e032                      	ldi DREG, LCD_CMD_HOM
00015f 940e 017e                 	call dly_ms
000161 e006                      	ldi TEMP, LCD_CMD_ENTRY_MODE		; Increment cursor, no Display Shift
                                 
000162 930f                      	push TEMP
000163 940e 006f                 	call lcd_cmd
000165 910f                      	pop TEMP
                                 
000166 e00c                      	ldi TEMP, LCD_CMD_DISPLAY_MODE		; Display On, Cursor On, Blink On
                                 
000167 930f                      	push TEMP
000168 940e 006f                 	call lcd_cmd
00016a 910f                      	pop TEMP
                                 
00016b 2700                      	clr TEMP
00016c 9300 0200                 	sts cursor_row, TEMP ; Update cursor position to (0,0)
00016e 9300 0201                 	sts cursor_col, TEMP
                                 
000170 913f                      	pop DREG
000171 912f                      	pop CREG
000172 910f                      	pop TEMP
                                 
000173 9508                      	ret
                                 ; **
                                 
                                 
                                 ; **
                                 ; dly_us : 			Busy-Wait loop for about DREG microseconds.
                                 ;					(0 < DREG <= 255)
                                 ;					Regrettably assumes a CPU speed of 16 MHz.
                                 ;					This should be abstracted to use the symbol
                                 ;					FCPU to calculate a 1us loop for the CPU
                                 ;					speed of the given processor.
                                 ;
                                 ; Registers:	DREG	-	Input. Used as counter. MODIFIED.
                                 ;				TEMP	-	Counter. MODIFIED.
                                 ; Memory:		Nope.
                                 ; Stack:		Nah.
                                 ; Returns:		Nothing.
                                 dly_us:
000174 930f                      	push TEMP
000175 933f                      	push DREG
                                 
000176 e005                      dlyus_dreg:	ldi TEMP, 0x05
000177 950a                      dlyus_in:	dec TEMP
000178 f7f1                      			brne dlyus_in
000179 953a                      			dec DREG
00017a f7d9                      			brne dlyus_dreg
                                 
00017b 913f                      	pop DREG
00017c 910f                      	pop TEMP
                                 
00017d 9508                      	ret
                                 ; **
                                 ; End of dly_us
                                 
                                 
                                 ; **
                                 ; dly_ms:			Busy-wait loop for about DREG milliseconds.
                                 ;					Hackily adapted from the delay_ms function
                                 ;					in the AVR C libraries. Regrettably assumes a
                                 ;					CPU speed of 16 MHz.
                                 ;
                                 ; Registers : 	DREG	-	Input. Number of ms to wait. MODIFIED.
                                 ;				YH:YL	-	16-bit counter. MODIFIED.
                                 ;				TEMP	-	Temporary value. MODIFIED.
                                 ; Memory:		None.
                                 ; Stack:		None.
                                 ; Returns:		Nothing.
                                 dly_ms:
00017e 930f                      	push TEMP
00017f 931f                      	push TEMP2
000180 933f                      	push DREG
000181 93df                      	push YH
000182 93cf                      	push YL
                                 
                                 		; 1ms = FCPU / 1000 instructions
                                 		; This loop is 4 instructions per iteration.
                                 		;
000183 ef0d                      		ldi TEMP, 0xFD
000184 9f30                      		mul DREG, TEMP
000185 2d01                      		mov TEMP, R1
000186 9502                      		swap TEMP
000187 7f00                      		andi TEMP, 0xF0
000188 2fd0                      		mov YH, TEMP
000189 2d00                      		mov TEMP, R0
00018a 9502                      		swap TEMP
00018b 2f10                      		mov TEMP2, TEMP
00018c 7f00                      		andi TEMP, 0xF0
00018d 701f                      		andi TEMP2, 0x0F
00018e 2fc0                      		mov YL, TEMP
00018f 2bd1                      		or YH, TEMP2
                                 
                                 
000190 9721                      dlyms:	sbiw YH:YL, 1
000191 f7f1                      		brne dlyms
                                 
000192 91cf                      	pop YL
000193 91df                      	pop YH
000194 913f                      	pop DREG
000195 911f                      	pop TEMP2
000196 910f                      	pop TEMP
000197 9508                      	ret
                                 ; **
                                 ; End dlyms
                                 
                                 
                                 ; **
                                 ; str_init:		Takes a pointer to an initialized constant in program memory,
                                 ;				and a pointer to a location in data memory. Iterates over the
                                 ;				segment of program memory and loads each byte into the corresponding
                                 ;				byte of data memory until a null character is found. You should probably
                                 ;				make sure of two things:
                                 ;					1) That the string in program memory is explicitly null terminated,
                                 ;					   otherwise you can have fun with data memory full of instructions.
                                 ;					2) That you've reserved enough memory in data space to fit the string
                                 ;					   you initialized in program memory, otherwise you're going to have a
                                 ;					   super-great time trying to figure out why your string keeps getting
                                 ;					   mangled.
                                 ;				This subroutine does automatically toss a null character on the end of the
                                 ;				string being initialized.
                                 str_init:
                                 	.set PARAM_OFFSET = 7
000198 930f                      	push TEMP
000199 93ff                      	push ZH
00019a 93ef                      	push ZL
00019b 93bf                      	push XH
00019c 93af                      	push XL
00019d 93df                      	push YH
00019e 93cf                      	push YL
00019f b7de                      	in YH, SPH
0001a0 b7cd                      	in YL, SPL
                                 
0001a1 85eb                      	ldd ZL, Y+1+(SP_OFFSET+7)
0001a2 85fc                      	ldd ZH, Y+1+(SP_OFFSET+7)+1
                                 
0001a3 85ad                      	ldd XL, Y+1+(SP_OFFSET+7)+2
0001a4 85be                      	ldd XH, Y+1+(SP_OFFSET+7)+3
                                 
                                 initloop:
0001a5 9105                      	lpm TEMP, Z+
0001a6 3000                      	cpi TEMP, 0x00
0001a7 930d                      	st X+, TEMP
0001a8 f7e1                      	brne initloop
                                 
0001a9 91cf                      	pop YL
0001aa 91df                      	pop YH
0001ab 91af                      	pop XL
0001ac 91bf                      	pop XH
0001ad 91ef                      	pop ZL
0001ae 91ff                      	pop ZH
0001af 910f                      	pop TEMP
                                 
0001b0 9508                      	ret
                                 ; **
                                 ; End of str_init
                                 
                                 
                                 
                                 ; *** ***
                                 ; End of Subroutine Definitions
                                 
                                 
                                 ; ***
                                 ; Program Memory Allocation
                                 
                                 ; Initialization value for default string. (Not included if LCD_LIBONLY defined.)
                                 #ifndef LCD_LIBONLY
                                 #endif
                                 
                                 ; ***
                                 ; End of Program Memory Allocation
                                 
                                 #ifdef LCD_LIBONLY
                                 lcd_after:
                                 #endif
                                 
                                 ; ***
                                 ; Data Memory Allocation
                                 
                                 .dseg
                                 
                                 	; Data memory reserved for default string. (Not allocated if LCD_LIBONLY defined.)
                                 	#ifndef LCD_LIBONLY
                                 	#endif
                                 
                                 	; Data memory allocated for current LCD cursor position.
000200                           	cursor_row:	.byte 1 
000201                           	cursor_col:	.byte 1	
                                 
                                 ; ***
                                 ; End of Data Memory Allocation
                                 .cseg
                                 
                                 .equ TOP1=int(0.5+(16.0e6/1024*1)) ; TOP1 = int(0.5+(CLOCK/PRESCALE_DIV*DELAY))
                                 .equ TOP2=int(0.5+(16.0e6/1024*1)) ; TOP1 = int(0.5+(CLOCK/PRESCALE_DIV*DELAY))
                                 
                                 start:
                                 	; initialize the Analog to Digital conversion - ADC
0001b1 e807                      	ldi r16, 0x87
0001b2 9300 007a                 	sts ADCSRA_BTN, r16
                                 
0001b4 e000                      	ldi r16, 0x00
0001b5 9300 007b                 	sts ADCSRB_BTN, r16 ; combine with MUX4:0 in ADMUX_BTN to select ADC0 p282
                                 
0001b7 e400                      	ldi r16, 0x40  ;0x40 = 0b01000000
0001b8 9300 007c                 	sts ADMUX_BTN, r16
                                 
0001ba 940e 00ef                 	call lcd_init ; Initialize the LCD
0001bc 940e 02db                 	call init_strings ; copy strings from program memory to data memory
                                 
                                 	; detect if "RIGHT" button is pressed r1:r0 <- 0x032
0001be e302                      	ldi r16, low(RIGHT)
0001bf 2e00                      	mov BOUNDARY_RL, r16
0001c0 e000                      	ldi r16, high(RIGHT)
0001c1 2e10                      	mov BOUNDARY_RH, r16
                                 	
                                 	; detect if "LEFT" button is pressed r2:r3 <- 0x22B
0001c2 e20b                      	ldi r16, low(LEFT)
0001c3 2e20                      	mov BOUNDARY_LL, r16
0001c4 e002                      	ldi r16, high(LEFT)
0001c5 2e30                      	mov BOUNDARY_LH, r16
                                 
                                 	; detect if "UP" button is pressed r4:r5 <- 0x0C3
0001c6 ec03                      	ldi r16, low(UP);
0001c7 2e40                      	mov BOUNDARY_UL, r16
0001c8 e000                      	ldi r16, high(UP)
0001c9 2e50                      	mov BOUNDARY_UH, r16
                                 
                                 	; detect if "DOWN" button is pressed r6:r7 <- 0x17C
0001ca e70c                      	ldi r16, low(DOWN);
0001cb 2e60                      	mov BOUNDARY_DL, r16
0001cc e001                      	ldi r16, high(DOWN)
0001cd 2e70                      	mov BOUNDARY_DH, r16
                                 
                                 	; ========= Configure Timer/Counter1 =========
0001ce e30d                      	ldi r16, high(TOP2)
0001cf 9300 0089                 	sts OCR1AH, r16
0001d1 e009                      	ldi r16, low(TOP2)
0001d2 9300 0088                 	sts OCR1AL, r16
                                 
0001d4 2700                      	clr r16
0001d5 9300 0090                 	sts TCCR3A, r16
                                 
0001d7 e00d                      	ldi r16, (1 << WGM12) | (1 << CS12) | (1 << CS10)
0001d8 9300 0081                 	sts TCCR1B, r16
                                 
                                 	; enable output compare match A interrupt
0001da e002                      	ldi r16, (1 << OCIE1A)
0001db 9300 006f                 	sts TIMSK1, r16
                                 
                                 	 ; ========= Configure Timer/Counter3 =========
0001dd e30d                      	ldi r16, high(TOP1)
0001de 9300 0099                 	sts OCR3AH, r16
0001e0 e009                      	ldi r16, low(TOP1)
0001e1 9300 0098                 	sts OCR3AL, r16
                                 
0001e3 e000                      	ldi r16, 0
0001e4 9300 0090                 	sts TCCR3A, r16 ; TCCR3A is set to 0, pg154 of datasheet
                                 
0001e6 e00d                      	ldi r16, (1 << WGM32) | (1 << CS32) | (1 << CS30)
0001e7 9300 0091                 	sts TCCR3B, r16 ; set register TCCR3B to 0b00001101
                                 
                                 	;
                                 	; LED_PORTL
                                 	;
                                 
                                 	; enable global interrupts
0001e9 9478                      	sei
                                 
0001ea d018                      	rcall display_both
                                 
0001eb 2744                      	clr r20
                                 
                                 	display_msg: ; polling loop
0001ec b308                      		in r16, TIFR3
0001ed ff01                      		sbrs r16, OCF3A
0001ee cffd                      	rjmp display_msg
0001ef 9140 0202                 		lds r20, status
                                 
0001f1 e002                      		ldi temp, 1<<OCF3A ;clear bit 1 in TIFR3 by writing logical one to its bit position, P163 of the Datasheet
0001f2 bb08                      		out TIFR3, temp
                                 		;ldi r16, (1 << OCF3A)
                                 		;sts TIFR3, r16
                                 		; dec r16
                                 		; brne display_msg
                                 
                                 		; lds r20, status
0001f3 9543                      		inc r20
0001f4 3043                      		cpi r20, 3
0001f5 f409                      			brne skip_clr
0001f6 e040                      		ldi r20, 0
                                 		skip_clr:
0001f7 9340 0202                 			sts status, r20
0001f9 d001                      		rcall update_msg
                                 
0001fa cff1                      		rjmp display_msg
                                 
                                 update_msg:
0001fb dee6                      	rcall lcd_clr
0001fc 3040                      	cpi r20, 0
0001fd f029                      		breq display_both
0001fe 3041                      	cpi r20, 1
0001ff f121                      		breq display_msg1
000200 3042                      	cpi r20, 2
000201 f199                      		breq display_msg2
000202 9508                      ret
                                 
                                 display_both:
                                 ; display message 1:
000203 e000                      	ldi r16, 0x00
000204 930f                      	push r16
000205 e000                      	ldi r16, 0x00
000206 930f                      	push r16
000207 940e 00be                 	call lcd_gotoxy
000209 910f                      	pop r16
00020a 910f                      	pop r16
                                 
00020b e002                      	ldi r16, high(msg1)
00020c 930f                      	push r16
00020d e003                      	ldi r16, low(msg1)
00020e 930f                      	push r16
00020f 940e 00a5                 	call lcd_puts
000211 910f                      	pop r16
000212 910f                      	pop r16
                                 
                                 ; display message 2:
000213 e001                      	ldi r16, 0x01
000214 930f                      	push r16
000215 e000                      	ldi r16, 0x00
000216 930f                      	push r16
000217 940e 00be                 	call lcd_gotoxy
000219 910f                      	pop r16
00021a 910f                      	pop r16
                                 
00021b e002                      	ldi r16, high(msg2)
00021c 930f                      	push r16
00021d ec0b                      	ldi r16, low(msg2)
00021e 930f                      	push r16
00021f 940e 00a5                 	call lcd_puts
000221 910f                      	pop r16
000222 910f                      	pop r16
000223 9508                      ret
                                 display_msg1:
                                 	;display on row 0
000224 e000                      	ldi r16, 0x00
000225 930f                      	push r16
000226 e000                      	ldi r16, 0x00
000227 930f                      	push r16
000228 940e 00be                 	call lcd_gotoxy
00022a 910f                      	pop r16
00022b 910f                      	pop r16
                                 
00022c e002                      	ldi r16, high(msg1)
00022d 930f                      	push r16
00022e e003                      	ldi r16, low(msg1)
00022f 930f                      	push r16
000230 940e 00a5                 	call lcd_puts
000232 910f                      	pop r16
000233 910f                      	pop r16
                                 
000234 9508                      ret
                                 
                                 display_msg2:
                                 	;display on row 1
000235 e001                      	ldi r16, 0x01
000236 930f                      	push r16
000237 e000                      	ldi r16, 0x00
000238 930f                      	push r16
000239 940e 00be                 	call lcd_gotoxy
00023b 910f                      	pop r16
00023c 910f                      	pop r16
                                 
00023d e002                      	ldi r16, high(msg2)
00023e 930f                      	push r16
00023f ec0b                      	ldi r16, low(msg2)
000240 930f                      	push r16
000241 940e 00a5                 	call lcd_puts
000243 910f                      	pop r16
000244 910f                      	pop r16
                                 
000245 9508                      ret
                                 
                                 shift_msg1_right:
000246 930f                      	push r16
000247 931f                      	push r17
000248 93ff                      	push ZH
000249 93ef                      	push ZL
                                 
00024a e0f2                      	ldi ZH, high(msg1)
00024b e0e3                      	ldi ZL, low(msg1)
                                 
00024c 8100                      	ld r16, Z ; store first character to r19
                                 
                                 	shift_msg1_right_loop:
00024d 9631                      		adiw ZL, 1 ; inc Z
00024e 8110                      		ld r17, Z ; store next character in r17
00024f 3010                      		cpi r17, 0 ; if string has ended
000250 f019                      			breq msg1_end
000251 8300                      		st Z, r16
000252 2f01                      		mov r16, r17
000253 cff9                      	rjmp shift_msg1_right_loop
                                 
                                 	msg1_end:
000254 e0f2                      		ldi ZH, high(msg1)
000255 e0e3                      		ldi ZL, low(msg1)
000256 8300                      		st Z, r16 ; store last character in first position
                                 
000257 91ef                      		pop ZL
000258 91ff                      		pop ZH
000259 911f                      		pop r17
00025a 910f                      		pop r16
00025b 9508                      	ret
                                 
                                 shift_msg2_right:
00025c 930f                      	push r16
00025d 931f                      	push r17
00025e 93ff                      	push ZH
00025f 93ef                      	push ZL
                                 
000260 e0f2                      	ldi ZH, high(msg2)
000261 eceb                      	ldi ZL, low(msg2)
                                 
000262 8100                      	ld r16, Z ; store first character to r19
                                 
                                 	shift_msg2_right_loop:
000263 9631                      		adiw ZL, 1 ; increment Z
000264 8110                      		ld r17, Z ; store "next" character in r17
000265 3010                      		cpi r17, 0 ; if last character is reached
000266 f019                      			breq msg2_end
000267 8300                      		st Z, r16 ; store "current" character in "next" position
000268 2f01                      		mov r16, r17 ; "next" character is now "current" character
000269 cff9                      	rjmp shift_msg2_right_loop
                                 
                                 	msg2_end:
00026a e0f2                      		ldi ZH, high(msg2)
00026b eceb                      		ldi ZL, low(msg2)
00026c 8300                      		st Z, r16 ; store last character in first position
                                 
00026d 91ef                      		pop ZL
00026e 91ff                      		pop ZH
00026f 911f                      		pop r17
000270 910f                      		pop r16
000271 9508                      	ret
                                 
                                 
                                 shift_msg1_left:
000272 930f                      	push r16
000273 93ff                      	push ZH
000274 93ef                      	push ZL
000275 93df                      	push YH
000276 93cf                      	push YL
                                 
000277 e0f2                      	ldi ZH, high(msg1)
000278 e0e3                      	ldi ZL, low(msg1)
000279 e0d2                      	ldi YH, high(msg1 + 1)
00027a e0c4                      	ldi YL, low(msg1 + 1)
                                 
00027b 8130                      	ld r19, Z ; store first character in r19
                                 
                                 	shift_msg1_left_loop:
00027c 9109                      		ld r16, Y+ ; Load character at Z into r19, increment Z
00027d 9301                      		st Z+, r16 ; Store next character into current position
00027e 8108                      		ld r16, Y
00027f 3000                      		cpi r16, 0
000280 f7d9                      			brne shift_msg1_left_loop ; loop until all characters are shifted
000281 8330                      	st Z, r19 ; load original first character into last character slot
                                 
000282 91cf                      	pop YL
000283 91df                      	pop YH
000284 91ef                      	pop ZL
000285 91ff                      	pop ZH
000286 910f                      	pop r16  
000287 9508                      	ret
                                 
                                 
                                 shift_msg2_left:
000288 930f                      	push r16
000289 93ff                      	push ZH
00028a 93ef                      	push ZL
00028b 93df                      	push YH
00028c 93cf                      	push YL
                                 
00028d e0f2                      	ldi ZH, high(msg2)
00028e eceb                      	ldi ZL, low(msg2)
00028f e0d2                      	ldi YH, high(msg2 + 1)
000290 eccc                      	ldi YL, low(msg2 + 1)
                                 
000291 8130                      	ld r19, Z ; store first character in r19
                                 
                                 	shift_msg2_left_loop:
000292 9109                      		ld r16, Y+ ; Load character at Z into r19, increment Z
000293 9301                      		st Z+, r16 ; Store next character into current position
000294 8108                      		ld r16, Y
000295 3000                      		cpi r16, 0
000296 f7d9                      			brne shift_msg2_left_loop ; loop until all 16 characters are shifted
000297 8330                      	st Z, r19 ; load original first character into last character slot
                                 
000298 91cf                      	pop YL
000299 91df                      	pop YH
00029a 91ef                      	pop ZL
00029b 91ff                      	pop ZH
00029c 910f                      	pop r16
00029d 9508                      	ret
                                 
                                 scroll_left:
00029e dfd3                      	rcall shift_msg1_left
00029f dfe8                      	rcall shift_msg2_left
0002a0 9508                      	ret
                                 
                                 scroll_right:
0002a1 dfa4                      	rcall shift_msg1_right
0002a2 dfb9                      	rcall shift_msg2_right
0002a3 9508                      	ret
                                 
                                 timer1_isr: ; scroll_isr
0002a4 930f                      	push r16
0002a5 9100 003f                     lds r16, SREG
0002a7 930f                          push r16
                                 	
0002a8 940e 02bd                 	call check_button
0002aa 3071                      	cpi r23, 1
0002ab f021                      		breq scroll_right1
0002ac 3072                      	cpi r23, 2
0002ad f031                      		breq scroll_left1
0002ae 940c 02b8                 	jmp end_isr
                                 scroll_right1:
0002b0 940e 02a1                 	call scroll_right
0002b2 940c 02b8                 	jmp end_isr
                                 scroll_left1:
0002b4 940e 029e                 	call scroll_left
0002b6 940c 02b8                 	jmp end_isr
                                 
                                 end_isr:
0002b8 910f                      	pop r16
0002b9 9300 003f                 	sts SREG, r16
0002bb 910f                      	pop r16
0002bc 9518                      reti
                                 
                                 /*timer3_isr: ; flash_isr
                                 	push r16
                                     lds r16, SREG
                                     push r16
                                 
                                     ; Load current status into r16
                                     lds r16, status
                                 	inc r16
                                 	cpi r16, 3
                                 		brne skip_clr
                                 	ldi r16, 0
                                 	skip_clr:
                                 		sts status, r16
                                 	call update_msg
                                 	pop r16
                                 	sts SREG, r16
                                 	pop r16
                                 reti*/
                                 
                                 
                                 check_button:
                                 	; start a2d
0002bd 9100 007a                 	lds	r16, ADCSRA_BTN 
                                 
                                 	; bit 6 =1 ADSC (ADC Start Conversion bit), remain 1 if conversion not done
                                 	; ADSC changed to 0 if conversion is done
0002bf 6400                      	ori r16, 0x40 ; 0x40 = 0b01000000
0002c0 9300 007a                 	sts	ADCSRA_BTN, r16
                                 
                                 	; wait for it to complete, check for bit 6, the ADSC bit
0002c2 9100 007a                 wait:	lds r16, ADCSRA_BTN
0002c4 7400                      		andi r16, 0x40
0002c5 f7e1                      		brne wait
                                 
                                 		; read the value, use XH:XL to store the 10-bit result
0002c6 9180 0078                 		lds DATAL, ADCL_BTN
0002c8 9190 0079                 		lds DATAH, ADCH_BTN
                                 
                                 		; clr r23 
                                 
                                 		; CHECK LEFT
0002ca 1582                      		cp DATAL, BOUNDARY_LL
0002cb 0593                      		cpc DATAH, BOUNDARY_LH
0002cc f468                      		brsh skip		
0002cd e072                      		ldi r23, 2
                                 		
                                 		; CHECK DOWN
0002ce 1586                      		cp DATAL, BOUNDARY_DL
0002cf 0597                      		cpc DATAH, BOUNDARY_DH
0002d0 f448                      		brsh skip
0002d1 e074                      		ldi r23, 4
                                 
                                 		; CHECK UP
0002d2 1584                      		cp DATAL, BOUNDARY_UL
0002d3 0595                      		cpc DATAH, BOUNDARY_UH
0002d4 f428                      		brsh skip		
0002d5 e073                      		ldi r23, 3
                                 		
                                 		; CHECK RIGHT
0002d6 1580                      		cp DATAL, BOUNDARY_RL
0002d7 0591                      		cpc DATAH, BOUNDARY_RH
0002d8 f408                      		brsh skip
0002d9 e071                      		ldi r23, 1
                                 
0002da 9508                      skip:	ret
                                 
                                 init_strings:
0002db 930f                      	push r16
                                 	; copy strings from program memory to data memory
0002dc e002                      	ldi r16, high(msg1)		; this the destination
0002dd 930f                      	push r16
0002de e003                      	ldi r16, low(msg1)
0002df 930f                      	push r16
0002e0 e005                      	ldi r16, high(msg1_p << 1) ; this is the source
0002e1 930f                      	push r16
0002e2 ef04                      	ldi r16, low(msg1_p << 1)
0002e3 930f                      	push r16
0002e4 940e 0198                 	call str_init			; copy from program to data
0002e6 910f                      	pop r16					; remove the parameters from the stack
0002e7 910f                      	pop r16
0002e8 910f                      	pop r16
0002e9 910f                      	pop r16
                                 
0002ea e002                      	ldi r16, high(msg2)
0002eb 930f                      	push r16
0002ec ec0b                      	ldi r16, low(msg2)
0002ed 930f                      	push r16
0002ee e006                      	ldi r16, high(msg2_p << 1)
0002ef 930f                      	push r16
0002f0 e006                      	ldi r16, low(msg2_p << 1)
0002f1 930f                      	push r16
0002f2 940e 0198                 	call str_init
0002f4 910f                      	pop r16
0002f5 910f                      	pop r16
0002f6 910f                      	pop r16
0002f7 910f                      	pop r16
                                 
0002f8 910f                      	pop r16
0002f9 9508                      ret
                                 
0002fa 654d
0002fb 6167
0002fc 206e
0002fd 6f44
0002fe 6568
0002ff 796e
000300 2020
000301 2020
H:\230\a3\a3\display_partC.asm(464): warning: .cseg .db misalignment - padding zero byte
000302 0000                      msg1_p:	.db "Megan Doheny    ", 0	
000303 5343
000304 3243
000305 3033
000306 203a
000307 7053
000308 6972
000309 676e
00030a 3220
00030b 3230
00030c 2035
H:\230\a3\a3\display_partC.asm(465): warning: .cseg .db misalignment - padding zero byte
00030d 0000                      msg2_p: .db "CSC230: Spring 2025 ", 0
                                 
                                 .dseg
                                 
                                 ; symbonic names for registers
                                 .def DATAH=r25  ;DATAH:DATAL  store 10 bits data from ADC
                                 .def DATAL=r24
                                 .def BOUNDARY_RH=r1  ;hold high byte value of the threshold for button
                                 .def BOUNDARY_RL=r0  ;hold low byte value of the threshold for button, r1:r0
                                 
                                 .def BOUNDARY_LH=r3  ;hold high byte value of the threshold for button
                                 .def BOUNDARY_LL=r2
                                 
                                 .def BOUNDARY_UH=r5  ;hold high byte value of the threshold for button
                                 .def BOUNDARY_UL=r4
                                 
                                 .def BOUNDARY_DH=r7  ;hold high byte value of the threshold for button
                                 .def BOUNDARY_DL=r6
                                 
                                 ; Definitions for using the Analog to Digital Conversion
                                 .equ ADCSRA_BTN=0x7A
                                 .equ ADCSRB_BTN=0x7B
                                 .equ ADMUX_BTN=0x7C
                                 .equ ADCL_BTN=0x78
                                 .equ ADCH_BTN=0x79
                                 
                                 ; LCD keypad shield:
                                 .equ RIGHT	= 0x032
                                 .equ UP	    = 0x0c3
                                 .equ DOWN	= 0x17C
                                 .equ LEFT	= 0x22B
                                 ;
                                 ; The program copies the strings from program memory
                                 ; into data memory.  These are the strings
                                 ; that are actually displayed on the lcd
                                 ;
000202                           status: .byte 1
                                 ; scroll_status: .byte 1
000203                           msg1:	.byte 200


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   1 y  :  15 z  :  16 r0 :   3 r1 :   3 r2 :   2 r3 :   2 r4 :   2 
r5 :   2 r6 :   2 r7 :   2 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 289 r17:  31 r18:  27 r19:  29 r20:   9 
r21:   2 r22:   0 r23:   6 r24:   5 r25:   5 r26:   3 r27:   3 r28:  28 
r29:  29 r30:  22 r31:  20 
Registers used: 26 out of 35 (74.3%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   1 adiw  :   2 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   8 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   2 brmi  :   0 
brne  :  10 brpl  :   0 brsh  :   5 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  42 cbi   :   0 cbr   :  12 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   4 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 cpc   :   4 
cpi   :  16 cpse  :   0 dec   :   3 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  13 inc   :   2 jmp   :   8 ld    :  11 ldd   :  11 ldi   :  93 
lds   :  27 lpm   :   1 lsl   :   0 lsr   :   0 mov   :  15 movw  :   0 
mul   :   1 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   1 
ori   :   1 out   :   1 pop   : 100 push  : 100 rcall :   7 ret   :  23 
reti  :   1 rjmp  :   5 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :   1 sbr   :  12 sbrc  :   4 
sbrs  :   1 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   9 std   :   0 sts   :  42 sub   :   0 subi  :   0 swap  :   3 
tst   :   0 wdr   :   0 
Instructions used: 41 out of 116 (35.3%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00061c   1460     40   1500  262144   0.6%
[.dseg] 0x000200 0x000393      0    403    403    8192   4.9%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 2 warnings
