#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jul  1 10:37:28 2024
# Process ID: 5401
# Current directory: /home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.runs/synth_1
# Command line: vivado -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: /home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.runs/synth_1/TOP.vds
# Journal file: /home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.runs/synth_1/vivado.jou
# Running On: kuro-vlrwx9, OS: Linux, CPU Frequency: 3100.003 MHz, CPU Physical cores: 4, Host memory: 8072 MB
#-----------------------------------------------------------
source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.961 ; gain = 0.023 ; free physical = 1319 ; free virtual = 12369
Command: read_checkpoint -auto_incremental -incremental /home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5425
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2040.629 ; gain = 402.629 ; free physical = 272 ; free virtual = 11322
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/kuro/Principles_of_Computer_Organization/lab/lab2/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/kuro/Principles_of_Computer_Organization/lab/lab2/alu.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/kuro/Principles_of_Computer_Organization/lab/lab2/alu.v:13]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [/home/kuro/Principles_of_Computer_Organization/lab/lab2/reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (0#1) [/home/kuro/Principles_of_Computer_Organization/lab/lab2/reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'Segment' [/home/kuro/Principles_of_Computer_Organization/lab/lab2/segment.v:1]
INFO: [Synth 8-226] default block is never used [/home/kuro/Principles_of_Computer_Organization/lab/lab2/segment.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Segment' (0#1) [/home/kuro/Principles_of_Computer_Organization/lab/lab2/segment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [/home/kuro/Principles_of_Computer_Organization/lab/lab2/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.566 ; gain = 479.566 ; free physical = 184 ; free virtual = 11235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2132.410 ; gain = 494.410 ; free physical = 172 ; free virtual = 11223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2132.410 ; gain = 494.410 ; free physical = 172 ; free virtual = 11223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2132.410 ; gain = 0.000 ; free physical = 172 ; free virtual = 11223
WARNING: [Synth 37-20] Could not find a clock associated with pin WE1 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA2 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA3 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO2 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO3 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin WA1 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin WD1 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.srcs/constrs_1/new/fpga.xdc]
Finished Parsing XDC File [/home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.srcs/constrs_1/new/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.srcs/constrs_1/new/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.160 ; gain = 0.000 ; free physical = 174 ; free virtual = 11160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.195 ; gain = 0.000 ; free physical = 185 ; free virtual = 11167
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 239 ; free virtual = 11154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 239 ; free virtual = 11154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 239 ; free virtual = 11154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 237 ; free virtual = 11153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 237 ; free virtual = 11153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 237 ; free virtual = 11153
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 201 ; free virtual = 11122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|TOP         | regfile/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 199 ; free virtual = 11122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 199 ; free virtual = 11120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|TOP         | regfile/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+----------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 199 ; free virtual = 11119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 198 ; free virtual = 11119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 198 ; free virtual = 11119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 198 ; free virtual = 11119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 198 ; free virtual = 11119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 198 ; free virtual = 11119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 198 ; free virtual = 11119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    29|
|3     |LUT1     |     1|
|4     |LUT2     |    66|
|5     |LUT3     |     3|
|6     |LUT4     |   162|
|7     |LUT5     |    75|
|8     |LUT6     |   245|
|9     |MUXF7    |    29|
|10    |MUXF8    |     6|
|11    |RAM32M   |     6|
|12    |RAM32X1D |     2|
|13    |FDRE     |   106|
|14    |IBUF     |    10|
|15    |OBUF     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 198 ; free virtual = 11119
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2279.195 ; gain = 494.410 ; free physical = 198 ; free virtual = 11119
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.195 ; gain = 641.195 ; free physical = 198 ; free virtual = 11119
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2279.195 ; gain = 0.000 ; free physical = 492 ; free virtual = 11413
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.195 ; gain = 0.000 ; free physical = 491 ; free virtual = 11412
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: 3a45ddde
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2279.195 ; gain = 954.234 ; free physical = 490 ; free virtual = 11411
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1874.425; main = 1540.975; forked = 384.583
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3239.395; main = 2279.164; forked = 992.246
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2303.172 ; gain = 0.000 ; free physical = 490 ; free virtual = 11411
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab2/lab2_vivado/lab2_vivado.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  1 10:38:11 2024...
