//! Per-page command-buffer recorder.
//!
//! Lifecycle (matching the `GpuBackend` trait):
//!
//! - `begin_page`: reset the previous page's command pool, allocate a
//!   fresh primary command buffer, `vkBeginCommandBuffer`.
//! - `record_*`: bind the kernel's pipeline + a freshly allocated
//!   descriptor set, push scalars via push constants, dispatch, then
//!   emit a global compute→compute memory barrier so the next dispatch
//!   sees the writes.  Pessimistic but correct (mirrors the CUDA
//!   backend's single-stream serialisation).
//! - `submit_page`: end the command buffer, signal the timeline
//!   semaphore at value `next_value`, return a `PageFence` carrying the
//!   wait-value.
//! - `wait_page`: wait until the timeline semaphore reaches the fence's
//!   value.  After the wait succeeds, the descriptor pool used for the
//!   page is reset (it can be reused on the next page).
//!
//! ## Single-page-in-flight invariant
//!
//! For simplicity (mirroring the existing CUDA backend) the recorder
//! holds at most one page in flight.  `begin_page` immediately after
//! another `begin_page` without a `submit_page` in between is a
//! programmer error and produces a clear error.  Once the parity gate
//! is green, a small ring buffer (N=2-4) can replace the single slot
//! to allow CPU-record/GPU-execute overlap.

#![expect(
    clippy::needless_pass_by_value,
    reason = "record_* methods take params by value to mirror the GpuBackend trait shape; matches the CUDA backend's identical pragma in cuda/page_recorder.rs"
)]
#![expect(
    clippy::significant_drop_tightening,
    reason = "the inner Mutex<RecorderState> is held across Vulkan calls intentionally — single-page-in-flight design serialises every record_* through the same lock"
)]

use std::num::NonZeroU64;
use std::sync::Arc;
use std::sync::Mutex;

use ash::vk;

use crate::backend::params;
use crate::backend::{BackendError, Result};

use super::device::DeviceCtx;
use super::error::vk_err;
use super::pipeline::{KernelId, PipelineCache};

/// Synchronisation token for a queue submission.
///
/// `Some(v)` carries the timeline-semaphore value to wait on; `None`
/// is the "no work to wait on" sentinel returned by paths that
/// completed synchronously.  Encoding the sentinel as `None` makes
/// "real submission ⇒ real fence" a type-system invariant rather
/// than the previous "value 0 means already-signalled" convention.
#[derive(Debug, Clone, Copy)]
pub struct PageFence(Option<NonZeroU64>);

impl PageFence {
    /// A fence that has already signalled — caller has nothing to wait
    /// on.  Returned by sync paths that completed inline.
    pub(super) const fn immediate() -> Self {
        Self(None)
    }
}

/// State machine for the recorder.
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
enum State {
    /// No page in flight; ready for `begin_page`.
    Idle,
    /// `begin_page` was called; `record_*` and `submit_page` are valid.
    Recording,
    /// `submit_page` was called; only `wait_page` is valid.
    Submitted,
}

/// Inner mutable state guarded by a single mutex.  Cheap to lock — the
/// recorder is single-page-in-flight by design.
struct RecorderState {
    state: State,
    /// Monotonically increasing timeline value; the next submission will
    /// signal `next_value` and the matching `wait_page` will wait on it.
    next_value: u64,
    /// Reusable command buffer (one allocation per submit; reset via
    /// pool reset between pages).
    cmd: vk::CommandBuffer,
    /// Descriptor pool used for sets allocated during `record_*` calls.
    /// Reset via `vkResetDescriptorPool` between pages.
    desc_pool: vk::DescriptorPool,
    /// Per-page scratch: descriptor sets allocated this page that need
    /// to outlive each `record_*` call but die at `wait_page`.  We don't
    /// track them individually because `vkResetDescriptorPool` blasts
    /// them all in one call.
    desc_sets_in_flight: u32,
}

pub(super) struct PageRecorder {
    device: Arc<DeviceCtx>,
    pipelines: Arc<PipelineCache>,
    timeline: vk::Semaphore,
    cmd_pool: vk::CommandPool,
    /// Mutex for the `RecorderState` above.
    inner: Mutex<RecorderState>,
}

/// Maximum descriptor sets allocated per page.  One per `record_*` call;
/// real renderers do tens, not hundreds — 64 is generous.
const MAX_DESC_SETS_PER_PAGE: u32 = 64;

/// Initial timeline-semaphore signal value.  Must be > 0 so
/// `submit_page`'s `NonZeroU64::new(signal_value)` is `Some` by
/// construction.  Enforced at compile time by the `const _` below.
const INITIAL_TIMELINE_VALUE: u64 = 1;
const _: () = assert!(
    NonZeroU64::new(INITIAL_TIMELINE_VALUE).is_some(),
    "INITIAL_TIMELINE_VALUE must be > 0 for submit_page's NonZeroU64 invariant",
);

impl PageRecorder {
    pub(super) fn new(device: Arc<DeviceCtx>, pipelines: Arc<PipelineCache>) -> Result<Self> {
        // Timeline semaphore.
        let mut tl_type = vk::SemaphoreTypeCreateInfo::default()
            .semaphore_type(vk::SemaphoreType::TIMELINE)
            .initial_value(0);
        let tl_info = vk::SemaphoreCreateInfo::default().push_next(&mut tl_type);
        let timeline = unsafe { device.device.create_semaphore(&tl_info, None) }
            .map_err(vk_err("vkCreateSemaphore (timeline)"))?;

        // Command pool: TRANSIENT lets us reset between pages without
        // freeing/reallocating the buffer.
        let pool_info = vk::CommandPoolCreateInfo::default()
            .flags(vk::CommandPoolCreateFlags::TRANSIENT)
            .queue_family_index(device.compute_queue_family);
        let cmd_pool = unsafe { device.device.create_command_pool(&pool_info, None) }
            .map_err(vk_err("vkCreateCommandPool"))
            .inspect_err(|_| unsafe { device.device.destroy_semaphore(timeline, None) })?;

        // Allocate the single command buffer.
        let alloc_info = vk::CommandBufferAllocateInfo::default()
            .command_pool(cmd_pool)
            .level(vk::CommandBufferLevel::PRIMARY)
            .command_buffer_count(1);
        let cmd_buffers = unsafe { device.device.allocate_command_buffers(&alloc_info) }
            .map_err(vk_err("vkAllocateCommandBuffers"))
            .inspect_err(|_| unsafe {
                device.device.destroy_command_pool(cmd_pool, None);
                device.device.destroy_semaphore(timeline, None);
            })?;
        let cmd = cmd_buffers[0];

        // Descriptor pool: storage-buffer-only, sized for the worst-case
        // kernel (jpeg_phase4_redecode: 8 buffers per set) ×
        // MAX_DESC_SETS_PER_PAGE. Undersizing fails loudly at
        // vkAllocateDescriptorSets, but only once a page records more
        // sets than the smaller budget covered.
        let pool_sizes = [vk::DescriptorPoolSize::default()
            .ty(vk::DescriptorType::STORAGE_BUFFER)
            .descriptor_count(MAX_DESC_SETS_PER_PAGE * 8)];
        let dp_info = vk::DescriptorPoolCreateInfo::default()
            .max_sets(MAX_DESC_SETS_PER_PAGE)
            .pool_sizes(&pool_sizes);
        let desc_pool = unsafe { device.device.create_descriptor_pool(&dp_info, None) }
            .map_err(vk_err("vkCreateDescriptorPool"))
            .inspect_err(|_| unsafe {
                device.device.destroy_command_pool(cmd_pool, None);
                device.device.destroy_semaphore(timeline, None);
            })?;

        Ok(Self {
            device,
            pipelines,
            timeline,
            cmd_pool,
            inner: Mutex::new(RecorderState {
                state: State::Idle,
                next_value: INITIAL_TIMELINE_VALUE,
                cmd,
                desc_pool,
                desc_sets_in_flight: 0,
            }),
        })
    }

    pub(super) fn begin_page(&self) -> Result<()> {
        let mut s = self.inner.lock().expect("recorder mutex poisoned");
        if s.state != State::Idle {
            return Err(BackendError::msg(format!(
                "begin_page called from {:?} state; expected Idle",
                s.state
            )));
        }
        // Reset the command pool (frees/recycles the cmd buffer) and the
        // descriptor pool (frees all sets allocated last page).
        unsafe {
            self.device
                .device
                .reset_command_pool(self.cmd_pool, vk::CommandPoolResetFlags::empty())
                .map_err(vk_err("vkResetCommandPool"))?;
            self.device
                .device
                .reset_descriptor_pool(s.desc_pool, vk::DescriptorPoolResetFlags::empty())
                .map_err(vk_err("vkResetDescriptorPool"))?;
        }
        s.desc_sets_in_flight = 0;

        let begin_info = vk::CommandBufferBeginInfo::default()
            .flags(vk::CommandBufferUsageFlags::ONE_TIME_SUBMIT);
        unsafe {
            self.device
                .device
                .begin_command_buffer(s.cmd, &begin_info)
                .map_err(vk_err("vkBeginCommandBuffer"))?;
        }
        s.state = State::Recording;
        Ok(())
    }

    pub(super) fn submit_page(&self) -> Result<PageFence> {
        let mut s = self.inner.lock().expect("recorder mutex poisoned");
        if s.state != State::Recording {
            return Err(BackendError::msg(format!(
                "submit_page called from {:?} state; expected Recording",
                s.state
            )));
        }
        unsafe {
            self.device
                .device
                .end_command_buffer(s.cmd)
                .map_err(vk_err("vkEndCommandBuffer"))?;
        }
        let signal_value = s.next_value;
        s.next_value = s
            .next_value
            .checked_add(1)
            .ok_or_else(|| BackendError::msg("timeline semaphore overflowed u64"))?;
        // Mint the fence before the submit so a hypothetical conversion
        // failure can't strand GPU work without a handle to wait on.
        let value = NonZeroU64::new(signal_value)
            .expect("submit_page invariant: timeline values start at 1");

        let mut tl_submit = vk::TimelineSemaphoreSubmitInfo::default()
            .signal_semaphore_values(std::slice::from_ref(&signal_value));
        let cmd_buffers = [s.cmd];
        let signal_semaphores = [self.timeline];
        let submit = vk::SubmitInfo::default()
            .command_buffers(&cmd_buffers)
            .signal_semaphores(&signal_semaphores)
            .push_next(&mut tl_submit);

        self.device.with_queue(|q| {
            // Safety: queue is exclusively held via with_queue; submit
            // outlives the call.
            unsafe {
                self.device
                    .device
                    .queue_submit(q, &[submit], vk::Fence::null())
                    .map_err(vk_err("vkQueueSubmit"))
            }
        })?;
        s.state = State::Submitted;
        Ok(PageFence(Some(value)))
    }

    pub(super) fn wait_page(&self, fence: PageFence) -> Result<()> {
        // Hold the mutex across the wait so the Submitted → Idle
        // transition is atomic w.r.t. concurrent begin_page calls.
        let mut s = self.inner.lock().expect("recorder mutex poisoned");
        if s.state != State::Submitted {
            return Err(BackendError::msg(format!(
                "wait_page called from {:?} state; expected Submitted",
                s.state
            )));
        }
        self.wait_timeline(fence.0)?;
        s.state = State::Idle;
        Ok(())
    }

    /// Wait on a transfer fence without the page state-machine check.
    ///
    /// `wait_page` enforces `state == Submitted` because page rendering
    /// is a strict begin/record/submit/wait cycle.  Transfer-queue
    /// fences (returned by `submit_transfer`, `upload_async`,
    /// `download_async`) ride the same timeline semaphore but DON'T
    /// participate in the page state machine — `submit_transfer` does
    /// not transition the recorder.  Use this method to wait on those
    /// fences without tripping the state check.
    pub(super) fn wait_transfer_fence(&self, fence: PageFence) -> Result<()> {
        self.wait_timeline(fence.0)
    }

    /// `vkWaitSemaphores` with `u64::MAX` timeout.  `None` short-
    /// circuits without an FFI call (the immediate-fence sentinel).
    /// See [`Self::wait_transfer_fence`] for the wait_page-vs-transfer
    /// split.
    fn wait_timeline(&self, value: Option<NonZeroU64>) -> Result<()> {
        let Some(value) = value else {
            return Ok(());
        };
        let semaphores = [self.timeline];
        let values = [value.get()];
        let wait_info = vk::SemaphoreWaitInfo::default()
            .semaphores(&semaphores)
            .values(&values);
        unsafe {
            self.device
                .device
                .wait_semaphores(&wait_info, u64::MAX)
                .map_err(vk_err("vkWaitSemaphores"))?;
        }
        Ok(())
    }

    // ── record_* ─────────────────────────────────────────────────────

    pub(super) fn record_composite(
        &self,
        p: params::CompositeParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        // Push: u32 n_pixels (4 bytes).  Workgroup size: 256.
        let n = p.n_pixels;
        let push: [u8; 4] = n.to_ne_bytes();
        self.dispatch_kernel(
            KernelId::Composite,
            &[p.src.handle(), p.dst.handle()],
            &[p.src.size(), p.dst.size()],
            &push,
            (n.div_ceil(256), 1, 1),
        )
    }

    pub(super) fn record_apply_soft_mask(
        &self,
        p: params::SoftMaskParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        let n = p.n_pixels;
        let push = n.to_ne_bytes();
        self.dispatch_kernel(
            KernelId::ApplySoftMask,
            &[p.pixels.handle(), p.mask.handle()],
            &[p.pixels.size(), p.mask.size()],
            &push,
            (n.div_ceil(256), 1, 1),
        )
    }

    pub(super) fn record_aa_fill(
        &self,
        p: params::AaFillParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        // Push: n_segs(u32), x_min(f32), y_min(f32), width(u32), height(u32), eo(i32).
        // x_min/y_min are 0 here for parity with the CUDA backend's choice.
        let mut push = [0u8; 24];
        push[0..4].copy_from_slice(&p.n_segs.to_ne_bytes());
        push[4..8].copy_from_slice(&0.0_f32.to_ne_bytes());
        push[8..12].copy_from_slice(&0.0_f32.to_ne_bytes());
        push[12..16].copy_from_slice(&p.width.to_ne_bytes());
        push[16..20].copy_from_slice(&p.height.to_ne_bytes());
        push[20..24].copy_from_slice(&i32::from(p.fill_rule != 0).to_ne_bytes());
        // Workgroup = 1 pixel (64 lanes); 2D dispatch so every axis stays
        // within Vulkan's guaranteed `maxComputeWorkGroupCount[i]` of
        // 65535 for any image up to ~65k × 65k.
        self.dispatch_kernel(
            KernelId::AaFill,
            &[p.segs.handle(), p.coverage.handle()],
            &[p.segs.size(), p.coverage.size()],
            &push,
            (p.width, p.height, 1),
        )
    }

    pub(super) fn record_tile_fill(
        &self,
        p: params::TileFillParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        // Push: grid_w(u32), out_w(u32), out_h(u32), eo(i32).
        let grid_w = p.width.div_ceil(crate::TILE_W);
        let mut push = [0u8; 16];
        push[0..4].copy_from_slice(&grid_w.to_ne_bytes());
        push[4..8].copy_from_slice(&p.width.to_ne_bytes());
        push[8..12].copy_from_slice(&p.height.to_ne_bytes());
        push[12..16].copy_from_slice(&i32::from(p.fill_rule != 0).to_ne_bytes());
        let grid_h = p.height.div_ceil(crate::TILE_H);
        self.dispatch_kernel(
            KernelId::TileFill,
            &[
                p.records.handle(),
                p.tile_starts.handle(),
                p.tile_counts.handle(),
                p.coverage.handle(),
            ],
            &[
                p.records.size(),
                p.tile_starts.size(),
                p.tile_counts.size(),
                p.coverage.size(),
            ],
            &push,
            (grid_w, grid_h, 1),
        )
    }

    pub(super) fn record_icc_clut(
        &self,
        p: params::IccClutParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        // Push: grid_n(u32), n(u32).  Recover grid_n from CLUT length
        // via the shared helper used by both backends.
        let clut_bytes = usize::try_from(p.clut.size())
            .map_err(|_| BackendError::msg("ICC CLUT size does not fit in usize"))?;
        let grid_n = params::grid_n_from_clut_len(clut_bytes).ok_or_else(|| {
            BackendError::msg(format!(
                "ICC CLUT length {clut_bytes} is not a valid grid_n^4 * 3"
            ))
        })?;
        let mut push = [0u8; 8];
        push[0..4].copy_from_slice(&grid_n.to_ne_bytes());
        push[4..8].copy_from_slice(&p.n_pixels.to_ne_bytes());
        self.dispatch_kernel(
            KernelId::IccClut,
            &[p.cmyk.handle(), p.rgb.handle(), p.clut.handle()],
            &[p.cmyk.size(), p.rgb.size(), p.clut.size()],
            &push,
            (p.n_pixels.div_ceil(256), 1, 1),
        )
    }

    /// Record one Blelloch scan phase. Each call records one
    /// `vkCmdDispatch` plus the compute→compute memory barrier that
    /// `dispatch_kernel` always emits. Callers run all three phases
    /// (`PerWorkgroup` → `BlockSums` → `ScatterBlockSums`) back-to-
    /// back; the barriers between them make phase N+1 observe phase
    /// N's writes.
    ///
    /// `len_elems` is the only push constant; `data` and `block_sums`
    /// are bound as storage buffers (bindings 0 and 1).
    #[cfg(feature = "gpu-jpeg-huffman")]
    pub(super) fn record_scan(
        &self,
        p: params::ScanParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        use super::pipeline::KernelId;
        use crate::backend::params::ScanPhase;

        let push: [u8; 4] = p.len_elems.to_ne_bytes();
        let kernel = match p.phase {
            ScanPhase::PerWorkgroup => KernelId::ScanPerWorkgroup,
            ScanPhase::BlockSums => KernelId::ScanBlockSums,
            ScanPhase::ScatterBlockSums => KernelId::ScanScatter,
        };
        let groups = p.phase.dispatch_grid(p.len_elems);

        self.dispatch_kernel(
            kernel,
            &[p.data.handle(), p.block_sums.handle()],
            &[p.data.size(), p.block_sums.size()],
            &push,
            groups,
        )
    }

    /// Record one phase of the parallel-Huffman JPEG decoder.
    ///
    /// Push-constant layout (must match `parallel_huffman.slang`'s
    /// `PushParams` cbuffer): `length_bits`, `subsequence_bits`,
    /// `num_subsequences`, `num_components`, `total_symbols` — 5 × u32
    /// = 20 bytes. Phase 1+2 ignore `total_symbols`; Phase 4 uses it
    /// to bounds-check writes into `symbols_out`. Storage bindings:
    /// 0 = bitstream, 1 = codebook, 2 = `s_info`, plus per-phase
    /// extras (Phase 2: 3 = `sync_flags`; Phase 4: 4 = `offsets`,
    /// 5 = `symbols_out`).
    #[cfg(feature = "gpu-jpeg-huffman")]
    pub(super) fn record_huffman(
        &self,
        p: params::HuffmanParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        use super::pipeline::KernelId;
        use crate::backend::params::{HUFFMAN_PHASE1_THREADS, HuffmanPhase};

        let num_subsequences = p.num_subsequences();
        // 6 × u32: length_bits, subsequence_bits, num_subsequences,
        // num_components, total_symbols, blocks_per_mcu.  Phase 1+2
        // ignore total_symbols; Phase 4 bounds-checks writes against
        // it.  The synthetic phases ignore blocks_per_mcu; the
        // JPEG-framed phases use it to wrap the block-in-MCU cursor.
        let mut push = [0u8; 24];
        push[0..4].copy_from_slice(&p.length_bits.to_ne_bytes());
        push[4..8].copy_from_slice(&p.subsequence_bits.to_ne_bytes());
        push[8..12].copy_from_slice(&num_subsequences.to_ne_bytes());
        push[12..16].copy_from_slice(&p.num_components.to_ne_bytes());
        push[16..20].copy_from_slice(&p.total_symbols.to_ne_bytes());
        push[20..24].copy_from_slice(&p.blocks_per_mcu.to_ne_bytes());

        let groups = (num_subsequences.div_ceil(HUFFMAN_PHASE1_THREADS), 1, 1);

        match p.phase {
            HuffmanPhase::Phase1IntraSync => self.dispatch_kernel(
                KernelId::Phase1IntraSync,
                &[p.bitstream.handle(), p.codebook.handle(), p.s_info.handle()],
                &[p.bitstream.size(), p.codebook.size(), p.s_info.size()],
                &push,
                groups,
            ),
            HuffmanPhase::Phase2InterSync => {
                let flags = p
                    .sync_flags
                    .expect("validate() proved sync_flags is Some for Phase2InterSync");
                self.dispatch_kernel(
                    KernelId::Phase2InterSync,
                    &[
                        p.bitstream.handle(),
                        p.codebook.handle(),
                        p.s_info.handle(),
                        flags.handle(),
                    ],
                    &[
                        p.bitstream.size(),
                        p.codebook.size(),
                        p.s_info.size(),
                        flags.size(),
                    ],
                    &push,
                    groups,
                )
            }
            HuffmanPhase::Phase4Redecode => {
                let offsets = p
                    .offsets
                    .expect("validate() proved offsets is Some for Phase4Redecode");
                let symbols_out = p
                    .symbols_out
                    .expect("validate() proved symbols_out is Some for Phase4Redecode");
                let decode_status = p
                    .decode_status
                    .expect("validate() proved decode_status is Some for Phase4Redecode");
                self.dispatch_kernel(
                    KernelId::Phase4Redecode,
                    &[
                        p.bitstream.handle(),
                        p.codebook.handle(),
                        p.s_info.handle(),
                        offsets.handle(),
                        symbols_out.handle(),
                        decode_status.handle(),
                    ],
                    &[
                        p.bitstream.size(),
                        p.codebook.size(),
                        p.s_info.size(),
                        offsets.size(),
                        symbols_out.size(),
                        decode_status.size(),
                    ],
                    &push,
                    groups,
                )
            }
            HuffmanPhase::JpegPhase1IntraSync => self.dispatch_jpeg_phase1(&p, &push, groups),
            HuffmanPhase::JpegPhase2InterSync => self.dispatch_jpeg_phase2(&p, &push, groups),
            HuffmanPhase::JpegPhase4Redecode => self.dispatch_jpeg_phase4(&p, &push, groups),
        }
    }

    /// Dispatch helper for the JPEG-framed Phase 1.  Pulled out of
    /// [`Self::record_huffman`] so the main fn stays under the clippy
    /// `too_many_lines` threshold and the JPEG-specific buffer wiring
    /// is visible as a discrete block.
    #[cfg(feature = "gpu-jpeg-huffman")]
    fn dispatch_jpeg_phase1(
        &self,
        p: &params::HuffmanParams<'_, super::VulkanBackend>,
        push: &[u8; 24],
        groups: (u32, u32, u32),
    ) -> Result<()> {
        let dc = p
            .dc_codebook
            .expect("validate() proved dc_codebook is Some for JpegPhase1IntraSync");
        let sched = p
            .mcu_schedule
            .expect("validate() proved mcu_schedule is Some for JpegPhase1IntraSync");
        self.dispatch_kernel(
            KernelId::JpegPhase1IntraSync,
            &[
                p.bitstream.handle(),
                p.codebook.handle(),
                p.s_info.handle(),
                dc.handle(),
                sched.handle(),
            ],
            &[
                p.bitstream.size(),
                p.codebook.size(),
                p.s_info.size(),
                dc.size(),
                sched.size(),
            ],
            push,
            groups,
        )
    }

    /// Dispatch helper for the JPEG-framed Phase 2.  Pulled out of
    /// [`Self::record_huffman`] so the main fn stays under the clippy
    /// `too_many_lines` threshold and the JPEG-specific buffer wiring
    /// is visible as a discrete block.
    #[cfg(feature = "gpu-jpeg-huffman")]
    fn dispatch_jpeg_phase2(
        &self,
        p: &params::HuffmanParams<'_, super::VulkanBackend>,
        push: &[u8; 24],
        groups: (u32, u32, u32),
    ) -> Result<()> {
        let dc = p
            .dc_codebook
            .expect("validate() proved dc_codebook is Some for JpegPhase2InterSync");
        let sched = p
            .mcu_schedule
            .expect("validate() proved mcu_schedule is Some for JpegPhase2InterSync");
        let flags = p
            .sync_flags
            .expect("validate() proved sync_flags is Some for JpegPhase2InterSync");
        let prev = p
            .s_info_prev
            .expect("validate() proved s_info_prev is Some for JpegPhase2InterSync");
        // Buffer order matches binding_slots = [0, 1, 2, 3, 7, 8, 9]:
        // bitstream, codebook, s_info (write side), sync_flags,
        // dc_codebook, mcu_schedule, s_info_prev (read side).
        self.dispatch_kernel(
            KernelId::JpegPhase2InterSync,
            &[
                p.bitstream.handle(),
                p.codebook.handle(),
                p.s_info.handle(),
                flags.handle(),
                dc.handle(),
                sched.handle(),
                prev.handle(),
            ],
            &[
                p.bitstream.size(),
                p.codebook.size(),
                p.s_info.size(),
                flags.size(),
                dc.size(),
                sched.size(),
                prev.size(),
            ],
            push,
            groups,
        )
    }

    /// Dispatch helper for the JPEG-framed Phase 4.  Pulled out of
    /// [`Self::record_huffman`] to keep the main fn under the clippy
    /// `too_many_lines` threshold.
    ///
    /// Buffer order matches `binding_slots = [0,1,2,4,5,6,7,8]`:
    /// bitstream, codebook, s_info, offsets, symbols_out, decode_status,
    /// dc_codebook, mcu_schedule (slot 3 / sync_flags is skipped).
    #[cfg(feature = "gpu-jpeg-huffman")]
    fn dispatch_jpeg_phase4(
        &self,
        p: &params::HuffmanParams<'_, super::VulkanBackend>,
        push: &[u8; 24],
        groups: (u32, u32, u32),
    ) -> Result<()> {
        let dc = p
            .dc_codebook
            .expect("validate() proved dc_codebook is Some for JpegPhase4Redecode");
        let sched = p
            .mcu_schedule
            .expect("validate() proved mcu_schedule is Some for JpegPhase4Redecode");
        let offsets = p
            .offsets
            .expect("validate() proved offsets is Some for JpegPhase4Redecode");
        let symbols_out = p
            .symbols_out
            .expect("validate() proved symbols_out is Some for JpegPhase4Redecode");
        let decode_status = p
            .decode_status
            .expect("validate() proved decode_status is Some for JpegPhase4Redecode");
        self.dispatch_kernel(
            KernelId::JpegPhase4Redecode,
            &[
                p.bitstream.handle(),
                p.codebook.handle(),
                p.s_info.handle(),
                offsets.handle(),
                symbols_out.handle(),
                decode_status.handle(),
                dc.handle(),
                sched.handle(),
            ],
            &[
                p.bitstream.size(),
                p.codebook.size(),
                p.s_info.size(),
                offsets.size(),
                symbols_out.size(),
                decode_status.size(),
                dc.size(),
                sched.size(),
            ],
            push,
            groups,
        )
    }

    /// Record IDCT + dequant + colour-conversion (Phase 5).
    ///
    /// Push-constant layout matches `idct_color.slang`'s `PushParams`:
    /// width, height, num_components, blocks_wide, blocks_high, num_qtables
    /// (6 × u32 = 24 bytes).
    #[cfg(feature = "gpu-jpeg-huffman")]
    pub(super) fn record_idct(
        &self,
        p: params::IdctParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        use super::pipeline::KernelId;

        let mut push = [0u8; 24];
        push[0..4].copy_from_slice(&p.width.to_ne_bytes());
        push[4..8].copy_from_slice(&p.height.to_ne_bytes());
        push[8..12].copy_from_slice(&p.num_components.to_ne_bytes());
        push[12..16].copy_from_slice(&p.blocks_wide.to_ne_bytes());
        push[16..20].copy_from_slice(&p.blocks_high.to_ne_bytes());
        push[20..24].copy_from_slice(&p.num_qtables.to_ne_bytes());

        // One workgroup per (block_x, block_y); all 3 components handled
        // within the workgroup's 8×8×3 threads.
        let groups = (p.blocks_wide, p.blocks_high, 1);

        self.dispatch_kernel(
            KernelId::IdctColor,
            &[
                p.coefficients.handle(),
                p.qtables.handle(),
                p.dc_values.handle(),
                p.pixels_rgba.handle(),
            ],
            &[
                p.coefficients.size(),
                p.qtables.size(),
                p.dc_values.size(),
                p.pixels_rgba.size(),
            ],
            &push,
            groups,
        )
    }

    pub(super) fn record_blit_image(
        &self,
        p: params::BlitParams<'_, super::VulkanBackend>,
    ) -> Result<()> {
        // Push-constant layout (must match blit_image.slang's uniform
        // order): src_w, src_h, src_layout, dst_w, dst_h, bx0, by0, bx1,
        // by1 as i32 (9×4 = 36 bytes); page_h as f32 (4 bytes); inv_ctm0..5
        // as f32 (24 bytes) → 64 bytes total, well under our 128-byte
        // push-constant range.
        let mut push = [0u8; 64];
        let put_int = |buf: &mut [u8; 64], off: usize, v: i32| {
            buf[off..off + 4].copy_from_slice(&v.to_ne_bytes());
        };
        let put_float = |buf: &mut [u8; 64], off: usize, v: f32| {
            buf[off..off + 4].copy_from_slice(&v.to_ne_bytes());
        };
        put_int(&mut push, 0, i32::try_from(p.src_w).unwrap_or(i32::MAX));
        put_int(&mut push, 4, i32::try_from(p.src_h).unwrap_or(i32::MAX));
        put_int(
            &mut push,
            8,
            i32::try_from(p.src_layout).expect("validate() proved src_layout is 0 or 1"),
        );
        put_int(&mut push, 12, i32::try_from(p.dst_w).unwrap_or(i32::MAX));
        put_int(&mut push, 16, i32::try_from(p.dst_h).unwrap_or(i32::MAX));
        put_int(&mut push, 20, p.bbox[0]);
        put_int(&mut push, 24, p.bbox[1]);
        put_int(&mut push, 28, p.bbox[2]);
        put_int(&mut push, 32, p.bbox[3]);
        put_float(&mut push, 36, p.page_h);
        for (i, c) in p.inv_ctm.iter().enumerate() {
            put_float(&mut push, 40 + i * 4, *c);
        }

        // Dispatch one workgroup per 16×16 bbox tile.  We dispatch over
        // the bbox extent rather than the full page so blits in a small
        // region don't waste lanes on out-of-bbox pixels.
        let bbox_w = u32::try_from((p.bbox[2] - p.bbox[0]).max(0)).unwrap_or(0);
        let bbox_h = u32::try_from((p.bbox[3] - p.bbox[1]).max(0)).unwrap_or(0);
        let groups_x = bbox_w.div_ceil(16);
        let groups_y = bbox_h.div_ceil(16);

        self.dispatch_kernel(
            KernelId::BlitImage,
            &[p.src.handle(), p.dst.handle()],
            &[p.src.size(), p.dst.size()],
            &push,
            (groups_x, groups_y, 1),
        )
    }

    /// Record a `vkCmdFillBuffer(buf, 0, size, 0)` into the active
    /// per-page command buffer.  No descriptor set, no pipeline bind —
    /// `vkCmdFillBuffer` is a transfer-stage command, so this is
    /// cheaper than the kernel-dispatch path and doesn't consume from
    /// the per-page descriptor budget.
    ///
    /// Emits a transfer→compute memory barrier afterwards so any later
    /// kernel dispatch in the same page observes the zeros.
    ///
    /// Validation order is state → size: a wrong-state caller with a
    /// zero-byte buffer still surfaces the state error rather than
    /// silently succeeding (fail-loud).
    pub(super) fn record_zero_buffer(&self, buf: &super::memory::DeviceBuffer) -> Result<()> {
        let s = self.inner.lock().expect("recorder mutex poisoned");
        if s.state != State::Recording {
            return Err(BackendError::msg(format!(
                "record_zero_buffer called from {:?} state; expected Recording",
                s.state
            )));
        }
        let size = match super::memory::validate_fill_size(buf.size())? {
            super::memory::FillAction::Skip => return Ok(()),
            super::memory::FillAction::Fill(s) => s,
        };
        let dst_handle = buf.handle();
        // Safety: cmd is in Recording state (state check above); dst was
        // created with TRANSFER_DST usage via the slab allocator's
        // DEVICE_USAGE; size is a checked multiple of 4.
        unsafe {
            self.device
                .device
                .cmd_fill_buffer(s.cmd, dst_handle, 0, size, 0);

            // transfer→compute barrier: a later record_* may read the
            // zeros via a storage-buffer binding, so the fill writes
            // must be visible to SHADER_STORAGE_READ before the next
            // dispatch.  Pessimistic (covers any later kernel that
            // reads buf) but cheap relative to the fill itself.
            let mem_barrier = [vk::MemoryBarrier2::default()
                .src_stage_mask(vk::PipelineStageFlags2::CLEAR)
                .src_access_mask(vk::AccessFlags2::TRANSFER_WRITE)
                .dst_stage_mask(vk::PipelineStageFlags2::COMPUTE_SHADER)
                .dst_access_mask(
                    vk::AccessFlags2::SHADER_STORAGE_READ | vk::AccessFlags2::SHADER_STORAGE_WRITE,
                )];
            let dep_info = vk::DependencyInfo::default().memory_barriers(&mem_barrier);
            self.device.device.cmd_pipeline_barrier2(s.cmd, &dep_info);
        }
        Ok(())
    }

    /// Bail if `groups` exceeds the device's `maxComputeWorkGroupCount`
    /// per axis.  Without this, an oversized dispatch returns an opaque
    /// `ERROR_DEVICE_LOST` from the driver later — much harder to debug.
    fn check_dispatch_size(&self, groups: (u32, u32, u32), kernel: &str) -> Result<()> {
        let limits = self.device.max_workgroup_count;
        if groups.0 > limits[0] || groups.1 > limits[1] || groups.2 > limits[2] {
            return Err(BackendError::msg(format!(
                "{kernel}: dispatch ({},{},{}) exceeds device maxComputeWorkGroupCount ({},{},{})",
                groups.0, groups.1, groups.2, limits[0], limits[1], limits[2]
            )));
        }
        Ok(())
    }

    /// Allocate a descriptor set, bind pipeline + buffers + push constants,
    /// dispatch, emit a compute→compute memory barrier.  Holds the mutex
    /// for the whole body so two threads can't race on `s.cmd` (command
    /// buffers are not externally synchronised by default).
    fn dispatch_kernel(
        &self,
        id: KernelId,
        buffers: &[vk::Buffer],
        sizes: &[u64],
        push: &[u8],
        groups: (u32, u32, u32),
    ) -> Result<()> {
        debug_assert_eq!(buffers.len(), sizes.len());

        // Look up pipeline handles BEFORE locking — `pipelines.handles`
        // can take its own internal locks (PipelineCache's per-slot
        // OnceLock); locking ours first would risk an inversion.
        let handles = self.pipelines.handles(id)?;
        debug_assert_eq!(buffers.len(), handles.n_storage_buffers as usize);

        self.check_dispatch_size(groups, id.label())?;

        let mut s = self.inner.lock().expect("recorder mutex poisoned");
        if s.state != State::Recording {
            return Err(BackendError::msg(format!(
                "dispatch_kernel called from {:?} state; expected Recording",
                s.state
            )));
        }
        if s.desc_sets_in_flight >= MAX_DESC_SETS_PER_PAGE {
            return Err(BackendError::DescriptorPoolExhausted {
                allocated: s.desc_sets_in_flight,
                max: MAX_DESC_SETS_PER_PAGE,
            });
        }

        // Allocate one descriptor set from the per-page pool.
        let layouts = [handles.descriptor_set_layout];
        let alloc_info = vk::DescriptorSetAllocateInfo::default()
            .descriptor_pool(s.desc_pool)
            .set_layouts(&layouts);
        let sets = unsafe { self.device.device.allocate_descriptor_sets(&alloc_info) }
            .map_err(vk_err("vkAllocateDescriptorSets"))?;
        let set = sets[0];

        // Build a write per buffer.  The DescriptorBufferInfo array must
        // outlive the write_descriptor_sets call, so own them locally.
        let buf_infos: Vec<vk::DescriptorBufferInfo> = buffers
            .iter()
            .zip(sizes.iter())
            .map(|(buf, sz)| {
                vk::DescriptorBufferInfo::default()
                    .buffer(*buf)
                    .offset(0)
                    .range(*sz)
            })
            .collect();
        // One write per binding.  We can't use a single multi-binding
        // write because each VkDescriptorBufferInfo has a different
        // .buffer field.
        //
        // Binding slot per buffer comes from `handles.binding_slots`,
        // which mirrors the kernel's SPIR-V `OpDecorate Binding N`
        // exactly. Most kernels use sequential 0..n; Phase 4 skips
        // slot 3 (Slang shares its global resource declarations
        // with Phase 2's `sync_flags @ binding 3`). The recorder
        // supplies buffers in kernel-source order; `binding_slots`
        // tells us the matching descriptor-set slot for each.
        debug_assert_eq!(
            buf_infos.len(),
            handles.binding_slots.len(),
            "binding_slots length must match the buffer count supplied by the caller",
        );
        let writes: Vec<vk::WriteDescriptorSet<'_>> = buf_infos
            .iter()
            .zip(handles.binding_slots.iter())
            .map(|(info, &slot)| {
                vk::WriteDescriptorSet::default()
                    .dst_set(set)
                    .dst_binding(slot)
                    .descriptor_type(vk::DescriptorType::STORAGE_BUFFER)
                    .buffer_info(std::slice::from_ref(info))
            })
            .collect();

        // Safety: writes outlives the call; each write's buffer_info
        // points into buf_infos which is also live.
        unsafe {
            self.device.device.update_descriptor_sets(&writes, &[]);
        }

        // Safety: cmd is in recording state; pipeline & layout are live.
        unsafe {
            self.device.device.cmd_bind_pipeline(
                s.cmd,
                vk::PipelineBindPoint::COMPUTE,
                handles.pipeline,
            );
            self.device.device.cmd_bind_descriptor_sets(
                s.cmd,
                vk::PipelineBindPoint::COMPUTE,
                handles.layout,
                0,
                &[set],
                &[],
            );
            if !push.is_empty() {
                self.device.device.cmd_push_constants(
                    s.cmd,
                    handles.layout,
                    vk::ShaderStageFlags::COMPUTE,
                    0,
                    push,
                );
            }
            self.device
                .device
                .cmd_dispatch(s.cmd, groups.0, groups.1, groups.2);

            // Global compute→{compute, transfer} memory barrier so
            // both the next dispatch AND any subsequent host download
            // (which submits a transfer-queue `vkCmdCopyBuffer` against
            // the same buffer) observe these writes. Without the
            // TRANSFER stage in the destination mask, the in-cmd-
            // buffer barrier covers compute→compute only and a later
            // download submission would see a stale buffer — even
            // though same-queue submission order guarantees execution
            // ordering, Vulkan memory dependencies require explicit
            // barriers for cross-cmd-buffer visibility.
            //
            // Pessimistic but correct (the CUDA backend serialises the
            // same way via stream ordering + implicit memcpy fences).
            let mem_barrier = [vk::MemoryBarrier2::default()
                .src_stage_mask(vk::PipelineStageFlags2::COMPUTE_SHADER)
                .src_access_mask(vk::AccessFlags2::SHADER_STORAGE_WRITE)
                .dst_stage_mask(
                    vk::PipelineStageFlags2::COMPUTE_SHADER | vk::PipelineStageFlags2::COPY,
                )
                .dst_access_mask(
                    vk::AccessFlags2::SHADER_STORAGE_READ
                        | vk::AccessFlags2::SHADER_STORAGE_WRITE
                        | vk::AccessFlags2::TRANSFER_READ,
                )];
            let dep_info = vk::DependencyInfo::default().memory_barriers(&mem_barrier);
            self.device.device.cmd_pipeline_barrier2(s.cmd, &dep_info);
        }

        // Increment under the same lock so two concurrent record_* calls
        // can't both observe an unincremented count and over-allocate.
        s.desc_sets_in_flight = s.desc_sets_in_flight.saturating_add(1);
        Ok(())
    }
}

impl Drop for PageRecorder {
    fn drop(&mut self) {
        // Recover from a poisoned mutex rather than panicking inside
        // Drop — a panic here is a double-panic which aborts the process
        // and can mask the original failure.  After a poison, the inner
        // state may be inconsistent, but the Vulkan handles themselves
        // are still owned by us and need to be destroyed.
        let s = match self.inner.lock() {
            Ok(g) => g,
            Err(poisoned) => {
                log::warn!("PageRecorder mutex was poisoned at drop; destroying handles anyway");
                poisoned.into_inner()
            }
        };
        // Safety: device_wait_idle was called by VulkanBackend::drop
        // before us, so all submissions are complete and no work
        // references these handles.
        unsafe {
            self.device
                .device
                .destroy_descriptor_pool(s.desc_pool, None);
            self.device.device.destroy_command_pool(self.cmd_pool, None);
            self.device.device.destroy_semaphore(self.timeline, None);
        }
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn page_fence_niche_packs_to_eight_bytes() {
        // PageFence stays 8 bytes via Option<NonZeroU64> niche optimisation.
        assert_eq!(std::mem::size_of::<PageFence>(), 8);
    }
}
