/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [8:0] _07_;
  reg [8:0] _08_;
  wire [3:0] _09_;
  reg [3:0] _10_;
  wire [21:0] _11_;
  wire [30:0] _12_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire [23:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [4:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_82z;
  wire [14:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [25:0] celloutsig_1_5z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [27:0] _13_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 28'h0000000;
    else _13_ <= { in_data[76:68], celloutsig_0_10z, celloutsig_0_6z[8:0], celloutsig_0_13z, celloutsig_0_7z };
  assign { _12_[30:21], _12_[17:3], _03_, _12_[1:0] } = _13_;
  assign celloutsig_0_4z = !(_01_ ? in_data[37] : celloutsig_0_10z);
  assign celloutsig_0_50z = !(celloutsig_0_4z ? celloutsig_0_19z[1] : celloutsig_0_5z);
  assign celloutsig_0_7z = !(in_data[17] ? celloutsig_0_1z[1] : in_data[18]);
  assign celloutsig_1_18z = !(celloutsig_1_15z[2] ? celloutsig_1_15z[8] : celloutsig_1_2z[20]);
  assign celloutsig_0_22z = !(celloutsig_0_6z[4] ? celloutsig_0_10z : celloutsig_0_21z[8]);
  assign celloutsig_0_31z = celloutsig_0_4z | celloutsig_0_20z;
  assign celloutsig_0_20z = celloutsig_0_12z[6] | in_data[11];
  assign celloutsig_0_57z = celloutsig_0_15z[5] ^ celloutsig_0_12z[5];
  assign celloutsig_0_10z = ~(_04_ ^ _05_);
  assign celloutsig_0_91z = ~(celloutsig_0_82z[0] ^ celloutsig_0_4z);
  assign celloutsig_1_0z = ~(in_data[191] ^ in_data[124]);
  assign celloutsig_0_17z = ~(celloutsig_0_0z[3] ^ _06_);
  assign celloutsig_0_18z = ~(celloutsig_0_10z ^ celloutsig_0_7z);
  assign celloutsig_0_26z = ~(celloutsig_0_19z[0] ^ celloutsig_0_1z[3]);
  assign celloutsig_0_55z = celloutsig_0_21z[7:2] + { in_data[27], celloutsig_0_24z, celloutsig_0_38z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 9'h000;
    else _08_ <= { in_data[51:44], celloutsig_0_5z };
  reg [3:0] _30_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _30_ <= 4'h0;
    else _30_ <= { celloutsig_0_15z[8:6], celloutsig_0_17z };
  assign { _00_, _09_[2:0] } = _30_;
  reg [21:0] _31_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _31_ <= 22'h000000;
    else _31_ <= { in_data[90:75], celloutsig_0_1z, celloutsig_0_5z };
  assign { _06_, _11_[20:12], _02_, _11_[10:0] } = _31_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 4'h0;
    else _10_ <= in_data[136:133];
  reg [8:0] _33_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _33_ <= 9'h000;
    else _33_ <= { in_data[88:85], celloutsig_0_0z };
  assign { _07_[8], _01_, _07_[6:5], _05_, _07_[3], _04_, _07_[1:0] } = _33_;
  assign celloutsig_0_41z = in_data[34:11] / { 1'h1, _12_[23:21], 3'h0, _12_[17:3], _03_, _12_[1] };
  assign celloutsig_0_19z = celloutsig_0_12z[3:1] / { 1'h1, _12_[7:6] };
  assign celloutsig_0_32z = { celloutsig_0_12z[3], celloutsig_0_10z, celloutsig_0_5z } / { 1'h1, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_11z = celloutsig_0_1z[4:1] === { _11_[14:12], celloutsig_0_5z };
  assign celloutsig_0_35z = { celloutsig_0_15z[6:5], celloutsig_0_26z, celloutsig_0_16z } && celloutsig_0_21z[5:2];
  assign celloutsig_0_38z = { celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_23z } || { celloutsig_0_6z[5:3], celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_0_5z = in_data[16:8] || { _07_[5], _05_, _07_[3], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_6z[8:6] || { _01_, _07_[6:5] };
  assign celloutsig_0_33z = celloutsig_0_10z ? { celloutsig_0_29z[12:10], celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_31z, 2'h3 } : celloutsig_0_21z[7:0];
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[146:126] : in_data[161:141];
  assign celloutsig_1_3z = celloutsig_1_2z[0] ? { celloutsig_1_2z[13:6], celloutsig_1_0z } : in_data[122:114];
  assign celloutsig_0_24z = celloutsig_0_23z[2] ? celloutsig_0_21z[5:2] : { celloutsig_0_23z[3], 1'h0, celloutsig_0_23z[1], celloutsig_0_22z };
  assign celloutsig_0_39z = ~ in_data[48:36];
  assign celloutsig_0_15z = ~ { in_data[42:41], celloutsig_0_11z, _07_[8], _01_, _07_[6:5], _05_, _07_[3], _04_, _07_[1:0], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[73:69] | in_data[16:12];
  assign celloutsig_0_29z = { _07_[8], _01_, _07_[6:5], _05_, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_10z } | { celloutsig_0_21z[4], celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_0_8z = & { celloutsig_0_5z, in_data[60:35], celloutsig_0_0z };
  assign celloutsig_1_19z = | celloutsig_1_2z[14:7];
  assign celloutsig_0_21z = in_data[22:14] >> { _11_[19:12], celloutsig_0_4z };
  assign celloutsig_0_86z = { _11_[3:0], celloutsig_0_11z, _08_, celloutsig_0_27z } << { celloutsig_0_55z[4:1], celloutsig_0_42z, _00_, _09_[2:0], celloutsig_0_4z };
  assign celloutsig_0_90z = celloutsig_0_86z[12:4] << { celloutsig_0_41z[7:2], celloutsig_0_32z };
  assign celloutsig_1_5z = { celloutsig_1_2z[8:1], celloutsig_1_3z, celloutsig_1_3z } << { celloutsig_1_3z[4:0], celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_6z[1], celloutsig_0_0z, celloutsig_0_7z } << { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_42z = _12_[15:10] >> celloutsig_0_12z[5:0];
  assign celloutsig_0_74z = celloutsig_0_59z[3:0] >> celloutsig_0_23z;
  assign celloutsig_0_1z = in_data[33:29] >> in_data[93:89];
  assign celloutsig_0_23z = celloutsig_0_0z[3:0] >> celloutsig_0_15z[8:5];
  assign celloutsig_1_15z = { celloutsig_1_10z[4:1], celloutsig_1_3z, _10_ } >>> { celloutsig_1_5z[23:12], celloutsig_1_10z };
  assign celloutsig_0_82z = { celloutsig_0_13z[7], celloutsig_0_33z, celloutsig_0_74z, celloutsig_0_35z } ~^ { celloutsig_0_39z, celloutsig_0_7z };
  assign celloutsig_1_10z = { _10_[0], _10_ } ~^ celloutsig_1_3z[6:2];
  assign celloutsig_0_13z = { _11_[7:3], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z } ~^ { _11_[17:12], _02_, celloutsig_0_7z };
  assign celloutsig_0_59z = { celloutsig_0_41z[12:9], celloutsig_0_17z } ^ { celloutsig_0_33z[2:1], celloutsig_0_57z, celloutsig_0_50z, celloutsig_0_10z };
  assign celloutsig_0_27z = ~((celloutsig_0_18z & celloutsig_0_7z) | (celloutsig_0_0z[4] & celloutsig_0_19z[0]));
  assign { celloutsig_0_6z[0], celloutsig_0_6z[6], celloutsig_0_6z[8:7], celloutsig_0_6z[5:1] } = { celloutsig_0_5z, celloutsig_0_10z, _05_, _07_[3], celloutsig_0_0z } ^ { _07_[0], _07_[6], _07_[8], _01_, _07_[5], _05_, _07_[3], _04_, _07_[1] };
  assign { _07_[7], _07_[4], _07_[2] } = { _01_, _05_, _04_ };
  assign _09_[3] = _00_;
  assign { _11_[21], _11_[11] } = { _06_, _02_ };
  assign { _12_[20:18], _12_[2] } = { 3'h0, _03_ };
  assign celloutsig_0_6z[11:9] = 3'h0;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
