{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 13:17:01 2016 " "Info: Processing started: Tue Aug 30 13:17:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quad -c Quad " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Quad -c Quad" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/uart_tx.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-arch " "Info (12022): Found design unit 1: uart_tx-arch" {  } { { "hdl/uart_tx.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart_tx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Info (12023): Found entity 1: uart_tx" {  } { { "hdl/uart_tx.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/uart.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-str_arch " "Info (12022): Found design unit 1: uart-str_arch" {  } { { "hdl/uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info (12023): Found entity 1: uart" {  } { { "hdl/uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mod_m.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/mod_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_m_counter-arch " "Info (12022): Found design unit 1: mod_m_counter-arch" {  } { { "hdl/mod_m.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/mod_m.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mod_m_counter " "Info (12023): Found entity 1: mod_m_counter" {  } { { "hdl/mod_m.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/mod_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/fifo.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-arch " "Info (12022): Found design unit 1: fifo-arch" {  } { { "hdl/fifo.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/fifo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info (12023): Found entity 1: fifo" {  } { { "hdl/fifo.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pwm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-behavioral " "Info (12022): Found design unit 1: PWM-behavioral" {  } { { "hdl/PWM.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/PWM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info (12023): Found entity 1: PWM" {  } { { "hdl/PWM.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/PWM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/decoderpwm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/decoderpwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderPwm-Behavioral " "Info (12022): Found design unit 1: DecoderPwm-Behavioral" {  } { { "hdl/DecoderPwm.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/DecoderPwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DecoderPwm " "Info (12023): Found entity 1: DecoderPwm" {  } { { "hdl/DecoderPwm.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/DecoderPwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lib/syscon_v0.1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/syscon_v0.1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SysCon-SysCon_arch " "Info (12022): Found design unit 1: SysCon-SysCon_arch" {  } { { "hdl/lib/SysCon_v0.1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SysCon_v0.1.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SysCon " "Info (12023): Found entity 1: SysCon" {  } { { "hdl/lib/SysCon_v0.1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SysCon_v0.1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lib/sbapkg_v4.9.vhd 2 0 " "Info (12021): Found 2 design units, including 0 entities, in source file hdl/lib/sbapkg_v4.9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBA_package " "Info (12022): Found design unit 1: SBA_package" {  } { { "hdl/lib/SBApkg_v4.9.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SBApkg_v4.9.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SBA_package-body " "Info (12022): Found design unit 2: SBA_package-body" {  } { { "hdl/lib/SBApkg_v4.9.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SBApkg_v4.9.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lib/i2c_sendbyte.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/i2c_sendbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORE_I2C-arch_CORE_I2C " "Info (12022): Found design unit 1: CORE_I2C-arch_CORE_I2C" {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CORE_I2C " "Info (12023): Found entity 1: CORE_I2C" {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lib/i2c_bridge.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/i2c_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControllerI2C-rtl " "Info (12022): Found design unit 1: ControllerI2C-rtl" {  } { { "hdl/lib/I2C_BRIDGE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_BRIDGE.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControllerI2C " "Info (12023): Found entity 1: ControllerI2C" {  } { { "hdl/lib/I2C_BRIDGE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_BRIDGE.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lib/i2c_adapter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/i2c_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_CORE-core_rtl " "Info (12022): Found design unit 1: I2C_CORE-core_rtl" {  } { { "hdl/lib/I2C_ADAPTER.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_ADAPTER.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I2C_CORE " "Info (12023): Found entity 1: I2C_CORE" {  } { { "hdl/lib/I2C_ADAPTER.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_ADAPTER.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lib/gpio_adapter_v2.2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/gpio_adapter_v2.2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO_Adapter-Arch " "Info (12022): Found design unit 1: GPIO_Adapter-Arch" {  } { { "hdl/lib/GPIO_Adapter_v2.2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/GPIO_Adapter_v2.2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GPIO_Adapter " "Info (12023): Found entity 1: GPIO_Adapter" {  } { { "hdl/lib/GPIO_Adapter_v2.2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/GPIO_Adapter_v2.2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lib/dataintf_v1.0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/dataintf_v1.0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataIntf-DataIntf_Arch " "Info (12022): Found design unit 1: DataIntf-DataIntf_Arch" {  } { { "hdl/lib/DataIntf_v1.0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/DataIntf_v1.0.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataIntf " "Info (12023): Found entity 1: DataIntf" {  } { { "hdl/lib/DataIntf_v1.0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/DataIntf_v1.0.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sensors.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/sensors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSORS-Test " "Info (12022): Found design unit 1: SENSORS-Test" {  } { { "hdl/SENSORS.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SENSORS " "Info (12023): Found entity 1: SENSORS" {  } { { "hdl/SENSORS.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sbacontroller_v1.47.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/sbacontroller_v1.47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBAController-SBAController_Arch " "Info (12022): Found design unit 1: SBAController-SBAController_Arch" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SBAController " "Info (12023): Found entity 1: SBAController" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sbacfg_v1.3.vhd 1 0 " "Info (12021): Found 1 design units, including 0 entities, in source file hdl/sbacfg_v1.3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBA_config " "Info (12022): Found design unit 1: SBA_config" {  } { { "hdl/SBAcfg_v1.3.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAcfg_v1.3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/addrspace_v3.2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/addrspace_v3.2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddrSpace-AddrSpace_Arch " "Info (12022): Found design unit 1: AddrSpace-AddrSpace_Arch" {  } { { "hdl/AddrSpace_v3.2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/AddrSpace_v3.2.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddrSpace " "Info (12023): Found entity 1: AddrSpace" {  } { { "hdl/AddrSpace_v3.2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/AddrSpace_v3.2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file quad.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Quad " "Info (12023): Found entity 1: Quad" {  } { { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Info (12023): Found entity 1: fpoint_wrapper" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v 23 23 " "Info (12021): Found 23 design units, including 23 entities, in source file c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Info (12023): Found entity 1: fpoint_qsys_mult_single" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Info (12023): Found entity 22: fpoint_qsys_addsub_single" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Info (12023): Found entity 23: fpoint_qsys" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 3464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v 36 36 " "Info (12021): Found 36 design units, including 36 entities, in source file c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Info (12023): Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 3924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 4954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 5139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Info (12023): Found entity 35: fpoint_hw_qsys_div_single" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 5705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Info (12023): Found entity 36: fpoint_hw_qsys" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v" 7332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_altera_nios_custom_instr_floating_point_inst.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cpu_altera_nios_custom_instr_floating_point_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_altera_nios_custom_instr_floating_point_inst-rtl " "Info (12022): Found design unit 1: cpu_altera_nios_custom_instr_floating_point_inst-rtl" {  } { { "cpu_altera_nios_custom_instr_floating_point_inst.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_altera_nios_custom_instr_floating_point_inst.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_altera_nios_custom_instr_floating_point_inst " "Info (12023): Found entity 1: cpu_altera_nios_custom_instr_floating_point_inst" {  } { { "cpu_altera_nios_custom_instr_floating_point_inst.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_altera_nios_custom_instr_floating_point_inst.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 8 4 " "Info (12021): Found 8 design units, including 4 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_dffpipe_l2c-RTL " "Info (12022): Found design unit 1: pll_dffpipe_l2c-RTL" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_stdsync_sv6-RTL " "Info (12022): Found design unit 2: pll_stdsync_sv6-RTL" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pll_altpll_8ra2-RTL " "Info (12022): Found design unit 3: pll_altpll_8ra2-RTL" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pll-RTL " "Info (12022): Found design unit 4: pll-RTL" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll_dffpipe_l2c " "Info (12023): Found entity 1: pll_dffpipe_l2c" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pll_stdsync_sv6 " "Info (12023): Found entity 2: pll_stdsync_sv6" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_8ra2 " "Info (12023): Found entity 3: pll_altpll_8ra2" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 pll " "Info (12023): Found entity 4: pll" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tacometro.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hdl/tacometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tacometro-Behavioral " "Info (12022): Found design unit 1: Tacometro-Behavioral" {  } { { "hdl/Tacometro.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/Tacometro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Tacometro " "Info (12023): Found entity 1: Tacometro" {  } { { "hdl/Tacometro.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/Tacometro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Quad " "Info (12127): Elaborating entity \"Quad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "niosii.vhd 92 46 " "Warning (12125): Using design file niosii.vhd, which is not specified as a design file for the current project, but contains definitions for 92 design units and 46 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosII_clock_0_in_arbitrator-europa " "Info (12022): Found design unit 1: NiosII_clock_0_in_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NiosII_clock_0_out_arbitrator-europa " "Info (12022): Found design unit 2: NiosII_clock_0_out_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NiosII_clock_1_in_arbitrator-europa " "Info (12022): Found design unit 3: NiosII_clock_1_in_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NiosII_clock_1_out_arbitrator-europa " "Info (12022): Found design unit 4: NiosII_clock_1_out_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 817 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NiosII_clock_2_in_arbitrator-europa " "Info (12022): Found design unit 5: NiosII_clock_2_in_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NiosII_clock_2_out_arbitrator-europa " "Info (12022): Found design unit 6: NiosII_clock_2_out_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1306 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 PWM_1_s1_arbitrator-europa " "Info (12022): Found design unit 7: PWM_1_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 PWM_2_s1_arbitrator-europa " "Info (12022): Found design unit 8: PWM_2_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1777 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 PWM_3_s1_arbitrator-europa " "Info (12022): Found design unit 9: PWM_3_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2017 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 PWM_4_s1_arbitrator-europa " "Info (12022): Found design unit 10: PWM_4_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2257 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_jtag_debug_module_arbitrator-europa " "Info (12022): Found design unit 11: cpu_jtag_debug_module_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2513 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_custom_instruction_master_arbitrator-europa " "Info (12022): Found design unit 12: cpu_custom_instruction_master_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2878 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_data_master_arbitrator-europa " "Info (12022): Found design unit 13: cpu_data_master_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 3130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_instruction_master_arbitrator-europa " "Info (12022): Found design unit 14: cpu_instruction_master_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 3482 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator-europa " "Info (12022): Found design unit 15: cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 3717 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 data_tx_s1_arbitrator-europa " "Info (12022): Found design unit 16: data_tx_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 3780 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 duty_1_s1_arbitrator-europa " "Info (12022): Found design unit 17: duty_1_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4016 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 duty_2_s1_arbitrator-europa " "Info (12022): Found design unit 18: duty_2_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4247 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 duty_3_s1_arbitrator-europa " "Info (12022): Found design unit 19: duty_3_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4478 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 duty_4_s1_arbitrator-europa " "Info (12022): Found design unit 20: duty_4_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4709 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 entrada_ac_eje_X_s1_arbitrator-europa " "Info (12022): Found design unit 21: entrada_ac_eje_X_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4940 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 entrada_ac_eje_Y_s1_arbitrator-europa " "Info (12022): Found design unit 22: entrada_ac_eje_Y_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 5171 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 entrada_ac_eje_Z_s1_arbitrator-europa " "Info (12022): Found design unit 23: entrada_ac_eje_Z_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 5402 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 entrada_gy_eje_X_s1_arbitrator-europa " "Info (12022): Found design unit 24: entrada_gy_eje_X_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 5633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 entrada_gy_eje_Y_s1_arbitrator-europa " "Info (12022): Found design unit 25: entrada_gy_eje_Y_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 5864 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 entrada_gy_eje_Z_s1_arbitrator-europa " "Info (12022): Found design unit 26: entrada_gy_eje_Z_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6095 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 entrada_ma_eje_X_s1_arbitrator-europa " "Info (12022): Found design unit 27: entrada_ma_eje_X_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6326 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 entrada_ma_eje_Y_s1_arbitrator-europa " "Info (12022): Found design unit 28: entrada_ma_eje_Y_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 entrada_ma_eje_Z_s1_arbitrator-europa " "Info (12022): Found design unit 29: entrada_ma_eje_Z_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6788 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 entrada_temp_s1_arbitrator-europa " "Info (12022): Found design unit 30: entrada_temp_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 7019 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 epcs_flash_controller_epcs_control_port_arbitrator-europa " "Info (12022): Found design unit 31: epcs_flash_controller_epcs_control_port_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 7273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info (12022): Found design unit 32: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 7661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 out_test_s1_arbitrator-europa " "Info (12022): Found design unit 33: out_test_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 7914 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "34 pll_pll_slave_arbitrator-europa " "Info (12022): Found design unit 34: pll_pll_slave_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "35 sample_time_s1_arbitrator-europa " "Info (12022): Found design unit 35: sample_time_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "36 rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module-europa " "Info (12022): Found design unit 36: rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8628 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "37 rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module-europa " "Info (12022): Found design unit 37: rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 9005 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "38 sdram_s1_arbitrator-europa " "Info (12022): Found design unit 38: sdram_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 9409 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "39 sysid_control_slave_arbitrator-europa " "Info (12022): Found design unit 39: sysid_control_slave_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 9885 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "40 timer_ONOF_s1_arbitrator-europa " "Info (12022): Found design unit 40: timer_ONOF_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "41 uart_gps_s1_arbitrator-europa " "Info (12022): Found design unit 41: uart_gps_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10372 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "42 uart_xbee_s1_arbitrator-europa " "Info (12022): Found design unit 42: uart_xbee_s1_arbitrator-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10629 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "43 NiosII_reset_sys_clk_domain_synch_module-europa " "Info (12022): Found design unit 43: NiosII_reset_sys_clk_domain_synch_module-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10863 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "44 NiosII_reset_clk_50_domain_synch_module-europa " "Info (12022): Found design unit 44: NiosII_reset_clk_50_domain_synch_module-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10924 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "45 NiosII_reset_sdram_clk_domain_synch_module-europa " "Info (12022): Found design unit 45: NiosII_reset_sdram_clk_domain_synch_module-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10985 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "46 NiosII-europa " "Info (12022): Found design unit 46: NiosII-europa" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 11134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NiosII_clock_0_in_arbitrator " "Info (12023): Found entity 1: NiosII_clock_0_in_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_clock_0_out_arbitrator " "Info (12023): Found entity 2: NiosII_clock_0_out_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_clock_1_in_arbitrator " "Info (12023): Found entity 3: NiosII_clock_1_in_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_clock_1_out_arbitrator " "Info (12023): Found entity 4: NiosII_clock_1_out_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_clock_2_in_arbitrator " "Info (12023): Found entity 5: NiosII_clock_2_in_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 NiosII_clock_2_out_arbitrator " "Info (12023): Found entity 6: NiosII_clock_2_out_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 PWM_1_s1_arbitrator " "Info (12023): Found entity 7: PWM_1_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 PWM_2_s1_arbitrator " "Info (12023): Found entity 8: PWM_2_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 PWM_3_s1_arbitrator " "Info (12023): Found entity 9: PWM_3_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 1989 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 PWM_4_s1_arbitrator " "Info (12023): Found entity 10: PWM_4_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_jtag_debug_module_arbitrator " "Info (12023): Found entity 11: cpu_jtag_debug_module_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_custom_instruction_master_arbitrator " "Info (12023): Found entity 12: cpu_custom_instruction_master_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2859 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_data_master_arbitrator " "Info (12023): Found entity 13: cpu_data_master_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_instruction_master_arbitrator " "Info (12023): Found entity 14: cpu_instruction_master_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator " "Info (12023): Found entity 15: cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 3690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 data_tx_s1_arbitrator " "Info (12023): Found entity 16: data_tx_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 3752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 duty_1_s1_arbitrator " "Info (12023): Found entity 17: duty_1_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 3992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 duty_2_s1_arbitrator " "Info (12023): Found entity 18: duty_2_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 duty_3_s1_arbitrator " "Info (12023): Found entity 19: duty_3_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 duty_4_s1_arbitrator " "Info (12023): Found entity 20: duty_4_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 entrada_ac_eje_X_s1_arbitrator " "Info (12023): Found entity 21: entrada_ac_eje_X_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 4916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 entrada_ac_eje_Y_s1_arbitrator " "Info (12023): Found entity 22: entrada_ac_eje_Y_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 5147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 entrada_ac_eje_Z_s1_arbitrator " "Info (12023): Found entity 23: entrada_ac_eje_Z_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 5378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 entrada_gy_eje_X_s1_arbitrator " "Info (12023): Found entity 24: entrada_gy_eje_X_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 5609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 entrada_gy_eje_Y_s1_arbitrator " "Info (12023): Found entity 25: entrada_gy_eje_Y_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 5840 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 entrada_gy_eje_Z_s1_arbitrator " "Info (12023): Found entity 26: entrada_gy_eje_Z_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 entrada_ma_eje_X_s1_arbitrator " "Info (12023): Found entity 27: entrada_ma_eje_X_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 entrada_ma_eje_Y_s1_arbitrator " "Info (12023): Found entity 28: entrada_ma_eje_Y_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 entrada_ma_eje_Z_s1_arbitrator " "Info (12023): Found entity 29: entrada_ma_eje_Z_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 entrada_temp_s1_arbitrator " "Info (12023): Found entity 30: entrada_temp_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 6995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 epcs_flash_controller_epcs_control_port_arbitrator " "Info (12023): Found entity 31: epcs_flash_controller_epcs_control_port_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 7229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 jtag_uart_avalon_jtag_slave_arbitrator " "Info (12023): Found entity 32: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 7624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 out_test_s1_arbitrator " "Info (12023): Found entity 33: out_test_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 7886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 pll_pll_slave_arbitrator " "Info (12023): Found entity 34: pll_pll_slave_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 sample_time_s1_arbitrator " "Info (12023): Found entity 35: sample_time_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module " "Info (12023): Found entity 36: rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module " "Info (12023): Found entity 37: rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 sdram_s1_arbitrator " "Info (12023): Found entity 38: sdram_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 9365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 sysid_control_slave_arbitrator " "Info (12023): Found entity 39: sysid_control_slave_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 9861 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 timer_ONOF_s1_arbitrator " "Info (12023): Found entity 40: timer_ONOF_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 uart_gps_s1_arbitrator " "Info (12023): Found entity 41: uart_gps_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 uart_xbee_s1_arbitrator " "Info (12023): Found entity 42: uart_xbee_s1_arbitrator" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 NiosII_reset_sys_clk_domain_synch_module " "Info (12023): Found entity 43: NiosII_reset_sys_clk_domain_synch_module" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10850 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 NiosII_reset_clk_50_domain_synch_module " "Info (12023): Found entity 44: NiosII_reset_clk_50_domain_synch_module" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 NiosII_reset_sdram_clk_domain_synch_module " "Info (12023): Found entity 45: NiosII_reset_sdram_clk_domain_synch_module" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 10972 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 NiosII " "Info (12023): Found entity 46: NiosII" {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 11033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII NiosII:inst " "Info (12128): Elaborating entity \"NiosII\" for hierarchy \"NiosII:inst\"" {  } { { "Quad.bdf" "inst" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -328 -120 328 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_0_in_arbitrator NiosII:inst\|NiosII_clock_0_in_arbitrator:the_NiosII_clock_0_in " "Info (12128): Elaborating entity \"NiosII_clock_0_in_arbitrator\" for hierarchy \"NiosII:inst\|NiosII_clock_0_in_arbitrator:the_NiosII_clock_0_in\"" {  } { { "niosii.vhd" "the_NiosII_clock_0_in" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_0_out_arbitrator NiosII:inst\|NiosII_clock_0_out_arbitrator:the_NiosII_clock_0_out " "Info (12128): Elaborating entity \"NiosII_clock_0_out_arbitrator\" for hierarchy \"NiosII:inst\|NiosII_clock_0_out_arbitrator:the_NiosII_clock_0_out\"" {  } { { "niosii.vhd" "the_NiosII_clock_0_out" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "niosii_clock_0.vhd 10 5 " "Warning (12125): Using design file niosii_clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosII_clock_0_edge_to_pulse-europa " "Info (12022): Found design unit 1: NiosII_clock_0_edge_to_pulse-europa" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NiosII_clock_0_slave_FSM-europa " "Info (12022): Found design unit 2: NiosII_clock_0_slave_FSM-europa" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NiosII_clock_0_master_FSM-europa " "Info (12022): Found design unit 3: NiosII_clock_0_master_FSM-europa" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NiosII_clock_0_bit_pipe-europa " "Info (12022): Found design unit 4: NiosII_clock_0_bit_pipe-europa" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 425 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NiosII_clock_0-europa " "Info (12022): Found design unit 5: NiosII_clock_0-europa" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NiosII_clock_0_edge_to_pulse " "Info (12023): Found entity 1: NiosII_clock_0_edge_to_pulse" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_clock_0_slave_FSM " "Info (12023): Found entity 2: NiosII_clock_0_slave_FSM" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_clock_0_master_FSM " "Info (12023): Found entity 3: NiosII_clock_0_master_FSM" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_clock_0_bit_pipe " "Info (12023): Found entity 4: NiosII_clock_0_bit_pipe" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_clock_0 " "Info (12023): Found entity 5: NiosII_clock_0" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_0 NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0 " "Info (12128): Elaborating entity \"NiosII_clock_0\" for hierarchy \"NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\"" {  } { { "niosii.vhd" "the_NiosII_clock_0" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosii_clock_0.vhd" "the_altera_std_synchronizer" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12133): Instantiated megafunction \"NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info (12134): Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_0_edge_to_pulse NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|NiosII_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"NiosII_clock_0_edge_to_pulse\" for hierarchy \"NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|NiosII_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "niosii_clock_0.vhd" "read_done_edge_to_pulse" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_0_slave_FSM NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|NiosII_clock_0_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"NiosII_clock_0_slave_FSM\" for hierarchy \"NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|NiosII_clock_0_slave_FSM:slave_FSM\"" {  } { { "niosii_clock_0.vhd" "slave_FSM" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_0_master_FSM NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|NiosII_clock_0_master_FSM:master_FSM " "Info (12128): Elaborating entity \"NiosII_clock_0_master_FSM\" for hierarchy \"NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|NiosII_clock_0_master_FSM:master_FSM\"" {  } { { "niosii_clock_0.vhd" "master_FSM" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_0_bit_pipe NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|NiosII_clock_0_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"NiosII_clock_0_bit_pipe\" for hierarchy \"NiosII:inst\|NiosII_clock_0:the_NiosII_clock_0\|NiosII_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "niosii_clock_0.vhd" "endofpacket_bit_pipe" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_1_in_arbitrator NiosII:inst\|NiosII_clock_1_in_arbitrator:the_NiosII_clock_1_in " "Info (12128): Elaborating entity \"NiosII_clock_1_in_arbitrator\" for hierarchy \"NiosII:inst\|NiosII_clock_1_in_arbitrator:the_NiosII_clock_1_in\"" {  } { { "niosii.vhd" "the_NiosII_clock_1_in" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_1_out_arbitrator NiosII:inst\|NiosII_clock_1_out_arbitrator:the_NiosII_clock_1_out " "Info (12128): Elaborating entity \"NiosII_clock_1_out_arbitrator\" for hierarchy \"NiosII:inst\|NiosII_clock_1_out_arbitrator:the_NiosII_clock_1_out\"" {  } { { "niosii.vhd" "the_NiosII_clock_1_out" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "niosii_clock_1.vhd 10 5 " "Warning (12125): Using design file niosii_clock_1.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosII_clock_1_edge_to_pulse-europa " "Info (12022): Found design unit 1: NiosII_clock_1_edge_to_pulse-europa" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NiosII_clock_1_slave_FSM-europa " "Info (12022): Found design unit 2: NiosII_clock_1_slave_FSM-europa" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NiosII_clock_1_master_FSM-europa " "Info (12022): Found design unit 3: NiosII_clock_1_master_FSM-europa" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NiosII_clock_1_bit_pipe-europa " "Info (12022): Found design unit 4: NiosII_clock_1_bit_pipe-europa" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 425 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NiosII_clock_1-europa " "Info (12022): Found design unit 5: NiosII_clock_1-europa" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NiosII_clock_1_edge_to_pulse " "Info (12023): Found entity 1: NiosII_clock_1_edge_to_pulse" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_clock_1_slave_FSM " "Info (12023): Found entity 2: NiosII_clock_1_slave_FSM" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_clock_1_master_FSM " "Info (12023): Found entity 3: NiosII_clock_1_master_FSM" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_clock_1_bit_pipe " "Info (12023): Found entity 4: NiosII_clock_1_bit_pipe" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_clock_1 " "Info (12023): Found entity 5: NiosII_clock_1" {  } { { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_1 NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1 " "Info (12128): Elaborating entity \"NiosII_clock_1\" for hierarchy \"NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\"" {  } { { "niosii.vhd" "the_NiosII_clock_1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_1_edge_to_pulse NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\|NiosII_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"NiosII_clock_1_edge_to_pulse\" for hierarchy \"NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\|NiosII_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "niosii_clock_1.vhd" "read_done_edge_to_pulse" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_1_slave_FSM NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\|NiosII_clock_1_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"NiosII_clock_1_slave_FSM\" for hierarchy \"NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\|NiosII_clock_1_slave_FSM:slave_FSM\"" {  } { { "niosii_clock_1.vhd" "slave_FSM" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_1_master_FSM NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\|NiosII_clock_1_master_FSM:master_FSM " "Info (12128): Elaborating entity \"NiosII_clock_1_master_FSM\" for hierarchy \"NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\|NiosII_clock_1_master_FSM:master_FSM\"" {  } { { "niosii_clock_1.vhd" "master_FSM" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_1_bit_pipe NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\|NiosII_clock_1_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"NiosII_clock_1_bit_pipe\" for hierarchy \"NiosII:inst\|NiosII_clock_1:the_NiosII_clock_1\|NiosII_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "niosii_clock_1.vhd" "endofpacket_bit_pipe" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_2_in_arbitrator NiosII:inst\|NiosII_clock_2_in_arbitrator:the_NiosII_clock_2_in " "Info (12128): Elaborating entity \"NiosII_clock_2_in_arbitrator\" for hierarchy \"NiosII:inst\|NiosII_clock_2_in_arbitrator:the_NiosII_clock_2_in\"" {  } { { "niosii.vhd" "the_NiosII_clock_2_in" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_2_out_arbitrator NiosII:inst\|NiosII_clock_2_out_arbitrator:the_NiosII_clock_2_out " "Info (12128): Elaborating entity \"NiosII_clock_2_out_arbitrator\" for hierarchy \"NiosII:inst\|NiosII_clock_2_out_arbitrator:the_NiosII_clock_2_out\"" {  } { { "niosii.vhd" "the_NiosII_clock_2_out" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "niosii_clock_2.vhd 10 5 " "Warning (12125): Using design file niosii_clock_2.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosII_clock_2_edge_to_pulse-europa " "Info (12022): Found design unit 1: NiosII_clock_2_edge_to_pulse-europa" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NiosII_clock_2_slave_FSM-europa " "Info (12022): Found design unit 2: NiosII_clock_2_slave_FSM-europa" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NiosII_clock_2_master_FSM-europa " "Info (12022): Found design unit 3: NiosII_clock_2_master_FSM-europa" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NiosII_clock_2_bit_pipe-europa " "Info (12022): Found design unit 4: NiosII_clock_2_bit_pipe-europa" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 425 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NiosII_clock_2-europa " "Info (12022): Found design unit 5: NiosII_clock_2-europa" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NiosII_clock_2_edge_to_pulse " "Info (12023): Found entity 1: NiosII_clock_2_edge_to_pulse" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_clock_2_slave_FSM " "Info (12023): Found entity 2: NiosII_clock_2_slave_FSM" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_clock_2_master_FSM " "Info (12023): Found entity 3: NiosII_clock_2_master_FSM" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_clock_2_bit_pipe " "Info (12023): Found entity 4: NiosII_clock_2_bit_pipe" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_clock_2 " "Info (12023): Found entity 5: NiosII_clock_2" {  } { { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_2 NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2 " "Info (12128): Elaborating entity \"NiosII_clock_2\" for hierarchy \"NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\"" {  } { { "niosii.vhd" "the_NiosII_clock_2" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_2_edge_to_pulse NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\|NiosII_clock_2_edge_to_pulse:read_done_edge_to_pulse " "Info (12128): Elaborating entity \"NiosII_clock_2_edge_to_pulse\" for hierarchy \"NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\|NiosII_clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "niosii_clock_2.vhd" "read_done_edge_to_pulse" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_2_slave_FSM NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\|NiosII_clock_2_slave_FSM:slave_FSM " "Info (12128): Elaborating entity \"NiosII_clock_2_slave_FSM\" for hierarchy \"NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\|NiosII_clock_2_slave_FSM:slave_FSM\"" {  } { { "niosii_clock_2.vhd" "slave_FSM" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_2_master_FSM NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\|NiosII_clock_2_master_FSM:master_FSM " "Info (12128): Elaborating entity \"NiosII_clock_2_master_FSM\" for hierarchy \"NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\|NiosII_clock_2_master_FSM:master_FSM\"" {  } { { "niosii_clock_2.vhd" "master_FSM" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_clock_2_bit_pipe NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\|NiosII_clock_2_bit_pipe:endofpacket_bit_pipe " "Info (12128): Elaborating entity \"NiosII_clock_2_bit_pipe\" for hierarchy \"NiosII:inst\|NiosII_clock_2:the_NiosII_clock_2\|NiosII_clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "niosii_clock_2.vhd" "endofpacket_bit_pipe" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_1_s1_arbitrator NiosII:inst\|PWM_1_s1_arbitrator:the_PWM_1_s1 " "Info (12128): Elaborating entity \"PWM_1_s1_arbitrator\" for hierarchy \"NiosII:inst\|PWM_1_s1_arbitrator:the_PWM_1_s1\"" {  } { { "niosii.vhd" "the_PWM_1_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_1.vhd 2 1 " "Warning (12125): Using design file pwm_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_1-europa " "Info (12022): Found design unit 1: PWM_1-europa" {  } { { "pwm_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM_1 " "Info (12023): Found entity 1: PWM_1" {  } { { "pwm_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_1.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_1 NiosII:inst\|PWM_1:the_PWM_1 " "Info (12128): Elaborating entity \"PWM_1\" for hierarchy \"NiosII:inst\|PWM_1:the_PWM_1\"" {  } { { "niosii.vhd" "the_PWM_1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_2_s1_arbitrator NiosII:inst\|PWM_2_s1_arbitrator:the_PWM_2_s1 " "Info (12128): Elaborating entity \"PWM_2_s1_arbitrator\" for hierarchy \"NiosII:inst\|PWM_2_s1_arbitrator:the_PWM_2_s1\"" {  } { { "niosii.vhd" "the_PWM_2_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_2.vhd 2 1 " "Warning (12125): Using design file pwm_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_2-europa " "Info (12022): Found design unit 1: PWM_2-europa" {  } { { "pwm_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM_2 " "Info (12023): Found entity 1: PWM_2" {  } { { "pwm_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_2.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_2 NiosII:inst\|PWM_2:the_PWM_2 " "Info (12128): Elaborating entity \"PWM_2\" for hierarchy \"NiosII:inst\|PWM_2:the_PWM_2\"" {  } { { "niosii.vhd" "the_PWM_2" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_3_s1_arbitrator NiosII:inst\|PWM_3_s1_arbitrator:the_PWM_3_s1 " "Info (12128): Elaborating entity \"PWM_3_s1_arbitrator\" for hierarchy \"NiosII:inst\|PWM_3_s1_arbitrator:the_PWM_3_s1\"" {  } { { "niosii.vhd" "the_PWM_3_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_3.vhd 2 1 " "Warning (12125): Using design file pwm_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_3-europa " "Info (12022): Found design unit 1: PWM_3-europa" {  } { { "pwm_3.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM_3 " "Info (12023): Found entity 1: PWM_3" {  } { { "pwm_3.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_3.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_3 NiosII:inst\|PWM_3:the_PWM_3 " "Info (12128): Elaborating entity \"PWM_3\" for hierarchy \"NiosII:inst\|PWM_3:the_PWM_3\"" {  } { { "niosii.vhd" "the_PWM_3" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 13994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_4_s1_arbitrator NiosII:inst\|PWM_4_s1_arbitrator:the_PWM_4_s1 " "Info (12128): Elaborating entity \"PWM_4_s1_arbitrator\" for hierarchy \"NiosII:inst\|PWM_4_s1_arbitrator:the_PWM_4_s1\"" {  } { { "niosii.vhd" "the_PWM_4_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_4.vhd 2 1 " "Warning (12125): Using design file pwm_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_4-europa " "Info (12022): Found design unit 1: PWM_4-europa" {  } { { "pwm_4.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_4.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM_4 " "Info (12023): Found entity 1: PWM_4" {  } { { "pwm_4.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_4.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_4 NiosII:inst\|PWM_4:the_PWM_4 " "Info (12128): Elaborating entity \"PWM_4\" for hierarchy \"NiosII:inst\|PWM_4:the_PWM_4\"" {  } { { "niosii.vhd" "the_PWM_4" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "niosii.vhd" "the_cpu_jtag_debug_module" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_custom_instruction_master_arbitrator NiosII:inst\|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master " "Info (12128): Elaborating entity \"cpu_custom_instruction_master_arbitrator\" for hierarchy \"NiosII:inst\|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master\"" {  } { { "niosii.vhd" "the_cpu_custom_instruction_master" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator NiosII:inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Info (12128): Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"NiosII:inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "niosii.vhd" "the_cpu_data_master" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator NiosII:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info (12128): Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"NiosII:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "niosii.vhd" "the_cpu_instruction_master" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 60 30 " "Info (12021): Found 60 design units, including 30 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Info (12022): Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Info (12022): Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_bht_module-europa " "Info (12022): Found design unit 3: cpu_bht_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_a_module-europa " "Info (12022): Found design unit 4: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_register_bank_b_module-europa " "Info (12022): Found design unit 5: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 453 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_dc_tag_module-europa " "Info (12022): Found design unit 6: cpu_dc_tag_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_dc_data_module-europa " "Info (12022): Found design unit 7: cpu_dc_data_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 652 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_dc_victim_module-europa " "Info (12022): Found design unit 8: cpu_dc_victim_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 754 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_debug-europa " "Info (12022): Found design unit 9: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 861 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_ociram_lpm_dram_bdp_component_module-europa " "Info (12022): Found design unit 10: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 979 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_ocimem-europa " "Info (12022): Found design unit 11: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_avalon_reg-europa " "Info (12022): Found design unit 12: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1284 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_break-europa " "Info (12022): Found design unit 13: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1397 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_xbrk-europa " "Info (12022): Found design unit 14: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1815 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_match_single-europa " "Info (12022): Found design unit 15: cpu_nios2_oci_match_single-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_match_paired-europa " "Info (12022): Found design unit 16: cpu_nios2_oci_match_paired-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_dbrk-europa " "Info (12022): Found design unit 17: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_itrace-europa " "Info (12022): Found design unit 18: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2492 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_td_mode-europa " "Info (12022): Found design unit 19: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2731 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_dtrace-europa " "Info (12022): Found design unit 20: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2819 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_oci_compute_tm_count-europa " "Info (12022): Found design unit 21: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2920 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_nios2_oci_fifowp_inc-europa " "Info (12022): Found design unit 22: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3001 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_oci_fifocount_inc-europa " "Info (12022): Found design unit 23: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3053 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_nios2_oci_fifo-europa " "Info (12022): Found design unit 24: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu_nios2_oci_pib-europa " "Info (12022): Found design unit 25: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3585 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 cpu_traceram_lpm_dram_bdp_component_module-europa " "Info (12022): Found design unit 26: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3673 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 cpu_nios2_oci_im-europa " "Info (12022): Found design unit 27: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3811 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 cpu_nios2_performance_monitors-europa " "Info (12022): Found design unit 28: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3957 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 cpu_nios2_oci-europa " "Info (12022): Found design unit 29: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4038 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 cpu-europa " "Info (12022): Found design unit 30: cpu-europa" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info (12023): Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info (12023): Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Info (12023): Found entity 3: cpu_bht_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Info (12023): Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Info (12023): Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_dc_tag_module " "Info (12023): Found entity 6: cpu_dc_tag_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_dc_data_module " "Info (12023): Found entity 7: cpu_dc_data_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_dc_victim_module " "Info (12023): Found entity 8: cpu_dc_victim_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_debug " "Info (12023): Found entity 9: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 10: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_ocimem " "Info (12023): Found entity 11: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1095 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_avalon_reg " "Info (12023): Found entity 12: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_break " "Info (12023): Found entity 13: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_xbrk " "Info (12023): Found entity 14: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_match_single " "Info (12023): Found entity 15: cpu_nios2_oci_match_single" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_match_paired " "Info (12023): Found entity 16: cpu_nios2_oci_match_paired" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_dbrk " "Info (12023): Found entity 17: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_itrace " "Info (12023): Found entity 18: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_td_mode " "Info (12023): Found entity 19: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2720 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_dtrace " "Info (12023): Found entity 20: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2799 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_compute_tm_count " "Info (12023): Found entity 21: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_fifowp_inc " "Info (12023): Found entity 22: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2988 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_fifocount_inc " "Info (12023): Found entity 23: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_oci_fifo " "Info (12023): Found entity 24: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci_pib " "Info (12023): Found entity 25: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 26: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_nios2_oci_im " "Info (12023): Found entity 27: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu_nios2_performance_monitors " "Info (12023): Found entity 28: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3953 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 cpu_nios2_oci " "Info (12023): Found entity 29: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 cpu " "Info (12023): Found entity 30: cpu" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu NiosII:inst\|cpu:the_cpu " "Info (12128): Elaborating entity \"cpu\" for hierarchy \"NiosII:inst\|cpu:the_cpu\"" {  } { { "niosii.vhd" "the_cpu" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Warning (12125): Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Info (12022): Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_test_bench.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info (12023): Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_test_bench.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench NiosII:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info (12128): Elaborating entity \"cpu_test_bench\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 7454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info (12128): Elaborating entity \"cpu_ic_data_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 8544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info (12134): Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info (12134): Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info (12134): Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info (12134): Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjd1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjd1 " "Info (12023): Found entity 1: altsyncram_sjd1" {  } { { "db/altsyncram_sjd1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_sjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjd1 NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_sjd1\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info (12128): Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 8611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info (12134): Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Info (12134): Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Info (12134): Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o5g1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o5g1 " "Info (12023): Found entity 1: altsyncram_o5g1" {  } { { "db/altsyncram_o5g1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_o5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o5g1 NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_o5g1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_o5g1\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_o5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Info (12128): Elaborating entity \"cpu_bht_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.vhd" "cpu_bht" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 8795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_bht_ram.mif " "Info (12134): Parameter \"init_file\" = \"cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info (12134): Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info (12134): Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpf1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpf1 " "Info (12023): Found entity 1: altsyncram_bpf1" {  } { { "db/altsyncram_bpf1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_bpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpf1 NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_bpf1\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info (12128): Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 8948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 386 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info (12134): Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 386 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7f1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7f1 " "Info (12023): Found entity 1: altsyncram_b7f1" {  } { { "db/altsyncram_b7f1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_b7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7f1 NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_b7f1\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info (12128): Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 8963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 485 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info (12134): Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 485 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7f1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7f1 " "Info (12023): Found entity 1: altsyncram_c7f1" {  } { { "db/altsyncram_c7f1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_c7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7f1 NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_c7f1\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_tag_module NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag " "Info (12128): Elaborating entity \"cpu_dc_tag_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\"" {  } { { "cpu.vhd" "cpu_dc_tag" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 9448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 584 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_dc_tag_ram.mif " "Info (12134): Parameter \"init_file\" = \"cpu_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info (12134): Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Info (12134): Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Info (12134): Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info (12134): Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 584 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhf1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhf1 " "Info (12023): Found entity 1: altsyncram_bhf1" {  } { { "db/altsyncram_bhf1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_bhf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhf1 NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bhf1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_bhf1\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_data_module NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data " "Info (12128): Elaborating entity \"cpu_dc_data_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\"" {  } { { "cpu.vhd" "cpu_dc_data" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 9477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 685 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info (12134): Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info (12134): Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 685 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Info (12023): Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_2jf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2jf1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_2jf1\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_victim_module NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim " "Info (12128): Elaborating entity \"cpu_dc_victim_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\"" {  } { { "cpu.vhd" "cpu_dc_victim" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 9497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 786 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info (12134): Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Info (12134): Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info (12134): Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Info (12134): Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 786 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Info (12023): Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.vhd 2 1 " "Warning (12125): Using design file cpu_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_mult_cell-europa " "Info (12022): Found design unit 1: cpu_mult_cell-europa" {  } { { "cpu_mult_cell.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info (12023): Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info (12128): Elaborating entity \"cpu_mult_cell\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.vhd" "the_cpu_mult_cell" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 11395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.vhd" "the_altmult_add_part_1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info (12134): Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info (12134): Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info (12134): Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info (12134): Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info (12134): Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info (12134): Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info (12134): Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info (12134): Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info (12134): Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info (12134): Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info (12134): Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info (12134): Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info (12134): Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info (12134): Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info (12134): Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info (12134): Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info (12134): Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info (12134): Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info (12134): Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info (12134): Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info (12134): Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Info (12023): Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Info (12128): Elaborating entity \"mult_add_mgr2\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Info (12023): Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Info (12128): Elaborating entity \"ded_mult_ks81\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info (12023): Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Info (12128): Elaborating entity \"dffpipe_93c\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.vhd" "the_altmult_add_part_2" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info (12134): Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info (12134): Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info (12134): Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info (12134): Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info (12134): Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info (12134): Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info (12134): Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info (12134): Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info (12134): Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info (12134): Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info (12134): Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info (12134): Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info (12134): Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info (12134): Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info (12134): Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info (12134): Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info (12134): Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info (12134): Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info (12134): Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info (12134): Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info (12134): Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Info (12023): Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Info (12128): Elaborating entity \"mult_add_ogr2\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info (12128): Elaborating entity \"cpu_nios2_oci\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 11682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info (12128): Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info (12128): Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1028 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info (12134): Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1028 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Info (12023): Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Info (12128): Elaborating entity \"altsyncram_f572\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info (12128): Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info (12128): Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info (12128): Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info (12128): Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Info (12128): Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Info (12128): Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info (12128): Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info (12128): Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info (12128): Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info (12128): Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.vhd 2 1 " "Warning (12125): Using design file cpu_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_oci_test_bench-europa " "Info (12022): Found design unit 1: cpu_oci_test_bench-europa" {  } { { "cpu_oci_test_bench.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_oci_test_bench.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info (12023): Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_oci_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info (12128): Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.vhd" "the_cpu_oci_test_bench" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info (12128): Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info (12128): Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3720 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info (12134): Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info (12134): Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info (12134): Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info (12134): Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info (12134): Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 3720 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info (12023): Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0a02\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Warning (12125): Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Info (12022): Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 4778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(313) " "Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 313 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Warning (12125): Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Info (12022): Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_tck.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info (12023): Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_tck.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Warning (12125): Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Info (12022): Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_sysclk.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_sysclk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12128): Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info (12134): Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info (12134): Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info (12134): Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info (12134): Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info (12134): Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info (12134): Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info (12134): Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info (12134): Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info (12134): Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info (12128): Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12131): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_altera_nios_custom_instr_floating_point_inst_s1 " "Info (12128): Elaborating entity \"cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_altera_nios_custom_instr_floating_point_inst_s1\"" {  } { { "niosii.vhd" "the_cpu_altera_nios_custom_instr_floating_point_inst_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_altera_nios_custom_instr_floating_point_inst NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst " "Info (12128): Elaborating entity \"cpu_altera_nios_custom_instr_floating_point_inst\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\"" {  } { { "niosii.vhd" "the_cpu_altera_nios_custom_instr_floating_point_inst" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst " "Info (12128): Elaborating entity \"fpoint_wrapper\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\"" {  } { { "cpu_altera_nios_custom_instr_floating_point_inst.vhd" "cpu_altera_nios_custom_instr_floating_point_inst" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_altera_nios_custom_instr_floating_point_inst.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance " "Info (12128): Elaborating entity \"fpoint_qsys\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" "fpoint_instance" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_mult_single NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult " "Info (12128): Elaborating entity \"fpoint_qsys_mult_single\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "the_fp_mult" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 3529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "exp_add_adder" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 591 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 591 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1od.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1od.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1od " "Info (12023): Found entity 1: add_sub_1od" {  } { { "db/add_sub_1od.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_1od.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1od NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated " "Info (12128): Elaborating entity \"add_sub_1od\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "exp_adj_adder" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Info (12134): Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info (12134): Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d8c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d8c " "Info (12023): Found entity 1: add_sub_d8c" {  } { { "db/add_sub_d8c.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_d8c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d8c NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated " "Info (12128): Elaborating entity \"add_sub_d8c\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "exp_bias_subtr" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info (12134): Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Info (12134): Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info (12134): Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Info (12023): Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Info (12128): Elaborating entity \"add_sub_0lg\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_round_adder" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 665 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Info (12134): Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Info (12134): Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 665 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Info (12023): Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Info (12128): Elaborating entity \"add_sub_ptb\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Info (12128): Elaborating entity \"lpm_mult\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_product2_mult" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Info (12134): Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Info (12134): Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Info (12134): Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Info (12134): Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info (12134): Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Info (12134): Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Info (12134): Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_njt.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_njt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_njt " "Info (12023): Found entity 1: mult_njt" {  } { { "db/mult_njt.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/mult_njt.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_njt NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_njt:auto_generated " "Info (12128): Elaborating entity \"mult_njt\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_njt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "the_fp_addsub" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_fjg NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "lbarrel_shift" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_44e NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "rbarrel_shift" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9u8 NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "leading_zeroes_cnt" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_aja NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder7" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_q0b NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder10" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_l0b NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder11" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_i0b NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder13" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_qha NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder9" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_lha NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder15" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_iha NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder17" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_a2b NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder8" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_tma NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "trailing_zeros_cnt" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_u5b NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder21" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_e4b NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder23" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_94b NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder25" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_64b NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder27" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_uma NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder22" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_ela NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder30" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9la NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder32" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_6la NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Info (12128): Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "altpriority_encoder34" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "add_sub1" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info (12134): Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Info (12023): Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_hth:auto_generated " "Info (12128): Elaborating entity \"add_sub_hth\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "add_sub3" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2669 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info (12134): Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info (12134): Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2669 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_70f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_70f " "Info (12023): Found entity 1: add_sub_70f" {  } { { "db/add_sub_70f.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_70f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_70f NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated " "Info (12128): Elaborating entity \"add_sub_70f\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "add_sub4" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Info (12023): Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_9ve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ve NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated " "Info (12128): Elaborating entity \"add_sub_9ve\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "add_sub5" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gsh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gsh " "Info (12023): Found entity 1: add_sub_gsh" {  } { { "db/add_sub_gsh.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_gsh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gsh NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_gsh:auto_generated " "Info (12128): Elaborating entity \"add_sub_gsh\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_gsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_2comp_res_lower" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2762 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info (12134): Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2762 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_glh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_glh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_glh " "Info (12023): Found entity 1: add_sub_glh" {  } { { "db/add_sub_glh.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_glh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_glh NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_glh:auto_generated " "Info (12128): Elaborating entity \"add_sub_glh\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_glh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_2comp_res_upper0" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2779 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info (12134): Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2779 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l6h.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l6h " "Info (12023): Found entity 1: add_sub_l6h" {  } { { "db/add_sub_l6h.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_l6h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l6h NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_l6h:auto_generated " "Info (12128): Elaborating entity \"add_sub_l6h\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_l6h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_2comp_res_upper1" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info (12134): Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info (12134): Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_res_rounding_add_sub_lower" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2872 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info (12134): Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2872 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fff.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fff " "Info (12023): Found entity 1: add_sub_fff" {  } { { "db/add_sub_fff.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_fff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fff NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated " "Info (12128): Elaborating entity \"add_sub_fff\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "man_res_rounding_add_sub_upper1" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2897 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info (12134): Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info (12134): Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2897 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_onf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onf " "Info (12023): Found entity 1: add_sub_onf" {  } { { "db/add_sub_onf.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_onf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onf NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated " "Info (12128): Elaborating entity \"add_sub_onf\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Info (12128): Elaborating entity \"lpm_compare\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "trailing_zeros_limit_comparator" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2923 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info (12134): Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Info (12134): Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 2923 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_seg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_seg " "Info (12023): Found entity 1: cmpr_seg" {  } { { "db/cmpr_seg.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cmpr_seg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_seg NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated " "Info (12128): Elaborating entity \"cmpr_seg\" for hierarchy \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_tx_s1_arbitrator NiosII:inst\|data_tx_s1_arbitrator:the_data_tx_s1 " "Info (12128): Elaborating entity \"data_tx_s1_arbitrator\" for hierarchy \"NiosII:inst\|data_tx_s1_arbitrator:the_data_tx_s1\"" {  } { { "niosii.vhd" "the_data_tx_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "data_tx.vhd 2 1 " "Warning (12125): Using design file data_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_tx-europa " "Info (12022): Found design unit 1: data_tx-europa" {  } { { "data_tx.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/data_tx.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_tx " "Info (12023): Found entity 1: data_tx" {  } { { "data_tx.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/data_tx.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_tx NiosII:inst\|data_tx:the_data_tx " "Info (12128): Elaborating entity \"data_tx\" for hierarchy \"NiosII:inst\|data_tx:the_data_tx\"" {  } { { "niosii.vhd" "the_data_tx" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_1_s1_arbitrator NiosII:inst\|duty_1_s1_arbitrator:the_duty_1_s1 " "Info (12128): Elaborating entity \"duty_1_s1_arbitrator\" for hierarchy \"NiosII:inst\|duty_1_s1_arbitrator:the_duty_1_s1\"" {  } { { "niosii.vhd" "the_duty_1_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "duty_1.vhd 2 1 " "Warning (12125): Using design file duty_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 duty_1-europa " "Info (12022): Found design unit 1: duty_1-europa" {  } { { "duty_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_1.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 duty_1 " "Info (12023): Found entity 1: duty_1" {  } { { "duty_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_1.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_1 NiosII:inst\|duty_1:the_duty_1 " "Info (12128): Elaborating entity \"duty_1\" for hierarchy \"NiosII:inst\|duty_1:the_duty_1\"" {  } { { "niosii.vhd" "the_duty_1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_2_s1_arbitrator NiosII:inst\|duty_2_s1_arbitrator:the_duty_2_s1 " "Info (12128): Elaborating entity \"duty_2_s1_arbitrator\" for hierarchy \"NiosII:inst\|duty_2_s1_arbitrator:the_duty_2_s1\"" {  } { { "niosii.vhd" "the_duty_2_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "duty_2.vhd 2 1 " "Warning (12125): Using design file duty_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 duty_2-europa " "Info (12022): Found design unit 1: duty_2-europa" {  } { { "duty_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 duty_2 " "Info (12023): Found entity 1: duty_2" {  } { { "duty_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_2.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_2 NiosII:inst\|duty_2:the_duty_2 " "Info (12128): Elaborating entity \"duty_2\" for hierarchy \"NiosII:inst\|duty_2:the_duty_2\"" {  } { { "niosii.vhd" "the_duty_2" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_3_s1_arbitrator NiosII:inst\|duty_3_s1_arbitrator:the_duty_3_s1 " "Info (12128): Elaborating entity \"duty_3_s1_arbitrator\" for hierarchy \"NiosII:inst\|duty_3_s1_arbitrator:the_duty_3_s1\"" {  } { { "niosii.vhd" "the_duty_3_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "duty_3.vhd 2 1 " "Warning (12125): Using design file duty_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 duty_3-europa " "Info (12022): Found design unit 1: duty_3-europa" {  } { { "duty_3.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_3.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 duty_3 " "Info (12023): Found entity 1: duty_3" {  } { { "duty_3.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_3.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_3 NiosII:inst\|duty_3:the_duty_3 " "Info (12128): Elaborating entity \"duty_3\" for hierarchy \"NiosII:inst\|duty_3:the_duty_3\"" {  } { { "niosii.vhd" "the_duty_3" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_4_s1_arbitrator NiosII:inst\|duty_4_s1_arbitrator:the_duty_4_s1 " "Info (12128): Elaborating entity \"duty_4_s1_arbitrator\" for hierarchy \"NiosII:inst\|duty_4_s1_arbitrator:the_duty_4_s1\"" {  } { { "niosii.vhd" "the_duty_4_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "duty_4.vhd 2 1 " "Warning (12125): Using design file duty_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 duty_4-europa " "Info (12022): Found design unit 1: duty_4-europa" {  } { { "duty_4.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_4.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 duty_4 " "Info (12023): Found entity 1: duty_4" {  } { { "duty_4.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_4.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_4 NiosII:inst\|duty_4:the_duty_4 " "Info (12128): Elaborating entity \"duty_4\" for hierarchy \"NiosII:inst\|duty_4:the_duty_4\"" {  } { { "niosii.vhd" "the_duty_4" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ac_eje_X_s1_arbitrator NiosII:inst\|entrada_ac_eje_X_s1_arbitrator:the_entrada_ac_eje_X_s1 " "Info (12128): Elaborating entity \"entrada_ac_eje_X_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_ac_eje_X_s1_arbitrator:the_entrada_ac_eje_X_s1\"" {  } { { "niosii.vhd" "the_entrada_ac_eje_X_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_ac_eje_x.vhd 2 1 " "Warning (12125): Using design file entrada_ac_eje_x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_ac_eje_X-europa " "Info (12022): Found design unit 1: entrada_ac_eje_X-europa" {  } { { "entrada_ac_eje_x.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_x.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_ac_eje_X " "Info (12023): Found entity 1: entrada_ac_eje_X" {  } { { "entrada_ac_eje_x.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_x.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ac_eje_X NiosII:inst\|entrada_ac_eje_X:the_entrada_ac_eje_X " "Info (12128): Elaborating entity \"entrada_ac_eje_X\" for hierarchy \"NiosII:inst\|entrada_ac_eje_X:the_entrada_ac_eje_X\"" {  } { { "niosii.vhd" "the_entrada_ac_eje_X" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ac_eje_Y_s1_arbitrator NiosII:inst\|entrada_ac_eje_Y_s1_arbitrator:the_entrada_ac_eje_Y_s1 " "Info (12128): Elaborating entity \"entrada_ac_eje_Y_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_ac_eje_Y_s1_arbitrator:the_entrada_ac_eje_Y_s1\"" {  } { { "niosii.vhd" "the_entrada_ac_eje_Y_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_ac_eje_y.vhd 2 1 " "Warning (12125): Using design file entrada_ac_eje_y.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_ac_eje_Y-europa " "Info (12022): Found design unit 1: entrada_ac_eje_Y-europa" {  } { { "entrada_ac_eje_y.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_y.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_ac_eje_Y " "Info (12023): Found entity 1: entrada_ac_eje_Y" {  } { { "entrada_ac_eje_y.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_y.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ac_eje_Y NiosII:inst\|entrada_ac_eje_Y:the_entrada_ac_eje_Y " "Info (12128): Elaborating entity \"entrada_ac_eje_Y\" for hierarchy \"NiosII:inst\|entrada_ac_eje_Y:the_entrada_ac_eje_Y\"" {  } { { "niosii.vhd" "the_entrada_ac_eje_Y" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ac_eje_Z_s1_arbitrator NiosII:inst\|entrada_ac_eje_Z_s1_arbitrator:the_entrada_ac_eje_Z_s1 " "Info (12128): Elaborating entity \"entrada_ac_eje_Z_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_ac_eje_Z_s1_arbitrator:the_entrada_ac_eje_Z_s1\"" {  } { { "niosii.vhd" "the_entrada_ac_eje_Z_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_ac_eje_z.vhd 2 1 " "Warning (12125): Using design file entrada_ac_eje_z.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_ac_eje_Z-europa " "Info (12022): Found design unit 1: entrada_ac_eje_Z-europa" {  } { { "entrada_ac_eje_z.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_z.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_ac_eje_Z " "Info (12023): Found entity 1: entrada_ac_eje_Z" {  } { { "entrada_ac_eje_z.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_z.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ac_eje_Z NiosII:inst\|entrada_ac_eje_Z:the_entrada_ac_eje_Z " "Info (12128): Elaborating entity \"entrada_ac_eje_Z\" for hierarchy \"NiosII:inst\|entrada_ac_eje_Z:the_entrada_ac_eje_Z\"" {  } { { "niosii.vhd" "the_entrada_ac_eje_Z" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_gy_eje_X_s1_arbitrator NiosII:inst\|entrada_gy_eje_X_s1_arbitrator:the_entrada_gy_eje_X_s1 " "Info (12128): Elaborating entity \"entrada_gy_eje_X_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_gy_eje_X_s1_arbitrator:the_entrada_gy_eje_X_s1\"" {  } { { "niosii.vhd" "the_entrada_gy_eje_X_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_gy_eje_x.vhd 2 1 " "Warning (12125): Using design file entrada_gy_eje_x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_gy_eje_X-europa " "Info (12022): Found design unit 1: entrada_gy_eje_X-europa" {  } { { "entrada_gy_eje_x.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_x.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_gy_eje_X " "Info (12023): Found entity 1: entrada_gy_eje_X" {  } { { "entrada_gy_eje_x.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_x.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_gy_eje_X NiosII:inst\|entrada_gy_eje_X:the_entrada_gy_eje_X " "Info (12128): Elaborating entity \"entrada_gy_eje_X\" for hierarchy \"NiosII:inst\|entrada_gy_eje_X:the_entrada_gy_eje_X\"" {  } { { "niosii.vhd" "the_entrada_gy_eje_X" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_gy_eje_Y_s1_arbitrator NiosII:inst\|entrada_gy_eje_Y_s1_arbitrator:the_entrada_gy_eje_Y_s1 " "Info (12128): Elaborating entity \"entrada_gy_eje_Y_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_gy_eje_Y_s1_arbitrator:the_entrada_gy_eje_Y_s1\"" {  } { { "niosii.vhd" "the_entrada_gy_eje_Y_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_gy_eje_y.vhd 2 1 " "Warning (12125): Using design file entrada_gy_eje_y.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_gy_eje_Y-europa " "Info (12022): Found design unit 1: entrada_gy_eje_Y-europa" {  } { { "entrada_gy_eje_y.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_y.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_gy_eje_Y " "Info (12023): Found entity 1: entrada_gy_eje_Y" {  } { { "entrada_gy_eje_y.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_y.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_gy_eje_Y NiosII:inst\|entrada_gy_eje_Y:the_entrada_gy_eje_Y " "Info (12128): Elaborating entity \"entrada_gy_eje_Y\" for hierarchy \"NiosII:inst\|entrada_gy_eje_Y:the_entrada_gy_eje_Y\"" {  } { { "niosii.vhd" "the_entrada_gy_eje_Y" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_gy_eje_Z_s1_arbitrator NiosII:inst\|entrada_gy_eje_Z_s1_arbitrator:the_entrada_gy_eje_Z_s1 " "Info (12128): Elaborating entity \"entrada_gy_eje_Z_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_gy_eje_Z_s1_arbitrator:the_entrada_gy_eje_Z_s1\"" {  } { { "niosii.vhd" "the_entrada_gy_eje_Z_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_gy_eje_z.vhd 2 1 " "Warning (12125): Using design file entrada_gy_eje_z.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_gy_eje_Z-europa " "Info (12022): Found design unit 1: entrada_gy_eje_Z-europa" {  } { { "entrada_gy_eje_z.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_z.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_gy_eje_Z " "Info (12023): Found entity 1: entrada_gy_eje_Z" {  } { { "entrada_gy_eje_z.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_z.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_gy_eje_Z NiosII:inst\|entrada_gy_eje_Z:the_entrada_gy_eje_Z " "Info (12128): Elaborating entity \"entrada_gy_eje_Z\" for hierarchy \"NiosII:inst\|entrada_gy_eje_Z:the_entrada_gy_eje_Z\"" {  } { { "niosii.vhd" "the_entrada_gy_eje_Z" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ma_eje_X_s1_arbitrator NiosII:inst\|entrada_ma_eje_X_s1_arbitrator:the_entrada_ma_eje_X_s1 " "Info (12128): Elaborating entity \"entrada_ma_eje_X_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_ma_eje_X_s1_arbitrator:the_entrada_ma_eje_X_s1\"" {  } { { "niosii.vhd" "the_entrada_ma_eje_X_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_ma_eje_x.vhd 2 1 " "Warning (12125): Using design file entrada_ma_eje_x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_ma_eje_X-europa " "Info (12022): Found design unit 1: entrada_ma_eje_X-europa" {  } { { "entrada_ma_eje_x.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_x.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_ma_eje_X " "Info (12023): Found entity 1: entrada_ma_eje_X" {  } { { "entrada_ma_eje_x.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_x.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ma_eje_X NiosII:inst\|entrada_ma_eje_X:the_entrada_ma_eje_X " "Info (12128): Elaborating entity \"entrada_ma_eje_X\" for hierarchy \"NiosII:inst\|entrada_ma_eje_X:the_entrada_ma_eje_X\"" {  } { { "niosii.vhd" "the_entrada_ma_eje_X" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ma_eje_Y_s1_arbitrator NiosII:inst\|entrada_ma_eje_Y_s1_arbitrator:the_entrada_ma_eje_Y_s1 " "Info (12128): Elaborating entity \"entrada_ma_eje_Y_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_ma_eje_Y_s1_arbitrator:the_entrada_ma_eje_Y_s1\"" {  } { { "niosii.vhd" "the_entrada_ma_eje_Y_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_ma_eje_y.vhd 2 1 " "Warning (12125): Using design file entrada_ma_eje_y.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_ma_eje_Y-europa " "Info (12022): Found design unit 1: entrada_ma_eje_Y-europa" {  } { { "entrada_ma_eje_y.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_y.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_ma_eje_Y " "Info (12023): Found entity 1: entrada_ma_eje_Y" {  } { { "entrada_ma_eje_y.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_y.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ma_eje_Y NiosII:inst\|entrada_ma_eje_Y:the_entrada_ma_eje_Y " "Info (12128): Elaborating entity \"entrada_ma_eje_Y\" for hierarchy \"NiosII:inst\|entrada_ma_eje_Y:the_entrada_ma_eje_Y\"" {  } { { "niosii.vhd" "the_entrada_ma_eje_Y" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ma_eje_Z_s1_arbitrator NiosII:inst\|entrada_ma_eje_Z_s1_arbitrator:the_entrada_ma_eje_Z_s1 " "Info (12128): Elaborating entity \"entrada_ma_eje_Z_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_ma_eje_Z_s1_arbitrator:the_entrada_ma_eje_Z_s1\"" {  } { { "niosii.vhd" "the_entrada_ma_eje_Z_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_ma_eje_z.vhd 2 1 " "Warning (12125): Using design file entrada_ma_eje_z.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_ma_eje_Z-europa " "Info (12022): Found design unit 1: entrada_ma_eje_Z-europa" {  } { { "entrada_ma_eje_z.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_z.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_ma_eje_Z " "Info (12023): Found entity 1: entrada_ma_eje_Z" {  } { { "entrada_ma_eje_z.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_z.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_ma_eje_Z NiosII:inst\|entrada_ma_eje_Z:the_entrada_ma_eje_Z " "Info (12128): Elaborating entity \"entrada_ma_eje_Z\" for hierarchy \"NiosII:inst\|entrada_ma_eje_Z:the_entrada_ma_eje_Z\"" {  } { { "niosii.vhd" "the_entrada_ma_eje_Z" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_temp_s1_arbitrator NiosII:inst\|entrada_temp_s1_arbitrator:the_entrada_temp_s1 " "Info (12128): Elaborating entity \"entrada_temp_s1_arbitrator\" for hierarchy \"NiosII:inst\|entrada_temp_s1_arbitrator:the_entrada_temp_s1\"" {  } { { "niosii.vhd" "the_entrada_temp_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "entrada_temp.vhd 2 1 " "Warning (12125): Using design file entrada_temp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_temp-europa " "Info (12022): Found design unit 1: entrada_temp-europa" {  } { { "entrada_temp.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_temp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 entrada_temp " "Info (12023): Found entity 1: entrada_temp" {  } { { "entrada_temp.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_temp.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_temp NiosII:inst\|entrada_temp:the_entrada_temp " "Info (12128): Elaborating entity \"entrada_temp\" for hierarchy \"NiosII:inst\|entrada_temp:the_entrada_temp\"" {  } { { "niosii.vhd" "the_entrada_temp" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_epcs_control_port_arbitrator NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port " "Info (12128): Elaborating entity \"epcs_flash_controller_epcs_control_port_arbitrator\" for hierarchy \"NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\"" {  } { { "niosii.vhd" "the_epcs_flash_controller_epcs_control_port" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "epcs_flash_controller.vhd 4 2 " "Warning (12125): Using design file epcs_flash_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 epcs_flash_controller_sub-europa " "Info (12022): Found design unit 1: epcs_flash_controller_sub-europa" {  } { { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 epcs_flash_controller-europa " "Info (12022): Found design unit 2: epcs_flash_controller-europa" {  } { { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 446 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 epcs_flash_controller_sub " "Info (12023): Found entity 1: epcs_flash_controller_sub" {  } { { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 epcs_flash_controller " "Info (12023): Found entity 2: epcs_flash_controller" {  } { { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller " "Info (12128): Elaborating entity \"epcs_flash_controller\" for hierarchy \"NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\"" {  } { { "niosii.vhd" "the_epcs_flash_controller" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_sub NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|epcs_flash_controller_sub:the_epcs_flash_controller_sub " "Info (12128): Elaborating entity \"epcs_flash_controller_sub\" for hierarchy \"NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|epcs_flash_controller_sub:the_epcs_flash_controller_sub\"" {  } { { "epcs_flash_controller.vhd" "the_epcs_flash_controller_sub" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller.vhd" "the_boot_copier_rom" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 587 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info (12133): Instantiated megafunction \"NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info (12134): Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_flash_controller_boot_rom_synth.hex " "Info (12134): Parameter \"init_file\" = \"epcs_flash_controller_boot_rom_synth.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 587 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c551.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c551.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c551 " "Info (12023): Found entity 1: altsyncram_c551" {  } { { "db/altsyncram_c551.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_c551.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c551 NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_c551:auto_generated " "Info (12128): Elaborating entity \"altsyncram_c551\" for hierarchy \"NiosII:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_c551:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator NiosII:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info (12128): Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"NiosII:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "niosii.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 14986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Warning (12125): Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info (12022): Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info (12022): Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info (12022): Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info (12022): Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info (12022): Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info (12022): Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 963 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info (12022): Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info (12023): Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info (12023): Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info (12023): Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info (12023): Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info (12023): Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info (12023): Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info (12023): Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart NiosII:inst\|jtag_uart:the_jtag_uart " "Info (12128): Elaborating entity \"jtag_uart\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\"" {  } { { "niosii.vhd" "the_jtag_uart" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info (12128): Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 391 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12133): Instantiated megafunction \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info (12134): Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info (12134): Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 391 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info (12023): Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info (12128): Elaborating entity \"scfifo_jr21\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info (12023): Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_q131\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info (12023): Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info (12128): Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info (12023): Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info (12128): Elaborating entity \"cntr_do7\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info (12023): Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info (12128): Elaborating entity \"dpram_nl21\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info (12023): Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_r1m1\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info (12023): Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info (12128): Elaborating entity \"cntr_1ob\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info (12128): Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NiosII:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12128): Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NiosII:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12133): Instantiated megafunction \"NiosII:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info (12134): Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info (12134): Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_test_s1_arbitrator NiosII:inst\|out_test_s1_arbitrator:the_out_test_s1 " "Info (12128): Elaborating entity \"out_test_s1_arbitrator\" for hierarchy \"NiosII:inst\|out_test_s1_arbitrator:the_out_test_s1\"" {  } { { "niosii.vhd" "the_out_test_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "out_test.vhd 2 1 " "Warning (12125): Using design file out_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_test-europa " "Info (12022): Found design unit 1: out_test-europa" {  } { { "out_test.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/out_test.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 out_test " "Info (12023): Found entity 1: out_test" {  } { { "out_test.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/out_test.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_test NiosII:inst\|out_test:the_out_test " "Info (12128): Elaborating entity \"out_test\" for hierarchy \"NiosII:inst\|out_test:the_out_test\"" {  } { { "niosii.vhd" "the_out_test" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_pll_slave_arbitrator NiosII:inst\|pll_pll_slave_arbitrator:the_pll_pll_slave " "Info (12128): Elaborating entity \"pll_pll_slave_arbitrator\" for hierarchy \"NiosII:inst\|pll_pll_slave_arbitrator:the_pll_pll_slave\"" {  } { { "niosii.vhd" "the_pll_pll_slave" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NiosII_clock_2_out_read_data_valid_pll_pll_slave niosii.vhd(8140) " "Warning (10541): VHDL Signal Declaration warning at niosii.vhd(8140): used implicit default value for signal \"NiosII_clock_2_out_read_data_valid_pll_pll_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll NiosII:inst\|pll:the_pll " "Info (12128): Elaborating entity \"pll\" for hierarchy \"NiosII:inst\|pll:the_pll\"" {  } { { "niosii.vhd" "the_pll" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_address_range2w pll.vhd(312) " "Warning (10036): Verilog HDL or VHDL warning at pll.vhd(312): object \"wire_w_address_range2w\" assigned a value but never read" {  } { { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_stdsync_sv6 NiosII:inst\|pll:the_pll\|pll_stdsync_sv6:stdsync2 " "Info (12128): Elaborating entity \"pll_stdsync_sv6\" for hierarchy \"NiosII:inst\|pll:the_pll\|pll_stdsync_sv6:stdsync2\"" {  } { { "pll.vhd" "stdsync2" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_dffpipe_l2c NiosII:inst\|pll:the_pll\|pll_stdsync_sv6:stdsync2\|pll_dffpipe_l2c:dffpipe3 " "Info (12128): Elaborating entity \"pll_dffpipe_l2c\" for hierarchy \"NiosII:inst\|pll:the_pll\|pll_stdsync_sv6:stdsync2\|pll_dffpipe_l2c:dffpipe3\"" {  } { { "pll.vhd" "dffpipe3" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_8ra2 NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1 " "Info (12128): Elaborating entity \"pll_altpll_8ra2\" for hierarchy \"NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\"" {  } { { "pll.vhd" "sd1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_time_s1_arbitrator NiosII:inst\|sample_time_s1_arbitrator:the_sample_time_s1 " "Info (12128): Elaborating entity \"sample_time_s1_arbitrator\" for hierarchy \"NiosII:inst\|sample_time_s1_arbitrator:the_sample_time_s1\"" {  } { { "niosii.vhd" "the_sample_time_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sample_time.vhd 2 1 " "Warning (12125): Using design file sample_time.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_time-europa " "Info (12022): Found design unit 1: sample_time-europa" {  } { { "sample_time.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sample_time.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sample_time " "Info (12023): Found entity 1: sample_time" {  } { { "sample_time.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sample_time.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_time NiosII:inst\|sample_time:the_sample_time " "Info (12128): Elaborating entity \"sample_time\" for hierarchy \"NiosII:inst\|sample_time:the_sample_time\"" {  } { { "niosii.vhd" "the_sample_time" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1 " "Info (12128): Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "niosii.vhd" "the_sdram_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module\" for hierarchy \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1\"" {  } { { "niosii.vhd" "rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 9608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module\" for hierarchy \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1\"" {  } { { "niosii.vhd" "rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 9648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram.vhd 4 2 " "Warning (12125): Using design file sdram.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_input_efifo_module-europa " "Info (12022): Found design unit 1: sdram_input_efifo_module-europa" {  } { { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram-europa " "Info (12022): Found design unit 2: sdram-europa" {  } { { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info (12023): Found entity 1: sdram_input_efifo_module" {  } { { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info (12023): Found entity 2: sdram" {  } { { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram NiosII:inst\|sdram:the_sdram " "Info (12128): Elaborating entity \"sdram\" for hierarchy \"NiosII:inst\|sdram:the_sdram\"" {  } { { "niosii.vhd" "the_sdram" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module NiosII:inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info (12128): Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"NiosII:inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.vhd" "the_sdram_input_efifo_module" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator NiosII:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info (12128): Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"NiosII:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "niosii.vhd" "the_sysid_control_slave" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Info (12022): Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sysid.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info (12023): Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sysid.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid NiosII:inst\|sysid:the_sysid " "Info (12128): Elaborating entity \"sysid\" for hierarchy \"NiosII:inst\|sysid:the_sysid\"" {  } { { "niosii.vhd" "the_sysid" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ONOF_s1_arbitrator NiosII:inst\|timer_ONOF_s1_arbitrator:the_timer_ONOF_s1 " "Info (12128): Elaborating entity \"timer_ONOF_s1_arbitrator\" for hierarchy \"NiosII:inst\|timer_ONOF_s1_arbitrator:the_timer_ONOF_s1\"" {  } { { "niosii.vhd" "the_timer_ONOF_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer_onof.vhd 2 1 " "Warning (12125): Using design file timer_onof.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ONOF-europa " "Info (12022): Found design unit 1: timer_ONOF-europa" {  } { { "timer_onof.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/timer_onof.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer_ONOF " "Info (12023): Found entity 1: timer_ONOF" {  } { { "timer_onof.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/timer_onof.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ONOF NiosII:inst\|timer_ONOF:the_timer_ONOF " "Info (12128): Elaborating entity \"timer_ONOF\" for hierarchy \"NiosII:inst\|timer_ONOF:the_timer_ONOF\"" {  } { { "niosii.vhd" "the_timer_ONOF" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_gps_s1_arbitrator NiosII:inst\|uart_gps_s1_arbitrator:the_uart_gps_s1 " "Info (12128): Elaborating entity \"uart_gps_s1_arbitrator\" for hierarchy \"NiosII:inst\|uart_gps_s1_arbitrator:the_uart_gps_s1\"" {  } { { "niosii.vhd" "the_uart_gps_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uart_gps.vhd 14 7 " "Warning (12125): Using design file uart_gps.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_gps_log_module-europa " "Info (12022): Found design unit 1: uart_gps_log_module-europa" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uart_gps_tx-europa " "Info (12022): Found design unit 2: uart_gps_tx-europa" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 uart_gps_rx_stimulus_source_character_source_rom_module-europa " "Info (12022): Found design unit 3: uart_gps_rx_stimulus_source_character_source_rom_module-europa" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 uart_gps_rx_stimulus_source-europa " "Info (12022): Found design unit 4: uart_gps_rx_stimulus_source-europa" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 uart_gps_rx-europa " "Info (12022): Found design unit 5: uart_gps_rx-europa" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 955 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 uart_gps_regs-europa " "Info (12022): Found design unit 6: uart_gps_regs-europa" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 1289 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 uart_gps-europa " "Info (12022): Found design unit 7: uart_gps-europa" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 1488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_gps_log_module " "Info (12023): Found entity 1: uart_gps_log_module" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart_gps_tx " "Info (12023): Found entity 2: uart_gps_tx" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_gps_rx_stimulus_source_character_source_rom_module " "Info (12023): Found entity 3: uart_gps_rx_stimulus_source_character_source_rom_module" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart_gps_rx_stimulus_source " "Info (12023): Found entity 4: uart_gps_rx_stimulus_source" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart_gps_rx " "Info (12023): Found entity 5: uart_gps_rx" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart_gps_regs " "Info (12023): Found entity 6: uart_gps_regs" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 1253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart_gps " "Info (12023): Found entity 7: uart_gps" {  } { { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 1463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_gps NiosII:inst\|uart_gps:the_uart_gps " "Info (12128): Elaborating entity \"uart_gps\" for hierarchy \"NiosII:inst\|uart_gps:the_uart_gps\"" {  } { { "niosii.vhd" "the_uart_gps" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_gps_tx NiosII:inst\|uart_gps:the_uart_gps\|uart_gps_tx:the_uart_gps_tx " "Info (12128): Elaborating entity \"uart_gps_tx\" for hierarchy \"NiosII:inst\|uart_gps:the_uart_gps\|uart_gps_tx:the_uart_gps_tx\"" {  } { { "uart_gps.vhd" "the_uart_gps_tx" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_gps_rx NiosII:inst\|uart_gps:the_uart_gps\|uart_gps_rx:the_uart_gps_rx " "Info (12128): Elaborating entity \"uart_gps_rx\" for hierarchy \"NiosII:inst\|uart_gps:the_uart_gps\|uart_gps_rx:the_uart_gps_rx\"" {  } { { "uart_gps.vhd" "the_uart_gps_rx" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_gps_rx_stimulus_source NiosII:inst\|uart_gps:the_uart_gps\|uart_gps_rx:the_uart_gps_rx\|uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source " "Info (12128): Elaborating entity \"uart_gps_rx_stimulus_source\" for hierarchy \"NiosII:inst\|uart_gps:the_uart_gps\|uart_gps_rx:the_uart_gps_rx\|uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source\"" {  } { { "uart_gps.vhd" "the_uart_gps_rx_stimulus_source" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_gps_regs NiosII:inst\|uart_gps:the_uart_gps\|uart_gps_regs:the_uart_gps_regs " "Info (12128): Elaborating entity \"uart_gps_regs\" for hierarchy \"NiosII:inst\|uart_gps:the_uart_gps\|uart_gps_regs:the_uart_gps_regs\"" {  } { { "uart_gps.vhd" "the_uart_gps_regs" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_xbee_s1_arbitrator NiosII:inst\|uart_xbee_s1_arbitrator:the_uart_xbee_s1 " "Info (12128): Elaborating entity \"uart_xbee_s1_arbitrator\" for hierarchy \"NiosII:inst\|uart_xbee_s1_arbitrator:the_uart_xbee_s1\"" {  } { { "niosii.vhd" "the_uart_xbee_s1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uart_xbee.vhd 14 7 " "Warning (12125): Using design file uart_xbee.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_xbee_log_module-europa " "Info (12022): Found design unit 1: uart_xbee_log_module-europa" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uart_xbee_tx-europa " "Info (12022): Found design unit 2: uart_xbee_tx-europa" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 uart_xbee_rx_stimulus_source_character_source_rom_module-europa " "Info (12022): Found design unit 3: uart_xbee_rx_stimulus_source_character_source_rom_module-europa" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 uart_xbee_rx_stimulus_source-europa " "Info (12022): Found design unit 4: uart_xbee_rx_stimulus_source-europa" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 uart_xbee_rx-europa " "Info (12022): Found design unit 5: uart_xbee_rx-europa" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 955 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 uart_xbee_regs-europa " "Info (12022): Found design unit 6: uart_xbee_regs-europa" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 1289 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 uart_xbee-europa " "Info (12022): Found design unit 7: uart_xbee-europa" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 1488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_xbee_log_module " "Info (12023): Found entity 1: uart_xbee_log_module" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart_xbee_tx " "Info (12023): Found entity 2: uart_xbee_tx" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_xbee_rx_stimulus_source_character_source_rom_module " "Info (12023): Found entity 3: uart_xbee_rx_stimulus_source_character_source_rom_module" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart_xbee_rx_stimulus_source " "Info (12023): Found entity 4: uart_xbee_rx_stimulus_source" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart_xbee_rx " "Info (12023): Found entity 5: uart_xbee_rx" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart_xbee_regs " "Info (12023): Found entity 6: uart_xbee_regs" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 1253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart_xbee " "Info (12023): Found entity 7: uart_xbee" {  } { { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 1463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_xbee NiosII:inst\|uart_xbee:the_uart_xbee " "Info (12128): Elaborating entity \"uart_xbee\" for hierarchy \"NiosII:inst\|uart_xbee:the_uart_xbee\"" {  } { { "niosii.vhd" "the_uart_xbee" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_xbee_tx NiosII:inst\|uart_xbee:the_uart_xbee\|uart_xbee_tx:the_uart_xbee_tx " "Info (12128): Elaborating entity \"uart_xbee_tx\" for hierarchy \"NiosII:inst\|uart_xbee:the_uart_xbee\|uart_xbee_tx:the_uart_xbee_tx\"" {  } { { "uart_xbee.vhd" "the_uart_xbee_tx" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_xbee_rx NiosII:inst\|uart_xbee:the_uart_xbee\|uart_xbee_rx:the_uart_xbee_rx " "Info (12128): Elaborating entity \"uart_xbee_rx\" for hierarchy \"NiosII:inst\|uart_xbee:the_uart_xbee\|uart_xbee_rx:the_uart_xbee_rx\"" {  } { { "uart_xbee.vhd" "the_uart_xbee_rx" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_xbee_rx_stimulus_source NiosII:inst\|uart_xbee:the_uart_xbee\|uart_xbee_rx:the_uart_xbee_rx\|uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source " "Info (12128): Elaborating entity \"uart_xbee_rx_stimulus_source\" for hierarchy \"NiosII:inst\|uart_xbee:the_uart_xbee\|uart_xbee_rx:the_uart_xbee_rx\|uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source\"" {  } { { "uart_xbee.vhd" "the_uart_xbee_rx_stimulus_source" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_xbee_regs NiosII:inst\|uart_xbee:the_uart_xbee\|uart_xbee_regs:the_uart_xbee_regs " "Info (12128): Elaborating entity \"uart_xbee_regs\" for hierarchy \"NiosII:inst\|uart_xbee:the_uart_xbee\|uart_xbee_regs:the_uart_xbee_regs\"" {  } { { "uart_xbee.vhd" "the_uart_xbee_regs" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_reset_sys_clk_domain_synch_module NiosII:inst\|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch " "Info (12128): Elaborating entity \"NiosII_reset_sys_clk_domain_synch_module\" for hierarchy \"NiosII:inst\|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch\"" {  } { { "niosii.vhd" "NiosII_reset_sys_clk_domain_synch" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_reset_clk_50_domain_synch_module NiosII:inst\|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch " "Info (12128): Elaborating entity \"NiosII_reset_clk_50_domain_synch_module\" for hierarchy \"NiosII:inst\|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch\"" {  } { { "niosii.vhd" "NiosII_reset_clk_50_domain_synch" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_reset_sdram_clk_domain_synch_module NiosII:inst\|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch " "Info (12128): Elaborating entity \"NiosII_reset_sdram_clk_domain_synch_module\" for hierarchy \"NiosII:inst\|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch\"" {  } { { "niosii.vhd" "NiosII_reset_sdram_clk_domain_synch" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 15433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderPwm DecoderPwm:inst6 " "Info (12128): Elaborating entity \"DecoderPwm\" for hierarchy \"DecoderPwm:inst6\"" {  } { { "Quad.bdf" "inst6" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -248 -584 -392 -152 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SENSORS SENSORS:inst1 " "Info (12128): Elaborating entity \"SENSORS\" for hierarchy \"SENSORS:inst1\"" {  } { { "Quad.bdf" "inst1" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 288 -584 -384 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INTi SENSORS.vhd(71) " "Warning (10541): VHDL Signal Declaration warning at SENSORS.vhd(71): used implicit default value for signal \"INTi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/SENSORS.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SysCon SENSORS:inst1\|SysCon:Sys " "Info (12128): Elaborating entity \"SysCon\" for hierarchy \"SENSORS:inst1\|SysCon:Sys\"" {  } { { "hdl/SENSORS.vhd" "Sys" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBAController SENSORS:inst1\|SBAController:MasterController " "Info (12128): Elaborating entity \"SBAController\" for hierarchy \"SENSORS:inst1\|SBAController:MasterController\"" {  } { { "hdl/SENSORS.vhd" "MasterController" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1 SBAController_v1.47.vhd(153) " "Warning (10036): Verilog HDL or VHDL warning at SBAController_v1.47.vhd(153): object \"reg1\" assigned a value but never read" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg2 SBAController_v1.47.vhd(154) " "Warning (10036): Verilog HDL or VHDL warning at SBAController_v1.47.vhd(154): object \"reg2\" assigned a value but never read" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SBAController_v1.47.vhd(184) " "Warning (10037): Verilog HDL or VHDL warning at SBAController_v1.47.vhd(184): conditional expression evaluates to a constant" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 184 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddrSpace SENSORS:inst1\|AddrSpace:Addr_Space " "Info (12128): Elaborating entity \"AddrSpace\" for hierarchy \"SENSORS:inst1\|AddrSpace:Addr_Space\"" {  } { { "hdl/SENSORS.vhd" "Addr_Space" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_Adapter SENSORS:inst1\|GPIO_Adapter:GPIO_AceleX " "Info (12128): Elaborating entity \"GPIO_Adapter\" for hierarchy \"SENSORS:inst1\|GPIO_Adapter:GPIO_AceleX\"" {  } { { "hdl/SENSORS.vhd" "GPIO_AceleX" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataIntf SENSORS:inst1\|DataIntf:DataInt_AceleX " "Info (12128): Elaborating entity \"DataIntf\" for hierarchy \"SENSORS:inst1\|DataIntf:DataInt_AceleX\"" {  } { { "hdl/SENSORS.vhd" "DataInt_AceleX" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CORE SENSORS:inst1\|I2C_CORE:I2C " "Info (12128): Elaborating entity \"I2C_CORE\" for hierarchy \"SENSORS:inst1\|I2C_CORE:I2C\"" {  } { { "hdl/SENSORS.vhd" "I2C" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerI2C SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1 " "Info (12128): Elaborating entity \"ControllerI2C\" for hierarchy \"SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\"" {  } { { "hdl/lib/I2C_ADAPTER.vhd" "U1" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_ADAPTER.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ACK_O I2C_BRIDGE.vhd(43) " "Warning (10541): VHDL Signal Declaration warning at I2C_BRIDGE.vhd(43): used implicit default value for signal \"ACK_O\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/lib/I2C_BRIDGE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_BRIDGE.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DAT_O\[13..8\] I2C_BRIDGE.vhd(46) " "Warning (10873): Using initial value X (don't care) for net \"DAT_O\[13..8\]\" at I2C_BRIDGE.vhd(46)" {  } { { "hdl/lib/I2C_BRIDGE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_BRIDGE.vhd" 46 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE_I2C SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2 " "Info (12128): Elaborating entity \"CORE_I2C\" for hierarchy \"SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\"" {  } { { "hdl/lib/I2C_ADAPTER.vhd" "U2" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_ADAPTER.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_ERROR_O I2C_SENDBYTE.vhd(54) " "Warning (10541): VHDL Signal Declaration warning at I2C_SENDBYTE.vhd(54): used implicit default value for signal \"I2C_ERROR_O\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "I2C_SENDBYTE.vhd(126) " "Warning (10037): Verilog HDL or VHDL warning at I2C_SENDBYTE.vhd(126): conditional expression evaluates to a constant" {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 126 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "I2C_SENDBYTE.vhd(133) " "Warning (10037): Verilog HDL or VHDL warning at I2C_SENDBYTE.vhd(133): conditional expression evaluates to a constant" {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 133 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "I2C_SENDBYTE.vhd(225) " "Warning (10037): Verilog HDL or VHDL warning at I2C_SENDBYTE.vhd(225): conditional expression evaluates to a constant" {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 225 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "I2C_SENDBYTE.vhd(286) " "Warning (10037): Verilog HDL or VHDL warning at I2C_SENDBYTE.vhd(286): conditional expression evaluates to a constant" {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 286 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst2 " "Info (12128): Elaborating entity \"PWM\" for hierarchy \"PWM:inst2\"" {  } { { "Quad.bdf" "inst2" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { -232 440 672 -136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst11 " "Info (12128): Elaborating entity \"uart\" for hierarchy \"uart:inst11\"" {  } { { "Quad.bdf" "inst11" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 584 -568 -416 680 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mod_m_counter uart:inst11\|mod_m_counter:baud_gen_unit A:arch " "Info (12129): Elaborating entity \"mod_m_counter\" using architecture \"A:arch\" for hierarchy \"uart:inst11\|mod_m_counter:baud_gen_unit\"" {  } { { "hdl/uart.vhd" "baud_gen_unit" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fifo uart:inst11\|fifo:fifo_tx_unit A:arch " "Info (12129): Elaborating entity \"fifo\" using architecture \"A:arch\" for hierarchy \"uart:inst11\|fifo:fifo_tx_unit\"" {  } { { "hdl/uart.vhd" "fifo_tx_unit" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart_tx uart:inst11\|uart_tx:uart_tx_unit A:arch " "Info (12129): Elaborating entity \"uart_tx\" using architecture \"A:arch\" for hierarchy \"uart:inst11\|uart_tx:uart_tx_unit\"" {  } { { "hdl/uart.vhd" "uart_tx_unit" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Info (13014): Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Info (13019): Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[15\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[15\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[14\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[14\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[7\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[7\]\" into a selector" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 209 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[6\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[6\]\" into a selector" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 209 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[5\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[5\]\" into a selector" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 209 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[4\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[4\]\" into a selector" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 209 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[3\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[3\]\" into a selector" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 209 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[2\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[2\]\" into a selector" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 209 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[1\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[1\]\" into a selector" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 209 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"SENSORS:inst1\|DATIi\[0\]\" " "Warning (13048): Converted tri-state node \"SENSORS:inst1\|DATIi\[0\]\" into a selector" {  } { { "hdl/SBAController_v1.47.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd" 209 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                                                                                                             } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                                                                              } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {    } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|RAM_rtl_0 " "Warning (276020): Inferred RAM node \"SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|RAM_rtl_1 " "Warning (276020): Inferred RAM node \"SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|RAM_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info (19000): Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|RAM_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info (286033): Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info (286033): Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info (286033): Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info (286033): Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info (286033): Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Info (286033): Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|RAM_rtl_1 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|RAM_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info (286033): Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info (286033): Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info (286033): Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info (286033): Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info (286033): Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Info (286033): Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|sign_dffe31_rtl_0 " "Info (276034): Inferred altshift_taps megafunction from the following design logic: \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|sign_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info (286033): Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Info (286033): Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 49 " "Info (286033): Parameter WIDTH set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "NiosII:inst\|cpu:the_cpu\|Add17 lpm_add_sub " "Info (278002): Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"NiosII:inst\|cpu:the_cpu\|Add17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add17" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|altsyncram:RAM_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|altsyncram:RAM_rtl_0 " "Info (12133): Instantiated megafunction \"SENSORS:inst1\|I2C_CORE:I2C\|ControllerI2C:U1\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info (12134): Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info (12134): Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info (12134): Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info (12134): Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Info (12134): Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Info (12134): Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psd1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_psd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psd1 " "Info (12023): Found entity 1: altsyncram_psd1" {  } { { "db/altsyncram_psd1.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_psd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info (12134): Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Info (12134): Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 49 " "Info (12134): Parameter \"WIDTH\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_16n.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_16n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_16n " "Info (12023): Found entity 1: shift_taps_16n" {  } { { "db/shift_taps_16n.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/shift_taps_16n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d961.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d961 " "Info (12023): Found entity 1: altsyncram_d961" {  } { { "db/altsyncram_d961.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_d961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Info (12023): Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Info (12023): Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Info (12023): Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Info (12023): Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII:inst\|cpu:the_cpu\|lpm_add_sub:Add17 " "Info (12130): Elaborated megafunction instantiation \"NiosII:inst\|cpu:the_cpu\|lpm_add_sub:Add17\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII:inst\|cpu:the_cpu\|lpm_add_sub:Add17 " "Info (12133): Instantiated megafunction \"NiosII:inst\|cpu:the_cpu\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info (12134): Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info (12134): Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info (12134): Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/11.1sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Info (12023): Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 452 -1 0 } } { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 230 -1 0 } } { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 117 -1 0 } } { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 238 -1 0 } } { "hdl/uart_tx.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart_tx.vhd" 31 -1 0 } } { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 373 -1 0 } } { "epcs_flash_controller.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd" 243 -1 0 } } { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 7477 -1 0 } } { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 250 -1 0 } } { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8622 -1 0 } } { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 9708 -1 0 } } { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 8999 -1 0 } } { "sdram.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd" 319 -1 0 } } { "niosii.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd" 2711 -1 0 } } { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 6948 -1 0 } } { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 132 -1 0 } } { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 132 -1 0 } } { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1274 -1 0 } } { "hdl/fifo.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/fifo.vhd" 57 -1 0 } } { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 7344 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 73 -1 0 } } { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 74 -1 0 } } { "niosii_clock_0.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd" 308 -1 0 } } { "niosii_clock_1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd" 308 -1 0 } } { "niosii_clock_2.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd" 308 -1 0 } } { "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" "" { Text "c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v" 3550 -1 0 } } { "jtag_uart.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd" 1196 -1 0 } } { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 332 -1 0 } } { "hdl/lib/SysCon_v0.1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SysCon_v0.1.vhd" 30 -1 0 } } { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 112 -1 0 } } { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 7374 -1 0 } } { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 8601 -1 0 } } { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 10777 -1 0 } } { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 278 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "hdl/lib/SysCon_v0.1.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SysCon_v0.1.vhd" 37 -1 0 } } { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 1319 -1 0 } } { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 7312 -1 0 } } { "cpu.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd" 10961 -1 0 } } { "uart_gps.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd" 237 -1 0 } } { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 237 -1 0 } } { "uart_xbee.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd" 278 -1 0 } } { "db/shift_taps_16n.tdf" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/shift_taps_16n.tdf" 42 2 0 } } { "pll.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd" 281 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Quad.bdf" "" { Schematic "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf" { { 544 344 520 560 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning (18061): Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|nSCK\[1\] High " "Critical Warning (18010): Register SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|nSCK\[1\] will power up to High" {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 332 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|nSCK\[0\] High " "Critical Warning (18010): Register SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|nSCK\[0\] will power up to High" {  } { { "hdl/lib/I2C_SENDBYTE.vhd" "" { Text "D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd" 332 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 33 " "Info (17049): 33 registers lost all their fanouts during netlist optimizations. The first 33 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SENSORS:inst1\|SBAController:MasterController\|\\Main:stb " "Info (17050): Register \"SENSORS:inst1\|SBAController:MasterController\|\\Main:stb\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|d1_reasons_to_wait " "Info (17050): Register \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|d1_reasons_to_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_arb_share_counter " "Info (17050): Register \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_NiosII_clock_1_out_granted_slave_sdram_s1 " "Info (17050): Register \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_NiosII_clock_1_out_granted_slave_sdram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_NiosII_clock_0_out_granted_slave_sdram_s1 " "Info (17050): Register \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_NiosII_clock_0_out_granted_slave_sdram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_saved_chosen_master_vector\[1\] " "Info (17050): Register \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_reg_firsttransfer " "Info (17050): Register \"NiosII:inst\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port " "Info (17050): Register \"NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port " "Info (17050): Register \"NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info (17050): Register \"NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info (17050): Register \"NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_arb_share_counter\[0\] " "Info (17050): Register \"NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_reg_firsttransfer " "Info (17050): Register \"NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector\[1\] " "Info (17050): Register \"NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\] " "Info (17050): Register \"NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info (17050): Register \"NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info (17050): Register \"NiosII:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.WWaitSt " "Info (17050): Register \"SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.WWaitSt\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.WEndSt " "Info (17050): Register \"SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.WEndSt\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.RAckSt " "Info (17050): Register \"SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.RAckSt\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.RWaitSt " "Info (17050): Register \"SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.RWaitSt\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.REndSt " "Info (17050): Register \"SENSORS:inst1\|I2C_CORE:I2C\|CORE_I2C:U2\|state.REndSt\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info (17050): Register \"NiosII:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector\[0\] " "Info (17050): Register \"NiosII:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|pll7 " "Info (16011): Adding node \"NiosII:inst\|pll:the_pll\|pll_altpll_8ra2:sd1\|pll7\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10956 " "Info (21057): Implemented 10956 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info (21058): Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info (21059): Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Info (21060): Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10494 " "Info (21061): Implemented 10494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "382 " "Info (21064): Implemented 382 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Info (21062): Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 207 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Info: Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 13:20:52 2016 " "Info: Processing ended: Tue Aug 30 13:20:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:51 " "Info: Elapsed time: 00:03:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:42 " "Info: Total CPU time (on all processors): 00:03:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
