

================================================================
== Vivado HLS Report for 'subconv_1x1_8'
================================================================
* Date:           Tue Dec 11 23:52:40 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1653601|  1653601|  1653601|  1653601|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1653600|  1653600|     34450|          -|          -|    48|    no    |
        | + Loop 1.1          |    34448|    34448|      4306|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |     4304|     4304|       538|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1  |      528|      528|        11|          -|          -|    48|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	16  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	5  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:257
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_8, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:257
.loopexit:1  %exitcond3 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_8 (10)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:257
.loopexit:3  %co_8 = add i6 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:257
.loopexit:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:262
.preheader5.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:257
.preheader5.preheader:1  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %co, i6 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:257
.preheader5.preheader:2  %p_shl_cast = zext i12 %tmp_s to i13

ST_2: tmp_98 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:257
.preheader5.preheader:3  %tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl1_cast (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:262
.preheader5.preheader:4  %p_shl1_cast = zext i10 %tmp_98 to i13

ST_2: tmp_99 (18)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:262
.preheader5.preheader:5  %tmp_99 = sub i13 %p_shl_cast, %p_shl1_cast

ST_2: tmp_100 (19)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:257
.preheader5.preheader:6  %tmp_100 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: tmp_142_cast (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:264
.preheader5.preheader:7  %tmp_142_cast = zext i9 %tmp_100 to i10

ST_2: bias_addr (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:264
.preheader5.preheader:8  %bias_addr = getelementptr [48 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_39 (22)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:258
.preheader5.preheader:9  br label %.preheader5

ST_2: StgValue_40 (89)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:269
:0  ret void


 <State 3>: 3.10ns
ST_3: h (24)  [1/1] 0.00ns
.preheader5:0  %h = phi i4 [ 0, %.preheader5.preheader ], [ %h_8, %.preheader5.loopexit ]

ST_3: exitcond2 (25)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:258
.preheader5:1  %exitcond2 = icmp eq i4 %h, -8

ST_3: empty_47 (26)  [1/1] 0.00ns
.preheader5:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: h_8 (27)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:258
.preheader5:3  %h_8 = add i4 %h, 1

ST_3: StgValue_45 (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:258
.preheader5:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:265
.preheader4.preheader:0  %tmp_cast = zext i4 %h to i10

ST_3: tmp_101 (31)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:265
.preheader4.preheader:1  %tmp_101 = add i10 %tmp_cast, %tmp_142_cast

ST_3: tmp_145_cast (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:259
.preheader4.preheader:2  %tmp_145_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_101, i3 0)

ST_3: StgValue_49 (33)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:259
.preheader4.preheader:3  br label %.preheader4

ST_3: StgValue_50 (87)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (35)  [1/1] 0.00ns
.preheader4:0  %w = phi i4 [ %w_8, %2 ], [ 0, %.preheader4.preheader ]

ST_4: exitcond1 (36)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:259
.preheader4:1  %exitcond1 = icmp eq i4 %w, -8

ST_4: empty_48 (37)  [1/1] 0.00ns
.preheader4:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: w_8 (38)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:259
.preheader4:3  %w_8 = add i4 %w, 1

ST_4: StgValue_55 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:259
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

ST_4: tmp_82_cast (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:265
.preheader.preheader:0  %tmp_82_cast = zext i4 %w to i13

ST_4: tmp_102 (42)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:265
.preheader.preheader:1  %tmp_102 = add i13 %tmp_145_cast, %tmp_82_cast

ST_4: tmp_146_cast (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:265
.preheader.preheader:2  %tmp_146_cast = zext i13 %tmp_102 to i64

ST_4: output_addr (44)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:265
.preheader.preheader:3  %output_addr = getelementptr [3072 x float]* %output_r, i64 0, i64 %tmp_146_cast

ST_4: StgValue_60 (45)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:261
.preheader.preheader:4  br label %.preheader

ST_4: StgValue_61 (85)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 7.91ns
ST_5: sum (47)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_9, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (48)  [1/1] 0.00ns
.preheader:1  %ci = phi i6 [ %ci_2, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (49)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:261
.preheader:2  %exitcond = icmp eq i6 %ci, -16

ST_5: empty_49 (50)  [1/1] 0.00ns
.preheader:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_5: ci_2 (51)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:261
.preheader:4  %ci_2 = add i6 %ci, 1

ST_5: StgValue_67 (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:261
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_83_cast (54)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:261
:0  %tmp_83_cast = zext i6 %ci to i13

ST_5: tmp_103 (55)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:261
:1  %tmp_103 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %ci, i3 0)

ST_5: tmp_148_cast (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:262
:2  %tmp_148_cast = zext i9 %tmp_103 to i10

ST_5: tmp_104 (57)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:262
:3  %tmp_104 = add i10 %tmp_cast, %tmp_148_cast

ST_5: tmp_151_cast (58)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:262
:4  %tmp_151_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_104, i3 0)

ST_5: tmp_105 (59)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:262
:5  %tmp_105 = add i13 %tmp_82_cast, %tmp_151_cast

ST_5: tmp_152_cast (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:262
:6  %tmp_152_cast = zext i13 %tmp_105 to i64

ST_5: input_addr (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:262
:7  %input_addr = getelementptr [3072 x float]* %input_r, i64 0, i64 %tmp_152_cast

ST_5: tmp_106 (62)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:262
:8  %tmp_106 = add i13 %tmp_83_cast, %tmp_99

ST_5: tmp_153_cast (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:262
:9  %tmp_153_cast = sext i13 %tmp_106 to i64

ST_5: weight_addr (64)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:262
:10  %weight_addr = getelementptr [2304 x float]* %weight, i64 0, i64 %tmp_153_cast

ST_5: weight_load (65)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:262
:11  %weight_load = load float* %weight_addr, align 4

ST_5: input_load (66)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:262
:12  %input_load = load float* %input_addr, align 4

ST_5: bias_load (71)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:264
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 3.25ns
ST_6: weight_load (65)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:262
:11  %weight_load = load float* %weight_addr, align 4

ST_6: input_load (66)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:262
:12  %input_load = load float* %input_addr, align 4


 <State 7>: 5.70ns
ST_7: tmp_84 (67)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:262
:13  %tmp_84 = fmul float %weight_load, %input_load


 <State 8>: 5.70ns
ST_8: tmp_84 (67)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:262
:13  %tmp_84 = fmul float %weight_load, %input_load


 <State 9>: 5.70ns
ST_9: tmp_84 (67)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:262
:13  %tmp_84 = fmul float %weight_load, %input_load


 <State 10>: 5.70ns
ST_10: tmp_84 (67)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:262
:13  %tmp_84 = fmul float %weight_load, %input_load


 <State 11>: 7.26ns
ST_11: sum_9 (68)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:262
:14  %sum_9 = fadd float %sum, %tmp_84


 <State 12>: 7.26ns
ST_12: sum_9 (68)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:262
:14  %sum_9 = fadd float %sum, %tmp_84


 <State 13>: 7.26ns
ST_13: sum_9 (68)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:262
:14  %sum_9 = fadd float %sum, %tmp_84


 <State 14>: 7.26ns
ST_14: sum_9 (68)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:262
:14  %sum_9 = fadd float %sum, %tmp_84


 <State 15>: 7.26ns
ST_15: sum_9 (68)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:262
:14  %sum_9 = fadd float %sum, %tmp_84

ST_15: StgValue_93 (69)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:261
:15  br label %.preheader


 <State 16>: 3.25ns
ST_16: bias_load (71)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:264
:0  %bias_load = load float* %bias_addr, align 4


 <State 17>: 7.26ns
ST_17: result (72)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:264
:1  %result = fadd float %sum, %bias_load


 <State 18>: 7.26ns
ST_18: result (72)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:264
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (72)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:264
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (72)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:264
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (72)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:264
:1  %result = fadd float %sum, %bias_load


 <State 22>: 6.79ns
ST_22: tmp_9 (79)  [1/1] 6.79ns  loc: accelerator_hls/components.cpp:265
:8  %tmp_9 = fcmp ogt float %result, 0.000000e+00


 <State 23>: 8.53ns
ST_23: result_to_int (73)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:264
:2  %result_to_int = bitcast float %result to i32

ST_23: tmp_6 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:264
:3  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_23: tmp_89 (75)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:264
:4  %tmp_89 = trunc i32 %result_to_int to i23

ST_23: notlhs (76)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:264
:5  %notlhs = icmp ne i8 %tmp_6, -1

ST_23: notrhs (77)  [1/1] 3.20ns  loc: accelerator_hls/components.cpp:264
:6  %notrhs = icmp eq i23 %tmp_89, 0

ST_23: tmp_8 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:264 (grouped into LUT with out node result_2)
:7  %tmp_8 = or i1 %notrhs, %notlhs

ST_23: tmp_10 (80)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:265 (grouped into LUT with out node result_2)
:9  %tmp_10 = and i1 %tmp_8, %tmp_9

ST_23: result_2 (81)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:265 (out node of the LUT)
:10  %result_2 = select i1 %tmp_10, float %result, float 0.000000e+00

ST_23: StgValue_109 (82)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:265
:11  store float %result_2, float* %output_addr, align 4

ST_23: StgValue_110 (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:259
:12  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24   (br               ) [ 011111111111111111111111]
co            (phi              ) [ 001000000000000000000000]
exitcond3     (icmp             ) [ 001111111111111111111111]
empty         (speclooptripcount) [ 000000000000000000000000]
co_8          (add              ) [ 011111111111111111111111]
StgValue_29   (br               ) [ 000000000000000000000000]
tmp           (zext             ) [ 000000000000000000000000]
tmp_s         (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast    (zext             ) [ 000000000000000000000000]
tmp_98        (bitconcatenate   ) [ 000000000000000000000000]
p_shl1_cast   (zext             ) [ 000000000000000000000000]
tmp_99        (sub              ) [ 000111111111111111111111]
tmp_100       (bitconcatenate   ) [ 000000000000000000000000]
tmp_142_cast  (zext             ) [ 000111111111111111111111]
bias_addr     (getelementptr    ) [ 000111111111111111111111]
StgValue_39   (br               ) [ 001111111111111111111111]
StgValue_40   (ret              ) [ 000000000000000000000000]
h             (phi              ) [ 000100000000000000000000]
exitcond2     (icmp             ) [ 001111111111111111111111]
empty_47      (speclooptripcount) [ 000000000000000000000000]
h_8           (add              ) [ 001111111111111111111111]
StgValue_45   (br               ) [ 000000000000000000000000]
tmp_cast      (zext             ) [ 000011111111111111111111]
tmp_101       (add              ) [ 000000000000000000000000]
tmp_145_cast  (bitconcatenate   ) [ 000011111111111111111111]
StgValue_49   (br               ) [ 001111111111111111111111]
StgValue_50   (br               ) [ 011111111111111111111111]
w             (phi              ) [ 000010000000000000000000]
exitcond1     (icmp             ) [ 001111111111111111111111]
empty_48      (speclooptripcount) [ 000000000000000000000000]
w_8           (add              ) [ 001111111111111111111111]
StgValue_55   (br               ) [ 000000000000000000000000]
tmp_82_cast   (zext             ) [ 000001111111111100000000]
tmp_102       (add              ) [ 000000000000000000000000]
tmp_146_cast  (zext             ) [ 000000000000000000000000]
output_addr   (getelementptr    ) [ 000001111111111111111111]
StgValue_60   (br               ) [ 001111111111111111111111]
StgValue_61   (br               ) [ 001111111111111111111111]
sum           (phi              ) [ 000001111111111111111100]
ci            (phi              ) [ 000001000000000000000000]
exitcond      (icmp             ) [ 001111111111111111111111]
empty_49      (speclooptripcount) [ 000000000000000000000000]
ci_2          (add              ) [ 001111111111111111111111]
StgValue_67   (br               ) [ 000000000000000000000000]
tmp_83_cast   (zext             ) [ 000000000000000000000000]
tmp_103       (bitconcatenate   ) [ 000000000000000000000000]
tmp_148_cast  (zext             ) [ 000000000000000000000000]
tmp_104       (add              ) [ 000000000000000000000000]
tmp_151_cast  (bitconcatenate   ) [ 000000000000000000000000]
tmp_105       (add              ) [ 000000000000000000000000]
tmp_152_cast  (zext             ) [ 000000000000000000000000]
input_addr    (getelementptr    ) [ 000000100000000000000000]
tmp_106       (add              ) [ 000000000000000000000000]
tmp_153_cast  (sext             ) [ 000000000000000000000000]
weight_addr   (getelementptr    ) [ 000000100000000000000000]
weight_load   (load             ) [ 000000011110000000000000]
input_load    (load             ) [ 000000011110000000000000]
tmp_84        (fmul             ) [ 000000000001111100000000]
sum_9         (fadd             ) [ 001111111111111111111111]
StgValue_93   (br               ) [ 001111111111111111111111]
bias_load     (load             ) [ 000000000000000001111100]
result        (fadd             ) [ 000000000000000000000011]
tmp_9         (fcmp             ) [ 000000000000000000000001]
result_to_int (bitcast          ) [ 000000000000000000000000]
tmp_6         (partselect       ) [ 000000000000000000000000]
tmp_89        (trunc            ) [ 000000000000000000000000]
notlhs        (icmp             ) [ 000000000000000000000000]
notrhs        (icmp             ) [ 000000000000000000000000]
tmp_8         (or               ) [ 000000000000000000000000]
tmp_10        (and              ) [ 000000000000000000000000]
result_2      (select           ) [ 000000000000000000000000]
StgValue_109  (store            ) [ 000000000000000000000000]
StgValue_110  (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="bias_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="output_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="13" slack="0"/>
<pin id="61" dir="1" index="3" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="13" slack="0"/>
<pin id="68" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="weight_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="13" slack="0"/>
<pin id="75" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="3"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_109_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="9"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/23 "/>
</bind>
</comp>

<comp id="96" class="1005" name="co_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="1"/>
<pin id="98" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="co_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="h_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="h_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="w_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="w_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="sum_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="sum_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="141" class="1005" name="ci_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="1"/>
<pin id="143" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="ci_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_9/11 result/17 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_84/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_9_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/22 "/>
</bind>
</comp>

<comp id="166" class="1004" name="exitcond3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="co_8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_8/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_shl_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_98_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_98/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_shl1_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_99_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_100_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_100/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_142_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_142_cast/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="exitcond2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="h_8_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_8/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_101_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="1"/>
<pin id="244" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_145_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="13" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_145_cast/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="w_8_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_8/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_82_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_102_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="13" slack="1"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_146_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="13" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_146_cast/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="exitcond_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="ci_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_2/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_83_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_103_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_148_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148_cast/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_104_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="2"/>
<pin id="310" dir="0" index="1" bw="9" slack="0"/>
<pin id="311" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_151_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="0"/>
<pin id="315" dir="0" index="1" bw="10" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_151_cast/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_105_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="0" index="1" bw="13" slack="0"/>
<pin id="324" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_152_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_152_cast/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_106_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="13" slack="3"/>
<pin id="334" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_153_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_153_cast/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="result_to_int_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_to_int/23 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_89_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/23 "/>
</bind>
</comp>

<comp id="358" class="1004" name="notlhs_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="364" class="1004" name="notrhs_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="23" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/23 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_10_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="381" class="1004" name="result_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2/23 "/>
</bind>
</comp>

<comp id="392" class="1005" name="co_8_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_8 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_99_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="13" slack="3"/>
<pin id="399" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_142_cast_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142_cast "/>
</bind>
</comp>

<comp id="407" class="1005" name="bias_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="3"/>
<pin id="409" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="h_8_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_8 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_cast_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="2"/>
<pin id="422" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_145_cast_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="1"/>
<pin id="427" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145_cast "/>
</bind>
</comp>

<comp id="433" class="1005" name="w_8_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_8 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_82_cast_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="13" slack="1"/>
<pin id="440" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82_cast "/>
</bind>
</comp>

<comp id="443" class="1005" name="output_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="9"/>
<pin id="445" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="ci_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ci_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="input_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="1"/>
<pin id="458" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="weight_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="1"/>
<pin id="463" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="weight_load_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="471" class="1005" name="input_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_84_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="481" class="1005" name="sum_9_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_9 "/>
</bind>
</comp>

<comp id="486" class="1005" name="bias_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="491" class="1005" name="result_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_9_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="64" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="129" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="100" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="100" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="100" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="100" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="100" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="191" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="100" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="111" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="111" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="111" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="122" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="122" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="122" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="270" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="284"><net_src comp="145" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="145" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="145" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="145" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="335"><net_src comp="292" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="341" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="344" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="354" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="358" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="388"><net_src comp="381" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="395"><net_src comp="172" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="400"><net_src comp="207" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="405"><net_src comp="221" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="410"><net_src comp="50" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="418"><net_src comp="231" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="423"><net_src comp="237" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="428"><net_src comp="246" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="436"><net_src comp="260" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="441"><net_src comp="266" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="446"><net_src comp="57" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="454"><net_src comp="286" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="459"><net_src comp="64" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="464"><net_src comp="71" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="469"><net_src comp="78" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="474"><net_src comp="83" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="479"><net_src comp="157" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="484"><net_src comp="152" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="489"><net_src comp="88" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="494"><net_src comp="152" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="501"><net_src comp="161" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="376" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {23 }
 - Input state : 
	Port: subconv_1x1_8 : input_r | {5 6 }
	Port: subconv_1x1_8 : weight | {5 6 }
	Port: subconv_1x1_8 : bias | {5 16 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		co_8 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_98 : 1
		p_shl1_cast : 2
		tmp_99 : 3
		tmp_100 : 1
		tmp_142_cast : 2
		bias_addr : 2
	State 3
		exitcond2 : 1
		h_8 : 1
		StgValue_45 : 2
		tmp_cast : 1
		tmp_101 : 2
		tmp_145_cast : 3
	State 4
		exitcond1 : 1
		w_8 : 1
		StgValue_55 : 2
		tmp_82_cast : 1
		tmp_102 : 2
		tmp_146_cast : 3
		output_addr : 4
	State 5
		exitcond : 1
		ci_2 : 1
		StgValue_67 : 2
		tmp_83_cast : 1
		tmp_103 : 1
		tmp_148_cast : 2
		tmp_104 : 3
		tmp_151_cast : 4
		tmp_105 : 5
		tmp_152_cast : 6
		input_addr : 7
		tmp_106 : 2
		tmp_153_cast : 3
		weight_addr : 4
		weight_load : 5
		input_load : 8
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_6 : 1
		tmp_89 : 1
		notlhs : 2
		notrhs : 2
		tmp_8 : 3
		tmp_10 : 3
		result_2 : 3
		StgValue_109 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_152     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_157     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |     co_8_fu_172     |    0    |    23   |    11   |
|          |      h_8_fu_231     |    0    |    17   |    9    |
|          |    tmp_101_fu_241   |    0    |    32   |    14   |
|          |      w_8_fu_260     |    0    |    17   |    9    |
|    add   |    tmp_102_fu_270   |    0    |    44   |    18   |
|          |     ci_2_fu_286     |    0    |    23   |    11   |
|          |    tmp_104_fu_308   |    0    |    32   |    14   |
|          |    tmp_105_fu_321   |    0    |    44   |    18   |
|          |    tmp_106_fu_331   |    0    |    44   |    18   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_9_fu_161    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_99_fu_207    |    0    |    41   |    17   |
|----------|---------------------|---------|---------|---------|
|  select  |   result_2_fu_381   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_166  |    0    |    0    |    3    |
|          |   exitcond2_fu_225  |    0    |    0    |    2    |
|   icmp   |   exitcond1_fu_254  |    0    |    0    |    2    |
|          |   exitcond_fu_280   |    0    |    0    |    3    |
|          |    notlhs_fu_358    |    0    |    0    |    4    |
|          |    notrhs_fu_364    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |     tmp_8_fu_370    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_10_fu_376    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_178     |    0    |    0    |    0    |
|          |  p_shl_cast_fu_191  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_203 |    0    |    0    |    0    |
|          | tmp_142_cast_fu_221 |    0    |    0    |    0    |
|   zext   |   tmp_cast_fu_237   |    0    |    0    |    0    |
|          |  tmp_82_cast_fu_266 |    0    |    0    |    0    |
|          | tmp_146_cast_fu_275 |    0    |    0    |    0    |
|          |  tmp_83_cast_fu_292 |    0    |    0    |    0    |
|          | tmp_148_cast_fu_304 |    0    |    0    |    0    |
|          | tmp_152_cast_fu_326 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_183    |    0    |    0    |    0    |
|          |    tmp_98_fu_195    |    0    |    0    |    0    |
|bitconcatenate|    tmp_100_fu_213   |    0    |    0    |    0    |
|          | tmp_145_cast_fu_246 |    0    |    0    |    0    |
|          |    tmp_103_fu_296   |    0    |    0    |    0    |
|          | tmp_151_cast_fu_313 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   | tmp_153_cast_fu_336 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_6_fu_344    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_89_fu_354    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   731   |   1152  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  bias_addr_reg_407 |    6   |
|  bias_load_reg_486 |   32   |
|    ci_2_reg_451    |    6   |
|     ci_reg_141     |    6   |
|    co_8_reg_392    |    6   |
|      co_reg_96     |    6   |
|     h_8_reg_415    |    4   |
|      h_reg_107     |    4   |
| input_addr_reg_456 |   12   |
| input_load_reg_471 |   32   |
| output_addr_reg_443|   12   |
|   result_reg_491   |   32   |
|    sum_9_reg_481   |   32   |
|     sum_reg_129    |   32   |
|tmp_142_cast_reg_402|   10   |
|tmp_145_cast_reg_425|   13   |
| tmp_82_cast_reg_438|   13   |
|   tmp_84_reg_476   |   32   |
|   tmp_99_reg_397   |   13   |
|    tmp_9_reg_498   |    1   |
|  tmp_cast_reg_420  |   10   |
|     w_8_reg_433    |    4   |
|      w_reg_118     |    4   |
| weight_addr_reg_461|   12   |
| weight_load_reg_466|   32   |
+--------------------+--------+
|        Total       |   366  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_83 |  p0  |   2  |  12  |   24   ||    9    |
|    sum_reg_129   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_152    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   731  |  1152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   366  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1097  |  1188  |
+-----------+--------+--------+--------+--------+
