
Unit6_Lesson4_Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000244  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000350  08000350  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000350  08000350  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000350  08000350  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000350  08000350  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000350  08000350  00010350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000354  08000354  00010354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000358  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  0800035c  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800035c  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000014b1  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000055f  00000000  00000000  000214de  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001c8  00000000  00000000  00021a40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000180  00000000  00000000  00021c08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001f59  00000000  00000000  00021d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001b7c  00000000  00000000  00023ce1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007cfbd  00000000  00000000  0002585d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a281a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000550  00000000  00000000  000a2898  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	08000338 	.word	0x08000338

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	08000338 	.word	0x08000338

0800014c <clock_init>:
#define AFIO_BASE 0x40010000
#define AFIO_EXTICR1 *(volatile uint32 *)(AFIO_BASE + 0X08)
//NVIC
#define NVIC_ISE0 *(volatile uint32 *)(0xE000E100)

void clock_init(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	RCC_APB2 |= 1<<2 ;
 8000150:	4b07      	ldr	r3, [pc, #28]	; (8000170 <clock_init+0x24>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a06      	ldr	r2, [pc, #24]	; (8000170 <clock_init+0x24>)
 8000156:	f043 0304 	orr.w	r3, r3, #4
 800015a:	6013      	str	r3, [r2, #0]
	RCC_APB2 |= 1<<0 ;
 800015c:	4b04      	ldr	r3, [pc, #16]	; (8000170 <clock_init+0x24>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	4a03      	ldr	r2, [pc, #12]	; (8000170 <clock_init+0x24>)
 8000162:	f043 0301 	orr.w	r3, r3, #1
 8000166:	6013      	str	r3, [r2, #0]

}
 8000168:	bf00      	nop
 800016a:	46bd      	mov	sp, r7
 800016c:	bc80      	pop	{r7}
 800016e:	4770      	bx	lr
 8000170:	40021018 	.word	0x40021018

08000174 <GPIO_init>:
void GPIO_init(){
 8000174:	b480      	push	{r7}
 8000176:	af00      	add	r7, sp, #0
	GPIOA_CRH &= 0xFF0FFFFF;
 8000178:	4b0a      	ldr	r3, [pc, #40]	; (80001a4 <GPIO_init+0x30>)
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	4a09      	ldr	r2, [pc, #36]	; (80001a4 <GPIO_init+0x30>)
 800017e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000182:	6013      	str	r3, [r2, #0]
		GPIOA_CRH |= 0x00200000;
 8000184:	4b07      	ldr	r3, [pc, #28]	; (80001a4 <GPIO_init+0x30>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	4a06      	ldr	r2, [pc, #24]	; (80001a4 <GPIO_init+0x30>)
 800018a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800018e:	6013      	str	r3, [r2, #0]
		GPIOA_CRL |= (1<<2);
 8000190:	4b05      	ldr	r3, [pc, #20]	; (80001a8 <GPIO_init+0x34>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4a04      	ldr	r2, [pc, #16]	; (80001a8 <GPIO_init+0x34>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6013      	str	r3, [r2, #0]
}
 800019c:	bf00      	nop
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	40010804 	.word	0x40010804
 80001a8:	40010800 	.word	0x40010800

080001ac <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(){
 80001ac:	b480      	push	{r7}
 80001ae:	af00      	add	r7, sp, #0

		  GPIOA_ODR ^= 1<<13 ;
 80001b0:	4b07      	ldr	r3, [pc, #28]	; (80001d0 <EXTI0_IRQHandler+0x24>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	4a06      	ldr	r2, [pc, #24]	; (80001d0 <EXTI0_IRQHandler+0x24>)
 80001b6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80001ba:	6013      	str	r3, [r2, #0]
		  // clear pending register
		  EXTI_PR |= (1<<0);
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <EXTI0_IRQHandler+0x28>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a04      	ldr	r2, [pc, #16]	; (80001d4 <EXTI0_IRQHandler+0x28>)
 80001c2:	f043 0301 	orr.w	r3, r3, #1
 80001c6:	6013      	str	r3, [r2, #0]


}
 80001c8:	bf00      	nop
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bc80      	pop	{r7}
 80001ce:	4770      	bx	lr
 80001d0:	4001080c 	.word	0x4001080c
 80001d4:	40010414 	.word	0x40010414

080001d8 <main>:
int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	clock_init();
 80001dc:	f7ff ffb6 	bl	800014c <clock_init>
	 GPIO_init();
 80001e0:	f7ff ffc8 	bl	8000174 <GPIO_init>
	AFIO_EXTICR1 = 0;
 80001e4:	4b0a      	ldr	r3, [pc, #40]	; (8000210 <main+0x38>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	601a      	str	r2, [r3, #0]
	//MASK register
	EXTI_IMR |= (1<<0);
 80001ea:	4b0a      	ldr	r3, [pc, #40]	; (8000214 <main+0x3c>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a09      	ldr	r2, [pc, #36]	; (8000214 <main+0x3c>)
 80001f0:	f043 0301 	orr.w	r3, r3, #1
 80001f4:	6013      	str	r3, [r2, #0]
	// enable rising edge register
	EXTI_RTSR |= (1<<0);
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <main+0x40>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	4a07      	ldr	r2, [pc, #28]	; (8000218 <main+0x40>)
 80001fc:	f043 0301 	orr.w	r3, r3, #1
 8000200:	6013      	str	r3, [r2, #0]
	//Set bit 6 to one
	NVIC_ISE0 |= (1<<6);
 8000202:	4b06      	ldr	r3, [pc, #24]	; (800021c <main+0x44>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a05      	ldr	r2, [pc, #20]	; (800021c <main+0x44>)
 8000208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800020c:	6013      	str	r3, [r2, #0]
	while(1);
 800020e:	e7fe      	b.n	800020e <main+0x36>
 8000210:	40010008 	.word	0x40010008
 8000214:	40010400 	.word	0x40010400
 8000218:	40010408 	.word	0x40010408
 800021c:	e000e100 	.word	0xe000e100

08000220 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000224:	bf00      	nop
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr

0800022c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000230:	e7fe      	b.n	8000230 <HardFault_Handler+0x4>

08000232 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000232:	b480      	push	{r7}
 8000234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000236:	e7fe      	b.n	8000236 <MemManage_Handler+0x4>

08000238 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800023c:	e7fe      	b.n	800023c <BusFault_Handler+0x4>

0800023e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800023e:	b480      	push	{r7}
 8000240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000242:	e7fe      	b.n	8000242 <UsageFault_Handler+0x4>

08000244 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000244:	b480      	push	{r7}
 8000246:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000248:	bf00      	nop
 800024a:	46bd      	mov	sp, r7
 800024c:	bc80      	pop	{r7}
 800024e:	4770      	bx	lr

08000250 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000250:	b480      	push	{r7}
 8000252:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr

0800025c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800025c:	b480      	push	{r7}
 800025e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000260:	bf00      	nop
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr

08000268 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800026c:	f000 f82e 	bl	80002cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000270:	bf00      	nop
 8000272:	bd80      	pop	{r7, pc}

08000274 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000278:	bf00      	nop
 800027a:	46bd      	mov	sp, r7
 800027c:	bc80      	pop	{r7}
 800027e:	4770      	bx	lr

08000280 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000280:	480c      	ldr	r0, [pc, #48]	; (80002b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000282:	490d      	ldr	r1, [pc, #52]	; (80002b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000284:	4a0d      	ldr	r2, [pc, #52]	; (80002bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000288:	e002      	b.n	8000290 <LoopCopyDataInit>

0800028a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800028a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800028c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028e:	3304      	adds	r3, #4

08000290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000294:	d3f9      	bcc.n	800028a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000296:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000298:	4c0a      	ldr	r4, [pc, #40]	; (80002c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800029a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800029c:	e001      	b.n	80002a2 <LoopFillZerobss>

0800029e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a0:	3204      	adds	r2, #4

080002a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a4:	d3fb      	bcc.n	800029e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80002a6:	f7ff ffe5 	bl	8000274 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002aa:	f000 f821 	bl	80002f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ae:	f7ff ff93 	bl	80001d8 <main>
  bx lr
 80002b2:	4770      	bx	lr
  ldr r0, =_sdata
 80002b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80002bc:	08000358 	.word	0x08000358
  ldr r2, =_sbss
 80002c0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80002c4:	20000024 	.word	0x20000024

080002c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c8:	e7fe      	b.n	80002c8 <ADC1_2_IRQHandler>
	...

080002cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002d0:	4b05      	ldr	r3, [pc, #20]	; (80002e8 <HAL_IncTick+0x1c>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	461a      	mov	r2, r3
 80002d6:	4b05      	ldr	r3, [pc, #20]	; (80002ec <HAL_IncTick+0x20>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	4413      	add	r3, r2
 80002dc:	4a03      	ldr	r2, [pc, #12]	; (80002ec <HAL_IncTick+0x20>)
 80002de:	6013      	str	r3, [r2, #0]
}
 80002e0:	bf00      	nop
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bc80      	pop	{r7}
 80002e6:	4770      	bx	lr
 80002e8:	20000000 	.word	0x20000000
 80002ec:	20000020 	.word	0x20000020

080002f0 <__libc_init_array>:
 80002f0:	b570      	push	{r4, r5, r6, lr}
 80002f2:	2500      	movs	r5, #0
 80002f4:	4e0c      	ldr	r6, [pc, #48]	; (8000328 <__libc_init_array+0x38>)
 80002f6:	4c0d      	ldr	r4, [pc, #52]	; (800032c <__libc_init_array+0x3c>)
 80002f8:	1ba4      	subs	r4, r4, r6
 80002fa:	10a4      	asrs	r4, r4, #2
 80002fc:	42a5      	cmp	r5, r4
 80002fe:	d109      	bne.n	8000314 <__libc_init_array+0x24>
 8000300:	f000 f81a 	bl	8000338 <_init>
 8000304:	2500      	movs	r5, #0
 8000306:	4e0a      	ldr	r6, [pc, #40]	; (8000330 <__libc_init_array+0x40>)
 8000308:	4c0a      	ldr	r4, [pc, #40]	; (8000334 <__libc_init_array+0x44>)
 800030a:	1ba4      	subs	r4, r4, r6
 800030c:	10a4      	asrs	r4, r4, #2
 800030e:	42a5      	cmp	r5, r4
 8000310:	d105      	bne.n	800031e <__libc_init_array+0x2e>
 8000312:	bd70      	pop	{r4, r5, r6, pc}
 8000314:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000318:	4798      	blx	r3
 800031a:	3501      	adds	r5, #1
 800031c:	e7ee      	b.n	80002fc <__libc_init_array+0xc>
 800031e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000322:	4798      	blx	r3
 8000324:	3501      	adds	r5, #1
 8000326:	e7f2      	b.n	800030e <__libc_init_array+0x1e>
 8000328:	08000350 	.word	0x08000350
 800032c:	08000350 	.word	0x08000350
 8000330:	08000350 	.word	0x08000350
 8000334:	08000354 	.word	0x08000354

08000338 <_init>:
 8000338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800033a:	bf00      	nop
 800033c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800033e:	bc08      	pop	{r3}
 8000340:	469e      	mov	lr, r3
 8000342:	4770      	bx	lr

08000344 <_fini>:
 8000344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000346:	bf00      	nop
 8000348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800034a:	bc08      	pop	{r3}
 800034c:	469e      	mov	lr, r3
 800034e:	4770      	bx	lr
