Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  2 08:58:52 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  128          inf        0.000                      0                  128           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=54, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.179ns (57.025%)  route 3.150ns (42.975%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE                         0.000     0.000 r  LED_out_reg[4]/C
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  LED_out_reg[4]/Q
                         net (fo=1, routed)           3.150     3.628    LED_out_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.701     7.329 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.329    LED_out[4]
    N7                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RW_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.921ns  (logic 4.171ns (60.260%)  route 2.750ns (39.740%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE                         0.000     0.000 r  LCD_RW_reg/C
    SLICE_X84Y150        FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  LCD_RW_reg/Q
                         net (fo=1, routed)           2.750     3.228    LCD_RW_OBUF
    D6                   OBUF (Prop_obuf_I_O)         3.693     6.921 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     6.921    LCD_RW
    D6                                                                r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 3.985ns (58.977%)  route 2.772ns (41.023%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X83Y148        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           2.772     3.228    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     6.757 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.757    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 3.999ns (60.142%)  route 2.650ns (39.858%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE                         0.000     0.000 r  LED_out_reg[5]/C
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_out_reg[5]/Q
                         net (fo=1, routed)           2.650     3.106    LED_out_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         3.543     6.649 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.649    LED_out[5]
    M2                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.059ns (61.755%)  route 2.514ns (38.245%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE                         0.000     0.000 r  LED_out_reg[0]/C
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_out_reg[0]/Q
                         net (fo=1, routed)           2.514     3.032    LED_out_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         3.541     6.572 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.572    LED_out[0]
    N5                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.561ns  (logic 4.034ns (61.489%)  route 2.527ns (38.511%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X84Y150        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  LCD_RS_reg/Q
                         net (fo=1, routed)           2.527     3.045    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.516     6.561 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.561    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 4.079ns (62.469%)  route 2.450ns (37.531%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y148        FDCE                         0.000     0.000 r  LCD_DATA_reg[0]/C
    SLICE_X84Y148        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.450     2.968    LCD_DATA_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.529 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.529    LCD_DATA[0]
    A4                                                                r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 3.980ns (61.765%)  route 2.464ns (38.235%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE                         0.000     0.000 r  LED_out_reg[3]/C
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_out_reg[3]/Q
                         net (fo=1, routed)           2.464     2.920    LED_out_OBUF[3]
    M7                   OBUF (Prop_obuf_I_O)         3.524     6.444 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.444    LED_out[3]
    M7                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 4.021ns (62.571%)  route 2.405ns (37.429%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X83Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.405     2.861    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.565     6.426 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.426    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.229%)  route 0.157ns (45.771%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=36, routed)          0.157     0.298    cnt_reg_n_0_[3]
    SLICE_X83Y149        LUT6 (Prop_lut6_I3_O)        0.045     0.343 r  LCD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.343    LCD_DATA[4]_i_1_n_0
    SLICE_X83Y149        FDCE                                         r  LCD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X81Y149        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=33, routed)          0.193     0.334    cnt_reg_n_0_[0]
    SLICE_X81Y149        LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    cnt[0]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y147        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X81Y147        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          0.204     0.345    state[2]
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    state__0[2]
    SLICE_X81Y147        FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.426%)  route 0.215ns (53.574%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[4]/Q
                         net (fo=31, routed)          0.215     0.356    cnt_reg_n_0_[4]
    SLICE_X83Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.401 r  LCD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.401    LCD_DATA[5]_i_1_n_0
    SLICE_X83Y148        FDCE                                         r  LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.186ns (45.992%)  route 0.218ns (54.008%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[2]/Q
                         net (fo=30, routed)          0.218     0.359    cnt_reg_n_0_[2]
    SLICE_X84Y148        LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  LCD_DATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.404    LCD_DATA[7]_i_1_n_0
    SLICE_X84Y148        FDCE                                         r  LCD_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.586%)  route 0.222ns (54.414%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[4]/Q
                         net (fo=31, routed)          0.222     0.363    cnt_reg_n_0_[4]
    SLICE_X82Y148        LUT6 (Prop_lut6_I4_O)        0.045     0.408 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.408    state__0[1]
    SLICE_X82Y148        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.977%)  route 0.237ns (56.023%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.237     0.378    state[1]
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.423 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.423    cnt[3]
    SLICE_X81Y148        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.521%)  route 0.251ns (57.479%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y147        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X81Y147        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=55, routed)          0.251     0.392    state[2]
    SLICE_X81Y148        LUT6 (Prop_lut6_I2_O)        0.045     0.437 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.437    cnt[1]
    SLICE_X81Y148        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.705%)  route 0.271ns (59.295%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.271     0.412    state[1]
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.457 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.457    cnt[2]
    SLICE_X81Y148        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.398%)  route 0.339ns (64.602%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.339     0.480    state[1]
    SLICE_X82Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.525 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.525    cnt[6]
    SLICE_X82Y149        FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------





