INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 19:32:22 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.253ns  (required time - arrival time)
  Source:                 Buffer_25/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_25/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 2.146ns (27.216%)  route 5.739ns (72.784%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7094, unset)         0.672     0.672    Buffer_25/oehb1/clk
                         FDCE                                         r  Buffer_25/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_25/oehb1/data_reg_reg[4]/Q
                         net (fo=6, unplaced)         0.613     1.494    add_62/Q[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.863 r  add_62/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.871    add_62/data_reg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.931 r  add_62/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    add_62/data_reg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.991 r  add_62/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.991    add_62/data_reg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.051 r  add_62/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    add_62/data_reg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.111 r  add_62/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.111    add_62/data_reg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.171 r  add_62/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.171    add_62/data_reg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.391 f  add_62/data_reg_reg[28]_i_2/O[1]
                         net (fo=4, unplaced)         0.476     2.867    add_62/data_reg_reg[30][25]
                         LUT2 (Prop_lut2_I0_O)        0.155     3.022 r  add_62/full_reg_i_7__0/O
                         net (fo=1, unplaced)         0.000     3.022    icmp_63/full_reg_reg[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.332 r  icmp_63/full_reg_reg_i_3/CO[3]
                         net (fo=25, unplaced)        0.583     3.915    add_62/full_reg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.053     3.968 f  add_62/dataOutArray[0]__3_i_1/O
                         net (fo=2, unplaced)         0.351     4.319    phi_n78/tehb1/tehb_data_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.053     4.372 f  phi_n78/tehb1/dataOutArray[0]__3/O
                         net (fo=36, unplaced)        0.414     4.786    phi_37/tehb1/phi_n3_dataInArray_0
                         LUT5 (Prop_lut5_I1_O)        0.053     4.839 r  phi_37/tehb1/reg_value_i_3__6/O
                         net (fo=3, unplaced)         0.358     5.197    fork_10/generateBlocks[3].regblock/branch_6_nReadyArray_1
                         LUT4 (Prop_lut4_I2_O)        0.053     5.250 r  fork_10/generateBlocks[3].regblock/reg_value_i_2__86/O
                         net (fo=2, unplaced)         0.351     5.601    fork_15/generateBlocks[5].regblock/fork_15_nReadyArray_0
                         LUT6 (Prop_lut6_I4_O)        0.053     5.654 f  fork_15/generateBlocks[5].regblock/reg_value_i_5__8/O
                         net (fo=1, unplaced)         0.340     5.994    fork_15/generateBlocks[3].regblock/reg_value_reg_2
                         LUT6 (Prop_lut6_I5_O)        0.053     6.047 f  fork_15/generateBlocks[3].regblock/reg_value_i_2__22/O
                         net (fo=9, unplaced)         0.381     6.428    Buffer_29/oehb1/forkStop
                         LUT3 (Prop_lut3_I2_O)        0.053     6.481 r  Buffer_29/oehb1/reg_value_i_3__31/O
                         net (fo=3, unplaced)         0.358     6.839    fork_14/generateBlocks[1].regblock/reg_value_reg_0
                         LUT6 (Prop_lut6_I4_O)        0.053     6.892 r  fork_14/generateBlocks[1].regblock/reg_value_i_2__85/O
                         net (fo=6, unplaced)         0.372     7.264    fork_10/generateBlocks[3].regblock/add_62_nReadyArray_0
                         LUT4 (Prop_lut4_I1_O)        0.053     7.317 f  fork_10/generateBlocks[3].regblock/full_reg_i_4__9/O
                         net (fo=1, unplaced)         0.340     7.657    fork_10/generateBlocks[3].regblock/full_reg_i_4__9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.710 f  fork_10/generateBlocks[3].regblock/full_reg_i_2__16/O
                         net (fo=8, unplaced)         0.378     8.088    Buffer_25/oehb1/forkStop
                         LUT3 (Prop_lut3_I1_O)        0.053     8.141 r  Buffer_25/oehb1/data_reg[31]_i_1__46/O
                         net (fo=32, unplaced)        0.416     8.557    Buffer_25/oehb1/reg_en
                         FDCE                                         r  Buffer_25/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7094, unset)         0.638     4.638    Buffer_25/oehb1/clk
                         FDCE                                         r  Buffer_25/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_25/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 -4.253    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2910.809 ; gain = 71.059 ; free physical = 30957 ; free virtual = 228472
