{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359595045592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359595045592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 23:17:25 2013 " "Processing started: Wed Jan 30 23:17:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359595045592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359595045592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0-nano-clock -c de0-nano-clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0-nano-clock -c de0-nano-clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359595045592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359595046295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_nano_clock-de0_nano_clock_arch " "Found design unit 1: de0_nano_clock-de0_nano_clock_arch" {  } { { "de0_nano_clock.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/de0-nano-test/de0_nano_clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359595047519 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_clock " "Found entity 1: de0_nano_clock" {  } { { "de0_nano_clock.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/de0-nano-test/de0_nano_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359595047519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359595047519 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" de0_nano_clock.vhd(20) " "VHDL error at de0_nano_clock.vhd(20): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "de0_nano_clock.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/de0-nano-test/de0_nano_clock.vhd" 20 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1 1359595047519 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359595047785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 30 23:17:27 2013 " "Processing ended: Wed Jan 30 23:17:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359595047785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359595047785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359595047785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359595047785 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359595048454 ""}
