$comment
	File created using the following command:
		vcd file light.msim.vcd -direction
$end
$date
	Thu Mar  9 10:46:25 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module light_vhd_vec_tst $end
$var wire 1 ! x1 $end
$var wire 1 " x2 $end

$scope module i1 $end
$var wire 1 # devoe $end
$var wire 1 $ ww_devoe $end
$var wire 1 % ww_x1 $end
$var wire 1 & ww_x2 $end
$var wire 1 ' ww_f $end
$var wire 1 ( \x2~input_o\ $end
$var wire 1 ) \x1~input_o\ $end
$var wire 1 * \f~0_combout\ $end
$var wire 1 + \ALT_INV_x2~input_o\ $end
$var wire 1 , \ALT_INV_x1~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
0%
0&
0'
0(
0)
0*
1+
1,
$end
#50000
1!
1%
1)
0,
1*
1'
#100000
0!
1"
0%
1&
1(
0)
0+
1,
#150000
1!
1%
1)
0,
0*
0'
#200000
0!
0"
0%
0&
0(
0)
1+
1,
#250000
1!
1%
1)
0,
1*
1'
#300000
0!
1"
0%
1&
1(
0)
0+
1,
#350000
1!
1%
1)
0,
0*
0'
#400000
0!
0"
0%
0&
0(
0)
1+
1,
#450000
1!
1%
1)
0,
1*
1'
#500000
0!
1"
0%
1&
1(
0)
0+
1,
#550000
1!
1%
1)
0,
0*
0'
#600000
0!
0"
0%
0&
0(
0)
1+
1,
#650000
1!
1%
1)
0,
1*
1'
#700000
0!
1"
0%
1&
1(
0)
0+
1,
#750000
1!
1%
1)
0,
0*
0'
#800000
0!
0"
0%
0&
0(
0)
1+
1,
#850000
1!
1%
1)
0,
1*
1'
#900000
0!
1"
0%
1&
1(
0)
0+
1,
#950000
1!
1%
1)
0,
0*
0'
#1000000
