selector_to_html = {"a[href=\"#_CPPv4N13AvidaCPU_Base7outputsE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base7outputsE\">\n<span id=\"_CPPv3N13AvidaCPU_Base7outputsE\"></span><span id=\"_CPPv2N13AvidaCPU_Base7outputsE\"></span><span id=\"AvidaCPU_Base::outputs__std::unordered_map:i.double:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1abc70c9b69dabceada8099cda393da71e\"></span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">outputs</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8PushInstERK11Instruction6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8PushInstERK11Instruction6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base8PushInstERK11Instruction6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base8PushInstERK11Instruction6size_t\"></span><span id=\"AvidaCPU_Base::PushInst__InstructionCR.s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ae42998d1a93c6183254fea786aec8bba\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">count</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Add multiple copies of a specified instruction to the end of the genome. </p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base12PrintSymbolsERNSt7ostreamE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base12PrintSymbolsERNSt7ostreamE\">\n<span id=\"_CPPv3NK13AvidaCPU_Base12PrintSymbolsERNSt7ostreamE\"></span><span id=\"_CPPv2NK13AvidaCPU_Base12PrintSymbolsERNSt7ostreamE\"></span><span id=\"AvidaCPU_Base::PrintSymbols__osRC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a89e304decea001dcce902faacb5fc1f2\"></span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PrintSymbols</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">ostream</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">os</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">cout</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd><p>Print out a short version of the genome as a single string. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base6genomeE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base6genomeE\">\n<span id=\"_CPPv3N13AvidaCPU_Base6genomeE\"></span><span id=\"_CPPv2N13AvidaCPU_Base6genomeE\"></span><span id=\"AvidaCPU_Base::genome__genome_t\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a3a1d2652c7eb1b2236e834b3bdbe41e3\"></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base8genome_tE\" title=\"AvidaCPU_Base::genome_t\"><span class=\"n\"><span class=\"pre\">genome_t</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">genome</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base7GetInstE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base7GetInstE6size_t\">\n<span id=\"_CPPv3NK13AvidaCPU_Base7GetInstE6size_t\"></span><span id=\"_CPPv2NK13AvidaCPU_Base7GetInstE6size_t\"></span><span id=\"AvidaCPU_Base::GetInst__sC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ae0a6293bf9f683120d4d15cec205b879\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6inst_tE\" title=\"AvidaCPU_Base::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">pos</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base12GetScopeTypeE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base12GetScopeTypeE6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base12GetScopeTypeE6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base12GetScopeTypeE6size_t\"></span><span id=\"AvidaCPU_Base::GetScopeType__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a27873f7dc0cecfac42b136af0ed67e09\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"InstLib.html#_CPPv49ScopeType\" title=\"ScopeType\"><span class=\"n\"><span class=\"pre\">ScopeType</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetScopeType</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8SetTraitE6size_td\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8SetTraitE6size_td\">\n<span id=\"_CPPv3N13AvidaCPU_Base8SetTraitE6size_td\"></span><span id=\"_CPPv2N13AvidaCPU_Base8SetTraitE6size_td\"></span><span id=\"AvidaCPU_Base::SetTrait__s.double\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1abcccf1bef057c6f0d8e221aebf0b09fc\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetTrait</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span>, <span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">val</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9STACK_CAPE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9STACK_CAPE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9STACK_CAPE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9STACK_CAPE\"></span><span id=\"AvidaCPU_Base::STACK_CAP__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1abf2e5f08bf3c5ae6f32d4a7cdac1d21f\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">constexpr</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">STACK_CAP</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">16</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9arg_set_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9arg_set_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9arg_set_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9arg_set_tE\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a97dde991da1178692ccc75ed2eb7007c\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">arg_set_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/array.html#_CPPv4I0_6size_tE5array\" title=\"array\"><span class=\"n\"><span class=\"pre\">array</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base5arg_tE\" title=\"AvidaCPU_Base::arg_t\"><span class=\"n\"><span class=\"pre\">arg_t</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base9INST_ARGSE\" title=\"AvidaCPU_Base::INST_ARGS\"><span class=\"n\"><span class=\"pre\">INST_ARGS</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11PrintGenomeERNSt7ostreamE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11PrintGenomeERNSt7ostreamE\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11PrintGenomeERNSt7ostreamE\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11PrintGenomeERNSt7ostreamE\"></span><span id=\"AvidaCPU_Base::PrintGenome__osRC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aceed0555f1ac1c3b1c14a669330dcb1d\"></span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PrintGenome</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">ostream</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">os</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">cout</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd><p>Print out this program. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9RegBackup6reg_idE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9RegBackup6reg_idE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9RegBackup6reg_idE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9RegBackup6reg_idE\"></span><span id=\"AvidaCPU_Base::RegBackup::reg_id__s\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1RegBackup_1ab6736fbab695353faeb4058668602b71\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">reg_id</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7AvidaGP7AvidaGPERK7AvidaGP\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7AvidaGP7AvidaGPERK7AvidaGP\">\n<span id=\"_CPPv3N7AvidaGP7AvidaGPERK7AvidaGP\"></span><span id=\"_CPPv2N7AvidaGP7AvidaGPERK7AvidaGP\"></span><span id=\"AvidaGP::AvidaGP__AvidaGPCR\"></span><span class=\"target\" id=\"classAvidaGP_1aa8eaeebf0b00141868d26b9606770d48\"></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7AvidaGP7AvidaGPERK7AvidaGP\" title=\"AvidaGP::AvidaGP\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></a><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11InstructionaSERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11InstructionaSERK11Instruction\">\n<span id=\"_CPPv3N13AvidaCPU_Base11InstructionaSERK11Instruction\"></span><span id=\"_CPPv2N13AvidaCPU_Base11InstructionaSERK11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::assign-operator__InstructionCR\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1ae64a0be66bb3552f00428a3e4ca1353c\"></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">=</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERK8genome_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERK8genome_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base13AvidaCPU_BaseERK8genome_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base13AvidaCPU_BaseERK8genome_t\"></span><span id=\"AvidaCPU_Base::AvidaCPU_Base__genome_tCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a9c6b5ed1ce9afdb91f7f1dadd11d73df\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base8genome_tE\" title=\"AvidaCPU_Base::genome_t\"><span class=\"n\"><span class=\"pre\">genome_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">in_genome</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Create a new AvidaCPU seeding it with a genome. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13ResetHardwareEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13ResetHardwareEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base13ResetHardwareEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base13ResetHardwareEv\"></span><span id=\"AvidaCPU_Base::ResetHardware\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a54b84e6ad321894482e5666883eb7b67\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">virtual</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ResetHardware</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Reset just the CPU hardware, but keep the genome and traits. </p></dd>", "a[href=\"InstLib.html#_CPPv4N9ScopeType5BASICE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N9ScopeType5BASICE\">\n<span id=\"_CPPv3N9ScopeType5BASICE\"></span><span id=\"_CPPv2N9ScopeType5BASICE\"></span><span class=\"target\" id=\"InstLib_8hpp_1a3169a8b21215d4fbbf99939d8f51c755ae4ac03f6c9f00665644e868dd1fb9f1e\"></span><span class=\"k\"><span class=\"pre\">enumerator</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">BASIC</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base6stacksE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base6stacksE\">\n<span id=\"_CPPv3N13AvidaCPU_Base6stacksE\"></span><span id=\"_CPPv2N13AvidaCPU_Base6stacksE\"></span><span id=\"AvidaCPU_Base::stacks__array:stack_t.CPU_SIZE:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a926ea661eba84964edf125cb9bfc0086\"></span><a class=\"reference internal\" href=\"../../base/api/array.html#_CPPv4I0_6size_tE5array\" title=\"array\"><span class=\"n\"><span class=\"pre\">array</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base7stack_tE\" title=\"AvidaCPU_Base::stack_t\"><span class=\"n\"><span class=\"pre\">stack_t</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base8CPU_SIZEE\" title=\"AvidaCPU_Base::CPU_SIZE\"><span class=\"n\"><span class=\"pre\">CPU_SIZE</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">stacks</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11InstructionE\">\n<span id=\"_CPPv3N13AvidaCPU_Base11InstructionE\"></span><span id=\"_CPPv2N13AvidaCPU_Base11InstructionE\"></span><span id=\"AvidaCPU_Base::Instruction\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction\"></span><span class=\"k\"><span class=\"pre\">struct</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">:</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">public</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">InstructionBase</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9PushTraitEd\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9PushTraitEd\">\n<span id=\"_CPPv3N13AvidaCPU_Base9PushTraitEd\"></span><span id=\"_CPPv2N13AvidaCPU_Base9PushTraitEd\"></span><span id=\"AvidaCPU_Base::PushTrait__double\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1af7ca4995ede6165d4e9b40bdcaa79770\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushTrait</span></span></span><span class=\"sig-paren\">(</span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">val</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9ExitScopeEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9ExitScopeEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base9ExitScopeEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base9ExitScopeEv\"></span><span id=\"AvidaCPU_Base::ExitScope\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a12667185f7826aa74e39be3e498ef6f7\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ExitScope</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base10GetOutputsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base10GetOutputsEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base10GetOutputsEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base10GetOutputsEv\"></span><span id=\"AvidaCPU_Base::GetOutputsC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a1435032a1485245de37408e3dd993d13\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetOutputs</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11InstructioneqERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11InstructioneqERK11Instruction\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11InstructioneqERK11Instruction\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11InstructioneqERK11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::eq-operator__InstructionCRC\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a56fc891e8ab67b1f58e624aa0406e11c\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">==</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">in</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base7SetInstE6size_tRK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base7SetInstE6size_tRK6inst_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base7SetInstE6size_tRK6inst_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base7SetInstE6size_tRK6inst_t\"></span><span id=\"AvidaCPU_Base::SetInst__s.inst_tCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1afa8aadcd95a21900c02cfc4c1f5424fb\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">pos</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6inst_tE\" title=\"AvidaCPU_Base::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base12PushCallInfoE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base12PushCallInfoE6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base12PushCallInfoE6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base12PushCallInfoE6size_t\"></span><span id=\"AvidaCPU_Base::PushCallInfo__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1addf7e5091328677030304cef5c90428a\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushCallInfo</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">pos</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13GetRandomInstER6Random\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13GetRandomInstER6Random\">\n<span id=\"_CPPv3N13AvidaCPU_Base13GetRandomInstER6Random\"></span><span id=\"_CPPv2N13AvidaCPU_Base13GetRandomInstER6Random\"></span><span id=\"AvidaCPU_Base::GetRandomInst__RandomR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a460192743d70f5e2a90da32341ee584f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6inst_tE\" title=\"AvidaCPU_Base::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetRandomInst</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../math/api/Random.html#_CPPv46Random\" title=\"Random\"><span class=\"n\"><span class=\"pre\">Random</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">rand</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11Instruction3SetE6size_t6size_t6size_t6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11Instruction3SetE6size_t6size_t6size_t6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base11Instruction3SetE6size_t6size_t6size_t6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base11Instruction3SetE6size_t6size_t6size_t6size_t\"></span><span id=\"AvidaCPU_Base::Instruction::Set__s.s.s.s\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1aab79a06260f15bf85721e09df5060aa0\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Set</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_id</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_a0</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_a1</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_a2</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base4sizeEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base4sizeEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base4sizeEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base4sizeEv\"></span><span id=\"AvidaCPU_Base::sizeC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a337258161d7fec507ec587953a0e2465\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">size</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11InstructiongeERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11InstructiongeERK11Instruction\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11InstructiongeERK11Instruction\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11InstructiongeERK11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::gte-operator__InstructionCRC\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a54f594ee6212120b641a21cc6fbed19c\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">&gt;=</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">in</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8PushInstE6size_t6size_t6size_t6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8PushInstE6size_t6size_t6size_t6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base8PushInstE6size_t6size_t6size_t6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base8PushInstE6size_t6size_t6size_t6size_t\"></span><span id=\"AvidaCPU_Base::PushInst__s.s.s.s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a9aa6ae83038dbda05fb79e3561a5ae13\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a0</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a1</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a2</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Add a new instruction to the end of the genome, by ID and args. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8inst_ptrE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8inst_ptrE\">\n<span id=\"_CPPv3N13AvidaCPU_Base8inst_ptrE\"></span><span id=\"_CPPv2N13AvidaCPU_Base8inst_ptrE\"></span><span id=\"AvidaCPU_Base::inst_ptr__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1af6bdb11c3fff1642b6f3f762dcbf6814\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">inst_ptr</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base9InstScopeERK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base9InstScopeERK6inst_t\">\n<span id=\"_CPPv3NK13AvidaCPU_Base9InstScopeERK6inst_t\"></span><span id=\"_CPPv2NK13AvidaCPU_Base9InstScopeERK6inst_t\"></span><span id=\"AvidaCPU_Base::InstScope__inst_tCRC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a78c2be7a9aedce88f04a49624b144689\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">InstScope</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6inst_tE\" title=\"AvidaCPU_Base::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd><p>Determine the scope associated with a particular instruction. </p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base12CurScopeTypeEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base12CurScopeTypeEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base12CurScopeTypeEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base12CurScopeTypeEv\"></span><span id=\"AvidaCPU_Base::CurScopeTypeC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a649c225a3a88e9810532e738f6246b30\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"InstLib.html#_CPPv49ScopeType\" title=\"ScopeType\"><span class=\"n\"><span class=\"pre\">ScopeType</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">CurScopeType</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_BaseltERK6this_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_BaseltERK6this_t\">\n<span id=\"_CPPv3NK13AvidaCPU_BaseltERK6this_t\"></span><span id=\"_CPPv2NK13AvidaCPU_BaseltERK6this_t\"></span><span id=\"AvidaCPU_Base::lt-operator__this_tCRC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a77e8475fdd0aba30d8e5c4a7556e2fa5\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">&lt;</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6this_tE\" title=\"AvidaCPU_Base::this_t\"><span class=\"n\"><span class=\"pre\">this_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">other</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9ScopeInfo9ScopeInfoEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9ScopeInfo9ScopeInfoEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base9ScopeInfo9ScopeInfoEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base9ScopeInfo9ScopeInfoEv\"></span><span id=\"AvidaCPU_Base::ScopeInfo::ScopeInfo\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1ScopeInfo_1a17da4578d45fac88f51a3a8b0877824c\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ScopeInfo</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"AvidaCPU_InstLib.html#_CPPv4I00_6size_tE16AvidaCPU_InstLib\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I00_6size_tE16AvidaCPU_InstLib\">\n<span id=\"_CPPv3I00_6size_tE16AvidaCPU_InstLib\"></span><span id=\"_CPPv2I00_6size_tE16AvidaCPU_InstLib\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">HARDWARE_T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ARG_T</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ARG_COUNT</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">3</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"structAvidaCPU__InstLib\"></span><span class=\"k\"><span class=\"pre\">struct</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_InstLib</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">:</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">public</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"InstLib.html#_CPPv4I00_6size_tE7InstLib\" title=\"InstLib\"><span class=\"n\"><span class=\"pre\">InstLib</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib::HARDWARE_T\"><span class=\"n\"><span class=\"pre\">HARDWARE_T</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">3</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd><p>AvidaCPU_InstLib is a pure-virtual class that defines a series of instructions that can be used with AvidaCPU_Base or any of its derived classes. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11Instruction11InstructionE6size_t6size_t6size_t6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11Instruction11InstructionE6size_t6size_t6size_t6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base11Instruction11InstructionE6size_t6size_t6size_t6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base11Instruction11InstructionE6size_t6size_t6size_t6size_t\"></span><span id=\"AvidaCPU_Base::Instruction::Instruction__s.s.s.s\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a1b3693a5a9dc50a3aac02b31464721c8\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_id</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a0</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a1</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a2</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base7GetSizeEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base7GetSizeEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base7GetSizeEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base7GetSizeEv\"></span><span id=\"AvidaCPU_Base::GetSizeC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ae6733c71fbed6e236f5586ab98fc928f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetSize</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base4regsE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base4regsE\">\n<span id=\"_CPPv3N13AvidaCPU_Base4regsE\"></span><span id=\"_CPPv2N13AvidaCPU_Base4regsE\"></span><span id=\"AvidaCPU_Base::regs__array:double.CPU_SIZE:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1afa752a49162afe4b38351a64958839b1\"></span><a class=\"reference internal\" href=\"../../base/api/array.html#_CPPv4I0_6size_tE5array\" title=\"array\"><span class=\"n\"><span class=\"pre\">array</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base8CPU_SIZEE\" title=\"AvidaCPU_Base::CPU_SIZE\"><span class=\"n\"><span class=\"pre\">CPU_SIZE</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">regs</span></span></span><br/></dt><dd></dd>", "a[href=\"../../base/api/Ptr.html#_CPPv4I0E3Ptr\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I0E3Ptr\">\n<span id=\"_CPPv3I0E3Ptr\"></span><span id=\"_CPPv2I0E3Ptr\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">TYPE</span></span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"classPtr\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Ptr</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base10inst_lib_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base10inst_lib_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base10inst_lib_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base10inst_lib_tE\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a3bfe849ac913c317cf20753d119a98e0\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">inst_lib_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"AvidaCPU_InstLib.html#_CPPv4I00_6size_tE16AvidaCPU_InstLib\" title=\"AvidaCPU_InstLib\"><span class=\"n\"><span class=\"pre\">AvidaCPU_InstLib</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base10hardware_tE\" title=\"AvidaCPU_Base::hardware_t\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base5arg_tE\" title=\"AvidaCPU_Base::arg_t\"><span class=\"n\"><span class=\"pre\">arg_t</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base9INST_ARGSE\" title=\"AvidaCPU_Base::INST_ARGS\"><span class=\"n\"><span class=\"pre\">INST_ARGS</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9reg_stackE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9reg_stackE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9reg_stackE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9reg_stackE\"></span><span id=\"AvidaCPU_Base::reg_stack__vector:RegBackup:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1adc4948c335b06ff5372aabdb0edf82fb\"></span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base9RegBackupE\" title=\"AvidaCPU_Base::RegBackup\"><span class=\"n\"><span class=\"pre\">RegBackup</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">reg_stack</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11Instruction2idE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11Instruction2idE\">\n<span id=\"_CPPv3N13AvidaCPU_Base11Instruction2idE\"></span><span id=\"_CPPv2N13AvidaCPU_Base11Instruction2idE\"></span><span id=\"AvidaCPU_Base::Instruction::id__s\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1abe97165490342a2807049bc3a6fbe788\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">id</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9ScopeInfo9ScopeInfoE6size_t9ScopeType6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9ScopeInfo9ScopeInfoE6size_t9ScopeType6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base9ScopeInfo9ScopeInfoE6size_t9ScopeType6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base9ScopeInfo9ScopeInfoE6size_t9ScopeType6size_t\"></span><span id=\"AvidaCPU_Base::ScopeInfo::ScopeInfo__s.ScopeType.s\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1ScopeInfo_1ac607e09b0671c90a4a66522086b0b3f5\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ScopeInfo</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_s</span></span>, <a class=\"reference internal\" href=\"InstLib.html#_CPPv49ScopeType\" title=\"ScopeType\"><span class=\"n\"><span class=\"pre\">ScopeType</span></span></a><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_t</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_p</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base9GetGenomeEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base9GetGenomeEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base9GetGenomeEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base9GetGenomeEv\"></span><span id=\"AvidaCPU_Base::GetGenomeC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a78ab0272f1dd353e6c7cf674c58ed7fe\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base8genome_tE\" title=\"AvidaCPU_Base::genome_t\"><span class=\"n\"><span class=\"pre\">genome_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetGenome</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base7stack_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base7stack_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base7stack_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base7stack_tE\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a9b6054a8b055a4c0c415ce6264bcc936\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">stack_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"../../bits/api/Bits.html#_CPPv4St\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4St\">\n<span id=\"_CPPv3St\"></span><span id=\"_CPPv2St\"></span><span id=\"std\"></span><span class=\"target\" id=\"namespacestd\"></span><span class=\"k\"><span class=\"pre\">namespace</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">std</span></span></span><br/></dt><dd><p>STL namespace. </p></dd>", "a[href=\"#_CPPv4N7AvidaGP7AvidaGPERR7AvidaGP\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7AvidaGP7AvidaGPERR7AvidaGP\">\n<span id=\"_CPPv3N7AvidaGP7AvidaGPERR7AvidaGP\"></span><span id=\"_CPPv2N7AvidaGP7AvidaGPERR7AvidaGP\"></span><span id=\"AvidaGP::AvidaGP__AvidaGPRR\"></span><span class=\"target\" id=\"classAvidaGP_1ad826b15250dfd4b5c4e176619d6391fc\"></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N7AvidaGP7AvidaGPERR7AvidaGP\" title=\"AvidaGP::AvidaGP\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></a><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseE3PtrIK10inst_lib_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseE3PtrIK10inst_lib_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base13AvidaCPU_BaseE3PtrIK10inst_lib_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base13AvidaCPU_BaseE3PtrIK10inst_lib_tE\"></span><span id=\"AvidaCPU_Base::AvidaCPU_Base__Ptr:inst_lib_tC:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a5917543104d164e11f37e34abd0de548\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../base/api/Ptr.html#_CPPv4I0E3Ptr\" title=\"Ptr\"><span class=\"n\"><span class=\"pre\">Ptr</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base10inst_lib_tE\" title=\"AvidaCPU_Base::inst_lib_t\"><span class=\"n\"><span class=\"pre\">inst_lib_t</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">inst_lib</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Create an AvidaCPU with a specified instruction set (but no genome sequence) </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base5SetIPE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base5SetIPE6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base5SetIPE6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base5SetIPE6size_t\"></span><span id=\"AvidaCPU_Base::SetIP__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a277424efaf085c32dcfa1df734fa71f1\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetIP</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">pos</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9SetInputsERK6vectorIdE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9SetInputsERK6vectorIdE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9SetInputsERK6vectorIdE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9SetInputsERK6vectorIdE\"></span><span id=\"AvidaCPU_Base::SetInputs__vector:double:CR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a9004b0b1aeb674ec93d89fd0a2f82782\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetInputs</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">vals</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11scope_stackE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11scope_stackE\">\n<span id=\"_CPPv3N13AvidaCPU_Base11scope_stackE\"></span><span id=\"_CPPv2N13AvidaCPU_Base11scope_stackE\"></span><span id=\"AvidaCPU_Base::scope_stack__vector:ScopeInfo:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ad3ec25b7c4f5a8eca1ba97404d3c60f1\"></span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base9ScopeInfoE\" title=\"AvidaCPU_Base::ScopeInfo\"><span class=\"n\"><span class=\"pre\">ScopeInfo</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">scope_stack</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_BaseD0Ev\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_BaseD0Ev\">\n<span id=\"_CPPv3N13AvidaCPU_BaseD0Ev\"></span><span id=\"_CPPv2N13AvidaCPU_BaseD0Ev\"></span><span id=\"AvidaCPU_Base::~AvidaCPU_Base\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a646fd7588f33f0f4ae983290e9cfb17e\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">virtual</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">~AvidaCPU_Base</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Destructor. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base10fun_startsE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base10fun_startsE\">\n<span id=\"_CPPv3N13AvidaCPU_Base10fun_startsE\"></span><span id=\"_CPPv2N13AvidaCPU_Base10fun_startsE\"></span><span id=\"AvidaCPU_Base::fun_starts__array:i.CPU_SIZE:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1af7d2cf2996517b1eb811d07f3198f6c8\"></span><a class=\"reference internal\" href=\"../../base/api/array.html#_CPPv4I0_6size_tE5array\" title=\"array\"><span class=\"n\"><span class=\"pre\">array</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base8CPU_SIZEE\" title=\"AvidaCPU_Base::CPU_SIZE\"><span class=\"n\"><span class=\"pre\">CPU_SIZE</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">fun_starts</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9RegBackup5valueE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9RegBackup5valueE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9RegBackup5valueE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9RegBackup5valueE\"></span><span id=\"AvidaCPU_Base::RegBackup::value__double\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1RegBackup_1adc2451eaabe28d89ec59ae9768d3dea2\"></span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">value</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base5ResetEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base5ResetEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base5ResetEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base5ResetEv\"></span><span id=\"AvidaCPU_Base::Reset\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1abc59c7255c01f6a96228584d30c80ef1\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Reset</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Reset the entire CPU to a starting state, without a genome. </p></dd>", "a[href=\"../../math/api/Random.html#_CPPv46Random\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv46Random\">\n<span id=\"_CPPv36Random\"></span><span id=\"_CPPv26Random\"></span><span id=\"Random\"></span><span class=\"target\" id=\"classRandom\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Random</span></span></span><br/></dt><dd><p>Middle Square Weyl Sequence: A versatile and non-patterned pseudo-random-number generator. Based on: <a class=\"reference external\" href=\"https://en.wikipedia.org/wiki/Middle-square_method\">https://en.wikipedia.org/wiki/Middle-square_method</a></p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base12GetNumTraitsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base12GetNumTraitsEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base12GetNumTraitsEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base12GetNumTraitsEv\"></span><span id=\"AvidaCPU_Base::GetNumTraitsC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a872535fafbadf582e7e9eb8e8c8c7511\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetNumTraits</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base9GetOutputEi\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base9GetOutputEi\">\n<span id=\"_CPPv3NK13AvidaCPU_Base9GetOutputEi\"></span><span id=\"_CPPv2NK13AvidaCPU_Base9GetOutputEi\"></span><span id=\"AvidaCPU_Base::GetOutput__iC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a5e7b6ad9b5b31be88d33cd3cf3c3404a\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetOutput</span></span></span><span class=\"sig-paren\">(</span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11PushRegInfoE6size_t6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11PushRegInfoE6size_t6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base11PushRegInfoE6size_t6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base11PushRegInfoE6size_t6size_t\"></span><span id=\"AvidaCPU_Base::PushRegInfo__s.s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a2c7f4b0ba655c2708c5a894e30e6a7f7\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushRegInfo</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">scope_id</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">reg_id</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8genome_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8genome_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base8genome_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base8genome_tE\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aca6c6c1038e72d241a1092a3a160118a\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">genome_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"Genome.html#_CPPv4I000E6Genome\" title=\"Genome\"><span class=\"n\"><span class=\"pre\">Genome</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base10inst_lib_tE\" title=\"AvidaCPU_Base::inst_lib_t\"><span class=\"n\"><span class=\"pre\">inst_lib_t</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERK13AvidaCPU_Base\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERK13AvidaCPU_Base\">\n<span id=\"_CPPv3N13AvidaCPU_Base13AvidaCPU_BaseERK13AvidaCPU_Base\"></span><span id=\"_CPPv2N13AvidaCPU_Base13AvidaCPU_BaseERK13AvidaCPU_Base\"></span><span id=\"AvidaCPU_Base::AvidaCPU_Base__AvidaCPU_BaseCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a2c0cb7abd6dd5449240252134cce5241\"></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERK13AvidaCPU_Base\" title=\"AvidaCPU_Base::AvidaCPU_Base\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></a><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd><p>Copy constructor. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8CPU_SIZEE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8CPU_SIZEE\">\n<span id=\"_CPPv3N13AvidaCPU_Base8CPU_SIZEE\"></span><span id=\"_CPPv2N13AvidaCPU_Base8CPU_SIZEE\"></span><span id=\"AvidaCPU_Base::CPU_SIZE__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1afa010c0ec3b2f1fd002b2907e37a2d70\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">constexpr</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">CPU_SIZE</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">16</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base13AvidaCPU_BaseEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base13AvidaCPU_BaseEv\"></span><span id=\"AvidaCPU_Base::AvidaCPU_Base\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1af640cf5ccfe01f5fdc13f8a07deeb24d\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Create a default AvidaCPU (no genome sequence, default instruction set) </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base10SetOutputsERRNSt13unordered_mapIidEE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base10SetOutputsERRNSt13unordered_mapIidEE\">\n<span id=\"_CPPv3N13AvidaCPU_Base10SetOutputsERRNSt13unordered_mapIidEE\"></span><span id=\"_CPPv2N13AvidaCPU_Base10SetOutputsERRNSt13unordered_mapIidEE\"></span><span id=\"AvidaCPU_Base::SetOutputs__std::unordered_map:i.double:RR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aec1aa5f37a92807e969d511a2204b06d\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetOutputs</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">vals</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11GetRegStackEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11GetRegStackEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11GetRegStackEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11GetRegStackEv\"></span><span id=\"AvidaCPU_Base::GetRegStackC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aae094f28322a746b706ca0debc849770\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base9RegBackupE\" title=\"AvidaCPU_Base::RegBackup\"><span class=\"n\"><span class=\"pre\">RegBackup</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetRegStack</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9IncErrorsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9IncErrorsEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base9IncErrorsEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base9IncErrorsEv\"></span><span id=\"AvidaCPU_Base::IncErrors\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aee2b176fbc104a8928f245f2133d5a20\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">IncErrors</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"InstLib.html#_CPPv49ScopeType\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv49ScopeType\">\n<span id=\"_CPPv39ScopeType\"></span><span id=\"_CPPv29ScopeType\"></span><span class=\"target\" id=\"InstLib_8hpp_1a3169a8b21215d4fbbf99939d8f51c755\"></span><span class=\"k\"><span class=\"pre\">enum</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ScopeType</span></span></span><br/></dt><dd><p>ScopeType is used for scopes that we need to do something special at the end. Eg: LOOP needs to go back to beginning of loop; FUNCTION needs to return to call. </p><p><em>Values:</em></p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base7ProcessE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base7ProcessE6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base7ProcessE6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base7ProcessE6size_t\"></span><span id=\"AvidaCPU_Base::Process__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a5476d8090684b7872909c33352af2017\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Process</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">num_inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Process the next SERIES of instructions, directed by the instruction pointer. </p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11PrintGenomeERKNSt6stringE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11PrintGenomeERKNSt6stringE\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11PrintGenomeERKNSt6stringE\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11PrintGenomeERKNSt6stringE\"></span><span id=\"AvidaCPU_Base::PrintGenome__ssCRC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1af1d1840033a7e3968f9d85b4b8a02d85\"></span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PrintGenome</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">string</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">filename</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base10PrintStateERNSt7ostreamE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base10PrintStateERNSt7ostreamE\">\n<span id=\"_CPPv3NK13AvidaCPU_Base10PrintStateERNSt7ostreamE\"></span><span id=\"_CPPv2NK13AvidaCPU_Base10PrintStateERNSt7ostreamE\"></span><span id=\"AvidaCPU_Base::PrintState__osRC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a1ab7653eb796bfeb4697d8a75401be14\"></span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PrintState</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">ostream</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">os</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">cout</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd><p>Print out the state of the virtual CPU. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8PushInstERKNSt6stringE6size_t6size_t6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8PushInstERKNSt6stringE6size_t6size_t6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base8PushInstERKNSt6stringE6size_t6size_t6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base8PushInstERKNSt6stringE6size_t6size_t6size_t\"></span><span id=\"AvidaCPU_Base::PushInst__ssCR.s.s.s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ae7d1642d188715d4a6b0c0bfe6268555\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">string</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">name</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a0</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a1</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a2</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Add a new instruction to the end of the genome, by NAME and args. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base6inputsE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base6inputsE\">\n<span id=\"_CPPv3N13AvidaCPU_Base6inputsE\"></span><span id=\"_CPPv2N13AvidaCPU_Base6inputsE\"></span><span id=\"AvidaCPU_Base::inputs__std::unordered_map:i.double:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aa3c83cf5a1afa8348069d4fd66b6282c\"></span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">inputs</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9SetInputsERKNSt13unordered_mapIidEE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9SetInputsERKNSt13unordered_mapIidEE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9SetInputsERKNSt13unordered_mapIidEE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9SetInputsERKNSt13unordered_mapIidEE\"></span><span id=\"AvidaCPU_Base::SetInputs__std::unordered_map:i.double:CR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aa25cf79f302ec576b4bb4b2a7f27bbdf\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetInputs</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">vals</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"Genome.html#_CPPv4I000E6Genome\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I000E6Genome\">\n<span id=\"_CPPv3I000E6Genome\"></span><span id=\"_CPPv2I000E6Genome\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">INST_T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">INST_LIB_T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SEQUENCE_T</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4I000E6Genome\" title=\"Genome::INST_T\"><span class=\"n\"><span class=\"pre\">INST_T</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"classGenome\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Genome</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">:</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">public</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4I000E6Genome\" title=\"Genome::INST_T\"><span class=\"n\"><span class=\"pre\">INST_T</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv47AvidaGP\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv47AvidaGP\">\n<span id=\"_CPPv37AvidaGP\"></span><span id=\"_CPPv27AvidaGP\"></span><span id=\"AvidaGP\"></span><span class=\"target\" id=\"classAvidaGP\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">:</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">public</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I0E13AvidaCPU_Base\" title=\"AvidaCPU_Base\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv47AvidaGP\" title=\"AvidaGP\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8SetInputEid\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8SetInputEid\">\n<span id=\"_CPPv3N13AvidaCPU_Base8SetInputEid\"></span><span id=\"_CPPv2N13AvidaCPU_Base8SetInputEid\"></span><span id=\"AvidaCPU_Base::SetInput__i.double\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a8ace8a2fee46e6d45a9803330911a71c\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetInput</span></span></span><span class=\"sig-paren\">(</span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">input_id</span></span>, <span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">value</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9PushStackE6size_td\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9PushStackE6size_td\">\n<span id=\"_CPPv3N13AvidaCPU_Base9PushStackE6size_td\"></span><span id=\"_CPPv2N13AvidaCPU_Base9PushStackE6size_td\"></span><span id=\"AvidaCPU_Base::PushStack__s.double\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1af4cc0e44369c16a49b8acae69dca627c\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushStack</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span>, <span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">value</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11ProcessInstERK6inst_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11ProcessInstERK6inst_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base11ProcessInstERK6inst_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base11ProcessInstERK6inst_t\"></span><span id=\"AvidaCPU_Base::ProcessInst__inst_tCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a3dfe753397e34c7b3a48b8ceb47c912f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ProcessInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6inst_tE\" title=\"AvidaCPU_Base::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Process a specified instruction, provided by the caller. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9ScopeInfo5scopeE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9ScopeInfo5scopeE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9ScopeInfo5scopeE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9ScopeInfo5scopeE\"></span><span id=\"AvidaCPU_Base::ScopeInfo::scope__s\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1ScopeInfo_1a53dd27ded08096d1e3707a923fda4003\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">scope</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_BaseixE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_BaseixE6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_BaseixE6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_BaseixE6size_t\"></span><span id=\"AvidaCPU_Base::subscript-operator__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aea86483adf8fb46bd26396badc96e5fa\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6inst_tE\" title=\"AvidaCPU_Base::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">[]</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">pos</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base13GetNumOutputsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base13GetNumOutputsEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base13GetNumOutputsEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base13GetNumOutputsEv\"></span><span id=\"AvidaCPU_Base::GetNumOutputsC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a9a84284af27b0adce80345ce56ed36eb\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetNumOutputs</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7AvidaGP7AvidaGPE3PtrIK10inst_lib_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7AvidaGP7AvidaGPE3PtrIK10inst_lib_tE\">\n<span id=\"_CPPv3N7AvidaGP7AvidaGPE3PtrIK10inst_lib_tE\"></span><span id=\"_CPPv2N7AvidaGP7AvidaGPE3PtrIK10inst_lib_tE\"></span><span id=\"AvidaGP::AvidaGP__Ptr:inst_lib_tC:\"></span><span class=\"target\" id=\"classAvidaGP_1add525a91b385b84b1ed63c567e573671\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../base/api/Ptr.html#_CPPv4I0E3Ptr\" title=\"Ptr\"><span class=\"n\"><span class=\"pre\">Ptr</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">inst_lib_t</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">inst_lib</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13SingleProcessEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13SingleProcessEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base13SingleProcessEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base13SingleProcessEv\"></span><span id=\"AvidaCPU_Base::SingleProcess\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a2e8af2acc7c4ba0188f9e0f4a798299f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SingleProcess</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Process the NEXT instruction pointed to be the instruction pointer. </p></dd>", "a[href=\"#_CPPv4N7AvidaGP6base_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7AvidaGP6base_tE\">\n<span id=\"_CPPv3N7AvidaGP6base_tE\"></span><span id=\"_CPPv2N7AvidaGP6base_tE\"></span><span class=\"target\" id=\"classAvidaGP_1aa18b4e0d9dbf484b0d6eca9440b84a10\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">base_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I0E13AvidaCPU_Base\" title=\"AvidaCPU_Base\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv47AvidaGP\" title=\"AvidaGP\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4I0E13AvidaCPU_Base\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I0E13AvidaCPU_Base\">\n<span id=\"_CPPv3I0E13AvidaCPU_Base\"></span><span id=\"_CPPv2I0E13AvidaCPU_Base\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">HARDWARE</span></span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"classAvidaCPU__Base\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></span><br/></dt><dd></dd>", "a[href=\"#avidagp-hpp\"]": "<h1 class=\"tippy-header\" style=\"margin-top: 0;\">AvidaGP.hpp<a class=\"headerlink\" href=\"#avidagp-hpp\" title=\"Link to this heading\">\uf0c1</a></h1><p>This is a simple, efficient CPU for and applied version of Avida. </p><p><dl>\n<dt class=\"sig sig-object cpp\">\n<em><span class=\"pre\">Todo:</span></em></dt>\n<dd><p>Should we save a copy of the original genome? (or create a new \u201cmemory\u201d member) </p>\n<p>We should clean up how we handle scope; the root scope is zero, so the arg-based scopes are 1-16 (or however many). Right now we increment the value in various places and should be more consistent. </p>\n<p>How should Avida-GP organisms take an action? Options include sending ALL outputs and picking the maximum field; sending a single output and using its value; having specialized commands\u2026 </p>\n</dd></dl>\n</p>", "a[href=\"#_CPPv4N13AvidaCPU_Base10PushRandomER6RandomK6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base10PushRandomER6RandomK6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base10PushRandomER6RandomK6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base10PushRandomER6RandomK6size_t\"></span><span id=\"AvidaCPU_Base::PushRandom__RandomR.sC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a5c00ddf2b2263e176935ba5b6beb8ee6\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushRandom</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../math/api/Random.html#_CPPv46Random\" title=\"Random\"><span class=\"n\"><span class=\"pre\">Random</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">random</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">count</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">1</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base8GetStackE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base8GetStackE6size_t\">\n<span id=\"_CPPv3NK13AvidaCPU_Base8GetStackE6size_t\"></span><span id=\"_CPPv2NK13AvidaCPU_Base8GetStackE6size_t\"></span><span id=\"AvidaCPU_Base::GetStack__sC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a021e3ef94301c5dbf4c6a51c42d145c1\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base7stack_tE\" title=\"AvidaCPU_Base::stack_t\"><span class=\"n\"><span class=\"pre\">stack_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetStack</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9GetTraitsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9GetTraitsEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base9GetTraitsEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base9GetTraitsEv\"></span><span id=\"AvidaCPU_Base::GetTraits\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a5be53d0695b0403aeaa37796134b0c41\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetTraits</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11BypassScopeE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11BypassScopeE6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base11BypassScopeE6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base11BypassScopeE6size_t\"></span><span id=\"AvidaCPU_Base::BypassScope__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a1c8c87de38bfa7ebc0fd893c21f046d4\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">BypassScope</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">scope</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11GetFunStartE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11GetFunStartE6size_t\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11GetFunStartE6size_t\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11GetFunStartE6size_t\"></span><span id=\"AvidaCPU_Base::GetFunStart__sC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a91f98bfc16cdc6161042651f55c7bdac\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetFunStart</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11InstructionltERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11InstructionltERK11Instruction\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11InstructionltERK11Instruction\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11InstructionltERK11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::lt-operator__InstructionCRC\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a37023351c98ca52f90dafd51c1e063ce\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">&lt;</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">in</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8PushInstERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8PushInstERK11Instruction\">\n<span id=\"_CPPv3N13AvidaCPU_Base8PushInstERK11Instruction\"></span><span id=\"_CPPv2N13AvidaCPU_Base8PushInstERK11Instruction\"></span><span id=\"AvidaCPU_Base::PushInst__InstructionCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ac919810bea9576474499f50f9f719ce7\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Add a specified new instruction to the end of the genome. </p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base9GetInputsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base9GetInputsEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base9GetInputsEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base9GetInputsEv\"></span><span id=\"AvidaCPU_Base::GetInputsC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a3149b66a6908feb1d53991bc99fadf2f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetInputs</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base5TraceE6size_tRNSt7ostreamE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base5TraceE6size_tRNSt7ostreamE\">\n<span id=\"_CPPv3N13AvidaCPU_Base5TraceE6size_tRNSt7ostreamE\"></span><span id=\"_CPPv2N13AvidaCPU_Base5TraceE6size_tRNSt7ostreamE\"></span><span id=\"AvidaCPU_Base::Trace__s.osR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aebb7e4d27de38c671760d3ad855a0f1d\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Trace</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">num_inst</span></span>, <a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">ostream</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">os</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">cout</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Trace the instructions being exectured, with full CPU details. </p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base12GetNumInputsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base12GetNumInputsEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base12GetNumInputsEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base12GetNumInputsEv\"></span><span id=\"AvidaCPU_Base::GetNumInputsC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a0567c87cd2949e85e9107b0fe9520d23\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetNumInputs</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7AvidaGP7AvidaGPERK8genome_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7AvidaGP7AvidaGPERK8genome_t\">\n<span id=\"_CPPv3N7AvidaGP7AvidaGPERK8genome_t\"></span><span id=\"_CPPv2N7AvidaGP7AvidaGPERK8genome_t\"></span><span id=\"AvidaGP::AvidaGP__genome_tCR\"></span><span class=\"target\" id=\"classAvidaGP_1a79ac55e04e98fcd491debecbf2f9a3c3\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">genome_t</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">in_genome</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base10GetInstLibEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base10GetInstLibEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base10GetInstLibEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base10GetInstLibEv\"></span><span id=\"AvidaCPU_Base::GetInstLibC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a04c997d8a34207c004180901e95afde1\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/Ptr.html#_CPPv4I0E3Ptr\" title=\"Ptr\"><span class=\"n\"><span class=\"pre\">Ptr</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base10inst_lib_tE\" title=\"AvidaCPU_Base::inst_lib_t\"><span class=\"n\"><span class=\"pre\">inst_lib_t</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetInstLib</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base9PrintInstERK6inst_tRNSt7ostreamE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base9PrintInstERK6inst_tRNSt7ostreamE\">\n<span id=\"_CPPv3NK13AvidaCPU_Base9PrintInstERK6inst_tRNSt7ostreamE\"></span><span id=\"_CPPv2NK13AvidaCPU_Base9PrintInstERK6inst_tRNSt7ostreamE\"></span><span id=\"AvidaCPU_Base::PrintInst__inst_tCR.osRC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a99f2c67d1cc99998a91d37ad88a08ecb\"></span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PrintInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6inst_tE\" title=\"AvidaCPU_Base::inst_t\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst</span></span>, <a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">ostream</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">os</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">cout</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd><p>Print out a single instruction, with its arguments. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13RandomizeInstE6size_tR6Random\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13RandomizeInstE6size_tR6Random\">\n<span id=\"_CPPv3N13AvidaCPU_Base13RandomizeInstE6size_tR6Random\"></span><span id=\"_CPPv2N13AvidaCPU_Base13RandomizeInstE6size_tR6Random\"></span><span id=\"AvidaCPU_Base::RandomizeInst__s.RandomR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1abbfbf50e338722fe5257a1932aebcb2c\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">RandomizeInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">pos</span></span>, <a class=\"reference internal\" href=\"../../math/api/Random.html#_CPPv46Random\" title=\"Random\"><span class=\"n\"><span class=\"pre\">Random</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">rand</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base12GetNumErrorsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base12GetNumErrorsEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base12GetNumErrorsEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base12GetNumErrorsEv\"></span><span id=\"AvidaCPU_Base::GetNumErrorsC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a23212dc4e252e65b0f0701a9550996ed\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetNumErrors</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base6inst_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base6inst_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base6inst_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base6inst_tE\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aab11ee6cca43572053188e69f2b35ac4\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">inst_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base13GetScopeStackEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base13GetScopeStackEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base13GetScopeStackEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base13GetScopeStackEv\"></span><span id=\"AvidaCPU_Base::GetScopeStackC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ab1e51777cab2395b08e3871ab7a09923\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base9ScopeInfoE\" title=\"AvidaCPU_Base::ScopeInfo\"><span class=\"n\"><span class=\"pre\">ScopeInfo</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetScopeStack</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9SetInputsERRNSt13unordered_mapIidEE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9SetInputsERRNSt13unordered_mapIidEE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9SetInputsERRNSt13unordered_mapIidEE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9SetInputsERRNSt13unordered_mapIidEE\"></span><span id=\"AvidaCPU_Base::SetInputs__std::unordered_map:i.double:RR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a735c6dcf4ac5ea2d98bb66245aed71da\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetInputs</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">vals</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9SetGenomeERK8genome_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9SetGenomeERK8genome_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base9SetGenomeERK8genome_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base9SetGenomeERK8genome_t\"></span><span id=\"AvidaCPU_Base::SetGenome__genome_tCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a2ccb25b87740bc4c3f815d4e172e0a5f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetGenome</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base8genome_tE\" title=\"AvidaCPU_Base::genome_t\"><span class=\"n\"><span class=\"pre\">genome_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">g</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base8PopStackE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base8PopStackE6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base8PopStackE6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base8PopStackE6size_t\"></span><span id=\"AvidaCPU_Base::PopStack__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ae3a842107febb1bd9e126bdcea45a29b\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PopStack</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9SetOutputEid\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9SetOutputEid\">\n<span id=\"_CPPv3N13AvidaCPU_Base9SetOutputEid\"></span><span id=\"_CPPv2N13AvidaCPU_Base9SetOutputEid\"></span><span id=\"AvidaCPU_Base::SetOutput__i.double\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a2ac47dc611e4b09b92b063a83cab0664\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetOutput</span></span></span><span class=\"sig-paren\">(</span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">output_id</span></span>, <span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">value</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11UpdateScopeE6size_t9ScopeType\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11UpdateScopeE6size_t9ScopeType\">\n<span id=\"_CPPv3N13AvidaCPU_Base11UpdateScopeE6size_t9ScopeType\"></span><span id=\"_CPPv2N13AvidaCPU_Base11UpdateScopeE6size_t9ScopeType\"></span><span id=\"AvidaCPU_Base::UpdateScope__s.ScopeType\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ab65e852959913031049ea1edc2dc696f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">UpdateScope</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">new_scope</span></span>, <a class=\"reference internal\" href=\"InstLib.html#_CPPv49ScopeType\" title=\"ScopeType\"><span class=\"n\"><span class=\"pre\">ScopeType</span></span></a><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">type</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"InstLib.html#_CPPv49ScopeType\" title=\"ScopeType\"><span class=\"n\"><span class=\"pre\">ScopeType</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><a class=\"reference internal\" href=\"InstLib.html#_CPPv4N9ScopeType5BASICE\" title=\"ScopeType::BASIC\"><span class=\"n\"><span class=\"pre\">BASIC</span></span></a><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base12GetCallStackEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base12GetCallStackEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base12GetCallStackEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base12GetCallStackEv\"></span><span id=\"AvidaCPU_Base::GetCallStackC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ac04f614b5f8610b25294bbfd783a13f4\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetCallStack</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11SetFunStartE6size_ti\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11SetFunStartE6size_ti\">\n<span id=\"_CPPv3N13AvidaCPU_Base11SetFunStartE6size_ti\"></span><span id=\"_CPPv2N13AvidaCPU_Base11SetFunStartE6size_ti\"></span><span id=\"AvidaCPU_Base::SetFunStart__s.i\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a4dd3ffb1cb193a7c4add4d9e4963dfb8\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetFunStart</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span>, <span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">value</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9INST_ARGSE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9INST_ARGSE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9INST_ARGSE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9INST_ARGSE\"></span><span id=\"AvidaCPU_Base::INST_ARGS__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a61f6bdaeeac172ca68a4e699194f1cc8\"></span><span class=\"k\"><span class=\"pre\">static</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">constexpr</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">INST_ARGS</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">3</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11InstructiongtERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11InstructiongtERK11Instruction\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11InstructiongtERK11Instruction\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11InstructiongtERK11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::gt-operator__InstructionCRC\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1ac2b4bfea1c3ffd663386e51f383d02ac\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">&gt;</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">in</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9RegBackup9RegBackupEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9RegBackup9RegBackupEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base9RegBackup9RegBackupEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base9RegBackup9RegBackupEv\"></span><span id=\"AvidaCPU_Base::RegBackup::RegBackup\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1RegBackup_1ae23059261e1c1fa58b3d833bc22c7a92\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">RegBackup</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7AvidaGPD0Ev\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7AvidaGPD0Ev\">\n<span id=\"_CPPv3N7AvidaGPD0Ev\"></span><span id=\"_CPPv2N7AvidaGPD0Ev\"></span><span id=\"AvidaGP::~AvidaGP\"></span><span class=\"target\" id=\"classAvidaGP_1a608dd969e01e3d128f4fbee75e0d8e42\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">virtual</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">~AvidaGP</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base4LoadERNSt7istreamE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base4LoadERNSt7istreamE\">\n<span id=\"_CPPv3N13AvidaCPU_Base4LoadERNSt7istreamE\"></span><span id=\"_CPPv2N13AvidaCPU_Base4LoadERNSt7istreamE\"></span><span id=\"AvidaCPU_Base::Load__isR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ab3ed267bf0dc7a703aa85da6dcce4143\"></span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Load</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">istream</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">input</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base10SetOutputsERKNSt13unordered_mapIidEE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base10SetOutputsERKNSt13unordered_mapIidEE\">\n<span id=\"_CPPv3N13AvidaCPU_Base10SetOutputsERKNSt13unordered_mapIidEE\"></span><span id=\"_CPPv2N13AvidaCPU_Base10SetOutputsERKNSt13unordered_mapIidEE\"></span><span id=\"AvidaCPU_Base::SetOutputs__std::unordered_map:i.double:CR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a07b1ff665599b51530cbce10d600ac35\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetOutputs</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">vals</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base14PushInstStringENSt6stringE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base14PushInstStringENSt6stringE\">\n<span id=\"_CPPv3N13AvidaCPU_Base14PushInstStringENSt6stringE\"></span><span id=\"_CPPv2N13AvidaCPU_Base14PushInstStringENSt6stringE\"></span><span id=\"AvidaCPU_Base::PushInstString__ss\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aa3c43637f5605499b144f9ab846b9893\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushInstString</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">string</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">info</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERR13AvidaCPU_Base\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERR13AvidaCPU_Base\">\n<span id=\"_CPPv3N13AvidaCPU_Base13AvidaCPU_BaseERR13AvidaCPU_Base\"></span><span id=\"_CPPv2N13AvidaCPU_Base13AvidaCPU_BaseERR13AvidaCPU_Base\"></span><span id=\"AvidaCPU_Base::AvidaCPU_Base__AvidaCPU_BaseRR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a1b82d8c346bea110e485e7f6950ccca8\"></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERR13AvidaCPU_Base\" title=\"AvidaCPU_Base::AvidaCPU_Base\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></a><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd><p>Move constructor. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11Instruction11InstructionERR11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11Instruction11InstructionERR11Instruction\">\n<span id=\"_CPPv3N13AvidaCPU_Base11Instruction11InstructionERR11Instruction\"></span><span id=\"_CPPv2N13AvidaCPU_Base11Instruction11InstructionERR11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::Instruction__InstructionRR\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a769601999a463603430258eb04279d22\"></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11Instruction11InstructionERR11Instruction\" title=\"AvidaCPU_Base::Instruction::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11InstructionneERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11InstructionneERK11Instruction\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11InstructionneERK11Instruction\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11InstructionneERK11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::neq-operator__InstructionCRC\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a68742f97fe7e61828377edf330b08bb7\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">!=</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">in</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base6this_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base6this_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base6this_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base6this_tE\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a082b002ed15fa0932c9d5bad38b6973c\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">this_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I0E13AvidaCPU_Base\" title=\"AvidaCPU_Base\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4I0E13AvidaCPU_Base\" title=\"AvidaCPU_Base::HARDWARE\"><span class=\"n\"><span class=\"pre\">HARDWARE</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"../../base/api/array.html#_CPPv4I0_6size_tE5array\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I0_6size_tE5array\">\n<span id=\"_CPPv3I0_6size_tE5array\"></span><span id=\"_CPPv2I0_6size_tE5array\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">NUM_ELEMENTS</span></span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"structarray\"></span><span class=\"k\"><span class=\"pre\">struct</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">array</span></span></span><br/></dt><dd><p>We are in debug mode, so array has the same interface as std::array, but with extra bounds checking. Using vector as our base since it has the right pieces and is dynamic. </p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base5GetIPEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base5GetIPEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base5GetIPEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base5GetIPEv\"></span><span id=\"AvidaCPU_Base::GetIPC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a1c2a58dbbe4eae75a49712dc06cb0f6d\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetIP</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base7ResetIPEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base7ResetIPEv\">\n<span id=\"_CPPv3N13AvidaCPU_Base7ResetIPEv\"></span><span id=\"_CPPv2N13AvidaCPU_Base7ResetIPEv\"></span><span id=\"AvidaCPU_Base::ResetIP\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a7917d2b0c8391bac8cf2acfce32c01ff\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ResetIP</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Reset the instruction pointer to the beginning of the genome AND reset scope. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11Instruction11InstructionERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11Instruction11InstructionERK11Instruction\">\n<span id=\"_CPPv3N13AvidaCPU_Base11Instruction11InstructionERK11Instruction\"></span><span id=\"_CPPv2N13AvidaCPU_Base11Instruction11InstructionERK11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::Instruction__InstructionCR\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1aa5d53a2350e1746edc8e8218a1f82415\"></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11Instruction11InstructionERK11Instruction\" title=\"AvidaCPU_Base::Instruction::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base6GetRegE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base6GetRegE6size_t\">\n<span id=\"_CPPv3NK13AvidaCPU_Base6GetRegE6size_t\"></span><span id=\"_CPPv2NK13AvidaCPU_Base6GetRegE6size_t\"></span><span id=\"AvidaCPU_Base::GetReg__sC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a9e09a907a3bdcde1c6558a4e00f7dec6\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetReg</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base5TraceE6size_tRKNSt6stringE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base5TraceE6size_tRKNSt6stringE\">\n<span id=\"_CPPv3N13AvidaCPU_Base5TraceE6size_tRKNSt6stringE\"></span><span id=\"_CPPv2N13AvidaCPU_Base5TraceE6size_tRKNSt6stringE\"></span><span id=\"AvidaCPU_Base::Trace__s.ssCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a20bfbfaa29260ef0065fa6587c33c277\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Trace</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">num_inst</span></span>, <span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">string</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">filename</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I0DpE6vector\">\n<span id=\"_CPPv3I0DpE6vector\"></span><span id=\"_CPPv2I0DpE6vector\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">...</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Ts</span></span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"classvector\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">vector</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">:</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">public</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">vector</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4I0DpE6vector\" title=\"vector::T\"><span class=\"n\"><span class=\"pre\">T</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I0DpE6vector\" title=\"vector::Ts\"><span class=\"n\"><span class=\"pre\">Ts</span></span></a><span class=\"p\"><span class=\"pre\">...</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd><p>Build a debug wrapper vector around std::vector. </p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_BaseneERK6this_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_BaseneERK6this_t\">\n<span id=\"_CPPv3NK13AvidaCPU_BaseneERK6this_t\"></span><span id=\"_CPPv2NK13AvidaCPU_BaseneERK6this_t\"></span><span id=\"AvidaCPU_Base::neq-operator__this_tCRC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aa0ead53287a66280d4bb513b3af69598\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">!=</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base6this_tE\" title=\"AvidaCPU_Base::this_t\"><span class=\"n\"><span class=\"pre\">this_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">other</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base8CurScopeEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base8CurScopeEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base8CurScopeEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base8CurScopeEv\"></span><span id=\"AvidaCPU_Base::CurScopeC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a6fc1cfee24903d61adcee882706a115e\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">CurScope</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base4LoadERKNSt6stringE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base4LoadERKNSt6stringE\">\n<span id=\"_CPPv3N13AvidaCPU_Base4LoadERKNSt6stringE\"></span><span id=\"_CPPv2N13AvidaCPU_Base4LoadERKNSt6stringE\"></span><span id=\"AvidaCPU_Base::Load__ssCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a3223eb42cebf1895db1a5930016f25a7\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Load</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">string</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">filename</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERK10inst_lib_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base13AvidaCPU_BaseERK10inst_lib_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base13AvidaCPU_BaseERK10inst_lib_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base13AvidaCPU_BaseERK10inst_lib_t\"></span><span id=\"AvidaCPU_Base::AvidaCPU_Base__inst_lib_tCR\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ad67fc101a90dda62e451e997e6c51a91\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaCPU_Base</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base10inst_lib_tE\" title=\"AvidaCPU_Base::inst_lib_t\"><span class=\"n\"><span class=\"pre\">inst_lib_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst_lib</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base10hardware_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base10hardware_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base10hardware_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base10hardware_tE\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a5b080b2166f1ce990a0169e4fc767980\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">hardware_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I0E13AvidaCPU_Base\" title=\"AvidaCPU_Base::HARDWARE\"><span class=\"n\"><span class=\"pre\">HARDWARE</span></span></a><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9ScopeInfoE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9ScopeInfoE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9ScopeInfoE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9ScopeInfoE\"></span><span id=\"AvidaCPU_Base::ScopeInfo\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1ScopeInfo\"></span><span class=\"k\"><span class=\"pre\">struct</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ScopeInfo</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base8ToStringEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base8ToStringEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base8ToStringEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base8ToStringEv\"></span><span id=\"AvidaCPU_Base::ToStringC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a1bd44fa765e5c8619a5b02c7d879f8f7\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">string</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ToString</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd><p>Convert the current state to a string. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base6errorsE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base6errorsE\">\n<span id=\"_CPPv3N13AvidaCPU_Base6errorsE\"></span><span id=\"_CPPv2N13AvidaCPU_Base6errorsE\"></span><span id=\"AvidaCPU_Base::errors__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a7233b265f9d9e2f8bd512dbe5e40c5f1\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">errors</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11Instruction4argsE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11Instruction4argsE\">\n<span id=\"_CPPv3N13AvidaCPU_Base11Instruction4argsE\"></span><span id=\"_CPPv2N13AvidaCPU_Base11Instruction4argsE\"></span><span id=\"AvidaCPU_Base::Instruction::args__arg_set_t\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a0105096ebef950e54d4815d19bd055c8\"></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base9arg_set_tE\" title=\"AvidaCPU_Base::arg_set_t\"><span class=\"n\"><span class=\"pre\">arg_set_t</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">args</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base11InstructionaSERR11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base11InstructionaSERR11Instruction\">\n<span id=\"_CPPv3N13AvidaCPU_Base11InstructionaSERR11Instruction\"></span><span id=\"_CPPv2N13AvidaCPU_Base11InstructionaSERR11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::assign-operator__InstructionRR\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a3205245875e56a1244c35b66cf8ea1e2\"></span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">=</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9RegBackup9RegBackupE6size_t6size_td\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9RegBackup9RegBackupE6size_t6size_td\">\n<span id=\"_CPPv3N13AvidaCPU_Base9RegBackup9RegBackupE6size_t6size_td\"></span><span id=\"_CPPv2N13AvidaCPU_Base9RegBackup9RegBackupE6size_t6size_td\"></span><span id=\"AvidaCPU_Base::RegBackup::RegBackup__s.s.double\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1RegBackup_1a6074ff46f24d691e156c87ca49444fbf\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">RegBackup</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_s</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_r</span></span>, <span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">_v</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base6SetRegE6size_td\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base6SetRegE6size_td\">\n<span id=\"_CPPv3N13AvidaCPU_Base6SetRegE6size_td\"></span><span id=\"_CPPv2N13AvidaCPU_Base6SetRegE6size_td\"></span><span id=\"AvidaCPU_Base::SetReg__s.double\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ad2319ea594161d8b40d7e06da110dc12\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetReg</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span>, <span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">val</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9RegBackupE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9RegBackupE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9RegBackupE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9RegBackupE\"></span><span id=\"AvidaCPU_Base::RegBackup\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1RegBackup\"></span><span class=\"k\"><span class=\"pre\">struct</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">RegBackup</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9ScopeInfo4typeE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9ScopeInfo4typeE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9ScopeInfo4typeE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9ScopeInfo4typeE\"></span><span id=\"AvidaCPU_Base::ScopeInfo::type__ScopeType\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1ScopeInfo_1ae909c945412c0d5ad25132cb46a4675f\"></span><a class=\"reference internal\" href=\"InstLib.html#_CPPv49ScopeType\" title=\"ScopeType\"><span class=\"n\"><span class=\"pre\">ScopeType</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">type</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base5arg_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base5arg_tE\">\n<span id=\"_CPPv3N13AvidaCPU_Base5arg_tE\"></span><span id=\"_CPPv2N13AvidaCPU_Base5arg_tE\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1aa4b7a651ca2cad657faa940426ee08c5\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">arg_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7AvidaGP7AvidaGPEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7AvidaGP7AvidaGPEv\">\n<span id=\"_CPPv3N7AvidaGP7AvidaGPEv\"></span><span id=\"_CPPv2N7AvidaGP7AvidaGPEv\"></span><span id=\"AvidaGP::AvidaGP\"></span><span class=\"target\" id=\"classAvidaGP_1a11cca818de8c60b6f8a2fddc7d34ab42\"></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">default</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11InstructionleERK11Instruction\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11InstructionleERK11Instruction\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11InstructionleERK11Instruction\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11InstructionleERK11Instruction\"></span><span id=\"AvidaCPU_Base::Instruction::lte-operator__InstructionCRC\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1aefc1319124a15e9ad0ea352b2d04dcbf\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"k\"><span class=\"pre\">operator</span></span><span class=\"o\"><span class=\"pre\">&lt;=</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N13AvidaCPU_Base11InstructionE\" title=\"AvidaCPU_Base::Instruction\"><span class=\"n\"><span class=\"pre\">Instruction</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">in</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9RegBackup5scopeE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9RegBackup5scopeE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9RegBackup5scopeE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9RegBackup5scopeE\"></span><span id=\"AvidaCPU_Base::RegBackup::scope__s\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1RegBackup_1ab0e0c1cf5139bca9e4411fc2a95c0d97\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">scope</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base15PredictNextInstEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base15PredictNextInstEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base15PredictNextInstEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base15PredictNextInstEv\"></span><span id=\"AvidaCPU_Base::PredictNextInstC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a201f53447b05488785e1183d4462392e\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PredictNextInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd><p>Figure out which instruction is going to actually be run next SingleProcess()</p></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base11Instruction8GetIndexEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base11Instruction8GetIndexEv\">\n<span id=\"_CPPv3NK13AvidaCPU_Base11Instruction8GetIndexEv\"></span><span id=\"_CPPv2NK13AvidaCPU_Base11Instruction8GetIndexEv\"></span><span id=\"AvidaCPU_Base::Instruction::GetIndexC\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1Instruction_1a59ea55fc09def9a658aa8fc67595af80\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetIndex</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">override</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base8GetTraitE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base8GetTraitE6size_t\">\n<span id=\"_CPPv3NK13AvidaCPU_Base8GetTraitE6size_t\"></span><span id=\"_CPPv2NK13AvidaCPU_Base8GetTraitE6size_t\"></span><span id=\"AvidaCPU_Base::GetTrait__sC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a31843b08ff39236ecb9d4e94418d3cf9\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetTrait</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base9ScopeInfo9start_posE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base9ScopeInfo9start_posE\">\n<span id=\"_CPPv3N13AvidaCPU_Base9ScopeInfo9start_posE\"></span><span id=\"_CPPv2N13AvidaCPU_Base9ScopeInfo9start_posE\"></span><span id=\"AvidaCPU_Base::ScopeInfo::start_pos__s\"></span><span class=\"target\" id=\"structAvidaCPU__Base_1_1ScopeInfo_1acdef6098ff63fe0c410bcff3cc56a271\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">start_pos</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7AvidaGP7AvidaGPERK10inst_lib_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7AvidaGP7AvidaGPERK10inst_lib_t\">\n<span id=\"_CPPv3N7AvidaGP7AvidaGPERK10inst_lib_t\"></span><span id=\"_CPPv2N7AvidaGP7AvidaGPERK10inst_lib_t\"></span><span id=\"AvidaGP::AvidaGP__inst_lib_tCR\"></span><span class=\"target\" id=\"classAvidaGP_1a271729124fdd865867dda2f2d2a674b5\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AvidaGP</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">inst_lib_t</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">inst_lib</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK13AvidaCPU_Base8GetInputEi\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK13AvidaCPU_Base8GetInputEi\">\n<span id=\"_CPPv3NK13AvidaCPU_Base8GetInputEi\"></span><span id=\"_CPPv2NK13AvidaCPU_Base8GetInputEi\"></span><span id=\"AvidaCPU_Base::GetInput__iC\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1afc2b1c8daef15082bea89d96608cd27d\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetInput</span></span></span><span class=\"sig-paren\">(</span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base6traitsE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base6traitsE\">\n<span id=\"_CPPv3N13AvidaCPU_Base6traitsE\"></span><span id=\"_CPPv2N13AvidaCPU_Base6traitsE\"></span><span id=\"AvidaCPU_Base::traits__vector:double:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a1769544726bbf392704a19b256772187\"></span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">traits</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base15PushDefaultInstE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base15PushDefaultInstE6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base15PushDefaultInstE6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base15PushDefaultInstE6size_t\"></span><span id=\"AvidaCPU_Base::PushDefaultInst__s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ab4ca9d86ef1db77f5ad6a362b92053c6\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PushDefaultInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">count</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">1</span></span><span class=\"sig-paren\">)</span><br/></dt><dd><p>Add one or more default instructions to the end of the genome. </p></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base10call_stackE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base10call_stackE\">\n<span id=\"_CPPv3N13AvidaCPU_Base10call_stackE\"></span><span id=\"_CPPv2N13AvidaCPU_Base10call_stackE\"></span><span id=\"AvidaCPU_Base::call_stack__vector:s:\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1ac83c71c676f5bf7a2a912e7fe8f61816\"></span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">call_stack</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N13AvidaCPU_Base7SetInstE6size_t6size_t6size_t6size_t6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N13AvidaCPU_Base7SetInstE6size_t6size_t6size_t6size_t6size_t\">\n<span id=\"_CPPv3N13AvidaCPU_Base7SetInstE6size_t6size_t6size_t6size_t6size_t\"></span><span id=\"_CPPv2N13AvidaCPU_Base7SetInstE6size_t6size_t6size_t6size_t6size_t\"></span><span id=\"AvidaCPU_Base::SetInst__s.s.s.s.s\"></span><span class=\"target\" id=\"classAvidaCPU__Base_1a02282d9aa78aed0ca0251232eb4cd1d5\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetInst</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">pos</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">id</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a0</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a1</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span>, <span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a2</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">0</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>"}
skip_classes = ["headerlink", "sd-stretched-link"]

window.onload = function () {
    for (const [select, tip_html] of Object.entries(selector_to_html)) {
        const links = document.querySelectorAll(` ${select}`);
        for (const link of links) {
            if (skip_classes.some(c => link.classList.contains(c))) {
                continue;
            }

            tippy(link, {
                content: tip_html,
                allowHTML: true,
                arrow: true,
                placement: 'auto-start', maxWidth: 500, interactive: false,

            });
        };
    };
    console.log("tippy tips loaded!");
};
