//-----------------------------------------------------------------
// System Generator version 2018.3 Verilog source file.
//
// Copyright(C) 2018 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2018 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------

`include "conv_pkg.v"
`timescale 1 ns / 10 ps
module sysgen_constant_c61a5dd4d6 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0100011111001111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_e332c52148 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0100010111000110;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_270ccbe206 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0100001111001011;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_b2ce86c907 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0100110000010000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_e008e3ef1a (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0101000010010010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_9a8b640c50 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0101010101011000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_bd556eab24 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0101101001100111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_9cb548c167 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0101111111000010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_1d13f8d7f9 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010100001100010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_2484da60f8 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010011100111100;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_9fd6ce51f0 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010011000011111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_8d880d70ef (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011101010110101;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_6a566bb3a9 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010010100001010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_ce547c5833 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010001111111101;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_f3bb649015 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010001011111000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_3839df0041 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010000111111010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_be3234d230 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010000100000011;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_ac8bc92b09 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010000000010011;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_5ea52bdd91 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0001111100101010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_3e144a2526 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0001111001001000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_1a4dbbb668 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0001110101101100;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_95fa4fe6a8 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0100000000000000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_03c2852e3d (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011110001101011;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_d39fe065b3 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0100000111011110;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_e2c7b2c1b3 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0100001111001010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_62e7ceb256 (
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 1'b0;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_db21a4b227 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011111000101111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_25a7d39257 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1010000011000011;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_2eb878b2ff (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1010101001001001;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_26d162116e (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1011111100010001;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_3b1d54986d (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1100101001100011;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_dfbda93314 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1101011001100001;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_ea2c015d9a (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1110001100010101;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_1e1e65fe52 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1111000010001001;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_8b5316c493 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011001011010110;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_00444cdfd2 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1111111011001010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_9e5fe65739 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1000011011110001;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_6d4a6e3037 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1000111011110000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_a97b661e53 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1001011101101001;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_f5d808bcc8 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1011010001100000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_b85dc0e11e (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011010111011001;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_b301ead572 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0000000000000000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_293819c38f (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0000000000000001;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_aedb71e913 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011100100001010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_4e32caf67c (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011011101101100;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_fc525c6916 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011010001010010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_a496573897 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0011000101100101;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_057002732d (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010111111111110;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_9b1c3f33fc (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010111010100010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_0ab1393bcf (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010110101001111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_4007427b3c (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010110000000110;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_4f32143f24 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010101011000110;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_016e6d9829 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0010100110001111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_bf1b01e08e (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0110010101101111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_44fda7cb7f (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0110101101110010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_d8b1fd1adb (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0111000111001111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_0d69aa6aaf (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0111100010001110;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_52cddc902a (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0111111110110010;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_8839645899 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1000011101000011;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_675b015f57 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1000111101000111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_0306f6189d (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b1001011111000101;
endmodule
`timescale 1 ns / 10 ps
module sysgen_mux_d3281a34b0 (
  input [(5 - 1):0] sel,
  input [(16 - 1):0] d0,
  input [(16 - 1):0] d1,
  input [(16 - 1):0] d2,
  input [(16 - 1):0] d3,
  input [(16 - 1):0] d4,
  input [(16 - 1):0] d5,
  input [(16 - 1):0] d6,
  input [(16 - 1):0] d7,
  input [(16 - 1):0] d8,
  input [(16 - 1):0] d9,
  input [(16 - 1):0] d10,
  input [(16 - 1):0] d11,
  input [(16 - 1):0] d12,
  input [(16 - 1):0] d13,
  input [(16 - 1):0] d14,
  input [(16 - 1):0] d15,
  input [(16 - 1):0] d16,
  input [(16 - 1):0] d17,
  input [(16 - 1):0] d18,
  input [(16 - 1):0] d19,
  input [(16 - 1):0] d20,
  input [(16 - 1):0] d21,
  input [(16 - 1):0] d22,
  input [(16 - 1):0] d23,
  input [(16 - 1):0] d24,
  input [(16 - 1):0] d25,
  input [(16 - 1):0] d26,
  input [(16 - 1):0] d27,
  input [(16 - 1):0] d28,
  input [(16 - 1):0] d29,
  input [(16 - 1):0] d30,
  input [(16 - 1):0] d31,
  output [(16 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(5 - 1):0] sel_1_20;
  wire [(16 - 1):0] d0_1_24;
  wire [(16 - 1):0] d1_1_27;
  wire [(16 - 1):0] d2_1_30;
  wire [(16 - 1):0] d3_1_33;
  wire [(16 - 1):0] d4_1_36;
  wire [(16 - 1):0] d5_1_39;
  wire [(16 - 1):0] d6_1_42;
  wire [(16 - 1):0] d7_1_45;
  wire [(16 - 1):0] d8_1_48;
  wire [(16 - 1):0] d9_1_51;
  wire [(16 - 1):0] d10_1_54;
  wire [(16 - 1):0] d11_1_58;
  wire [(16 - 1):0] d12_1_62;
  wire [(16 - 1):0] d13_1_66;
  wire [(16 - 1):0] d14_1_70;
  wire [(16 - 1):0] d15_1_74;
  wire [(16 - 1):0] d16_1_78;
  wire [(16 - 1):0] d17_1_82;
  wire [(16 - 1):0] d18_1_86;
  wire [(16 - 1):0] d19_1_90;
  wire [(16 - 1):0] d20_1_94;
  wire [(16 - 1):0] d21_1_98;
  wire [(16 - 1):0] d22_1_102;
  wire [(16 - 1):0] d23_1_106;
  wire [(16 - 1):0] d24_1_110;
  wire [(16 - 1):0] d25_1_114;
  wire [(16 - 1):0] d26_1_118;
  wire [(16 - 1):0] d27_1_122;
  wire [(16 - 1):0] d28_1_126;
  wire [(16 - 1):0] d29_1_130;
  wire [(16 - 1):0] d30_1_134;
  wire [(16 - 1):0] d31_1_138;
  reg [(16 - 1):0] unregy_join_6_1;
  assign sel_1_20 = sel;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign d2_1_30 = d2;
  assign d3_1_33 = d3;
  assign d4_1_36 = d4;
  assign d5_1_39 = d5;
  assign d6_1_42 = d6;
  assign d7_1_45 = d7;
  assign d8_1_48 = d8;
  assign d9_1_51 = d9;
  assign d10_1_54 = d10;
  assign d11_1_58 = d11;
  assign d12_1_62 = d12;
  assign d13_1_66 = d13;
  assign d14_1_70 = d14;
  assign d15_1_74 = d15;
  assign d16_1_78 = d16;
  assign d17_1_82 = d17;
  assign d18_1_86 = d18;
  assign d19_1_90 = d19;
  assign d20_1_94 = d20;
  assign d21_1_98 = d21;
  assign d22_1_102 = d22;
  assign d23_1_106 = d23;
  assign d24_1_110 = d24;
  assign d25_1_114 = d25;
  assign d26_1_118 = d26;
  assign d27_1_122 = d27;
  assign d28_1_126 = d28;
  assign d29_1_130 = d29;
  assign d30_1_134 = d30;
  assign d31_1_138 = d31;
  always @(d0_1_24 or d10_1_54 or d11_1_58 or d12_1_62 or d13_1_66 or d14_1_70 or d15_1_74 or d16_1_78 or d17_1_82 or d18_1_86 or d19_1_90 or d1_1_27 or d20_1_94 or d21_1_98 or d22_1_102 or d23_1_106 or d24_1_110 or d25_1_114 or d26_1_118 or d27_1_122 or d28_1_126 or d29_1_130 or d2_1_30 or d30_1_134 or d31_1_138 or d3_1_33 or d4_1_36 or d5_1_39 or d6_1_42 or d7_1_45 or d8_1_48 or d9_1_51 or sel_1_20)
    begin:proc_switch_6_1
      case (sel_1_20)
        5'b00000 :
          begin
            unregy_join_6_1 = d0_1_24;
          end
        5'b00001 :
          begin
            unregy_join_6_1 = d1_1_27;
          end
        5'b00010 :
          begin
            unregy_join_6_1 = d2_1_30;
          end
        5'b00011 :
          begin
            unregy_join_6_1 = d3_1_33;
          end
        5'b00100 :
          begin
            unregy_join_6_1 = d4_1_36;
          end
        5'b00101 :
          begin
            unregy_join_6_1 = d5_1_39;
          end
        5'b00110 :
          begin
            unregy_join_6_1 = d6_1_42;
          end
        5'b00111 :
          begin
            unregy_join_6_1 = d7_1_45;
          end
        5'b01000 :
          begin
            unregy_join_6_1 = d8_1_48;
          end
        5'b01001 :
          begin
            unregy_join_6_1 = d9_1_51;
          end
        5'b01010 :
          begin
            unregy_join_6_1 = d10_1_54;
          end
        5'b01011 :
          begin
            unregy_join_6_1 = d11_1_58;
          end
        5'b01100 :
          begin
            unregy_join_6_1 = d12_1_62;
          end
        5'b01101 :
          begin
            unregy_join_6_1 = d13_1_66;
          end
        5'b01110 :
          begin
            unregy_join_6_1 = d14_1_70;
          end
        5'b01111 :
          begin
            unregy_join_6_1 = d15_1_74;
          end
        5'b10000 :
          begin
            unregy_join_6_1 = d16_1_78;
          end
        5'b10001 :
          begin
            unregy_join_6_1 = d17_1_82;
          end
        5'b10010 :
          begin
            unregy_join_6_1 = d18_1_86;
          end
        5'b10011 :
          begin
            unregy_join_6_1 = d19_1_90;
          end
        5'b10100 :
          begin
            unregy_join_6_1 = d20_1_94;
          end
        5'b10101 :
          begin
            unregy_join_6_1 = d21_1_98;
          end
        5'b10110 :
          begin
            unregy_join_6_1 = d22_1_102;
          end
        5'b10111 :
          begin
            unregy_join_6_1 = d23_1_106;
          end
        5'b11000 :
          begin
            unregy_join_6_1 = d24_1_110;
          end
        5'b11001 :
          begin
            unregy_join_6_1 = d25_1_114;
          end
        5'b11010 :
          begin
            unregy_join_6_1 = d26_1_118;
          end
        5'b11011 :
          begin
            unregy_join_6_1 = d27_1_122;
          end
        5'b11100 :
          begin
            unregy_join_6_1 = d28_1_126;
          end
        5'b11101 :
          begin
            unregy_join_6_1 = d29_1_130;
          end
        5'b11110 :
          begin
            unregy_join_6_1 = d30_1_134;
          end
        default:
          begin
            unregy_join_6_1 = d31_1_138;
          end
      endcase
    end
  assign y = unregy_join_6_1;
endmodule
`timescale 1 ns / 10 ps
module sysgen_mux_abc2c21306 (
  input [(1 - 1):0] sel,
  input [(16 - 1):0] d0,
  input [(28 - 1):0] d1,
  output [(37 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire sel_1_20;
  wire [(16 - 1):0] d0_1_24;
  wire [(28 - 1):0] d1_1_27;
  wire [(1 - 1):0] sel_internal_2_1_convert;
  reg [(37 - 1):0] unregy_join_6_1;
  assign sel_1_20 = sel;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign sel_internal_2_1_convert = {sel_1_20};
  always @(d0_1_24 or d1_1_27 or sel_internal_2_1_convert)
    begin:proc_switch_6_1
      case (sel_internal_2_1_convert)
        1'b0 :
          begin
            unregy_join_6_1 = {d0_1_24[15:0], 21'b000000000000000000000};
          end
        default:
          begin
            unregy_join_6_1 = {{9{d1_1_27[27]}}, d1_1_27[27:0]};
          end
      endcase
    end
  assign y = unregy_join_6_1;
endmodule
`timescale 1 ns / 10 ps
module sysgen_mux_58c779851f (
  input [(5 - 1):0] sel,
  input [(16 - 1):0] d0,
  input [(16 - 1):0] d1,
  input [(16 - 1):0] d2,
  input [(16 - 1):0] d3,
  input [(16 - 1):0] d4,
  input [(16 - 1):0] d5,
  input [(16 - 1):0] d6,
  input [(16 - 1):0] d7,
  input [(16 - 1):0] d8,
  input [(16 - 1):0] d9,
  input [(16 - 1):0] d10,
  input [(16 - 1):0] d11,
  input [(16 - 1):0] d12,
  input [(16 - 1):0] d13,
  input [(16 - 1):0] d14,
  input [(16 - 1):0] d15,
  input [(16 - 1):0] d16,
  input [(16 - 1):0] d17,
  input [(16 - 1):0] d18,
  input [(16 - 1):0] d19,
  input [(16 - 1):0] d20,
  input [(16 - 1):0] d21,
  input [(16 - 1):0] d22,
  input [(16 - 1):0] d23,
  input [(16 - 1):0] d24,
  input [(16 - 1):0] d25,
  input [(16 - 1):0] d26,
  input [(16 - 1):0] d27,
  input [(16 - 1):0] d28,
  input [(16 - 1):0] d29,
  input [(16 - 1):0] d30,
  input [(16 - 1):0] d31,
  output [(18 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(5 - 1):0] sel_1_20;
  wire [(16 - 1):0] d0_1_24;
  wire [(16 - 1):0] d1_1_27;
  wire [(16 - 1):0] d2_1_30;
  wire [(16 - 1):0] d3_1_33;
  wire [(16 - 1):0] d4_1_36;
  wire [(16 - 1):0] d5_1_39;
  wire [(16 - 1):0] d6_1_42;
  wire [(16 - 1):0] d7_1_45;
  wire [(16 - 1):0] d8_1_48;
  wire [(16 - 1):0] d9_1_51;
  wire [(16 - 1):0] d10_1_54;
  wire [(16 - 1):0] d11_1_58;
  wire [(16 - 1):0] d12_1_62;
  wire [(16 - 1):0] d13_1_66;
  wire [(16 - 1):0] d14_1_70;
  wire [(16 - 1):0] d15_1_74;
  wire [(16 - 1):0] d16_1_78;
  wire [(16 - 1):0] d17_1_82;
  wire [(16 - 1):0] d18_1_86;
  wire [(16 - 1):0] d19_1_90;
  wire [(16 - 1):0] d20_1_94;
  wire [(16 - 1):0] d21_1_98;
  wire [(16 - 1):0] d22_1_102;
  wire [(16 - 1):0] d23_1_106;
  wire [(16 - 1):0] d24_1_110;
  wire [(16 - 1):0] d25_1_114;
  wire [(16 - 1):0] d26_1_118;
  wire [(16 - 1):0] d27_1_122;
  wire [(16 - 1):0] d28_1_126;
  wire [(16 - 1):0] d29_1_130;
  wire [(16 - 1):0] d30_1_134;
  wire [(16 - 1):0] d31_1_138;
  reg [(18 - 1):0] unregy_join_6_1;
  assign sel_1_20 = sel;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign d2_1_30 = d2;
  assign d3_1_33 = d3;
  assign d4_1_36 = d4;
  assign d5_1_39 = d5;
  assign d6_1_42 = d6;
  assign d7_1_45 = d7;
  assign d8_1_48 = d8;
  assign d9_1_51 = d9;
  assign d10_1_54 = d10;
  assign d11_1_58 = d11;
  assign d12_1_62 = d12;
  assign d13_1_66 = d13;
  assign d14_1_70 = d14;
  assign d15_1_74 = d15;
  assign d16_1_78 = d16;
  assign d17_1_82 = d17;
  assign d18_1_86 = d18;
  assign d19_1_90 = d19;
  assign d20_1_94 = d20;
  assign d21_1_98 = d21;
  assign d22_1_102 = d22;
  assign d23_1_106 = d23;
  assign d24_1_110 = d24;
  assign d25_1_114 = d25;
  assign d26_1_118 = d26;
  assign d27_1_122 = d27;
  assign d28_1_126 = d28;
  assign d29_1_130 = d29;
  assign d30_1_134 = d30;
  assign d31_1_138 = d31;
  always @(d0_1_24 or d10_1_54 or d11_1_58 or d12_1_62 or d13_1_66 or d14_1_70 or d15_1_74 or d16_1_78 or d17_1_82 or d18_1_86 or d19_1_90 or d1_1_27 or d20_1_94 or d21_1_98 or d22_1_102 or d23_1_106 or d24_1_110 or d25_1_114 or d26_1_118 or d27_1_122 or d28_1_126 or d29_1_130 or d2_1_30 or d30_1_134 or d31_1_138 or d3_1_33 or d4_1_36 or d5_1_39 or d6_1_42 or d7_1_45 or d8_1_48 or d9_1_51 or sel_1_20)
    begin:proc_switch_6_1
      case (sel_1_20)
        5'b00000 :
          begin
            unregy_join_6_1 = {{2{d0_1_24[15]}}, d0_1_24[15:0]};
          end
        5'b00001 :
          begin
            unregy_join_6_1 = {{2{d1_1_27[15]}}, d1_1_27[15:0]};
          end
        5'b00010 :
          begin
            unregy_join_6_1 = {{2{d2_1_30[15]}}, d2_1_30[15:0]};
          end
        5'b00011 :
          begin
            unregy_join_6_1 = {{2{d3_1_33[15]}}, d3_1_33[15:0]};
          end
        5'b00100 :
          begin
            unregy_join_6_1 = {{2{d4_1_36[15]}}, d4_1_36[15:0]};
          end
        5'b00101 :
          begin
            unregy_join_6_1 = {{2{d5_1_39[15]}}, d5_1_39[15:0]};
          end
        5'b00110 :
          begin
            unregy_join_6_1 = {{2{d6_1_42[15]}}, d6_1_42[15:0]};
          end
        5'b00111 :
          begin
            unregy_join_6_1 = {{2{d7_1_45[15]}}, d7_1_45[15:0]};
          end
        5'b01000 :
          begin
            unregy_join_6_1 = {{2{d8_1_48[15]}}, d8_1_48[15:0]};
          end
        5'b01001 :
          begin
            unregy_join_6_1 = {{2{d9_1_51[15]}}, d9_1_51[15:0]};
          end
        5'b01010 :
          begin
            unregy_join_6_1 = {{2{d10_1_54[15]}}, d10_1_54[15:0]};
          end
        5'b01011 :
          begin
            unregy_join_6_1 = {{2{d11_1_58[15]}}, d11_1_58[15:0]};
          end
        5'b01100 :
          begin
            unregy_join_6_1 = {2'b00, d12_1_62[15:0]};
          end
        5'b01101 :
          begin
            unregy_join_6_1 = {2'b00, d13_1_66[15:0]};
          end
        5'b01110 :
          begin
            unregy_join_6_1 = {2'b00, d14_1_70[15:0]};
          end
        5'b01111 :
          begin
            unregy_join_6_1 = {2'b00, d15_1_74[15:0]};
          end
        5'b10000 :
          begin
            unregy_join_6_1 = {2'b00, d16_1_78[15:0]};
          end
        5'b10001 :
          begin
            unregy_join_6_1 = {2'b00, d17_1_82[15:0]};
          end
        5'b10010 :
          begin
            unregy_join_6_1 = {2'b00, d18_1_86[15:0]};
          end
        5'b10011 :
          begin
            unregy_join_6_1 = {2'b00, d19_1_90[15:0]};
          end
        5'b10100 :
          begin
            unregy_join_6_1 = {2'b00, d20_1_94[15:0]};
          end
        5'b10101 :
          begin
            unregy_join_6_1 = {2'b00, d21_1_98[15:0]};
          end
        5'b10110 :
          begin
            unregy_join_6_1 = {2'b00, d22_1_102[15:0]};
          end
        5'b10111 :
          begin
            unregy_join_6_1 = {2'b00, d23_1_106[15:0]};
          end
        5'b11000 :
          begin
            unregy_join_6_1 = {2'b00, d24_1_110[15:0]};
          end
        5'b11001 :
          begin
            unregy_join_6_1 = {2'b00, d25_1_114[15:0]};
          end
        5'b11010 :
          begin
            unregy_join_6_1 = {2'b00, d26_1_118[15:0]};
          end
        5'b11011 :
          begin
            unregy_join_6_1 = {2'b00, d27_1_122[15:0]};
          end
        5'b11100 :
          begin
            unregy_join_6_1 = {2'b00, d28_1_126[15:0]};
          end
        5'b11101 :
          begin
            unregy_join_6_1 = {1'b0, d29_1_130[15:0], 1'b0};
          end
        5'b11110 :
          begin
            unregy_join_6_1 = {1'b0, d30_1_134[15:0], 1'b0};
          end
        default:
          begin
            unregy_join_6_1 = {1'b0, d31_1_138[15:0], 1'b0};
          end
      endcase
    end
  assign y = unregy_join_6_1;
endmodule
`timescale 1 ns / 10 ps
module sysgen_addsub_f8a897f245 (
  input [(10 - 1):0] a,
  input [(10 - 1):0] b,
  output [(11 - 1):0] s,
  input clk,
  input ce,
  input clr);
  wire signed [(10 - 1):0] a_17_32;
  wire signed [(10 - 1):0] b_17_35;
  localparam signed [(11 - 1):0] const_value = 11'sb00000000000;
  reg signed [(11 - 1):0] op_mem_91_20[0:(1 - 1)];
  initial
    begin
      op_mem_91_20[0] = 11'b00000000000;
    end
  wire signed [(11 - 1):0] op_mem_91_20_front_din;
  wire signed [(11 - 1):0] op_mem_91_20_back;
  wire op_mem_91_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b0;
  reg [(1 - 1):0] cout_mem_92_22[0:(1 - 1)];
  initial
    begin
      cout_mem_92_22[0] = 1'b0;
    end
  wire [(1 - 1):0] cout_mem_92_22_front_din;
  wire [(1 - 1):0] cout_mem_92_22_back;
  wire cout_mem_92_22_push_front_pop_back_en;
  wire [(3 - 1):0] prev_mode_93_22_next;
  wire [(3 - 1):0] prev_mode_93_22;
  wire [(3 - 1):0] prev_mode_93_22_reg_i;
  wire [(3 - 1):0] prev_mode_93_22_reg_o;
  localparam [(1 - 1):0] const_value_x_000001 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000002 = 1'b1;
  localparam [(1 - 1):0] const_value_x_000003 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000004 = 1'b0;
  wire signed [(11 - 1):0] cast_69_18;
  wire signed [(11 - 1):0] cast_69_22;
  wire signed [(11 - 1):0] internal_s_69_5_addsub;
  localparam [(1 - 1):0] const_value_x_000005 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000006 = 1'b0;
  localparam [(3 - 1):0] const_value_x_000007 = 3'b000;
  assign a_17_32 = a;
  assign b_17_35 = b;
  assign op_mem_91_20_back = op_mem_91_20[0];
  always @(posedge clk)
    begin:proc_op_mem_91_20
      integer i;
      if (((ce == 1'b1) && (op_mem_91_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_91_20[0] <= op_mem_91_20_front_din;
        end
    end
  assign cout_mem_92_22_back = cout_mem_92_22[0];
  always @(posedge clk)
    begin:proc_cout_mem_92_22
      integer i_x_000000;
      if (((ce == 1'b1) && (cout_mem_92_22_push_front_pop_back_en == 1'b1)))
        begin
          cout_mem_92_22[0] <= cout_mem_92_22_front_din;
        end
    end
  assign prev_mode_93_22_reg_i = prev_mode_93_22_next;
  assign prev_mode_93_22 = prev_mode_93_22_reg_o;
  defparam prev_mode_93_22_reg_inst.init_index = 2;
  defparam prev_mode_93_22_reg_inst.init_value = 3'b010;
  defparam prev_mode_93_22_reg_inst.latency = 1;
  defparam prev_mode_93_22_reg_inst.width = 3;
  synth_reg_w_init prev_mode_93_22_reg_inst(.ce(ce), .clk(clk), .clr(clr), .i(prev_mode_93_22_reg_i), .o(prev_mode_93_22_reg_o));
  assign cast_69_18 = {{1{a_17_32[9]}}, a_17_32[9:0]};
  assign cast_69_22 = {{1{b_17_35[9]}}, b_17_35[9:0]};
  assign internal_s_69_5_addsub = cast_69_18 + cast_69_22;
  assign op_mem_91_20_front_din = internal_s_69_5_addsub;
  assign op_mem_91_20_push_front_pop_back_en = 1'b1;
  assign cout_mem_92_22_front_din = const_value_x_000006;
  assign cout_mem_92_22_push_front_pop_back_en = 1'b1;
  assign prev_mode_93_22_next = const_value_x_000007;
  assign s = op_mem_91_20_back;
endmodule
`timescale 1 ns / 10 ps
module sysgen_addsub_292791509b (
  input [(11 - 1):0] a,
  input [(11 - 1):0] b,
  output [(12 - 1):0] s,
  input clk,
  input ce,
  input clr);
  wire signed [(11 - 1):0] a_17_32;
  wire signed [(11 - 1):0] b_17_35;
  localparam signed [(12 - 1):0] const_value = 12'sb000000000000;
  reg signed [(12 - 1):0] op_mem_91_20[0:(1 - 1)];
  initial
    begin
      op_mem_91_20[0] = 12'b000000000000;
    end
  wire signed [(12 - 1):0] op_mem_91_20_front_din;
  wire signed [(12 - 1):0] op_mem_91_20_back;
  wire op_mem_91_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b0;
  reg [(1 - 1):0] cout_mem_92_22[0:(1 - 1)];
  initial
    begin
      cout_mem_92_22[0] = 1'b0;
    end
  wire [(1 - 1):0] cout_mem_92_22_front_din;
  wire [(1 - 1):0] cout_mem_92_22_back;
  wire cout_mem_92_22_push_front_pop_back_en;
  wire [(3 - 1):0] prev_mode_93_22_next;
  wire [(3 - 1):0] prev_mode_93_22;
  wire [(3 - 1):0] prev_mode_93_22_reg_i;
  wire [(3 - 1):0] prev_mode_93_22_reg_o;
  localparam [(1 - 1):0] const_value_x_000001 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000002 = 1'b1;
  localparam [(1 - 1):0] const_value_x_000003 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000004 = 1'b0;
  wire signed [(12 - 1):0] cast_69_18;
  wire signed [(12 - 1):0] cast_69_22;
  wire signed [(12 - 1):0] internal_s_69_5_addsub;
  localparam [(1 - 1):0] const_value_x_000005 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000006 = 1'b0;
  localparam [(3 - 1):0] const_value_x_000007 = 3'b000;
  assign a_17_32 = a;
  assign b_17_35 = b;
  assign op_mem_91_20_back = op_mem_91_20[0];
  always @(posedge clk)
    begin:proc_op_mem_91_20
      integer i;
      if (((ce == 1'b1) && (op_mem_91_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_91_20[0] <= op_mem_91_20_front_din;
        end
    end
  assign cout_mem_92_22_back = cout_mem_92_22[0];
  always @(posedge clk)
    begin:proc_cout_mem_92_22
      integer i_x_000000;
      if (((ce == 1'b1) && (cout_mem_92_22_push_front_pop_back_en == 1'b1)))
        begin
          cout_mem_92_22[0] <= cout_mem_92_22_front_din;
        end
    end
  assign prev_mode_93_22_reg_i = prev_mode_93_22_next;
  assign prev_mode_93_22 = prev_mode_93_22_reg_o;
  defparam prev_mode_93_22_reg_inst.init_index = 2;
  defparam prev_mode_93_22_reg_inst.init_value = 3'b010;
  defparam prev_mode_93_22_reg_inst.latency = 1;
  defparam prev_mode_93_22_reg_inst.width = 3;
  synth_reg_w_init prev_mode_93_22_reg_inst(.ce(ce), .clk(clk), .clr(clr), .i(prev_mode_93_22_reg_i), .o(prev_mode_93_22_reg_o));
  assign cast_69_18 = {{1{a_17_32[10]}}, a_17_32[10:0]};
  assign cast_69_22 = {{1{b_17_35[10]}}, b_17_35[10:0]};
  assign internal_s_69_5_addsub = cast_69_18 + cast_69_22;
  assign op_mem_91_20_front_din = internal_s_69_5_addsub;
  assign op_mem_91_20_push_front_pop_back_en = 1'b1;
  assign cout_mem_92_22_front_din = const_value_x_000006;
  assign cout_mem_92_22_push_front_pop_back_en = 1'b1;
  assign prev_mode_93_22_next = const_value_x_000007;
  assign s = op_mem_91_20_back;
endmodule
`timescale 1 ns / 10 ps
module sysgen_reinterpret_86eefa3186 (
  input [(12 - 1):0] input_port,
  output [(12 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(12 - 1):0] input_port_1_40;
  assign input_port_1_40 = input_port;
  assign output_port = input_port_1_40;
endmodule
`timescale 1 ns / 10 ps


module awgn_inv_mapping_xlconvert (din, clk, ce, clr, en, dout);

//Parameter Definitions
   parameter din_width= 16;
   parameter din_bin_pt= 4;
   parameter din_arith= `xlUnsigned;
   parameter dout_width= 8;
   parameter dout_bin_pt= 2;
   parameter dout_arith= `xlUnsigned;
   parameter en_width = 1;
   parameter en_bin_pt = 0;
   parameter en_arith = `xlUnsigned;
   parameter bool_conversion = 0;
   parameter latency = 0;
   parameter quantization= `xlTruncate;
   parameter overflow= `xlWrap;

//Port Declartions
   input [din_width-1:0] din;
   input clk, ce, clr;
   input [en_width-1:0] en;
   output [dout_width-1:0] dout;

//Wire Declartions
   wire [dout_width-1:0]   result;
   wire internal_ce;
   assign internal_ce = ce & en[0];

generate
 if (bool_conversion == 1)
    begin:bool_converion_generate
       assign result = din;
    end
 else
    begin:std_conversion
       convert_type #(din_width,
                      din_bin_pt,
                      din_arith,
		              dout_width,
                      dout_bin_pt,
                      dout_arith,
                      quantization,
                      overflow)
        conv_udp (.inp(din), .res(result));
    end
endgenerate

generate
if (latency > 0)
     begin:latency_test
	synth_reg # (dout_width, latency)
	  reg1 (
	       .i(result),
	       .ce(internal_ce),
	       .clr(clr),
	       .clk(clk),
	       .o(dout));
     end
else
     begin:latency0
	assign dout = result;
     end
endgenerate

endmodule

`timescale 1 ns / 10 ps
module sysgen_concat_2449472859 (
  input [(1 - 1):0] in0,
  input [(1 - 1):0] in1,
  output [(2 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire in0_1_23;
  wire in1_1_27;
  wire [(2 - 1):0] y_2_1_concat;
  assign in0_1_23 = in0;
  assign in1_1_27 = in1;
  assign y_2_1_concat = {in0_1_23, in1_1_27};
  assign y = y_2_1_concat;
endmodule
`timescale 1 ns / 10 ps
module sysgen_concat_dbc406824f (
  input [(1 - 1):0] in0,
  input [(2 - 1):0] in1,
  output [(3 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire in0_1_23;
  wire [(2 - 1):0] in1_1_27;
  wire [(3 - 1):0] y_2_1_concat;
  assign in0_1_23 = in0;
  assign in1_1_27 = in1;
  assign y_2_1_concat = {in0_1_23, in1_1_27};
  assign y = y_2_1_concat;
endmodule
`timescale 1 ns / 10 ps
module sysgen_concat_5145fd7b59 (
  input [(1 - 1):0] in0,
  input [(3 - 1):0] in1,
  output [(4 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire in0_1_23;
  wire [(3 - 1):0] in1_1_27;
  wire [(4 - 1):0] y_2_1_concat;
  assign in0_1_23 = in0;
  assign in1_1_27 = in1;
  assign y_2_1_concat = {in0_1_23, in1_1_27};
  assign y = y_2_1_concat;
endmodule
`timescale 1 ns / 10 ps
module awgn_inv_mapping_xldelay #(parameter width = -1, latency = -1, reg_retiming = 0, reset = 0)
  (input [width-1:0] d,
   input ce, clk, en, rst,
   output [width-1:0] q);

generate
  if ((latency == 0) || ((reg_retiming == 0) && (reset == 0)))
  begin:srl_delay
    synth_reg # (width, latency)
      reg1 (
        .i(d),
        .ce(ce & en),
        .clr(1'b0),
        .clk(clk),
        .o(q));
  end

  if ((latency>=1) && ((reg_retiming) || (reset)))
  begin:reg_delay
    synth_reg_reg # (width, latency)
      reg2 (
        .i(d),
        .ce(ce & en),
        .clr(rst),
        .clk(clk),
        .o(q));
  end
endgenerate
endmodule
`timescale 1 ns / 10 ps
module sysgen_mux_8ec07b287d (
  input [(3 - 1):0] sel,
  input [(9 - 1):0] d0,
  input [(9 - 1):0] d1,
  input [(9 - 1):0] d2,
  input [(9 - 1):0] d3,
  input [(9 - 1):0] d4,
  output [(9 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(3 - 1):0] sel_1_20;
  wire [(9 - 1):0] d0_1_24;
  wire [(9 - 1):0] d1_1_27;
  wire [(9 - 1):0] d2_1_30;
  wire [(9 - 1):0] d3_1_33;
  wire [(9 - 1):0] d4_1_36;
  localparam [(9 - 1):0] const_value = 9'b000000000;
  reg [(9 - 1):0] pipe_22_22[0:(1 - 1)];
  initial
    begin
      pipe_22_22[0] = 9'b000000000;
    end
  wire [(9 - 1):0] pipe_22_22_front_din;
  wire [(9 - 1):0] pipe_22_22_back;
  wire pipe_22_22_push_front_pop_back_en;
  reg [(9 - 1):0] unregy_join_6_1;
  assign sel_1_20 = sel;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign d2_1_30 = d2;
  assign d3_1_33 = d3;
  assign d4_1_36 = d4;
  assign pipe_22_22_back = pipe_22_22[0];
  always @(posedge clk)
    begin:proc_pipe_22_22
      integer i;
      if (((ce == 1'b1) && (pipe_22_22_push_front_pop_back_en == 1'b1)))
        begin
          pipe_22_22[0] <= pipe_22_22_front_din;
        end
    end
  always @(d0_1_24 or d1_1_27 or d2_1_30 or d3_1_33 or d4_1_36 or sel_1_20)
    begin:proc_switch_6_1
      case (sel_1_20)
        3'b000 :
          begin
            unregy_join_6_1 = d0_1_24;
          end
        3'b001 :
          begin
            unregy_join_6_1 = d1_1_27;
          end
        3'b010 :
          begin
            unregy_join_6_1 = d2_1_30;
          end
        3'b011 :
          begin
            unregy_join_6_1 = d3_1_33;
          end
        default:
          begin
            unregy_join_6_1 = d4_1_36;
          end
      endcase
    end
  assign pipe_22_22_front_din = unregy_join_6_1;
  assign pipe_22_22_push_front_pop_back_en = 1'b1;
  assign y = pipe_22_22_back;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_b9a6156492 (
  output [(4 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 4'b0000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_relational_59e1a5e0ee (
  input [(4 - 1):0] a,
  input [(4 - 1):0] b,
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire [(4 - 1):0] a_1_31;
  wire [(4 - 1):0] b_1_34;
  reg op_mem_37_22[0:(1 - 1)];
  initial
    begin
      op_mem_37_22[0] = 1'b0;
    end
  wire op_mem_37_22_front_din;
  wire op_mem_37_22_back;
  wire op_mem_37_22_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value = 1'b1;
  wire result_12_3_rel;
  assign a_1_31 = a;
  assign b_1_34 = b;
  assign op_mem_37_22_back = op_mem_37_22[0];
  always @(posedge clk)
    begin:proc_op_mem_37_22
      integer i;
      if (((ce == 1'b1) && (op_mem_37_22_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_37_22[0] <= op_mem_37_22_front_din;
        end
    end
  assign result_12_3_rel = a_1_31 == b_1_34;
  assign op_mem_37_22_front_din = result_12_3_rel;
  assign op_mem_37_22_push_front_pop_back_en = 1'b1;
  assign op = op_mem_37_22_back;
endmodule
`timescale 1 ns / 10 ps
module sysgen_concat_abf9b6abac (
  input [(1 - 1):0] in0,
  input [(1 - 1):0] in1,
  output [(2 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(1 - 1):0] in0_1_23;
  wire [(1 - 1):0] in1_1_27;
  wire [(2 - 1):0] y_2_1_concat;
  assign in0_1_23 = in0;
  assign in1_1_27 = in1;
  assign y_2_1_concat = {in0_1_23, in1_1_27};
  assign y = y_2_1_concat;
endmodule
`timescale 1 ns / 10 ps
module sysgen_concat_3629488a21 (
  input [(2 - 1):0] in0,
  input [(2 - 1):0] in1,
  output [(4 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(2 - 1):0] in0_1_23;
  wire [(2 - 1):0] in1_1_27;
  wire [(4 - 1):0] y_2_1_concat;
  assign in0_1_23 = in0;
  assign in1_1_27 = in1;
  assign y_2_1_concat = {in0_1_23, in1_1_27};
  assign y = y_2_1_concat;
endmodule
`timescale 1 ns / 10 ps
module sysgen_logical_d6322d1dc5 (
  input [(1 - 1):0] d0,
  input [(1 - 1):0] d1,
  output [(1 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(1 - 1):0] d0_1_24;
  wire [(1 - 1):0] d1_1_27;
  wire [(1 - 1):0] fully_2_1_bit;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign fully_2_1_bit = d0_1_24 ^ d1_1_27;
  assign y = fully_2_1_bit;
endmodule
`timescale 1 ns / 10 ps
module awgn_inv_mapping_xlregister (d, rst, en, ce, clk, q);
   parameter d_width = 5;
   parameter init_value = 'b0;

   input [d_width-1:0] d;
   input rst, en, ce, clk;
   output [d_width-1:0] q;

   wire internal_clr, internal_ce;

   assign internal_clr = rst & ce;
   assign internal_ce  = ce & en;

   synth_reg_w_init #(.width(d_width),
                      .init_index(2),
                      .init_value(init_value),
                      .latency(1))
   synth_reg_inst(.i(d),
                  .ce(internal_ce),
                  .clr(internal_clr),
                  .clk(clk),
                  .o(q));
endmodule

`timescale 1 ns / 10 ps
module sysgen_constant_1615f209c7 (
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 1'b1;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_c1cfb339a5 (
  output [(2 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 2'b10;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_8cc61d9c49 (
  output [(2 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 2'b11;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_5c1606a759 (
  output [(3 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 3'b100;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_eabba7ea2a (
  output [(3 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 3'b101;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_4e25e5e193 (
  output [(3 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 3'b111;
endmodule
`timescale 1 ns / 10 ps
module sysgen_constant_c0ef916d80 (
  output [(4 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 4'b1000;
endmodule
`timescale 1 ns / 10 ps
module sysgen_concat_5a2af95e78 (
  input [(4 - 1):0] in0,
  input [(4 - 1):0] in1,
  output [(8 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(4 - 1):0] in0_1_23;
  wire [(4 - 1):0] in1_1_27;
  wire [(8 - 1):0] y_2_1_concat;
  assign in0_1_23 = in0;
  assign in1_1_27 = in1;
  assign y_2_1_concat = {in0_1_23, in1_1_27};
  assign y = y_2_1_concat;
endmodule
module awgn_inv_mapping_xladdrsr (d, addr, ce, clr, clk, en, q);
 
 parameter core_name0= "";
 parameter addr_arith= `xlSigned;
 parameter addr_bin_pt= 7;
 parameter addr_width= 12;
 parameter core_addr_width = 0;
 parameter d_arith= `xlSigned;
 parameter d_bin_pt= 7;
 parameter d_width= 12;
 parameter q_arith= `xlSigned;
 parameter q_bin_pt= 7;
 parameter q_width= `xlSigned;
 parameter uid= 0;
 
 input [d_width-1:0] d;
 input [addr_width-1:0] addr;
 input ce, clr, clk, en;
 output [d_width-1:0] q;
 
 wire internal_ce;
 wire [d_width-1:0] #0.1 tmp_d;
 wire [addr_width-1:0] #0.1 tmp_addr;
 wire [core_addr_width-1:0] padded_addr;
 
 assign internal_ce = ce & en;
 assign tmp_d = d;
 assign tmp_addr = addr;
 assign padded_addr = {{(core_addr_width-addr_width){1'b0}}, addr};
 
 generate
 


if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i0") 
     begin:comp0
awgn_inv_mapping_c_shift_ram_v12_0_i0 core_instance0 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i1") 
     begin:comp1
awgn_inv_mapping_c_shift_ram_v12_0_i1 core_instance1 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i2") 
     begin:comp2
awgn_inv_mapping_c_shift_ram_v12_0_i2 core_instance2 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i3") 
     begin:comp3
awgn_inv_mapping_c_shift_ram_v12_0_i3 core_instance3 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i4") 
     begin:comp4
awgn_inv_mapping_c_shift_ram_v12_0_i4 core_instance4 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i5") 
     begin:comp5
awgn_inv_mapping_c_shift_ram_v12_0_i5 core_instance5 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i6") 
     begin:comp6
awgn_inv_mapping_c_shift_ram_v12_0_i6 core_instance6 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i7") 
     begin:comp7
awgn_inv_mapping_c_shift_ram_v12_0_i7 core_instance7 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i8") 
     begin:comp8
awgn_inv_mapping_c_shift_ram_v12_0_i8 core_instance8 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i9") 
     begin:comp9
awgn_inv_mapping_c_shift_ram_v12_0_i9 core_instance9 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i10") 
     begin:comp10
awgn_inv_mapping_c_shift_ram_v12_0_i10 core_instance10 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i11") 
     begin:comp11
awgn_inv_mapping_c_shift_ram_v12_0_i11 core_instance11 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i12") 
     begin:comp12
awgn_inv_mapping_c_shift_ram_v12_0_i12 core_instance12 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i13") 
     begin:comp13
awgn_inv_mapping_c_shift_ram_v12_0_i13 core_instance13 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i14") 
     begin:comp14
awgn_inv_mapping_c_shift_ram_v12_0_i14 core_instance14 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i15") 
     begin:comp15
awgn_inv_mapping_c_shift_ram_v12_0_i15 core_instance15 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i16") 
     begin:comp16
awgn_inv_mapping_c_shift_ram_v12_0_i16 core_instance16 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i17") 
     begin:comp17
awgn_inv_mapping_c_shift_ram_v12_0_i17 core_instance17 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i18") 
     begin:comp18
awgn_inv_mapping_c_shift_ram_v12_0_i18 core_instance18 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i19") 
     begin:comp19
awgn_inv_mapping_c_shift_ram_v12_0_i19 core_instance19 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i20") 
     begin:comp20
awgn_inv_mapping_c_shift_ram_v12_0_i20 core_instance20 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i21") 
     begin:comp21
awgn_inv_mapping_c_shift_ram_v12_0_i21 core_instance21 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i22") 
     begin:comp22
awgn_inv_mapping_c_shift_ram_v12_0_i22 core_instance22 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i23") 
     begin:comp23
awgn_inv_mapping_c_shift_ram_v12_0_i23 core_instance23 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i24") 
     begin:comp24
awgn_inv_mapping_c_shift_ram_v12_0_i24 core_instance24 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i25") 
     begin:comp25
awgn_inv_mapping_c_shift_ram_v12_0_i25 core_instance25 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i26") 
     begin:comp26
awgn_inv_mapping_c_shift_ram_v12_0_i26 core_instance26 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i27") 
     begin:comp27
awgn_inv_mapping_c_shift_ram_v12_0_i27 core_instance27 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i28") 
     begin:comp28
awgn_inv_mapping_c_shift_ram_v12_0_i28 core_instance28 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i29") 
     begin:comp29
awgn_inv_mapping_c_shift_ram_v12_0_i29 core_instance29 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i30") 
     begin:comp30
awgn_inv_mapping_c_shift_ram_v12_0_i30 core_instance30 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i31") 
     begin:comp31
awgn_inv_mapping_c_shift_ram_v12_0_i31 core_instance31 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i32") 
     begin:comp32
awgn_inv_mapping_c_shift_ram_v12_0_i32 core_instance32 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i33") 
     begin:comp33
awgn_inv_mapping_c_shift_ram_v12_0_i33 core_instance33 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i34") 
     begin:comp34
awgn_inv_mapping_c_shift_ram_v12_0_i34 core_instance34 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i35") 
     begin:comp35
awgn_inv_mapping_c_shift_ram_v12_0_i35 core_instance35 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i36") 
     begin:comp36
awgn_inv_mapping_c_shift_ram_v12_0_i36 core_instance36 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i37") 
     begin:comp37
awgn_inv_mapping_c_shift_ram_v12_0_i37 core_instance37 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i38") 
     begin:comp38
awgn_inv_mapping_c_shift_ram_v12_0_i38 core_instance38 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i39") 
     begin:comp39
awgn_inv_mapping_c_shift_ram_v12_0_i39 core_instance39 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i40") 
     begin:comp40
awgn_inv_mapping_c_shift_ram_v12_0_i40 core_instance40 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i41") 
     begin:comp41
awgn_inv_mapping_c_shift_ram_v12_0_i41 core_instance41 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i42") 
     begin:comp42
awgn_inv_mapping_c_shift_ram_v12_0_i42 core_instance42 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i43") 
     begin:comp43
awgn_inv_mapping_c_shift_ram_v12_0_i43 core_instance43 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i44") 
     begin:comp44
awgn_inv_mapping_c_shift_ram_v12_0_i44 core_instance44 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i45") 
     begin:comp45
awgn_inv_mapping_c_shift_ram_v12_0_i45 core_instance45 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i46") 
     begin:comp46
awgn_inv_mapping_c_shift_ram_v12_0_i46 core_instance46 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i47") 
     begin:comp47
awgn_inv_mapping_c_shift_ram_v12_0_i47 core_instance47 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i48") 
     begin:comp48
awgn_inv_mapping_c_shift_ram_v12_0_i48 core_instance48 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i49") 
     begin:comp49
awgn_inv_mapping_c_shift_ram_v12_0_i49 core_instance49 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i50") 
     begin:comp50
awgn_inv_mapping_c_shift_ram_v12_0_i50 core_instance50 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i51") 
     begin:comp51
awgn_inv_mapping_c_shift_ram_v12_0_i51 core_instance51 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i52") 
     begin:comp52
awgn_inv_mapping_c_shift_ram_v12_0_i52 core_instance52 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i53") 
     begin:comp53
awgn_inv_mapping_c_shift_ram_v12_0_i53 core_instance53 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i54") 
     begin:comp54
awgn_inv_mapping_c_shift_ram_v12_0_i54 core_instance54 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i55") 
     begin:comp55
awgn_inv_mapping_c_shift_ram_v12_0_i55 core_instance55 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i56") 
     begin:comp56
awgn_inv_mapping_c_shift_ram_v12_0_i56 core_instance56 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i57") 
     begin:comp57
awgn_inv_mapping_c_shift_ram_v12_0_i57 core_instance57 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i58") 
     begin:comp58
awgn_inv_mapping_c_shift_ram_v12_0_i58 core_instance58 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i59") 
     begin:comp59
awgn_inv_mapping_c_shift_ram_v12_0_i59 core_instance59 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i60") 
     begin:comp60
awgn_inv_mapping_c_shift_ram_v12_0_i60 core_instance60 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_shift_ram_v12_0_i61") 
     begin:comp61
awgn_inv_mapping_c_shift_ram_v12_0_i61 core_instance61 ( 
         .D(d),
         .A(padded_addr),
         .CE(internal_ce),
         .CLK(clk),
         .Q(q) 
       ); 
     end 

endgenerate 
endmodule 

module awgn_inv_mapping_xladdsub (a, b, c_in, ce, clr, clk, rst, en, c_out, s);
 
 parameter core_name0= "";
 parameter a_width= 16;
 parameter signed a_bin_pt= 4;
 parameter a_arith= `xlUnsigned;
 parameter c_in_width= 16;
 parameter c_in_bin_pt= 4;
 parameter c_in_arith= `xlUnsigned;
 parameter c_out_width= 16;
 parameter c_out_bin_pt= 4;
 parameter c_out_arith= `xlUnsigned;
 parameter b_width= 8;
 parameter signed b_bin_pt= 2;
 parameter b_arith= `xlUnsigned;
 parameter s_width= 17;
 parameter s_bin_pt= 4;
 parameter s_arith= `xlUnsigned;
 parameter rst_width= 1;
 parameter rst_bin_pt= 0;
 parameter rst_arith= `xlUnsigned;
 parameter en_width= 1;
 parameter en_bin_pt= 0;
 parameter en_arith= `xlUnsigned;
 parameter full_s_width= 17;
 parameter full_s_arith= `xlUnsigned;
 parameter mode= `xlAddMode;
 parameter extra_registers= 0;
 parameter latency= 0;
 parameter quantization= `xlTruncate;
 parameter overflow= `xlWrap;
 parameter c_a_width= 16;
 parameter c_b_width= 8;
 parameter c_a_type= 1;
 parameter c_b_type= 1;
 parameter c_has_sclr= 0;
 parameter c_has_ce= 0;
 parameter c_latency= 0;
 parameter c_output_width= 17;
 parameter c_enable_rlocs= 1;
 parameter c_has_c_in= 0;
 parameter c_has_c_out= 0;
 
 input [a_width-1:0] a;
 input [b_width-1:0] b;
 input c_in, ce, clr, clk, rst, en;
 output c_out;
 output [s_width-1:0] s;
 
 parameter full_a_width = full_s_width;
 parameter full_b_width = full_s_width;
 parameter full_s_bin_pt = (a_bin_pt > b_bin_pt) ? a_bin_pt : b_bin_pt;
 
 wire [full_a_width-1:0] full_a;
 wire [full_b_width-1:0] full_b;
 wire [full_s_width-1:0] full_s;
 wire [full_s_width-1:0] core_s;
 wire [s_width-1:0] conv_s;
 wire  temp_cout;
 wire  real_a,real_b,real_s;
 wire  internal_clr;
 wire  internal_ce;
 wire  extra_reg_ce;
 wire  override;
 wire  logic1;
 wire  temp_cin;
 
 assign internal_clr = (clr | rst) & ce;
 assign internal_ce = ce & en;
 assign logic1 = 1'b1;
 assign temp_cin = (c_has_c_in) ? c_in : 1'b0;
 
 align_input # (a_width, b_bin_pt - a_bin_pt, a_arith, full_a_width)
 align_inp_a(.inp(a),.res(full_a));
 align_input # (b_width, a_bin_pt - b_bin_pt, b_arith, full_b_width)
 align_inp_b(.inp(b),.res(full_b));
 convert_type # (full_s_width, full_s_bin_pt, full_s_arith, s_width,
                 s_bin_pt, s_arith, quantization, overflow)
 conv_typ_s(.inp(core_s),.res(conv_s));
 
 generate


if (core_name0 == "awgn_inv_mapping_c_addsub_v12_0_i0") 
     begin:comp0
awgn_inv_mapping_c_addsub_v12_0_i0 core_instance0 ( 
         .A(full_a),
         .CLK(clk),
         .CE(internal_ce),
         .S(core_s),
         .B(full_b) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_c_addsub_v12_0_i1") 
     begin:comp1
awgn_inv_mapping_c_addsub_v12_0_i1 core_instance1 ( 
         .A(full_a),
         .CLK(clk),
         .CE(internal_ce),
         .S(core_s),
         .B(full_b) 
       ); 
     end 

endgenerate 
 
 
 generate
   if (extra_registers > 0)
   begin:latency_test
     
     if (c_latency > 1)
     begin:override_test
       synth_reg # (1, c_latency)
         override_pipe (
           .i(logic1),
           .ce(internal_ce),
           .clr(internal_clr),
           .clk(clk),
           .o(override));
       assign extra_reg_ce = ce & en & override;
     end // override_test
 
     if ((c_latency == 0) || (c_latency == 1))
     begin:no_override
       assign extra_reg_ce = ce & en;
     end // no_override
 
     synth_reg # (s_width, extra_registers)
       extra_reg (
         .i(conv_s),
         .ce(extra_reg_ce),
         .clr(internal_clr),
         .clk(clk),
         .o(s));
 
     if (c_has_c_out == 1)
     begin:cout_test
       synth_reg # (1, extra_registers)
         c_out_extra_reg (
           .i(temp_cout),
           .ce(extra_reg_ce),
           .clr(internal_clr),
           .clk(clk),
           .o(c_out));
     end // cout_test
     
   end // latency_test
 endgenerate
 
 generate
   if ((latency == 0) || (extra_registers == 0))
   begin:latency_s
     assign s = conv_s;
   end // latency_s
 endgenerate
 
 generate
   if (((latency == 0) || (extra_registers == 0)) &&
       (c_has_c_out == 1))
   begin:latency0
     assign c_out = temp_cout;
   end // latency0
 endgenerate
 
 generate
   if (c_has_c_out == 0)
   begin:tie_dangling_cout
     assign c_out = 0;
   end // tie_dangling_cout
 endgenerate
 
 endmodule

module awgn_inv_mapping_xlcmult (a, ce, clr, clk, core_ce, core_clr, core_clk, rst, en, p);
 
 parameter core_name0= "";
 parameter a_width= 4;
 parameter a_bin_pt= 2;
 parameter a_arith= `xlSigned;
 parameter b_width= 4;
 parameter b_bin_pt= 2;
 parameter b_arith= `xlSigned;
 parameter p_width= 8;
 parameter p_bin_pt= 2;
 parameter p_arith= `xlSigned;
 parameter rst_width= 1;
 parameter rst_bin_pt= 0;
 parameter rst_arith= `xlUnsigned;
 parameter en_width= 1;
 parameter en_bin_pt= 0;
 parameter en_arith= `xlUnsigned;
 parameter multsign= `xlSigned;
 parameter quantization= `xlTruncate;
 parameter overflow= `xlWrap;
 parameter extra_registers= 0;
 parameter c_a_width= 7;
 parameter c_b_width= 7;
 parameter c_a_type= 0;
 parameter c_b_type= 0;
 parameter c_type= 0;
 parameter const_bin_pt= 1;
 parameter c_output_width= 16;
 parameter zero_const = 0;
 
 input [a_width-1:0] a;
 input  ce;
 input  clr;
 input  clk;
 input  core_ce;
 input  core_clr;
 input  core_clk;
 input [rst_width-1:0] rst;
 input [en_width-1:0] en;
 output [p_width-1:0] p;
 
 wire [c_a_width-1:0] #0.1 tmp_a;
 wire [c_output_width-1:0] tmp_p;
 wire [p_width-1:0] conv_p;
 wire  real_a,real_p;
 wire  nd;
 wire  internal_ce;
 wire  internal_clr;
 wire  internal_core_ce;
 
 assign internal_ce = ce & en[0];
 assign internal_core_ce = core_ce & en[0];
 assign internal_clr = (clr | rst[0]) & ce;
 assign nd = internal_ce;
 
 zero_ext # (a_width,c_a_width) zero_ext_a(.inp(a),.res(tmp_a));
 
 convert_type # (c_output_width, a_bin_pt+b_bin_pt, multsign,
                            p_width, p_bin_pt, p_arith, quantization, overflow)
 convert_p(.inp(tmp_p),.res(conv_p));
 
 generate



if (core_name0 == "awgn_inv_mapping_mult_gen_v12_0_i0") 
     begin:comp0
awgn_inv_mapping_mult_gen_v12_0_i0 core_instance0 ( 
      .P(tmp_p),
      .A(tmp_a) 
       ); 
     end 

 endgenerate
 
 generate
  if ((extra_registers > 0) && (zero_const == 0))
      begin:latency_gt_0
 	synth_reg # (p_width, extra_registers) 
 	  reg1 (
 	       .i(conv_p), 
 	       .ce(internal_ce),
 	       .clr(internal_clr),
 	       .clk(clk),
 	       .o(p)
                );
      end
     
    if ((extra_registers == 0) && (zero_const == 0))
      begin:latency_eq_0
 	assign p = conv_p;
      end
 
    if (zero_const == 1)
      begin:zero_constant
 	assign p = {p_width{1'b0}};
      end
 endgenerate
 
 endmodule

module awgn_inv_mapping_xlmult (a, b, ce, clr, clk, core_ce, core_clr,core_clk, rst, en,p);
     parameter core_name0 = "";
     parameter a_width = 4;
     parameter a_bin_pt = 2;
     parameter a_arith = `xlSigned;
     parameter b_width = 4;
     parameter b_bin_pt = 1;
     parameter b_arith = `xlSigned;
     parameter p_width = 8;
     parameter p_bin_pt = 2;
     parameter p_arith = `xlSigned;
     parameter rst_width = 1;
     parameter rst_bin_pt = 0;
     parameter rst_arith = `xlUnsigned;
     parameter en_width = 1;
     parameter en_bin_pt = 0;
     parameter en_arith = `xlUnsigned;
     parameter quantization = `xlTruncate;
     parameter overflow = `xlWrap;
     parameter extra_registers = 0;
     parameter c_a_width = 7;
     parameter c_b_width = 7;
     parameter c_type = 0;
     parameter c_a_type = 0;
     parameter c_b_type = 0;
     parameter c_baat = 4;
     parameter oversample = 1;
     parameter multsign = `xlSigned;
     parameter c_output_width = 16;
     input [a_width - 1 : 0] a;
     input [b_width - 1 : 0] b;
     input ce, clr, clk;
     input core_ce, core_clr, core_clk;
     input en, rst;
     output [p_width - 1 : 0] p;
     wire [c_a_width - 1 : 0]    tmp_a, conv_a;
     wire [c_b_width - 1 : 0]    tmp_b, conv_b;
    wire [c_output_width - 1 : 0] tmp_p;
    wire [p_width - 1 : 0] conv_p;
    wire internal_ce, internal_clr, internal_core_ce;
    wire rfd, rdy, nd;
    
 
    assign internal_ce = ce & en;
    assign internal_core_ce = core_ce & en;
    assign internal_clr = (clr | rst) & en;
    assign nd = ce & en;
 
    zero_ext # (a_width, c_a_width) zero_ext_a (.inp(a), .res(tmp_a));
    zero_ext # (b_width, c_b_width) zero_ext_b (.inp(b), .res(tmp_b));
 
    //Output Process
    convert_type # (c_output_width, a_bin_pt+b_bin_pt, multsign,
 		   p_width, p_bin_pt, p_arith, quantization, overflow)
      conv_udp (.inp(tmp_p), .res(conv_p));
    
 generate
 


if (core_name0 == "awgn_inv_mapping_mult_gen_v12_0_i1") 
     begin:comp0
awgn_inv_mapping_mult_gen_v12_0_i1 core_instance0 ( 
        .A(tmp_a),
        .B(tmp_b),
        .CLK(clk),
        .CE(internal_ce),
        .SCLR(internal_clr),
        .P(tmp_p) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_mult_gen_v12_0_i2") 
     begin:comp1
awgn_inv_mapping_mult_gen_v12_0_i2 core_instance1 ( 
        .A(tmp_a),
        .B(tmp_b),
        .P(tmp_p) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_mult_gen_v12_0_i3") 
     begin:comp2
awgn_inv_mapping_mult_gen_v12_0_i3 core_instance2 ( 
        .A(tmp_a),
        .B(tmp_b),
        .CLK(clk),
        .CE(internal_ce),
        .SCLR(internal_clr),
        .P(tmp_p) 
       ); 
     end 

if (extra_registers > 0)
 begin:latency_gt_0
 synth_reg # (p_width, extra_registers) 
 reg1 (
 .i(conv_p), 
 .ce(internal_ce),
 .clr(internal_clr),
 .clk(clk),
 .o(p));
 end
 
 if (extra_registers == 0)
 begin:latency_eq_0
 assign p = conv_p;
 end
 endgenerate
 
 endmodule

module awgn_inv_mapping_xlsprom (addr, en, rst, ce, clk, data);
 
    parameter core_name0= "";
    parameter latency= 1;
    parameter c_width= 12;
    parameter c_address_width= 4;
 
    input [c_address_width-1:0] addr;
    input en;
    input rst;
    input ce;
    input clk;
    output [c_width-1:0] data;
 
    wire [c_address_width-1:0] core_addr;
    wire [c_width-1:0] core_data_out;
    wire  core_ce, sinit;
 
    assign core_addr = addr;
    
    assign core_ce = ce & en;
    assign sinit = rst & ce;
 
 generate
 


if (core_name0 == "awgn_inv_mapping_blk_mem_gen_i0") 
     begin:comp0
awgn_inv_mapping_blk_mem_gen_i0 core_instance0 ( 
    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_blk_mem_gen_i1") 
     begin:comp1
awgn_inv_mapping_blk_mem_gen_i1 core_instance1 ( 
    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out) 
       ); 
     end 

 if (latency > 1)
      begin:latency_test
 	synth_reg # (c_width, latency-1) 
 	  reg1 (
 	       .i(core_data_out), 
 	       .ce(core_ce),
 	       .clr(1'b0),
 	       .clk(clk),
 	       .o(data));
      end
     
    if (latency <= 1)
      begin:latency_1
 	assign data = core_data_out;
      end
 
 endgenerate
 
 endmodule
 
module awgn_inv_mapping_xlsprom_dist (addr, en, ce, clk, data);
    parameter core_name0= "";
    parameter addr_width= 2;
    parameter latency= 0;
    parameter c_width= 12;
    parameter c_address_width= 4;
 
    input [addr_width-1:0] addr;
    input en;
    input ce;
    input clk;
    output [c_width-1:0] data;
 
    wire [c_width-1:0] core_data_out;
    wire [c_address_width-1:0] core_addr;
    wire  core_ce;
 
    assign core_addr = { {(c_address_width - addr_width) {1'b0}}, addr};
    assign core_ce = ce & en;
 
 generate
 


if (core_name0 == "awgn_inv_mapping_dist_mem_gen_i0") 
     begin:comp0
awgn_inv_mapping_dist_mem_gen_i0 core_instance0 ( 
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_dist_mem_gen_i1") 
     begin:comp1
awgn_inv_mapping_dist_mem_gen_i1 core_instance1 ( 
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_dist_mem_gen_i2") 
     begin:comp2
awgn_inv_mapping_dist_mem_gen_i2 core_instance2 ( 
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_dist_mem_gen_i3") 
     begin:comp3
awgn_inv_mapping_dist_mem_gen_i3 core_instance3 ( 
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out) 
       ); 
     end 

if (core_name0 == "awgn_inv_mapping_dist_mem_gen_i4") 
     begin:comp4
awgn_inv_mapping_dist_mem_gen_i4 core_instance4 ( 
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out) 
       ); 
     end 

   if (latency > 1)
      begin:latency_test
 	synth_reg # (c_width, latency-1) 
 	  reg1 (
 	       .i(core_data_out), 
 	       .ce(core_ce),
 	       .clr(1'b0),
 	       .clk(clk),
 	       .o(data));
      end
     
    if (latency <= 1)
      begin:latency_0_or_1
 	assign data = core_data_out;
      end
 
 endgenerate
 
 endmodule
 
