main_block_main_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main_block/ip/main_block_main_0_0/sim/main_block_main_0_0.vhd,incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"
main_block_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/main_block/ip/main_block_clk_wiz_0_0/main_block_clk_wiz_0_0_clk_wiz.v,incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"
main_block_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/main_block/ip/main_block_clk_wiz_0_0/main_block_clk_wiz_0_0.v,incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/09bd/simulation/blk_mem_gen_v8_4.v,incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"
main_block_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/main_block/ip/main_block_blk_mem_gen_0_0/sim/main_block_blk_mem_gen_0_0.v,incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"
main_block.vhd,vhdl,xil_defaultlib,../../../bd/main_block/sim/main_block.vhd,incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"incdir="../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/3242"
glbl.v,Verilog,xil_defaultlib,glbl.v
