Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Michael R. Dagenais , Nicholas C. Rumin, Automatic determination of optimal clocking parameters in synchronous MOS VLSI circuits, Proceedings of the fifth MIT conference on Advanced research in VLSI, p.19-33, January 1988, Cambridge, Massachusetts, United States
DANTZIG, G. B., BLATTNER, W., AND RAO, M.R. 1967. Finding a cycle in a graph with minimum cost to times ratio with application to a ship routing problem. In Theory of Graphs, P. Rosenstiehl, ed., Dunod, Paris, France, and Gordon and Breach, New York, pp. 77-84.
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
GAREY, M. R., AND JOHNSON, D.S. 1979. Computers and Intractability. W. H. Freeman and Co., San Francisco, Calif.
Lance A. Glasser , Daniel W. Dobberpuhl, The design and analysis of VLSI circuits, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
HARTMANN, M., AND ORLIN, J. 1991. Finding minimum cost to time ratio cycles with small integral transit times. Tech. Rep. UNC/OR/TR/91-19. Univ. North Carolina, Chapel Hill, N.C., Oct.
Alexander Toichi Ishii, Timing in level-clocked circuits, Massachusetts Institute of Technology, Cambridge, MA, 1992
Alexander T. Ishii , Charles E. Leiserson, A timing analysis of level-clocked circuitry, Proceedings of the sixth MIT conference on Advanced research in VLSI, p.113-130, March 1990, Boston, Massachusetts, United States
ISHII, A. f., LEISERSON, C. E., AND PAPAEFTHYMIOU, M. C. 1992a. Optimizing two-phase, levelclocked circuitry. In Advanced Research in VLSI and Parallel Systems: Proceedings of the 1992 Brown/MIT Conference, (Mar.). MIT Press, Cambridge, Mass., pp. 245-264.
ISHII, A. f., LEISERSON, C. E., AND PAPAEFTHYMIOU, M.C. 1992b. Polynomial-time algorithms for optimizing two-phase, level-clocked circuitry. Unpublished manuscript, MIT, Cambridge, Mass.
LEISERSON, C. E., ROSE, F. M., AND SAXE, J. B. 1983. Optimizing synchronous circuitry by retiming. In Proceedings of the 3rd Caltech Conference on VLSI, R. Bryant, ed. Caltech, pp. 87-116.
LEISERSON, C. E., AND SAXE, J.B. 1983. Optimizing synchronous systems. J. VLSI Comput. Syst. 1, (1), 41-67.
Charles E. Leiserson , James B. Saxe, A mixed-integer linear programming problem which is efficiently solvable, Journal of Algorithms, v.9 n.1, p.114-128, March 1988[doi>10.1016/0196-6774(88)90008-9]
LEISERSON, C. E., AND SAXE, J.g. 1991. Retiming synchronous circuitry. Algorithmica 6, (1). (Also available as MIT/LCS/TM-372.)
LOCKYEAR, B., AND EBELING, C. 1992. Optimal retiming of multi-phase level-clocked circuits. In Advanced Research in VLSI and Parallel Systems: Proceedings of the 1992 Brown/MIT Conference (Mar.). MIT Press, Cambridge, Mass., pp. 265-280.
MALIK, S., SENTOVICH, E., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1990. Retiming and resynthesis: Optimizing sequential networks with combinational techniques. In Proceedings of the Hawaii International Conference on System Sciences.
Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
Nimrod Megiddo, Linear Programming in Linear Time When the Dimension Is Fixed, Journal of the ACM (JACM), v.31 n.1, p.114-127, Jan. 1984[doi>10.1145/2422.322418]
MEGIDDO, N. 1985. Partitioning with two lines in the plane. J. Algorithms 6, 430-433.
Christos H. Papadimitriou , Kenneth Steiglitz, Combinatorial optimization: algorithms and complexity, Prentice-Hall, Inc., Upper Saddle River, NJ, 1982
M. C. Papaefthymiou, ON RETIMING SYNCHRONOUS CIRCUITRY AND MIXED-INTEGER OPTIMIZATION, Massachusetts Institute of Technology, Cambridge, MA, 1990
Marios Christos C. Papaefthymiou, A timing analysis and optimization system for level-clocked circuitry, Massachusetts Institute of Technology, Cambridge, MA, 1993
Marios C. Papaefthymiou, Understanding retiming through maximum average-delay cycles, Mathematical Systems Theory, v.27 n.1, p.65-84, Jan./Feb. 1994[doi>10.1007/BF01187093]
PAPAEFTHYMIOU, M. C., LEISERSON, C. E., AND ISHII, A. T. 1991. Optimizing two-phase, levelclocked circuitry. In Proceedings of the 1991 MIT Student Workshop on VLSI and Parallel Systems (July). Massachusetts Institute of Technology, Cambridge, Mass.
Marios C. Papaefthymiou , Keith H. Randall, Edge-triggering vs. two-phase level-clocking, Proceeding of the 1993 symposium on Research on integrated systems, p.201-218, February 1993, Seattle, Washington, United States
Marios C. Papaefthymiou , Keith H. Randall, TIM: a timing package for two-phase, level-clocked circuitry, Proceedings of the 30th international conference on Design automation, p.497-502, June 14-18, 1993, Dallas, Texas, United States[doi>10.1145/157485.164998]
Nohbyung Park , Alice C. Parker, Theory of Clocking for Maximum Execution Overlap of High-Speed Digital Systems, IEEE Transactions on Computers, v.37 n.6, p.678-690, June 1988[doi>10.1109/12.2206]
SAKALLAH, K. A., MUDGE, T. N., AND OLUKOTUN, 0. A. 1990. Optimal clocking of synchronous digital circuits. In Technical Digest of the 1990 IEEE International Conference on CAD (Nov.). IEEE Computer Society Press, Los Alamitos, Calif., pp. 552-555.
Narendra V. Shenoy , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Retiming of Circuits with Single Phase Transparent Latches, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.86-89, October 14-16, 1991
Thomas G. Szymanski , Narendra Shenoy, Verifying clock schedules, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.124-131, November 1992, Santa Clara, California, United States
S H Unger , Chung-Jen Tan, Clocking schemes for high-speed digital systems, IEEE Transactions on Computers, v.35 n.10, p.880-895, Oct. 1986[doi>10.1109/TC.1986.1676679]
Stephen A. Ward , Robert H. Halstead, Jr., Computation structures, MIT Press, Cambridge, MA, 1990
