$date
	Wed Nov 26 15:36:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module prdd_coder_tb $end
$var wire 4 ! out [3:0] $end
$var parameter 32 " DELAY $end
$var parameter 32 # M $end
$var parameter 32 $ N $end
$var reg 16 % in [15:0] $end
$scope module UUT $end
$var wire 16 & in [15:0] $end
$var parameter 32 ' M $end
$var parameter 32 ( N $end
$var reg 4 ) out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 (
b100 '
b10000 $
b100 #
b1010 "
$end
#0
$dumpvars
b0 )
b0 &
b0 %
b0 !
$end
#10000
b1111 !
b1111 )
b1000000000000000 %
b1000000000000000 &
#20000
b1110 !
b1110 )
b100000000000000 %
b100000000000000 &
#30000
b1101 !
b1101 )
b10000000000000 %
b10000000000000 &
#40000
b1100 !
b1100 )
b1000000000000 %
b1000000000000 &
#50000
b1011 !
b1011 )
b100000000000 %
b100000000000 &
#60000
b1010 !
b1010 )
b10000000000 %
b10000000000 &
#70000
b1001 !
b1001 )
b1000000000 %
b1000000000 &
#80000
b1000 !
b1000 )
b100000000 %
b100000000 &
#90000
b111 !
b111 )
b10000000 %
b10000000 &
#100000
b110 !
b110 )
b1000000 %
b1000000 &
#110000
b101 !
b101 )
b100000 %
b100000 &
#120000
b100 !
b100 )
b10000 %
b10000 &
#130000
b11 !
b11 )
b1000 %
b1000 &
#140000
b10 !
b10 )
b100 %
b100 &
#150000
b1 !
b1 )
b10 %
b10 &
#160000
b0 !
b0 )
b1 %
b1 &
#170000
