/dts-v1/;
/*
 * Cavium Inc. IW_EVB board
 */
/ {
	model = "cavium,iw_evb";
	compatible = "cavium,iw_evb";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&ciu>;

	soc@0 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges; /* Direct mapping */

		ciu: interrupt-controller@1070000000000 {
			compatible = "cavium,octeon-3860-ciu";
			interrupt-controller;
			/* Interrupts are specified by two parts:
			 * 1) Controller register (0 or 1)
			 * 2) Bit within the register (0..63)
			 */
			#interrupt-cells = <2>;
			reg = <0x10700 0x00000000 0x0 0x7000>;
		};

		gpio: gpio-controller@1070000000800 {
			#gpio-cells = <2>;
			compatible = "cavium,octeon-3860-gpio";
			reg = <0x10700 0x00000800 0x0 0x100>;
			gpio-controller;
			/* Interrupts are specified by two parts:
			 * 1) GPIO pin number (0..15)
			 * 2) Triggering (1 - edge rising
			 *		  2 - edge falling
			 *		  4 - level active high
			 *		  8 - level active low)
			 */
			interrupt-controller;
			#interrupt-cells = <2>;
			/* The GPIO pins connect to 16 consecutive CUI bits */
			interrupts = <0 16>; /* <0 17> <0 18> <0 19>
				     <0 20> <0 21> <0 22> <0 23>
				     <0 24> <0 25> <0 26> <0 27>
				     <0 28> <0 29> <0 30> <0 31>; */
		};

		smi0: mdio@1180000001800 {
			compatible = "cavium,octeon-3860-mdio";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x11800 0x00001800 0x0 0x40>;

			phy0: ethernet-phy@1 {
                                reg = <0x18>;
                                compatible = "broadcom,bcm5464";
                                interrupt-parent = <0x2>;
                                cavium,qlm-trim = "0,sgmii";
                                linux,phandle = <0x3>;
                                phandle = <0x3>;
			};

			phy1: ethernet-phy@2 {
                                reg = <0x19>;
                                compatible = "broadcom,bcm5464";
                                interrupt-parent = <0x2>;
                                cavium,qlm-trim = "0,sgmii";
                                linux,phandle = <0x4>;
                                phandle = <0x4>;
			};

		};

		smi1: mdio@1180000001900 {
			compatible = "cavium,octeon-3860-mdio";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x11800 0x00001900 0x0 0x40>;
		};

		pip: pip@11800a0000000 {
			compatible = "cavium,octeon-3860-pip";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x11800 0xa0000000 0x0 0x2000>;

			interface@0 {
				compatible = "cavium,octeon-3860-pip-interface";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>; /* interface */

				ethernet@0 {
					compatible = "cavium,octeon-3860-pip-port";
					reg = <0x0>; /* Port */
					local-mac-address = [ 00 00 00 00 00 00 ];
					phy-handle = <&phy0>;
				};
				ethernet@1 {
					compatible = "cavium,octeon-3860-pip-port";
					reg = <0x1>; /* Port */
					local-mac-address = [ 00 00 00 00 00 00 ];
					phy-handle = <&phy1>;
				};
			};


                };

		twsi0: i2c@1180000001000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "cavium,octeon-3860-twsi";
			reg = <0x11800 0x00001000 0x0 0x200>;
			interrupts = <0 45>;
			clock-frequency = <100000>;
		};

		twsi1: i2c@1180000001200 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "cavium,octeon-3860-twsi";
			reg = <0x11800 0x00001200 0x0 0x200>;
			interrupts = <0 59>;
			clock-frequency = <100000>;
		};

		uart0: serial@1180000000800 {
			compatible = "cavium,octeon-3860-uart","ns16550";
			reg = <0x11800 0x00000800 0x0 0x400>;
			clock-frequency = <0>;
			current-speed = <115200>;
			reg-shift = <3>;
			interrupts = <0 34>;
		};

		uart1: serial@1180000000c00 {
			compatible = "cavium,octeon-3860-uart","ns16550";
			reg = <0x11800 0x00000c00 0x0 0x400>;
			clock-frequency = <0>;
			current-speed = <115200>;
			reg-shift = <3>;
			interrupts = <0 35>;
		};

		spi@1070000001000 {
			compatible = "cavium,octeon-3010-spi";
			reg = <0x10700 0x00001000 0x0 0x100>;
			interrupts = <0 58>;
			#address-cells = <1>;
			#size-cells = <0>;

		};


		bootbus: bootbus@1180000000000 {
			compatible = "cavium,octeon-3860-bootbus";
			reg = <0x11800 0x00000000 0x0 0x200>;
			/* The chip select number and offset */
			#address-cells = <2>;
			/* The size of the chip select region */
			#size-cells = <1>;
			ranges = <0 0  0       0x17c00000  0x8400000>,
				 <1 0  0x10000 0x30000000  0>,
				 <2 0  0       0x1d040000  0x10000>,
				 <3 0  0       0x1d050000  0x10000>,
				 <4 0  0       0x1d020000  0x10000>,
				 <5 0  0x10000 0x40000000  0>,
				 <6 0  0x10000 0x50000000  0>,
				 <7 0  0x10000 0x90000000  0>;

			cavium,cs-config@0 {
				compatible = "cavium,octeon-3860-bootbus-config";
                                cavium,cs-index = <0x0>;
                                cavium,t-adr = <0xa>;
                                cavium,t-ale = <0x22>;
                                cavium,t-ce = <0x32>;
                                cavium,t-oe = <0x32>;
                                cavium,t-we = <0x23>;
                                cavium,t-rd-hld = <0x19>;
                                cavium,t-wr-hld = <0x23>;
                                cavium,t-pause = <0x0>;
                                cavium,t-wait = <0x12c>;
                                cavium,t-page = <0x19>;
                                cavium,t-rd-dly = <0x0>;
                                cavium,pages = <0x0>;
                                cavium,bus-width = <0x10>;
                                cavium,ale-mode = <0x1>;
			};
			cavium,cs-config@3 {
				compatible = "cavium,octeon-3860-bootbus-config";
                                cavium,cs-index = <0x3>;
                                cavium,t-adr = <0x0>;
                                cavium,t-ce = <0x1e>;
                                cavium,t-oe = <0x7d>;
                                cavium,t-we = <0x96>;
                                cavium,t-rd-hld = <0x64>;
                                cavium,t-wr-hld = <0x1e>;
                                cavium,t-pause = <0x0>;
                                cavium,t-wait = <0x1e>;
                                cavium,t-page = <0x12c>;
                                cavium,t-rd-dly = <0x0>;
                                cavium,pages = <0x0>;
                                cavium,wait-mode;
                                cavium,bus-width = <0x10>;
			};

			flash0: nor@0,0 {
				compatible = "cfi-flash";
				reg = <0 0 0x8000000>;
				#address-cells = <1>;
				#size-cells = <1>;

			};


		};

		dma0: dma-engine@1180000000100 {
			compatible = "cavium,octeon-5750-bootbus-dma";
			reg = <0x11800 0x00000100 0x0 0x8>;
			interrupts = <0 63>;
		};
		dma1: dma-engine@1180000000108 {
			compatible = "cavium,octeon-5750-bootbus-dma";
			reg = <0x11800 0x00000108 0x0 0x8>;
			interrupts = <0 63>;
		};

	};


	gpio-leds {
		compatible = "gpio-leds";
	};

	aliases {
		pip = &pip;
		smi0 = &smi0;
		smi1 = &smi1;
		twsi0 = &twsi0;
		twsi1 = &twsi1;
		uart0 = &uart0;
		uart1 = &uart1;
		flash0 = &flash0;
	};
 };
