from common.python.timing_plot import make_timing_plot
make_timing_plot('/__w/PandABlocks-FPGA/PandABlocks-FPGA/PandABlocks-fpga/modules/seq/seq.timing.ini', 'Rewriting a table')