// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
// Date        : Tue Feb  3 00:45:19 2026
// Host        : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
// Command     : write_verilog -force -mode funcsim
//               /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sbva484-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,top_kernel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "top_kernel,Vivado 2025.1.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_A_ARADDR,
    m_axi_A_ARBURST,
    m_axi_A_ARCACHE,
    m_axi_A_ARID,
    m_axi_A_ARLEN,
    m_axi_A_ARLOCK,
    m_axi_A_ARPROT,
    m_axi_A_ARQOS,
    m_axi_A_ARREADY,
    m_axi_A_ARREGION,
    m_axi_A_ARSIZE,
    m_axi_A_ARVALID,
    m_axi_A_AWADDR,
    m_axi_A_AWBURST,
    m_axi_A_AWCACHE,
    m_axi_A_AWID,
    m_axi_A_AWLEN,
    m_axi_A_AWLOCK,
    m_axi_A_AWPROT,
    m_axi_A_AWQOS,
    m_axi_A_AWREADY,
    m_axi_A_AWREGION,
    m_axi_A_AWSIZE,
    m_axi_A_AWVALID,
    m_axi_A_BID,
    m_axi_A_BREADY,
    m_axi_A_BRESP,
    m_axi_A_BVALID,
    m_axi_A_RDATA,
    m_axi_A_RID,
    m_axi_A_RLAST,
    m_axi_A_RREADY,
    m_axi_A_RRESP,
    m_axi_A_RVALID,
    m_axi_A_WDATA,
    m_axi_A_WID,
    m_axi_A_WLAST,
    m_axi_A_WREADY,
    m_axi_A_WSTRB,
    m_axi_A_WVALID,
    m_axi_C_ARADDR,
    m_axi_C_ARBURST,
    m_axi_C_ARCACHE,
    m_axi_C_ARID,
    m_axi_C_ARLEN,
    m_axi_C_ARLOCK,
    m_axi_C_ARPROT,
    m_axi_C_ARQOS,
    m_axi_C_ARREADY,
    m_axi_C_ARREGION,
    m_axi_C_ARSIZE,
    m_axi_C_ARVALID,
    m_axi_C_AWADDR,
    m_axi_C_AWBURST,
    m_axi_C_AWCACHE,
    m_axi_C_AWID,
    m_axi_C_AWLEN,
    m_axi_C_AWLOCK,
    m_axi_C_AWPROT,
    m_axi_C_AWQOS,
    m_axi_C_AWREADY,
    m_axi_C_AWREGION,
    m_axi_C_AWSIZE,
    m_axi_C_AWVALID,
    m_axi_C_BID,
    m_axi_C_BREADY,
    m_axi_C_BRESP,
    m_axi_C_BVALID,
    m_axi_C_RDATA,
    m_axi_C_RID,
    m_axi_C_RLAST,
    m_axi_C_RREADY,
    m_axi_C_RRESP,
    m_axi_C_RVALID,
    m_axi_C_WDATA,
    m_axi_C_WID,
    m_axi_C_WLAST,
    m_axi_C_WREADY,
    m_axi_C_WSTRB,
    m_axi_C_WVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_A:m_axi_C, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_A, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_A_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARBURST" *) output [1:0]m_axi_A_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARCACHE" *) output [3:0]m_axi_A_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARID" *) output [0:0]m_axi_A_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARLEN" *) output [7:0]m_axi_A_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARLOCK" *) output [1:0]m_axi_A_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARPROT" *) output [2:0]m_axi_A_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARQOS" *) output [3:0]m_axi_A_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARREADY" *) input m_axi_A_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARREGION" *) output [3:0]m_axi_A_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARSIZE" *) output [2:0]m_axi_A_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A ARVALID" *) output m_axi_A_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWADDR" *) output [63:0]m_axi_A_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWBURST" *) output [1:0]m_axi_A_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWCACHE" *) output [3:0]m_axi_A_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWID" *) output [0:0]m_axi_A_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWLEN" *) output [7:0]m_axi_A_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWLOCK" *) output [1:0]m_axi_A_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWPROT" *) output [2:0]m_axi_A_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWQOS" *) output [3:0]m_axi_A_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWREADY" *) input m_axi_A_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWREGION" *) output [3:0]m_axi_A_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWSIZE" *) output [2:0]m_axi_A_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A AWVALID" *) output m_axi_A_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A BID" *) input [0:0]m_axi_A_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A BREADY" *) output m_axi_A_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A BRESP" *) input [1:0]m_axi_A_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A BVALID" *) input m_axi_A_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A RDATA" *) input [31:0]m_axi_A_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A RID" *) input [0:0]m_axi_A_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A RLAST" *) input m_axi_A_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A RREADY" *) output m_axi_A_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A RRESP" *) input [1:0]m_axi_A_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A RVALID" *) input m_axi_A_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A WDATA" *) output [31:0]m_axi_A_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A WID" *) output [0:0]m_axi_A_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A WLAST" *) output m_axi_A_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A WREADY" *) input m_axi_A_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A WSTRB" *) output [3:0]m_axi_A_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_A WVALID" *) output m_axi_A_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_C, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_C_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARBURST" *) output [1:0]m_axi_C_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARCACHE" *) output [3:0]m_axi_C_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARID" *) output [0:0]m_axi_C_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARLEN" *) output [7:0]m_axi_C_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARLOCK" *) output [1:0]m_axi_C_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARPROT" *) output [2:0]m_axi_C_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARQOS" *) output [3:0]m_axi_C_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARREADY" *) input m_axi_C_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARREGION" *) output [3:0]m_axi_C_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARSIZE" *) output [2:0]m_axi_C_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C ARVALID" *) output m_axi_C_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWADDR" *) output [63:0]m_axi_C_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWBURST" *) output [1:0]m_axi_C_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWCACHE" *) output [3:0]m_axi_C_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWID" *) output [0:0]m_axi_C_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWLEN" *) output [7:0]m_axi_C_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWLOCK" *) output [1:0]m_axi_C_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWPROT" *) output [2:0]m_axi_C_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWQOS" *) output [3:0]m_axi_C_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWREADY" *) input m_axi_C_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWREGION" *) output [3:0]m_axi_C_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWSIZE" *) output [2:0]m_axi_C_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C AWVALID" *) output m_axi_C_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C BID" *) input [0:0]m_axi_C_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C BREADY" *) output m_axi_C_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C BRESP" *) input [1:0]m_axi_C_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C BVALID" *) input m_axi_C_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C RDATA" *) input [31:0]m_axi_C_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C RID" *) input [0:0]m_axi_C_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C RLAST" *) input m_axi_C_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C RREADY" *) output m_axi_C_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C RRESP" *) input [1:0]m_axi_C_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C RVALID" *) input m_axi_C_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C WDATA" *) output [31:0]m_axi_C_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C WID" *) output [0:0]m_axi_C_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C WLAST" *) output m_axi_C_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C WREADY" *) input m_axi_C_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C WSTRB" *) output [3:0]m_axi_C_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_C WVALID" *) output m_axi_C_WVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_A_ARADDR ;
  wire [3:0]\^m_axi_A_ARLEN ;
  wire m_axi_A_ARREADY;
  wire m_axi_A_ARVALID;
  wire [31:0]m_axi_A_RDATA;
  wire m_axi_A_RLAST;
  wire m_axi_A_RREADY;
  wire m_axi_A_RVALID;
  wire [63:2]\^m_axi_C_AWADDR ;
  wire [3:0]\^m_axi_C_AWLEN ;
  wire m_axi_C_AWREADY;
  wire m_axi_C_AWVALID;
  wire m_axi_C_BREADY;
  wire m_axi_C_BVALID;
  wire [23:0]\^m_axi_C_WDATA ;
  wire m_axi_C_WLAST;
  wire m_axi_C_WREADY;
  wire [3:0]m_axi_C_WSTRB;
  wire m_axi_C_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_A_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_A_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_A_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_A_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_C_ARVALID_UNCONNECTED;
  wire NLW_inst_m_axi_C_RREADY_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_A_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_A_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_A_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_A_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_A_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_A_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_A_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_A_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_A_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_A_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_A_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_A_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_A_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_A_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_A_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_A_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_A_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_A_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_A_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_A_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_A_WUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_C_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_C_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_C_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_C_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_C_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_C_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_C_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_C_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_C_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_C_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_C_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_C_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_C_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_C_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_C_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_C_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_C_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_C_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_C_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_C_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_C_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_C_AWUSER_UNCONNECTED;
  wire [31:24]NLW_inst_m_axi_C_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_C_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_C_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_A_ARADDR[63:2] = \^m_axi_A_ARADDR [63:2];
  assign m_axi_A_ARADDR[1] = \<const0> ;
  assign m_axi_A_ARADDR[0] = \<const0> ;
  assign m_axi_A_ARBURST[1] = \<const0> ;
  assign m_axi_A_ARBURST[0] = \<const1> ;
  assign m_axi_A_ARCACHE[3] = \<const0> ;
  assign m_axi_A_ARCACHE[2] = \<const0> ;
  assign m_axi_A_ARCACHE[1] = \<const1> ;
  assign m_axi_A_ARCACHE[0] = \<const1> ;
  assign m_axi_A_ARID[0] = \<const0> ;
  assign m_axi_A_ARLEN[7] = \<const0> ;
  assign m_axi_A_ARLEN[6] = \<const0> ;
  assign m_axi_A_ARLEN[5] = \<const0> ;
  assign m_axi_A_ARLEN[4] = \<const0> ;
  assign m_axi_A_ARLEN[3:0] = \^m_axi_A_ARLEN [3:0];
  assign m_axi_A_ARLOCK[1] = \<const0> ;
  assign m_axi_A_ARLOCK[0] = \<const0> ;
  assign m_axi_A_ARPROT[2] = \<const0> ;
  assign m_axi_A_ARPROT[1] = \<const0> ;
  assign m_axi_A_ARPROT[0] = \<const0> ;
  assign m_axi_A_ARQOS[3] = \<const0> ;
  assign m_axi_A_ARQOS[2] = \<const0> ;
  assign m_axi_A_ARQOS[1] = \<const0> ;
  assign m_axi_A_ARQOS[0] = \<const0> ;
  assign m_axi_A_ARREGION[3] = \<const0> ;
  assign m_axi_A_ARREGION[2] = \<const0> ;
  assign m_axi_A_ARREGION[1] = \<const0> ;
  assign m_axi_A_ARREGION[0] = \<const0> ;
  assign m_axi_A_ARSIZE[2] = \<const0> ;
  assign m_axi_A_ARSIZE[1] = \<const1> ;
  assign m_axi_A_ARSIZE[0] = \<const0> ;
  assign m_axi_A_AWADDR[63] = \<const0> ;
  assign m_axi_A_AWADDR[62] = \<const0> ;
  assign m_axi_A_AWADDR[61] = \<const0> ;
  assign m_axi_A_AWADDR[60] = \<const0> ;
  assign m_axi_A_AWADDR[59] = \<const0> ;
  assign m_axi_A_AWADDR[58] = \<const0> ;
  assign m_axi_A_AWADDR[57] = \<const0> ;
  assign m_axi_A_AWADDR[56] = \<const0> ;
  assign m_axi_A_AWADDR[55] = \<const0> ;
  assign m_axi_A_AWADDR[54] = \<const0> ;
  assign m_axi_A_AWADDR[53] = \<const0> ;
  assign m_axi_A_AWADDR[52] = \<const0> ;
  assign m_axi_A_AWADDR[51] = \<const0> ;
  assign m_axi_A_AWADDR[50] = \<const0> ;
  assign m_axi_A_AWADDR[49] = \<const0> ;
  assign m_axi_A_AWADDR[48] = \<const0> ;
  assign m_axi_A_AWADDR[47] = \<const0> ;
  assign m_axi_A_AWADDR[46] = \<const0> ;
  assign m_axi_A_AWADDR[45] = \<const0> ;
  assign m_axi_A_AWADDR[44] = \<const0> ;
  assign m_axi_A_AWADDR[43] = \<const0> ;
  assign m_axi_A_AWADDR[42] = \<const0> ;
  assign m_axi_A_AWADDR[41] = \<const0> ;
  assign m_axi_A_AWADDR[40] = \<const0> ;
  assign m_axi_A_AWADDR[39] = \<const0> ;
  assign m_axi_A_AWADDR[38] = \<const0> ;
  assign m_axi_A_AWADDR[37] = \<const0> ;
  assign m_axi_A_AWADDR[36] = \<const0> ;
  assign m_axi_A_AWADDR[35] = \<const0> ;
  assign m_axi_A_AWADDR[34] = \<const0> ;
  assign m_axi_A_AWADDR[33] = \<const0> ;
  assign m_axi_A_AWADDR[32] = \<const0> ;
  assign m_axi_A_AWADDR[31] = \<const0> ;
  assign m_axi_A_AWADDR[30] = \<const0> ;
  assign m_axi_A_AWADDR[29] = \<const0> ;
  assign m_axi_A_AWADDR[28] = \<const0> ;
  assign m_axi_A_AWADDR[27] = \<const0> ;
  assign m_axi_A_AWADDR[26] = \<const0> ;
  assign m_axi_A_AWADDR[25] = \<const0> ;
  assign m_axi_A_AWADDR[24] = \<const0> ;
  assign m_axi_A_AWADDR[23] = \<const0> ;
  assign m_axi_A_AWADDR[22] = \<const0> ;
  assign m_axi_A_AWADDR[21] = \<const0> ;
  assign m_axi_A_AWADDR[20] = \<const0> ;
  assign m_axi_A_AWADDR[19] = \<const0> ;
  assign m_axi_A_AWADDR[18] = \<const0> ;
  assign m_axi_A_AWADDR[17] = \<const0> ;
  assign m_axi_A_AWADDR[16] = \<const0> ;
  assign m_axi_A_AWADDR[15] = \<const0> ;
  assign m_axi_A_AWADDR[14] = \<const0> ;
  assign m_axi_A_AWADDR[13] = \<const0> ;
  assign m_axi_A_AWADDR[12] = \<const0> ;
  assign m_axi_A_AWADDR[11] = \<const0> ;
  assign m_axi_A_AWADDR[10] = \<const0> ;
  assign m_axi_A_AWADDR[9] = \<const0> ;
  assign m_axi_A_AWADDR[8] = \<const0> ;
  assign m_axi_A_AWADDR[7] = \<const0> ;
  assign m_axi_A_AWADDR[6] = \<const0> ;
  assign m_axi_A_AWADDR[5] = \<const0> ;
  assign m_axi_A_AWADDR[4] = \<const0> ;
  assign m_axi_A_AWADDR[3] = \<const0> ;
  assign m_axi_A_AWADDR[2] = \<const0> ;
  assign m_axi_A_AWADDR[1] = \<const0> ;
  assign m_axi_A_AWADDR[0] = \<const0> ;
  assign m_axi_A_AWBURST[1] = \<const0> ;
  assign m_axi_A_AWBURST[0] = \<const0> ;
  assign m_axi_A_AWCACHE[3] = \<const0> ;
  assign m_axi_A_AWCACHE[2] = \<const0> ;
  assign m_axi_A_AWCACHE[1] = \<const0> ;
  assign m_axi_A_AWCACHE[0] = \<const0> ;
  assign m_axi_A_AWID[0] = \<const0> ;
  assign m_axi_A_AWLEN[7] = \<const0> ;
  assign m_axi_A_AWLEN[6] = \<const0> ;
  assign m_axi_A_AWLEN[5] = \<const0> ;
  assign m_axi_A_AWLEN[4] = \<const0> ;
  assign m_axi_A_AWLEN[3] = \<const0> ;
  assign m_axi_A_AWLEN[2] = \<const0> ;
  assign m_axi_A_AWLEN[1] = \<const0> ;
  assign m_axi_A_AWLEN[0] = \<const0> ;
  assign m_axi_A_AWLOCK[1] = \<const0> ;
  assign m_axi_A_AWLOCK[0] = \<const0> ;
  assign m_axi_A_AWPROT[2] = \<const0> ;
  assign m_axi_A_AWPROT[1] = \<const0> ;
  assign m_axi_A_AWPROT[0] = \<const0> ;
  assign m_axi_A_AWQOS[3] = \<const0> ;
  assign m_axi_A_AWQOS[2] = \<const0> ;
  assign m_axi_A_AWQOS[1] = \<const0> ;
  assign m_axi_A_AWQOS[0] = \<const0> ;
  assign m_axi_A_AWREGION[3] = \<const0> ;
  assign m_axi_A_AWREGION[2] = \<const0> ;
  assign m_axi_A_AWREGION[1] = \<const0> ;
  assign m_axi_A_AWREGION[0] = \<const0> ;
  assign m_axi_A_AWSIZE[2] = \<const0> ;
  assign m_axi_A_AWSIZE[1] = \<const0> ;
  assign m_axi_A_AWSIZE[0] = \<const0> ;
  assign m_axi_A_AWVALID = \<const0> ;
  assign m_axi_A_BREADY = \<const0> ;
  assign m_axi_A_WDATA[31] = \<const0> ;
  assign m_axi_A_WDATA[30] = \<const0> ;
  assign m_axi_A_WDATA[29] = \<const0> ;
  assign m_axi_A_WDATA[28] = \<const0> ;
  assign m_axi_A_WDATA[27] = \<const0> ;
  assign m_axi_A_WDATA[26] = \<const0> ;
  assign m_axi_A_WDATA[25] = \<const0> ;
  assign m_axi_A_WDATA[24] = \<const0> ;
  assign m_axi_A_WDATA[23] = \<const0> ;
  assign m_axi_A_WDATA[22] = \<const0> ;
  assign m_axi_A_WDATA[21] = \<const0> ;
  assign m_axi_A_WDATA[20] = \<const0> ;
  assign m_axi_A_WDATA[19] = \<const0> ;
  assign m_axi_A_WDATA[18] = \<const0> ;
  assign m_axi_A_WDATA[17] = \<const0> ;
  assign m_axi_A_WDATA[16] = \<const0> ;
  assign m_axi_A_WDATA[15] = \<const0> ;
  assign m_axi_A_WDATA[14] = \<const0> ;
  assign m_axi_A_WDATA[13] = \<const0> ;
  assign m_axi_A_WDATA[12] = \<const0> ;
  assign m_axi_A_WDATA[11] = \<const0> ;
  assign m_axi_A_WDATA[10] = \<const0> ;
  assign m_axi_A_WDATA[9] = \<const0> ;
  assign m_axi_A_WDATA[8] = \<const0> ;
  assign m_axi_A_WDATA[7] = \<const0> ;
  assign m_axi_A_WDATA[6] = \<const0> ;
  assign m_axi_A_WDATA[5] = \<const0> ;
  assign m_axi_A_WDATA[4] = \<const0> ;
  assign m_axi_A_WDATA[3] = \<const0> ;
  assign m_axi_A_WDATA[2] = \<const0> ;
  assign m_axi_A_WDATA[1] = \<const0> ;
  assign m_axi_A_WDATA[0] = \<const0> ;
  assign m_axi_A_WID[0] = \<const0> ;
  assign m_axi_A_WLAST = \<const0> ;
  assign m_axi_A_WSTRB[3] = \<const0> ;
  assign m_axi_A_WSTRB[2] = \<const0> ;
  assign m_axi_A_WSTRB[1] = \<const0> ;
  assign m_axi_A_WSTRB[0] = \<const0> ;
  assign m_axi_A_WVALID = \<const0> ;
  assign m_axi_C_ARADDR[63] = \<const0> ;
  assign m_axi_C_ARADDR[62] = \<const0> ;
  assign m_axi_C_ARADDR[61] = \<const0> ;
  assign m_axi_C_ARADDR[60] = \<const0> ;
  assign m_axi_C_ARADDR[59] = \<const0> ;
  assign m_axi_C_ARADDR[58] = \<const0> ;
  assign m_axi_C_ARADDR[57] = \<const0> ;
  assign m_axi_C_ARADDR[56] = \<const0> ;
  assign m_axi_C_ARADDR[55] = \<const0> ;
  assign m_axi_C_ARADDR[54] = \<const0> ;
  assign m_axi_C_ARADDR[53] = \<const0> ;
  assign m_axi_C_ARADDR[52] = \<const0> ;
  assign m_axi_C_ARADDR[51] = \<const0> ;
  assign m_axi_C_ARADDR[50] = \<const0> ;
  assign m_axi_C_ARADDR[49] = \<const0> ;
  assign m_axi_C_ARADDR[48] = \<const0> ;
  assign m_axi_C_ARADDR[47] = \<const0> ;
  assign m_axi_C_ARADDR[46] = \<const0> ;
  assign m_axi_C_ARADDR[45] = \<const0> ;
  assign m_axi_C_ARADDR[44] = \<const0> ;
  assign m_axi_C_ARADDR[43] = \<const0> ;
  assign m_axi_C_ARADDR[42] = \<const0> ;
  assign m_axi_C_ARADDR[41] = \<const0> ;
  assign m_axi_C_ARADDR[40] = \<const0> ;
  assign m_axi_C_ARADDR[39] = \<const0> ;
  assign m_axi_C_ARADDR[38] = \<const0> ;
  assign m_axi_C_ARADDR[37] = \<const0> ;
  assign m_axi_C_ARADDR[36] = \<const0> ;
  assign m_axi_C_ARADDR[35] = \<const0> ;
  assign m_axi_C_ARADDR[34] = \<const0> ;
  assign m_axi_C_ARADDR[33] = \<const0> ;
  assign m_axi_C_ARADDR[32] = \<const0> ;
  assign m_axi_C_ARADDR[31] = \<const0> ;
  assign m_axi_C_ARADDR[30] = \<const0> ;
  assign m_axi_C_ARADDR[29] = \<const0> ;
  assign m_axi_C_ARADDR[28] = \<const0> ;
  assign m_axi_C_ARADDR[27] = \<const0> ;
  assign m_axi_C_ARADDR[26] = \<const0> ;
  assign m_axi_C_ARADDR[25] = \<const0> ;
  assign m_axi_C_ARADDR[24] = \<const0> ;
  assign m_axi_C_ARADDR[23] = \<const0> ;
  assign m_axi_C_ARADDR[22] = \<const0> ;
  assign m_axi_C_ARADDR[21] = \<const0> ;
  assign m_axi_C_ARADDR[20] = \<const0> ;
  assign m_axi_C_ARADDR[19] = \<const0> ;
  assign m_axi_C_ARADDR[18] = \<const0> ;
  assign m_axi_C_ARADDR[17] = \<const0> ;
  assign m_axi_C_ARADDR[16] = \<const0> ;
  assign m_axi_C_ARADDR[15] = \<const0> ;
  assign m_axi_C_ARADDR[14] = \<const0> ;
  assign m_axi_C_ARADDR[13] = \<const0> ;
  assign m_axi_C_ARADDR[12] = \<const0> ;
  assign m_axi_C_ARADDR[11] = \<const0> ;
  assign m_axi_C_ARADDR[10] = \<const0> ;
  assign m_axi_C_ARADDR[9] = \<const0> ;
  assign m_axi_C_ARADDR[8] = \<const0> ;
  assign m_axi_C_ARADDR[7] = \<const0> ;
  assign m_axi_C_ARADDR[6] = \<const0> ;
  assign m_axi_C_ARADDR[5] = \<const0> ;
  assign m_axi_C_ARADDR[4] = \<const0> ;
  assign m_axi_C_ARADDR[3] = \<const0> ;
  assign m_axi_C_ARADDR[2] = \<const0> ;
  assign m_axi_C_ARADDR[1] = \<const0> ;
  assign m_axi_C_ARADDR[0] = \<const0> ;
  assign m_axi_C_ARBURST[1] = \<const0> ;
  assign m_axi_C_ARBURST[0] = \<const0> ;
  assign m_axi_C_ARCACHE[3] = \<const0> ;
  assign m_axi_C_ARCACHE[2] = \<const0> ;
  assign m_axi_C_ARCACHE[1] = \<const0> ;
  assign m_axi_C_ARCACHE[0] = \<const0> ;
  assign m_axi_C_ARID[0] = \<const0> ;
  assign m_axi_C_ARLEN[7] = \<const0> ;
  assign m_axi_C_ARLEN[6] = \<const0> ;
  assign m_axi_C_ARLEN[5] = \<const0> ;
  assign m_axi_C_ARLEN[4] = \<const0> ;
  assign m_axi_C_ARLEN[3] = \<const0> ;
  assign m_axi_C_ARLEN[2] = \<const0> ;
  assign m_axi_C_ARLEN[1] = \<const0> ;
  assign m_axi_C_ARLEN[0] = \<const0> ;
  assign m_axi_C_ARLOCK[1] = \<const0> ;
  assign m_axi_C_ARLOCK[0] = \<const0> ;
  assign m_axi_C_ARPROT[2] = \<const0> ;
  assign m_axi_C_ARPROT[1] = \<const0> ;
  assign m_axi_C_ARPROT[0] = \<const0> ;
  assign m_axi_C_ARQOS[3] = \<const0> ;
  assign m_axi_C_ARQOS[2] = \<const0> ;
  assign m_axi_C_ARQOS[1] = \<const0> ;
  assign m_axi_C_ARQOS[0] = \<const0> ;
  assign m_axi_C_ARREGION[3] = \<const0> ;
  assign m_axi_C_ARREGION[2] = \<const0> ;
  assign m_axi_C_ARREGION[1] = \<const0> ;
  assign m_axi_C_ARREGION[0] = \<const0> ;
  assign m_axi_C_ARSIZE[2] = \<const0> ;
  assign m_axi_C_ARSIZE[1] = \<const0> ;
  assign m_axi_C_ARSIZE[0] = \<const0> ;
  assign m_axi_C_ARVALID = \<const0> ;
  assign m_axi_C_AWADDR[63:2] = \^m_axi_C_AWADDR [63:2];
  assign m_axi_C_AWADDR[1] = \<const0> ;
  assign m_axi_C_AWADDR[0] = \<const0> ;
  assign m_axi_C_AWBURST[1] = \<const0> ;
  assign m_axi_C_AWBURST[0] = \<const1> ;
  assign m_axi_C_AWCACHE[3] = \<const0> ;
  assign m_axi_C_AWCACHE[2] = \<const0> ;
  assign m_axi_C_AWCACHE[1] = \<const1> ;
  assign m_axi_C_AWCACHE[0] = \<const1> ;
  assign m_axi_C_AWID[0] = \<const0> ;
  assign m_axi_C_AWLEN[7] = \<const0> ;
  assign m_axi_C_AWLEN[6] = \<const0> ;
  assign m_axi_C_AWLEN[5] = \<const0> ;
  assign m_axi_C_AWLEN[4] = \<const0> ;
  assign m_axi_C_AWLEN[3:0] = \^m_axi_C_AWLEN [3:0];
  assign m_axi_C_AWLOCK[1] = \<const0> ;
  assign m_axi_C_AWLOCK[0] = \<const0> ;
  assign m_axi_C_AWPROT[2] = \<const0> ;
  assign m_axi_C_AWPROT[1] = \<const0> ;
  assign m_axi_C_AWPROT[0] = \<const0> ;
  assign m_axi_C_AWQOS[3] = \<const0> ;
  assign m_axi_C_AWQOS[2] = \<const0> ;
  assign m_axi_C_AWQOS[1] = \<const0> ;
  assign m_axi_C_AWQOS[0] = \<const0> ;
  assign m_axi_C_AWREGION[3] = \<const0> ;
  assign m_axi_C_AWREGION[2] = \<const0> ;
  assign m_axi_C_AWREGION[1] = \<const0> ;
  assign m_axi_C_AWREGION[0] = \<const0> ;
  assign m_axi_C_AWSIZE[2] = \<const0> ;
  assign m_axi_C_AWSIZE[1] = \<const1> ;
  assign m_axi_C_AWSIZE[0] = \<const0> ;
  assign m_axi_C_RREADY = \<const0> ;
  assign m_axi_C_WDATA[31] = \<const0> ;
  assign m_axi_C_WDATA[30] = \<const0> ;
  assign m_axi_C_WDATA[29] = \<const0> ;
  assign m_axi_C_WDATA[28] = \<const0> ;
  assign m_axi_C_WDATA[27] = \<const0> ;
  assign m_axi_C_WDATA[26] = \<const0> ;
  assign m_axi_C_WDATA[25] = \<const0> ;
  assign m_axi_C_WDATA[24] = \<const0> ;
  assign m_axi_C_WDATA[23:0] = \^m_axi_C_WDATA [23:0];
  assign m_axi_C_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_A_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_A_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_A_DATA_WIDTH = "32" *) 
  (* C_M_AXI_A_ID_WIDTH = "1" *) 
  (* C_M_AXI_A_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_A_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_A_USER_VALUE = "0" *) 
  (* C_M_AXI_A_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_A_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_C_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_C_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_C_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_C_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_C_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_C_DATA_WIDTH = "32" *) 
  (* C_M_AXI_C_ID_WIDTH = "1" *) 
  (* C_M_AXI_C_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_C_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_C_USER_VALUE = "0" *) 
  (* C_M_AXI_C_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_C_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "75'b000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "75'b000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "75'b000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "75'b000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "75'b000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "75'b000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "75'b000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "75'b000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "75'b000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "75'b000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "75'b000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "75'b000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "75'b000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "75'b000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "75'b000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "75'b000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "75'b000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "75'b000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "75'b000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "75'b000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "75'b000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "75'b000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "75'b000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "75'b000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "75'b000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "75'b000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "75'b000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "75'b000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "75'b000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "75'b000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "75'b000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "75'b000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "75'b000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "75'b000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "75'b000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "75'b000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "75'b000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "75'b000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "75'b000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "75'b000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "75'b000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "75'b000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "75'b000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "75'b000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "75'b000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "75'b000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "75'b000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "75'b000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "75'b000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "75'b000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "75'b000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "75'b000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "75'b000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "75'b000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "75'b000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "75'b000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "75'b000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "75'b000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "75'b000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "75'b000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "75'b000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "75'b000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "75'b000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "75'b000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "75'b000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "75'b000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "75'b000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "75'b000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "75'b000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "75'b000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "75'b001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "75'b010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "75'b100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "75'b000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "75'b000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  bd_0_hls_inst_0_top_kernel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_A_ARADDR({\^m_axi_A_ARADDR ,NLW_inst_m_axi_A_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_A_ARBURST(NLW_inst_m_axi_A_ARBURST_UNCONNECTED[1:0]),
        .m_axi_A_ARCACHE(NLW_inst_m_axi_A_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_A_ARID(NLW_inst_m_axi_A_ARID_UNCONNECTED[0]),
        .m_axi_A_ARLEN({NLW_inst_m_axi_A_ARLEN_UNCONNECTED[7:4],\^m_axi_A_ARLEN }),
        .m_axi_A_ARLOCK(NLW_inst_m_axi_A_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_A_ARPROT(NLW_inst_m_axi_A_ARPROT_UNCONNECTED[2:0]),
        .m_axi_A_ARQOS(NLW_inst_m_axi_A_ARQOS_UNCONNECTED[3:0]),
        .m_axi_A_ARREADY(m_axi_A_ARREADY),
        .m_axi_A_ARREGION(NLW_inst_m_axi_A_ARREGION_UNCONNECTED[3:0]),
        .m_axi_A_ARSIZE(NLW_inst_m_axi_A_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_A_ARUSER(NLW_inst_m_axi_A_ARUSER_UNCONNECTED[0]),
        .m_axi_A_ARVALID(m_axi_A_ARVALID),
        .m_axi_A_AWADDR(NLW_inst_m_axi_A_AWADDR_UNCONNECTED[63:0]),
        .m_axi_A_AWBURST(NLW_inst_m_axi_A_AWBURST_UNCONNECTED[1:0]),
        .m_axi_A_AWCACHE(NLW_inst_m_axi_A_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_A_AWID(NLW_inst_m_axi_A_AWID_UNCONNECTED[0]),
        .m_axi_A_AWLEN(NLW_inst_m_axi_A_AWLEN_UNCONNECTED[7:0]),
        .m_axi_A_AWLOCK(NLW_inst_m_axi_A_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_A_AWPROT(NLW_inst_m_axi_A_AWPROT_UNCONNECTED[2:0]),
        .m_axi_A_AWQOS(NLW_inst_m_axi_A_AWQOS_UNCONNECTED[3:0]),
        .m_axi_A_AWREADY(1'b0),
        .m_axi_A_AWREGION(NLW_inst_m_axi_A_AWREGION_UNCONNECTED[3:0]),
        .m_axi_A_AWSIZE(NLW_inst_m_axi_A_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_A_AWUSER(NLW_inst_m_axi_A_AWUSER_UNCONNECTED[0]),
        .m_axi_A_AWVALID(NLW_inst_m_axi_A_AWVALID_UNCONNECTED),
        .m_axi_A_BID(1'b0),
        .m_axi_A_BREADY(NLW_inst_m_axi_A_BREADY_UNCONNECTED),
        .m_axi_A_BRESP({1'b0,1'b0}),
        .m_axi_A_BUSER(1'b0),
        .m_axi_A_BVALID(1'b0),
        .m_axi_A_RDATA(m_axi_A_RDATA),
        .m_axi_A_RID(1'b0),
        .m_axi_A_RLAST(m_axi_A_RLAST),
        .m_axi_A_RREADY(m_axi_A_RREADY),
        .m_axi_A_RRESP({1'b0,1'b0}),
        .m_axi_A_RUSER(1'b0),
        .m_axi_A_RVALID(m_axi_A_RVALID),
        .m_axi_A_WDATA(NLW_inst_m_axi_A_WDATA_UNCONNECTED[31:0]),
        .m_axi_A_WID(NLW_inst_m_axi_A_WID_UNCONNECTED[0]),
        .m_axi_A_WLAST(NLW_inst_m_axi_A_WLAST_UNCONNECTED),
        .m_axi_A_WREADY(1'b0),
        .m_axi_A_WSTRB(NLW_inst_m_axi_A_WSTRB_UNCONNECTED[3:0]),
        .m_axi_A_WUSER(NLW_inst_m_axi_A_WUSER_UNCONNECTED[0]),
        .m_axi_A_WVALID(NLW_inst_m_axi_A_WVALID_UNCONNECTED),
        .m_axi_C_ARADDR(NLW_inst_m_axi_C_ARADDR_UNCONNECTED[63:0]),
        .m_axi_C_ARBURST(NLW_inst_m_axi_C_ARBURST_UNCONNECTED[1:0]),
        .m_axi_C_ARCACHE(NLW_inst_m_axi_C_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_C_ARID(NLW_inst_m_axi_C_ARID_UNCONNECTED[0]),
        .m_axi_C_ARLEN(NLW_inst_m_axi_C_ARLEN_UNCONNECTED[7:0]),
        .m_axi_C_ARLOCK(NLW_inst_m_axi_C_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_C_ARPROT(NLW_inst_m_axi_C_ARPROT_UNCONNECTED[2:0]),
        .m_axi_C_ARQOS(NLW_inst_m_axi_C_ARQOS_UNCONNECTED[3:0]),
        .m_axi_C_ARREADY(1'b0),
        .m_axi_C_ARREGION(NLW_inst_m_axi_C_ARREGION_UNCONNECTED[3:0]),
        .m_axi_C_ARSIZE(NLW_inst_m_axi_C_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_C_ARUSER(NLW_inst_m_axi_C_ARUSER_UNCONNECTED[0]),
        .m_axi_C_ARVALID(NLW_inst_m_axi_C_ARVALID_UNCONNECTED),
        .m_axi_C_AWADDR({\^m_axi_C_AWADDR ,NLW_inst_m_axi_C_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_C_AWBURST(NLW_inst_m_axi_C_AWBURST_UNCONNECTED[1:0]),
        .m_axi_C_AWCACHE(NLW_inst_m_axi_C_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_C_AWID(NLW_inst_m_axi_C_AWID_UNCONNECTED[0]),
        .m_axi_C_AWLEN({NLW_inst_m_axi_C_AWLEN_UNCONNECTED[7:4],\^m_axi_C_AWLEN }),
        .m_axi_C_AWLOCK(NLW_inst_m_axi_C_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_C_AWPROT(NLW_inst_m_axi_C_AWPROT_UNCONNECTED[2:0]),
        .m_axi_C_AWQOS(NLW_inst_m_axi_C_AWQOS_UNCONNECTED[3:0]),
        .m_axi_C_AWREADY(m_axi_C_AWREADY),
        .m_axi_C_AWREGION(NLW_inst_m_axi_C_AWREGION_UNCONNECTED[3:0]),
        .m_axi_C_AWSIZE(NLW_inst_m_axi_C_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_C_AWUSER(NLW_inst_m_axi_C_AWUSER_UNCONNECTED[0]),
        .m_axi_C_AWVALID(m_axi_C_AWVALID),
        .m_axi_C_BID(1'b0),
        .m_axi_C_BREADY(m_axi_C_BREADY),
        .m_axi_C_BRESP({1'b0,1'b0}),
        .m_axi_C_BUSER(1'b0),
        .m_axi_C_BVALID(m_axi_C_BVALID),
        .m_axi_C_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_C_RID(1'b0),
        .m_axi_C_RLAST(1'b0),
        .m_axi_C_RREADY(NLW_inst_m_axi_C_RREADY_UNCONNECTED),
        .m_axi_C_RRESP({1'b0,1'b0}),
        .m_axi_C_RUSER(1'b0),
        .m_axi_C_RVALID(1'b0),
        .m_axi_C_WDATA({NLW_inst_m_axi_C_WDATA_UNCONNECTED[31:24],\^m_axi_C_WDATA }),
        .m_axi_C_WID(NLW_inst_m_axi_C_WID_UNCONNECTED[0]),
        .m_axi_C_WLAST(m_axi_C_WLAST),
        .m_axi_C_WREADY(m_axi_C_WREADY),
        .m_axi_C_WSTRB(m_axi_C_WSTRB),
        .m_axi_C_WUSER(NLW_inst_m_axi_C_WUSER_UNCONNECTED[0]),
        .m_axi_C_WVALID(m_axi_C_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_A_ADDR_WIDTH = "64" *) (* C_M_AXI_A_ARUSER_WIDTH = "1" *) (* C_M_AXI_A_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_A_BUSER_WIDTH = "1" *) (* C_M_AXI_A_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_A_DATA_WIDTH = "32" *) 
(* C_M_AXI_A_ID_WIDTH = "1" *) (* C_M_AXI_A_PROT_VALUE = "3'b000" *) (* C_M_AXI_A_RUSER_WIDTH = "1" *) 
(* C_M_AXI_A_USER_VALUE = "0" *) (* C_M_AXI_A_WSTRB_WIDTH = "4" *) (* C_M_AXI_A_WUSER_WIDTH = "1" *) 
(* C_M_AXI_C_ADDR_WIDTH = "64" *) (* C_M_AXI_C_ARUSER_WIDTH = "1" *) (* C_M_AXI_C_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_C_BUSER_WIDTH = "1" *) (* C_M_AXI_C_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_C_DATA_WIDTH = "32" *) 
(* C_M_AXI_C_ID_WIDTH = "1" *) (* C_M_AXI_C_PROT_VALUE = "3'b000" *) (* C_M_AXI_C_RUSER_WIDTH = "1" *) 
(* C_M_AXI_C_USER_VALUE = "0" *) (* C_M_AXI_C_WSTRB_WIDTH = "4" *) (* C_M_AXI_C_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "top_kernel" *) (* ap_ST_fsm_state1 = "75'b000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "75'b000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "75'b000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "75'b000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "75'b000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "75'b000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "75'b000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "75'b000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "75'b000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "75'b000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "75'b000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "75'b000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "75'b000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "75'b000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "75'b000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "75'b000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "75'b000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "75'b000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "75'b000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "75'b000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "75'b000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "75'b000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "75'b000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "75'b000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "75'b000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "75'b000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "75'b000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "75'b000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "75'b000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "75'b000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "75'b000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "75'b000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "75'b000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "75'b000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "75'b000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "75'b000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "75'b000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "75'b000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "75'b000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "75'b000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "75'b000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "75'b000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "75'b000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "75'b000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "75'b000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "75'b000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "75'b000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "75'b000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "75'b000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "75'b000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "75'b000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "75'b000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "75'b000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "75'b000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "75'b000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "75'b000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "75'b000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "75'b000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "75'b000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "75'b000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "75'b000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "75'b000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "75'b000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "75'b000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "75'b000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "75'b000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "75'b000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "75'b000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "75'b000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "75'b000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "75'b001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "75'b010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "75'b100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state8 = "75'b000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "75'b000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module bd_0_hls_inst_0_top_kernel
   (ap_clk,
    ap_rst_n,
    m_axi_A_AWVALID,
    m_axi_A_AWREADY,
    m_axi_A_AWADDR,
    m_axi_A_AWID,
    m_axi_A_AWLEN,
    m_axi_A_AWSIZE,
    m_axi_A_AWBURST,
    m_axi_A_AWLOCK,
    m_axi_A_AWCACHE,
    m_axi_A_AWPROT,
    m_axi_A_AWQOS,
    m_axi_A_AWREGION,
    m_axi_A_AWUSER,
    m_axi_A_WVALID,
    m_axi_A_WREADY,
    m_axi_A_WDATA,
    m_axi_A_WSTRB,
    m_axi_A_WLAST,
    m_axi_A_WID,
    m_axi_A_WUSER,
    m_axi_A_ARVALID,
    m_axi_A_ARREADY,
    m_axi_A_ARADDR,
    m_axi_A_ARID,
    m_axi_A_ARLEN,
    m_axi_A_ARSIZE,
    m_axi_A_ARBURST,
    m_axi_A_ARLOCK,
    m_axi_A_ARCACHE,
    m_axi_A_ARPROT,
    m_axi_A_ARQOS,
    m_axi_A_ARREGION,
    m_axi_A_ARUSER,
    m_axi_A_RVALID,
    m_axi_A_RREADY,
    m_axi_A_RDATA,
    m_axi_A_RLAST,
    m_axi_A_RID,
    m_axi_A_RUSER,
    m_axi_A_RRESP,
    m_axi_A_BVALID,
    m_axi_A_BREADY,
    m_axi_A_BRESP,
    m_axi_A_BID,
    m_axi_A_BUSER,
    m_axi_C_AWVALID,
    m_axi_C_AWREADY,
    m_axi_C_AWADDR,
    m_axi_C_AWID,
    m_axi_C_AWLEN,
    m_axi_C_AWSIZE,
    m_axi_C_AWBURST,
    m_axi_C_AWLOCK,
    m_axi_C_AWCACHE,
    m_axi_C_AWPROT,
    m_axi_C_AWQOS,
    m_axi_C_AWREGION,
    m_axi_C_AWUSER,
    m_axi_C_WVALID,
    m_axi_C_WREADY,
    m_axi_C_WDATA,
    m_axi_C_WSTRB,
    m_axi_C_WLAST,
    m_axi_C_WID,
    m_axi_C_WUSER,
    m_axi_C_ARVALID,
    m_axi_C_ARREADY,
    m_axi_C_ARADDR,
    m_axi_C_ARID,
    m_axi_C_ARLEN,
    m_axi_C_ARSIZE,
    m_axi_C_ARBURST,
    m_axi_C_ARLOCK,
    m_axi_C_ARCACHE,
    m_axi_C_ARPROT,
    m_axi_C_ARQOS,
    m_axi_C_ARREGION,
    m_axi_C_ARUSER,
    m_axi_C_RVALID,
    m_axi_C_RREADY,
    m_axi_C_RDATA,
    m_axi_C_RLAST,
    m_axi_C_RID,
    m_axi_C_RUSER,
    m_axi_C_RRESP,
    m_axi_C_BVALID,
    m_axi_C_BREADY,
    m_axi_C_BRESP,
    m_axi_C_BID,
    m_axi_C_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_A_AWVALID;
  input m_axi_A_AWREADY;
  output [63:0]m_axi_A_AWADDR;
  output [0:0]m_axi_A_AWID;
  output [7:0]m_axi_A_AWLEN;
  output [2:0]m_axi_A_AWSIZE;
  output [1:0]m_axi_A_AWBURST;
  output [1:0]m_axi_A_AWLOCK;
  output [3:0]m_axi_A_AWCACHE;
  output [2:0]m_axi_A_AWPROT;
  output [3:0]m_axi_A_AWQOS;
  output [3:0]m_axi_A_AWREGION;
  output [0:0]m_axi_A_AWUSER;
  output m_axi_A_WVALID;
  input m_axi_A_WREADY;
  output [31:0]m_axi_A_WDATA;
  output [3:0]m_axi_A_WSTRB;
  output m_axi_A_WLAST;
  output [0:0]m_axi_A_WID;
  output [0:0]m_axi_A_WUSER;
  output m_axi_A_ARVALID;
  input m_axi_A_ARREADY;
  output [63:0]m_axi_A_ARADDR;
  output [0:0]m_axi_A_ARID;
  output [7:0]m_axi_A_ARLEN;
  output [2:0]m_axi_A_ARSIZE;
  output [1:0]m_axi_A_ARBURST;
  output [1:0]m_axi_A_ARLOCK;
  output [3:0]m_axi_A_ARCACHE;
  output [2:0]m_axi_A_ARPROT;
  output [3:0]m_axi_A_ARQOS;
  output [3:0]m_axi_A_ARREGION;
  output [0:0]m_axi_A_ARUSER;
  input m_axi_A_RVALID;
  output m_axi_A_RREADY;
  input [31:0]m_axi_A_RDATA;
  input m_axi_A_RLAST;
  input [0:0]m_axi_A_RID;
  input [0:0]m_axi_A_RUSER;
  input [1:0]m_axi_A_RRESP;
  input m_axi_A_BVALID;
  output m_axi_A_BREADY;
  input [1:0]m_axi_A_BRESP;
  input [0:0]m_axi_A_BID;
  input [0:0]m_axi_A_BUSER;
  output m_axi_C_AWVALID;
  input m_axi_C_AWREADY;
  output [63:0]m_axi_C_AWADDR;
  output [0:0]m_axi_C_AWID;
  output [7:0]m_axi_C_AWLEN;
  output [2:0]m_axi_C_AWSIZE;
  output [1:0]m_axi_C_AWBURST;
  output [1:0]m_axi_C_AWLOCK;
  output [3:0]m_axi_C_AWCACHE;
  output [2:0]m_axi_C_AWPROT;
  output [3:0]m_axi_C_AWQOS;
  output [3:0]m_axi_C_AWREGION;
  output [0:0]m_axi_C_AWUSER;
  output m_axi_C_WVALID;
  input m_axi_C_WREADY;
  output [31:0]m_axi_C_WDATA;
  output [3:0]m_axi_C_WSTRB;
  output m_axi_C_WLAST;
  output [0:0]m_axi_C_WID;
  output [0:0]m_axi_C_WUSER;
  output m_axi_C_ARVALID;
  input m_axi_C_ARREADY;
  output [63:0]m_axi_C_ARADDR;
  output [0:0]m_axi_C_ARID;
  output [7:0]m_axi_C_ARLEN;
  output [2:0]m_axi_C_ARSIZE;
  output [1:0]m_axi_C_ARBURST;
  output [1:0]m_axi_C_ARLOCK;
  output [3:0]m_axi_C_ARCACHE;
  output [2:0]m_axi_C_ARPROT;
  output [3:0]m_axi_C_ARQOS;
  output [3:0]m_axi_C_ARREGION;
  output [0:0]m_axi_C_ARUSER;
  input m_axi_C_RVALID;
  output m_axi_C_RREADY;
  input [31:0]m_axi_C_RDATA;
  input m_axi_C_RLAST;
  input [0:0]m_axi_C_RID;
  input [0:0]m_axi_C_RUSER;
  input [1:0]m_axi_C_RRESP;
  input m_axi_C_BVALID;
  output m_axi_C_BREADY;
  input [1:0]m_axi_C_BRESP;
  input [0:0]m_axi_C_BID;
  input [0:0]m_axi_C_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire A_0_ARVALID;
  wire [23:0]A_0_RDATA;
  wire A_0_RREADY;
  wire A_1_U_n_30;
  wire A_1_U_n_39;
  wire A_1_U_n_40;
  wire A_1_U_n_41;
  wire A_1_U_n_42;
  wire A_1_U_n_43;
  wire A_1_U_n_44;
  wire A_1_U_n_45;
  wire A_1_U_n_46;
  wire A_1_U_n_47;
  wire A_1_U_n_48;
  wire A_1_U_n_49;
  wire A_1_U_n_5;
  wire A_1_U_n_50;
  wire A_1_U_n_51;
  wire A_1_U_n_52;
  wire A_1_U_n_53;
  wire A_1_U_n_54;
  wire A_1_U_n_55;
  wire A_1_U_n_56;
  wire A_1_U_n_57;
  wire A_1_U_n_58;
  wire A_1_U_n_59;
  wire A_1_U_n_60;
  wire A_1_U_n_61;
  wire A_1_U_n_62;
  wire [23:0]A_1_q0;
  wire A_1_we0_local;
  wire [63:2]A_DRAM;
  wire [61:0]A_addr_reg_1400;
  wire A_m_axi_U_n_31;
  wire C_0_BVALID;
  wire C_0_WVALID;
  wire C_1_ce0_local;
  wire [23:0]C_1_load_reg_1611;
  wire C_1_we0_local;
  wire [63:2]C_DRAM;
  wire [61:0]C_addr_reg_1532;
  wire C_m_axi_U_n_13;
  wire C_m_axi_U_n_17;
  wire [8:0]add_ln15_fu_451_p2;
  wire [8:0]add_ln15_reg_1409;
  wire \add_ln15_reg_1409[8]_i_2_n_5 ;
  wire [6:0]add_ln16_fu_480_p2;
  wire [6:0]add_ln16_reg_1429;
  wire \add_ln16_reg_1429[6]_i_2_n_5 ;
  wire [13:6]add_ln17_fu_490_p2;
  wire [13:0]add_ln17_reg_1434;
  wire \add_ln17_reg_1434[13]_i_2_n_5 ;
  wire \add_ln17_reg_1434_reg[13]_i_1_n_10 ;
  wire \add_ln17_reg_1434_reg[13]_i_1_n_11 ;
  wire \add_ln17_reg_1434_reg[13]_i_1_n_12 ;
  wire \add_ln17_reg_1434_reg[13]_i_1_n_6 ;
  wire \add_ln17_reg_1434_reg[13]_i_1_n_7 ;
  wire \add_ln17_reg_1434_reg[13]_i_1_n_8 ;
  wire \add_ln17_reg_1434_reg[13]_i_1_n_9 ;
  wire [8:0]add_ln25_fu_516_p2;
  wire [8:0]add_ln25_reg_1447;
  wire \add_ln25_reg_1447[8]_i_2_n_5 ;
  wire [6:0]add_ln29_fu_545_p2;
  wire [6:0]add_ln29_reg_1468;
  wire \add_ln29_reg_1468[6]_i_2_n_5 ;
  wire [6:0]add_ln37_fu_709_p2;
  wire [6:0]add_ln37_reg_1491;
  wire \add_ln37_reg_1491[6]_i_2_n_5 ;
  wire [13:6]add_ln38_fu_719_p2;
  wire [6:0]add_ln43_fu_856_p2;
  wire [6:0]add_ln43_reg_1514;
  wire \add_ln43_reg_1514[6]_i_2_n_5 ;
  wire [8:0]add_ln47_fu_896_p2;
  wire [8:0]add_ln47_reg_1542;
  wire \add_ln47_reg_1542[8]_i_2_n_5 ;
  wire [8:0]add_ln55_fu_1068_p2;
  wire [8:0]add_ln55_reg_1565;
  wire \add_ln55_reg_1565[8]_i_2_n_5 ;
  wire [13:6]add_ln56_1_fu_1086_p2;
  wire [8:0]add_ln60_fu_1336_p2;
  wire [8:0]add_ln60_reg_1588;
  wire \add_ln60_reg_1588[8]_i_2_n_5 ;
  wire [6:0]add_ln61_fu_1360_p2;
  wire [6:0]add_ln61_reg_1601;
  wire \add_ln61_reg_1601[6]_i_2_n_5 ;
  wire \ap_CS_fsm[13]_i_2_n_5 ;
  wire \ap_CS_fsm[16]_i_2_n_5 ;
  wire \ap_CS_fsm[16]_i_3_n_5 ;
  wire \ap_CS_fsm[62]_i_13_n_5 ;
  wire \ap_CS_fsm[62]_i_4_n_5 ;
  wire \ap_CS_fsm[62]_i_5_n_5 ;
  wire \ap_CS_fsm_reg_n_5_[18] ;
  wire \ap_CS_fsm_reg_n_5_[19] ;
  wire \ap_CS_fsm_reg_n_5_[20] ;
  wire \ap_CS_fsm_reg_n_5_[21] ;
  wire \ap_CS_fsm_reg_n_5_[22] ;
  wire \ap_CS_fsm_reg_n_5_[23] ;
  wire \ap_CS_fsm_reg_n_5_[24] ;
  wire \ap_CS_fsm_reg_n_5_[25] ;
  wire \ap_CS_fsm_reg_n_5_[26] ;
  wire \ap_CS_fsm_reg_n_5_[27] ;
  wire \ap_CS_fsm_reg_n_5_[28] ;
  wire \ap_CS_fsm_reg_n_5_[29] ;
  wire \ap_CS_fsm_reg_n_5_[2] ;
  wire \ap_CS_fsm_reg_n_5_[30] ;
  wire \ap_CS_fsm_reg_n_5_[31] ;
  wire \ap_CS_fsm_reg_n_5_[32] ;
  wire \ap_CS_fsm_reg_n_5_[33] ;
  wire \ap_CS_fsm_reg_n_5_[34] ;
  wire \ap_CS_fsm_reg_n_5_[35] ;
  wire \ap_CS_fsm_reg_n_5_[36] ;
  wire \ap_CS_fsm_reg_n_5_[37] ;
  wire \ap_CS_fsm_reg_n_5_[38] ;
  wire \ap_CS_fsm_reg_n_5_[39] ;
  wire \ap_CS_fsm_reg_n_5_[3] ;
  wire \ap_CS_fsm_reg_n_5_[40] ;
  wire \ap_CS_fsm_reg_n_5_[41] ;
  wire \ap_CS_fsm_reg_n_5_[42] ;
  wire \ap_CS_fsm_reg_n_5_[43] ;
  wire \ap_CS_fsm_reg_n_5_[44] ;
  wire \ap_CS_fsm_reg_n_5_[45] ;
  wire \ap_CS_fsm_reg_n_5_[46] ;
  wire \ap_CS_fsm_reg_n_5_[47] ;
  wire \ap_CS_fsm_reg_n_5_[48] ;
  wire \ap_CS_fsm_reg_n_5_[49] ;
  wire \ap_CS_fsm_reg_n_5_[4] ;
  wire \ap_CS_fsm_reg_n_5_[50] ;
  wire \ap_CS_fsm_reg_n_5_[51] ;
  wire \ap_CS_fsm_reg_n_5_[52] ;
  wire \ap_CS_fsm_reg_n_5_[53] ;
  wire \ap_CS_fsm_reg_n_5_[54] ;
  wire \ap_CS_fsm_reg_n_5_[55] ;
  wire \ap_CS_fsm_reg_n_5_[56] ;
  wire \ap_CS_fsm_reg_n_5_[57] ;
  wire \ap_CS_fsm_reg_n_5_[5] ;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire \ap_CS_fsm_reg_n_5_[70] ;
  wire \ap_CS_fsm_reg_n_5_[71] ;
  wire \ap_CS_fsm_reg_n_5_[72] ;
  wire \ap_CS_fsm_reg_n_5_[73] ;
  wire \ap_CS_fsm_reg_n_5_[7] ;
  wire \ap_CS_fsm_reg_n_5_[8] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state75;
  wire [74:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm115_out;
  wire ap_NS_fsm116_out;
  wire ap_NS_fsm117_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_5 ;
  wire \bus_read/ost_ctrl_gen[0].fifo_burst/push ;
  wire [3:0]\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg ;
  wire \bus_read/ost_ctrl_info ;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_9;
  wire [23:0]conv_i366_reg_1478;
  wire \conv_i366_reg_1478[0]_i_1_n_5 ;
  wire \conv_i366_reg_1478[10]_i_1_n_5 ;
  wire \conv_i366_reg_1478[11]_i_1_n_5 ;
  wire \conv_i366_reg_1478[12]_i_1_n_5 ;
  wire \conv_i366_reg_1478[13]_i_1_n_5 ;
  wire \conv_i366_reg_1478[14]_i_1_n_5 ;
  wire \conv_i366_reg_1478[15]_i_1_n_5 ;
  wire \conv_i366_reg_1478[16]_i_1_n_5 ;
  wire \conv_i366_reg_1478[17]_i_1_n_5 ;
  wire \conv_i366_reg_1478[18]_i_1_n_5 ;
  wire \conv_i366_reg_1478[19]_i_1_n_5 ;
  wire \conv_i366_reg_1478[1]_i_1_n_5 ;
  wire \conv_i366_reg_1478[20]_i_1_n_5 ;
  wire \conv_i366_reg_1478[20]_i_3_n_5 ;
  wire \conv_i366_reg_1478[21]_i_1_n_5 ;
  wire \conv_i366_reg_1478[2]_i_1_n_5 ;
  wire \conv_i366_reg_1478[3]_i_1_n_5 ;
  wire \conv_i366_reg_1478[4]_i_1_n_5 ;
  wire \conv_i366_reg_1478[5]_i_1_n_5 ;
  wire \conv_i366_reg_1478[6]_i_1_n_5 ;
  wire \conv_i366_reg_1478[7]_i_1_n_5 ;
  wire \conv_i366_reg_1478[8]_i_1_n_5 ;
  wire \conv_i366_reg_1478[9]_i_1_n_5 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_10 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_11 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_12 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_13 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_14 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_15 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_16 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_17 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_18 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_19 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_20 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_5 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_6 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_7 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_8 ;
  wire \conv_i366_reg_1478_reg[20]_i_2_n_9 ;
  wire \conv_i366_reg_1478_reg[23]_i_2_n_11 ;
  wire \conv_i366_reg_1478_reg[23]_i_2_n_12 ;
  wire \conv_i366_reg_1478_reg[23]_i_2_n_19 ;
  wire \conv_i366_reg_1478_reg[23]_i_2_n_20 ;
  wire \conv_i366_reg_1478_reg[23]_i_2_n_9 ;
  wire [23:22]denom_1_fu_621_p3;
  wire [23:0]empty_32_reg_349;
  wire \empty_32_reg_349[22]_i_2_n_5 ;
  wire grp_fu_741_ap_start;
  wire \i_1_fu_200[8]_i_3_n_5 ;
  wire \i_1_fu_200_reg_n_5_[0] ;
  wire \i_1_fu_200_reg_n_5_[1] ;
  wire \i_1_fu_200_reg_n_5_[2] ;
  wire \i_1_fu_200_reg_n_5_[3] ;
  wire \i_1_fu_200_reg_n_5_[4] ;
  wire \i_1_fu_200_reg_n_5_[5] ;
  wire \i_1_fu_200_reg_n_5_[6] ;
  wire \i_1_fu_200_reg_n_5_[7] ;
  wire \i_1_fu_200_reg_n_5_[8] ;
  wire i_2_fu_2080;
  wire \i_2_fu_208_reg_n_5_[0] ;
  wire \i_2_fu_208_reg_n_5_[1] ;
  wire \i_2_fu_208_reg_n_5_[2] ;
  wire \i_2_fu_208_reg_n_5_[3] ;
  wire \i_2_fu_208_reg_n_5_[4] ;
  wire \i_2_fu_208_reg_n_5_[5] ;
  wire \i_2_fu_208_reg_n_5_[6] ;
  wire \i_2_fu_208_reg_n_5_[7] ;
  wire \i_2_fu_208_reg_n_5_[8] ;
  wire i_3_reg_372;
  wire \i_3_reg_372_reg_n_5_[8] ;
  wire i_4_reg_395;
  wire \i_4_reg_395_reg_n_5_[8] ;
  wire \i_fu_184_reg_n_5_[0] ;
  wire \i_fu_184_reg_n_5_[1] ;
  wire \i_fu_184_reg_n_5_[2] ;
  wire \i_fu_184_reg_n_5_[3] ;
  wire \i_fu_184_reg_n_5_[4] ;
  wire \i_fu_184_reg_n_5_[5] ;
  wire \i_fu_184_reg_n_5_[6] ;
  wire \i_fu_184_reg_n_5_[7] ;
  wire \i_fu_184_reg_n_5_[8] ;
  wire interrupt;
  wire [6:0]j_1_fu_204;
  wire \j_1_fu_204[6]_i_1_n_5 ;
  wire \j_1_fu_204[6]_i_3_n_5 ;
  wire j_2_reg_338;
  wire \j_2_reg_338_reg_n_5_[0] ;
  wire \j_2_reg_338_reg_n_5_[1] ;
  wire \j_2_reg_338_reg_n_5_[2] ;
  wire \j_2_reg_338_reg_n_5_[3] ;
  wire \j_2_reg_338_reg_n_5_[4] ;
  wire \j_2_reg_338_reg_n_5_[5] ;
  wire \j_2_reg_338_reg_n_5_[6] ;
  wire j_3_reg_361;
  wire \j_3_reg_361_reg_n_5_[0] ;
  wire \j_3_reg_361_reg_n_5_[1] ;
  wire \j_3_reg_361_reg_n_5_[2] ;
  wire \j_3_reg_361_reg_n_5_[3] ;
  wire \j_3_reg_361_reg_n_5_[4] ;
  wire \j_3_reg_361_reg_n_5_[5] ;
  wire \j_3_reg_361_reg_n_5_[6] ;
  wire j_4_reg_406;
  wire \j_4_reg_406_reg_n_5_[0] ;
  wire \j_4_reg_406_reg_n_5_[1] ;
  wire \j_4_reg_406_reg_n_5_[2] ;
  wire \j_4_reg_406_reg_n_5_[3] ;
  wire \j_4_reg_406_reg_n_5_[4] ;
  wire \j_4_reg_406_reg_n_5_[5] ;
  wire \j_4_reg_406_reg_n_5_[6] ;
  wire j_reg_327;
  wire \j_reg_327_reg_n_5_[0] ;
  wire \j_reg_327_reg_n_5_[1] ;
  wire \j_reg_327_reg_n_5_[2] ;
  wire \j_reg_327_reg_n_5_[3] ;
  wire \j_reg_327_reg_n_5_[4] ;
  wire \j_reg_327_reg_n_5_[5] ;
  wire \j_reg_327_reg_n_5_[6] ;
  wire [63:2]\^m_axi_A_ARADDR ;
  wire [3:0]\^m_axi_A_ARLEN ;
  wire m_axi_A_ARREADY;
  wire m_axi_A_ARVALID;
  wire [31:0]m_axi_A_RDATA;
  wire m_axi_A_RLAST;
  wire m_axi_A_RREADY;
  wire m_axi_A_RVALID;
  wire [63:2]\^m_axi_C_AWADDR ;
  wire [3:0]\^m_axi_C_AWLEN ;
  wire m_axi_C_AWREADY;
  wire m_axi_C_AWVALID;
  wire m_axi_C_BREADY;
  wire m_axi_C_BVALID;
  wire [23:0]\^m_axi_C_WDATA ;
  wire m_axi_C_WLAST;
  wire m_axi_C_WREADY;
  wire [3:0]m_axi_C_WSTRB;
  wire m_axi_C_WVALID;
  wire mul_24s_17s_41_1_1_U2_n_10;
  wire mul_24s_17s_41_1_1_U2_n_11;
  wire mul_24s_17s_41_1_1_U2_n_12;
  wire mul_24s_17s_41_1_1_U2_n_13;
  wire mul_24s_17s_41_1_1_U2_n_14;
  wire mul_24s_17s_41_1_1_U2_n_15;
  wire mul_24s_17s_41_1_1_U2_n_16;
  wire mul_24s_17s_41_1_1_U2_n_17;
  wire mul_24s_17s_41_1_1_U2_n_18;
  wire mul_24s_17s_41_1_1_U2_n_19;
  wire mul_24s_17s_41_1_1_U2_n_20;
  wire mul_24s_17s_41_1_1_U2_n_21;
  wire mul_24s_17s_41_1_1_U2_n_22;
  wire mul_24s_17s_41_1_1_U2_n_23;
  wire mul_24s_17s_41_1_1_U2_n_24;
  wire mul_24s_17s_41_1_1_U2_n_25;
  wire mul_24s_17s_41_1_1_U2_n_26;
  wire mul_24s_17s_41_1_1_U2_n_27;
  wire mul_24s_17s_41_1_1_U2_n_28;
  wire mul_24s_17s_41_1_1_U2_n_29;
  wire mul_24s_17s_41_1_1_U2_n_5;
  wire mul_24s_17s_41_1_1_U2_n_7;
  wire mul_24s_17s_41_1_1_U2_n_8;
  wire mul_24s_17s_41_1_1_U2_n_9;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [23:0]select_ln38_1_fu_838_p3;
  wire select_ln56_3_reg_1580;
  wire \select_ln56_3_reg_1580_reg_n_5_[0] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[10] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[11] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[12] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[13] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[14] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[15] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[16] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[17] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[18] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[19] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[1] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[20] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[21] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[22] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[23] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[2] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[3] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[4] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[5] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[6] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[7] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[8] ;
  wire \select_ln56_3_reg_1580_reg_n_5_[9] ;
  wire [61:0]sext_ln60_fu_875_p1;
  wire [37:14]shl_ln_fu_924_p3;
  wire [13:6]tmp_10_fu_906_p3;
  wire [13:6]tmp_16_fu_1078_p3;
  wire tmp_2_fu_587_p3;
  wire \tmp_5_reg_1414_reg_n_5_[10] ;
  wire \tmp_5_reg_1414_reg_n_5_[11] ;
  wire \tmp_5_reg_1414_reg_n_5_[12] ;
  wire \tmp_5_reg_1414_reg_n_5_[13] ;
  wire \tmp_5_reg_1414_reg_n_5_[6] ;
  wire \tmp_5_reg_1414_reg_n_5_[7] ;
  wire \tmp_5_reg_1414_reg_n_5_[8] ;
  wire \tmp_5_reg_1414_reg_n_5_[9] ;
  wire [13:6]tmp_6_reg_1452;
  wire [7:0]tmp_7_reg_1593_reg;
  wire tmp_U_n_39;
  wire tmp_U_n_40;
  wire tmp_U_n_41;
  wire tmp_U_n_42;
  wire tmp_U_n_43;
  wire tmp_U_n_44;
  wire tmp_U_n_45;
  wire tmp_U_n_46;
  wire tmp_U_n_47;
  wire tmp_U_n_48;
  wire tmp_U_n_49;
  wire tmp_U_n_5;
  wire tmp_U_n_50;
  wire tmp_U_n_51;
  wire tmp_U_n_52;
  wire tmp_U_n_53;
  wire tmp_U_n_54;
  wire tmp_U_n_55;
  wire tmp_U_n_56;
  wire tmp_U_n_57;
  wire tmp_U_n_58;
  wire tmp_U_n_59;
  wire tmp_U_n_6;
  wire tmp_U_n_60;
  wire tmp_U_n_61;
  wire [23:0]tmp_q0;
  wire tmp_we0_local;
  wire [23:0]trunc_ln17_reg_1439;
  wire [13:0]zext_ln38_1_reg_1496_reg;
  wire [6:0]zext_ln43_reg_1519;
  wire [13:0]zext_ln56_1_reg_1570_reg;
  wire [7:7]\NLW_add_ln17_reg_1434_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_conv_i366_reg_1478_reg[23]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_conv_i366_reg_1478_reg[23]_i_2_O_UNCONNECTED ;

  assign m_axi_A_ARADDR[63:2] = \^m_axi_A_ARADDR [63:2];
  assign m_axi_A_ARADDR[1] = \<const0> ;
  assign m_axi_A_ARADDR[0] = \<const0> ;
  assign m_axi_A_ARBURST[1] = \<const0> ;
  assign m_axi_A_ARBURST[0] = \<const0> ;
  assign m_axi_A_ARCACHE[3] = \<const0> ;
  assign m_axi_A_ARCACHE[2] = \<const0> ;
  assign m_axi_A_ARCACHE[1] = \<const0> ;
  assign m_axi_A_ARCACHE[0] = \<const0> ;
  assign m_axi_A_ARID[0] = \<const0> ;
  assign m_axi_A_ARLEN[7] = \<const0> ;
  assign m_axi_A_ARLEN[6] = \<const0> ;
  assign m_axi_A_ARLEN[5] = \<const0> ;
  assign m_axi_A_ARLEN[4] = \<const0> ;
  assign m_axi_A_ARLEN[3:0] = \^m_axi_A_ARLEN [3:0];
  assign m_axi_A_ARLOCK[1] = \<const0> ;
  assign m_axi_A_ARLOCK[0] = \<const0> ;
  assign m_axi_A_ARPROT[2] = \<const0> ;
  assign m_axi_A_ARPROT[1] = \<const0> ;
  assign m_axi_A_ARPROT[0] = \<const0> ;
  assign m_axi_A_ARQOS[3] = \<const0> ;
  assign m_axi_A_ARQOS[2] = \<const0> ;
  assign m_axi_A_ARQOS[1] = \<const0> ;
  assign m_axi_A_ARQOS[0] = \<const0> ;
  assign m_axi_A_ARREGION[3] = \<const0> ;
  assign m_axi_A_ARREGION[2] = \<const0> ;
  assign m_axi_A_ARREGION[1] = \<const0> ;
  assign m_axi_A_ARREGION[0] = \<const0> ;
  assign m_axi_A_ARSIZE[2] = \<const0> ;
  assign m_axi_A_ARSIZE[1] = \<const0> ;
  assign m_axi_A_ARSIZE[0] = \<const0> ;
  assign m_axi_A_ARUSER[0] = \<const0> ;
  assign m_axi_A_AWADDR[63] = \<const0> ;
  assign m_axi_A_AWADDR[62] = \<const0> ;
  assign m_axi_A_AWADDR[61] = \<const0> ;
  assign m_axi_A_AWADDR[60] = \<const0> ;
  assign m_axi_A_AWADDR[59] = \<const0> ;
  assign m_axi_A_AWADDR[58] = \<const0> ;
  assign m_axi_A_AWADDR[57] = \<const0> ;
  assign m_axi_A_AWADDR[56] = \<const0> ;
  assign m_axi_A_AWADDR[55] = \<const0> ;
  assign m_axi_A_AWADDR[54] = \<const0> ;
  assign m_axi_A_AWADDR[53] = \<const0> ;
  assign m_axi_A_AWADDR[52] = \<const0> ;
  assign m_axi_A_AWADDR[51] = \<const0> ;
  assign m_axi_A_AWADDR[50] = \<const0> ;
  assign m_axi_A_AWADDR[49] = \<const0> ;
  assign m_axi_A_AWADDR[48] = \<const0> ;
  assign m_axi_A_AWADDR[47] = \<const0> ;
  assign m_axi_A_AWADDR[46] = \<const0> ;
  assign m_axi_A_AWADDR[45] = \<const0> ;
  assign m_axi_A_AWADDR[44] = \<const0> ;
  assign m_axi_A_AWADDR[43] = \<const0> ;
  assign m_axi_A_AWADDR[42] = \<const0> ;
  assign m_axi_A_AWADDR[41] = \<const0> ;
  assign m_axi_A_AWADDR[40] = \<const0> ;
  assign m_axi_A_AWADDR[39] = \<const0> ;
  assign m_axi_A_AWADDR[38] = \<const0> ;
  assign m_axi_A_AWADDR[37] = \<const0> ;
  assign m_axi_A_AWADDR[36] = \<const0> ;
  assign m_axi_A_AWADDR[35] = \<const0> ;
  assign m_axi_A_AWADDR[34] = \<const0> ;
  assign m_axi_A_AWADDR[33] = \<const0> ;
  assign m_axi_A_AWADDR[32] = \<const0> ;
  assign m_axi_A_AWADDR[31] = \<const0> ;
  assign m_axi_A_AWADDR[30] = \<const0> ;
  assign m_axi_A_AWADDR[29] = \<const0> ;
  assign m_axi_A_AWADDR[28] = \<const0> ;
  assign m_axi_A_AWADDR[27] = \<const0> ;
  assign m_axi_A_AWADDR[26] = \<const0> ;
  assign m_axi_A_AWADDR[25] = \<const0> ;
  assign m_axi_A_AWADDR[24] = \<const0> ;
  assign m_axi_A_AWADDR[23] = \<const0> ;
  assign m_axi_A_AWADDR[22] = \<const0> ;
  assign m_axi_A_AWADDR[21] = \<const0> ;
  assign m_axi_A_AWADDR[20] = \<const0> ;
  assign m_axi_A_AWADDR[19] = \<const0> ;
  assign m_axi_A_AWADDR[18] = \<const0> ;
  assign m_axi_A_AWADDR[17] = \<const0> ;
  assign m_axi_A_AWADDR[16] = \<const0> ;
  assign m_axi_A_AWADDR[15] = \<const0> ;
  assign m_axi_A_AWADDR[14] = \<const0> ;
  assign m_axi_A_AWADDR[13] = \<const0> ;
  assign m_axi_A_AWADDR[12] = \<const0> ;
  assign m_axi_A_AWADDR[11] = \<const0> ;
  assign m_axi_A_AWADDR[10] = \<const0> ;
  assign m_axi_A_AWADDR[9] = \<const0> ;
  assign m_axi_A_AWADDR[8] = \<const0> ;
  assign m_axi_A_AWADDR[7] = \<const0> ;
  assign m_axi_A_AWADDR[6] = \<const0> ;
  assign m_axi_A_AWADDR[5] = \<const0> ;
  assign m_axi_A_AWADDR[4] = \<const0> ;
  assign m_axi_A_AWADDR[3] = \<const0> ;
  assign m_axi_A_AWADDR[2] = \<const0> ;
  assign m_axi_A_AWADDR[1] = \<const0> ;
  assign m_axi_A_AWADDR[0] = \<const0> ;
  assign m_axi_A_AWBURST[1] = \<const0> ;
  assign m_axi_A_AWBURST[0] = \<const0> ;
  assign m_axi_A_AWCACHE[3] = \<const0> ;
  assign m_axi_A_AWCACHE[2] = \<const0> ;
  assign m_axi_A_AWCACHE[1] = \<const0> ;
  assign m_axi_A_AWCACHE[0] = \<const0> ;
  assign m_axi_A_AWID[0] = \<const0> ;
  assign m_axi_A_AWLEN[7] = \<const0> ;
  assign m_axi_A_AWLEN[6] = \<const0> ;
  assign m_axi_A_AWLEN[5] = \<const0> ;
  assign m_axi_A_AWLEN[4] = \<const0> ;
  assign m_axi_A_AWLEN[3] = \<const0> ;
  assign m_axi_A_AWLEN[2] = \<const0> ;
  assign m_axi_A_AWLEN[1] = \<const0> ;
  assign m_axi_A_AWLEN[0] = \<const0> ;
  assign m_axi_A_AWLOCK[1] = \<const0> ;
  assign m_axi_A_AWLOCK[0] = \<const0> ;
  assign m_axi_A_AWPROT[2] = \<const0> ;
  assign m_axi_A_AWPROT[1] = \<const0> ;
  assign m_axi_A_AWPROT[0] = \<const0> ;
  assign m_axi_A_AWQOS[3] = \<const0> ;
  assign m_axi_A_AWQOS[2] = \<const0> ;
  assign m_axi_A_AWQOS[1] = \<const0> ;
  assign m_axi_A_AWQOS[0] = \<const0> ;
  assign m_axi_A_AWREGION[3] = \<const0> ;
  assign m_axi_A_AWREGION[2] = \<const0> ;
  assign m_axi_A_AWREGION[1] = \<const0> ;
  assign m_axi_A_AWREGION[0] = \<const0> ;
  assign m_axi_A_AWSIZE[2] = \<const0> ;
  assign m_axi_A_AWSIZE[1] = \<const0> ;
  assign m_axi_A_AWSIZE[0] = \<const0> ;
  assign m_axi_A_AWUSER[0] = \<const0> ;
  assign m_axi_A_AWVALID = \<const0> ;
  assign m_axi_A_BREADY = \<const0> ;
  assign m_axi_A_WDATA[31] = \<const0> ;
  assign m_axi_A_WDATA[30] = \<const0> ;
  assign m_axi_A_WDATA[29] = \<const0> ;
  assign m_axi_A_WDATA[28] = \<const0> ;
  assign m_axi_A_WDATA[27] = \<const0> ;
  assign m_axi_A_WDATA[26] = \<const0> ;
  assign m_axi_A_WDATA[25] = \<const0> ;
  assign m_axi_A_WDATA[24] = \<const0> ;
  assign m_axi_A_WDATA[23] = \<const0> ;
  assign m_axi_A_WDATA[22] = \<const0> ;
  assign m_axi_A_WDATA[21] = \<const0> ;
  assign m_axi_A_WDATA[20] = \<const0> ;
  assign m_axi_A_WDATA[19] = \<const0> ;
  assign m_axi_A_WDATA[18] = \<const0> ;
  assign m_axi_A_WDATA[17] = \<const0> ;
  assign m_axi_A_WDATA[16] = \<const0> ;
  assign m_axi_A_WDATA[15] = \<const0> ;
  assign m_axi_A_WDATA[14] = \<const0> ;
  assign m_axi_A_WDATA[13] = \<const0> ;
  assign m_axi_A_WDATA[12] = \<const0> ;
  assign m_axi_A_WDATA[11] = \<const0> ;
  assign m_axi_A_WDATA[10] = \<const0> ;
  assign m_axi_A_WDATA[9] = \<const0> ;
  assign m_axi_A_WDATA[8] = \<const0> ;
  assign m_axi_A_WDATA[7] = \<const0> ;
  assign m_axi_A_WDATA[6] = \<const0> ;
  assign m_axi_A_WDATA[5] = \<const0> ;
  assign m_axi_A_WDATA[4] = \<const0> ;
  assign m_axi_A_WDATA[3] = \<const0> ;
  assign m_axi_A_WDATA[2] = \<const0> ;
  assign m_axi_A_WDATA[1] = \<const0> ;
  assign m_axi_A_WDATA[0] = \<const0> ;
  assign m_axi_A_WID[0] = \<const0> ;
  assign m_axi_A_WLAST = \<const0> ;
  assign m_axi_A_WSTRB[3] = \<const0> ;
  assign m_axi_A_WSTRB[2] = \<const0> ;
  assign m_axi_A_WSTRB[1] = \<const0> ;
  assign m_axi_A_WSTRB[0] = \<const0> ;
  assign m_axi_A_WUSER[0] = \<const0> ;
  assign m_axi_A_WVALID = \<const0> ;
  assign m_axi_C_ARADDR[63] = \<const0> ;
  assign m_axi_C_ARADDR[62] = \<const0> ;
  assign m_axi_C_ARADDR[61] = \<const0> ;
  assign m_axi_C_ARADDR[60] = \<const0> ;
  assign m_axi_C_ARADDR[59] = \<const0> ;
  assign m_axi_C_ARADDR[58] = \<const0> ;
  assign m_axi_C_ARADDR[57] = \<const0> ;
  assign m_axi_C_ARADDR[56] = \<const0> ;
  assign m_axi_C_ARADDR[55] = \<const0> ;
  assign m_axi_C_ARADDR[54] = \<const0> ;
  assign m_axi_C_ARADDR[53] = \<const0> ;
  assign m_axi_C_ARADDR[52] = \<const0> ;
  assign m_axi_C_ARADDR[51] = \<const0> ;
  assign m_axi_C_ARADDR[50] = \<const0> ;
  assign m_axi_C_ARADDR[49] = \<const0> ;
  assign m_axi_C_ARADDR[48] = \<const0> ;
  assign m_axi_C_ARADDR[47] = \<const0> ;
  assign m_axi_C_ARADDR[46] = \<const0> ;
  assign m_axi_C_ARADDR[45] = \<const0> ;
  assign m_axi_C_ARADDR[44] = \<const0> ;
  assign m_axi_C_ARADDR[43] = \<const0> ;
  assign m_axi_C_ARADDR[42] = \<const0> ;
  assign m_axi_C_ARADDR[41] = \<const0> ;
  assign m_axi_C_ARADDR[40] = \<const0> ;
  assign m_axi_C_ARADDR[39] = \<const0> ;
  assign m_axi_C_ARADDR[38] = \<const0> ;
  assign m_axi_C_ARADDR[37] = \<const0> ;
  assign m_axi_C_ARADDR[36] = \<const0> ;
  assign m_axi_C_ARADDR[35] = \<const0> ;
  assign m_axi_C_ARADDR[34] = \<const0> ;
  assign m_axi_C_ARADDR[33] = \<const0> ;
  assign m_axi_C_ARADDR[32] = \<const0> ;
  assign m_axi_C_ARADDR[31] = \<const0> ;
  assign m_axi_C_ARADDR[30] = \<const0> ;
  assign m_axi_C_ARADDR[29] = \<const0> ;
  assign m_axi_C_ARADDR[28] = \<const0> ;
  assign m_axi_C_ARADDR[27] = \<const0> ;
  assign m_axi_C_ARADDR[26] = \<const0> ;
  assign m_axi_C_ARADDR[25] = \<const0> ;
  assign m_axi_C_ARADDR[24] = \<const0> ;
  assign m_axi_C_ARADDR[23] = \<const0> ;
  assign m_axi_C_ARADDR[22] = \<const0> ;
  assign m_axi_C_ARADDR[21] = \<const0> ;
  assign m_axi_C_ARADDR[20] = \<const0> ;
  assign m_axi_C_ARADDR[19] = \<const0> ;
  assign m_axi_C_ARADDR[18] = \<const0> ;
  assign m_axi_C_ARADDR[17] = \<const0> ;
  assign m_axi_C_ARADDR[16] = \<const0> ;
  assign m_axi_C_ARADDR[15] = \<const0> ;
  assign m_axi_C_ARADDR[14] = \<const0> ;
  assign m_axi_C_ARADDR[13] = \<const0> ;
  assign m_axi_C_ARADDR[12] = \<const0> ;
  assign m_axi_C_ARADDR[11] = \<const0> ;
  assign m_axi_C_ARADDR[10] = \<const0> ;
  assign m_axi_C_ARADDR[9] = \<const0> ;
  assign m_axi_C_ARADDR[8] = \<const0> ;
  assign m_axi_C_ARADDR[7] = \<const0> ;
  assign m_axi_C_ARADDR[6] = \<const0> ;
  assign m_axi_C_ARADDR[5] = \<const0> ;
  assign m_axi_C_ARADDR[4] = \<const0> ;
  assign m_axi_C_ARADDR[3] = \<const0> ;
  assign m_axi_C_ARADDR[2] = \<const0> ;
  assign m_axi_C_ARADDR[1] = \<const0> ;
  assign m_axi_C_ARADDR[0] = \<const0> ;
  assign m_axi_C_ARBURST[1] = \<const0> ;
  assign m_axi_C_ARBURST[0] = \<const0> ;
  assign m_axi_C_ARCACHE[3] = \<const0> ;
  assign m_axi_C_ARCACHE[2] = \<const0> ;
  assign m_axi_C_ARCACHE[1] = \<const0> ;
  assign m_axi_C_ARCACHE[0] = \<const0> ;
  assign m_axi_C_ARID[0] = \<const0> ;
  assign m_axi_C_ARLEN[7] = \<const0> ;
  assign m_axi_C_ARLEN[6] = \<const0> ;
  assign m_axi_C_ARLEN[5] = \<const0> ;
  assign m_axi_C_ARLEN[4] = \<const0> ;
  assign m_axi_C_ARLEN[3] = \<const0> ;
  assign m_axi_C_ARLEN[2] = \<const0> ;
  assign m_axi_C_ARLEN[1] = \<const0> ;
  assign m_axi_C_ARLEN[0] = \<const0> ;
  assign m_axi_C_ARLOCK[1] = \<const0> ;
  assign m_axi_C_ARLOCK[0] = \<const0> ;
  assign m_axi_C_ARPROT[2] = \<const0> ;
  assign m_axi_C_ARPROT[1] = \<const0> ;
  assign m_axi_C_ARPROT[0] = \<const0> ;
  assign m_axi_C_ARQOS[3] = \<const0> ;
  assign m_axi_C_ARQOS[2] = \<const0> ;
  assign m_axi_C_ARQOS[1] = \<const0> ;
  assign m_axi_C_ARQOS[0] = \<const0> ;
  assign m_axi_C_ARREGION[3] = \<const0> ;
  assign m_axi_C_ARREGION[2] = \<const0> ;
  assign m_axi_C_ARREGION[1] = \<const0> ;
  assign m_axi_C_ARREGION[0] = \<const0> ;
  assign m_axi_C_ARSIZE[2] = \<const0> ;
  assign m_axi_C_ARSIZE[1] = \<const0> ;
  assign m_axi_C_ARSIZE[0] = \<const0> ;
  assign m_axi_C_ARUSER[0] = \<const0> ;
  assign m_axi_C_ARVALID = \<const0> ;
  assign m_axi_C_AWADDR[63:2] = \^m_axi_C_AWADDR [63:2];
  assign m_axi_C_AWADDR[1] = \<const0> ;
  assign m_axi_C_AWADDR[0] = \<const0> ;
  assign m_axi_C_AWBURST[1] = \<const0> ;
  assign m_axi_C_AWBURST[0] = \<const0> ;
  assign m_axi_C_AWCACHE[3] = \<const0> ;
  assign m_axi_C_AWCACHE[2] = \<const0> ;
  assign m_axi_C_AWCACHE[1] = \<const0> ;
  assign m_axi_C_AWCACHE[0] = \<const0> ;
  assign m_axi_C_AWID[0] = \<const0> ;
  assign m_axi_C_AWLEN[7] = \<const0> ;
  assign m_axi_C_AWLEN[6] = \<const0> ;
  assign m_axi_C_AWLEN[5] = \<const0> ;
  assign m_axi_C_AWLEN[4] = \<const0> ;
  assign m_axi_C_AWLEN[3:0] = \^m_axi_C_AWLEN [3:0];
  assign m_axi_C_AWLOCK[1] = \<const0> ;
  assign m_axi_C_AWLOCK[0] = \<const0> ;
  assign m_axi_C_AWPROT[2] = \<const0> ;
  assign m_axi_C_AWPROT[1] = \<const0> ;
  assign m_axi_C_AWPROT[0] = \<const0> ;
  assign m_axi_C_AWQOS[3] = \<const0> ;
  assign m_axi_C_AWQOS[2] = \<const0> ;
  assign m_axi_C_AWQOS[1] = \<const0> ;
  assign m_axi_C_AWQOS[0] = \<const0> ;
  assign m_axi_C_AWREGION[3] = \<const0> ;
  assign m_axi_C_AWREGION[2] = \<const0> ;
  assign m_axi_C_AWREGION[1] = \<const0> ;
  assign m_axi_C_AWREGION[0] = \<const0> ;
  assign m_axi_C_AWSIZE[2] = \<const0> ;
  assign m_axi_C_AWSIZE[1] = \<const0> ;
  assign m_axi_C_AWSIZE[0] = \<const0> ;
  assign m_axi_C_AWUSER[0] = \<const0> ;
  assign m_axi_C_RREADY = \<const0> ;
  assign m_axi_C_WDATA[31] = \<const0> ;
  assign m_axi_C_WDATA[30] = \<const0> ;
  assign m_axi_C_WDATA[29] = \<const0> ;
  assign m_axi_C_WDATA[28] = \<const0> ;
  assign m_axi_C_WDATA[27] = \<const0> ;
  assign m_axi_C_WDATA[26] = \<const0> ;
  assign m_axi_C_WDATA[25] = \<const0> ;
  assign m_axi_C_WDATA[24] = \<const0> ;
  assign m_axi_C_WDATA[23:0] = \^m_axi_C_WDATA [23:0];
  assign m_axi_C_WID[0] = \<const0> ;
  assign m_axi_C_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  bd_0_hls_inst_0_top_kernel_A_1_RAM_AUTO_1R1W A_1_U
       (.O(add_ln38_fu_719_p2),
        .Q({ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,A_1_we0_local}),
        .\ap_CS_fsm[59]_i_2_0 ({\i_1_fu_200_reg_n_5_[8] ,\i_1_fu_200_reg_n_5_[7] ,\i_1_fu_200_reg_n_5_[6] ,\i_1_fu_200_reg_n_5_[5] ,\i_1_fu_200_reg_n_5_[4] ,\i_1_fu_200_reg_n_5_[3] ,\i_1_fu_200_reg_n_5_[2] ,\i_1_fu_200_reg_n_5_[1] ,\i_1_fu_200_reg_n_5_[0] }),
        .\ap_CS_fsm_reg[15] (A_1_U_n_61),
        .\ap_CS_fsm_reg[15]_0 (A_1_U_n_62),
        .ap_clk(ap_clk),
        .empty_32_reg_349(empty_32_reg_349),
        .\i_1_fu_200_reg[4] (A_1_U_n_5),
        .q0(A_1_q0),
        .ram_reg_bram_0_i_14__0_0({\j_2_reg_338_reg_n_5_[6] ,\j_2_reg_338_reg_n_5_[5] ,\j_2_reg_338_reg_n_5_[4] ,\j_2_reg_338_reg_n_5_[3] ,\j_2_reg_338_reg_n_5_[2] ,\j_2_reg_338_reg_n_5_[1] ,\j_2_reg_338_reg_n_5_[0] }),
        .ram_reg_bram_10_0(A_1_U_n_30),
        .ram_reg_bram_10_1(A_1_U_n_55),
        .ram_reg_bram_10_2(A_1_U_n_56),
        .ram_reg_bram_10_3(A_1_U_n_57),
        .ram_reg_bram_10_4(A_1_U_n_58),
        .ram_reg_bram_10_5(A_1_U_n_59),
        .ram_reg_bram_10_6(A_1_U_n_60),
        .ram_reg_bram_10_7(trunc_ln17_reg_1439),
        .ram_reg_bram_7_0(A_1_U_n_39),
        .ram_reg_bram_7_1(A_1_U_n_40),
        .ram_reg_bram_7_10(A_1_U_n_49),
        .ram_reg_bram_7_11(A_1_U_n_50),
        .ram_reg_bram_7_12(A_1_U_n_51),
        .ram_reg_bram_7_13(A_1_U_n_52),
        .ram_reg_bram_7_14(A_1_U_n_53),
        .ram_reg_bram_7_15(A_1_U_n_54),
        .ram_reg_bram_7_2(A_1_U_n_41),
        .ram_reg_bram_7_3(A_1_U_n_42),
        .ram_reg_bram_7_4(A_1_U_n_43),
        .ram_reg_bram_7_5(A_1_U_n_44),
        .ram_reg_bram_7_6(A_1_U_n_45),
        .ram_reg_bram_7_7(A_1_U_n_46),
        .ram_reg_bram_7_8(A_1_U_n_47),
        .ram_reg_bram_7_9(A_1_U_n_48),
        .ram_reg_bram_9_0(add_ln17_reg_1434),
        .\zext_ln38_1_reg_1496_reg[13] ({\j_3_reg_361_reg_n_5_[6] ,\j_3_reg_361_reg_n_5_[5] ,\j_3_reg_361_reg_n_5_[4] ,\j_3_reg_361_reg_n_5_[3] ,\j_3_reg_361_reg_n_5_[2] ,\j_3_reg_361_reg_n_5_[1] ,\j_3_reg_361_reg_n_5_[0] }),
        .\zext_ln38_1_reg_1496_reg[13]_0 (tmp_6_reg_1452));
  FDRE \A_addr_reg_1400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[2]),
        .Q(A_addr_reg_1400[0]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[12]),
        .Q(A_addr_reg_1400[10]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[13]),
        .Q(A_addr_reg_1400[11]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[14]),
        .Q(A_addr_reg_1400[12]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[15]),
        .Q(A_addr_reg_1400[13]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[16]),
        .Q(A_addr_reg_1400[14]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[17]),
        .Q(A_addr_reg_1400[15]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[18]),
        .Q(A_addr_reg_1400[16]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[19]),
        .Q(A_addr_reg_1400[17]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[20]),
        .Q(A_addr_reg_1400[18]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[21]),
        .Q(A_addr_reg_1400[19]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[3]),
        .Q(A_addr_reg_1400[1]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[22]),
        .Q(A_addr_reg_1400[20]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[23]),
        .Q(A_addr_reg_1400[21]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[24]),
        .Q(A_addr_reg_1400[22]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[25]),
        .Q(A_addr_reg_1400[23]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[26]),
        .Q(A_addr_reg_1400[24]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[27]),
        .Q(A_addr_reg_1400[25]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[28]),
        .Q(A_addr_reg_1400[26]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[29]),
        .Q(A_addr_reg_1400[27]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[30]),
        .Q(A_addr_reg_1400[28]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[31]),
        .Q(A_addr_reg_1400[29]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[4]),
        .Q(A_addr_reg_1400[2]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[32]),
        .Q(A_addr_reg_1400[30]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[33]),
        .Q(A_addr_reg_1400[31]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[34]),
        .Q(A_addr_reg_1400[32]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[35]),
        .Q(A_addr_reg_1400[33]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[36]),
        .Q(A_addr_reg_1400[34]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[37]),
        .Q(A_addr_reg_1400[35]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[38]),
        .Q(A_addr_reg_1400[36]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[39]),
        .Q(A_addr_reg_1400[37]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[40]),
        .Q(A_addr_reg_1400[38]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[41]),
        .Q(A_addr_reg_1400[39]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[5]),
        .Q(A_addr_reg_1400[3]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[42]),
        .Q(A_addr_reg_1400[40]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[43]),
        .Q(A_addr_reg_1400[41]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[44]),
        .Q(A_addr_reg_1400[42]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[45]),
        .Q(A_addr_reg_1400[43]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[46]),
        .Q(A_addr_reg_1400[44]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[47]),
        .Q(A_addr_reg_1400[45]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[48]),
        .Q(A_addr_reg_1400[46]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[49]),
        .Q(A_addr_reg_1400[47]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[50]),
        .Q(A_addr_reg_1400[48]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[51]),
        .Q(A_addr_reg_1400[49]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[6]),
        .Q(A_addr_reg_1400[4]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[52]),
        .Q(A_addr_reg_1400[50]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[53]),
        .Q(A_addr_reg_1400[51]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[54]),
        .Q(A_addr_reg_1400[52]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[55]),
        .Q(A_addr_reg_1400[53]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[56]),
        .Q(A_addr_reg_1400[54]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[57]),
        .Q(A_addr_reg_1400[55]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[58]),
        .Q(A_addr_reg_1400[56]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[59]),
        .Q(A_addr_reg_1400[57]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[60]),
        .Q(A_addr_reg_1400[58]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[61]),
        .Q(A_addr_reg_1400[59]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[7]),
        .Q(A_addr_reg_1400[5]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[62]),
        .Q(A_addr_reg_1400[60]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[63]),
        .Q(A_addr_reg_1400[61]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[8]),
        .Q(A_addr_reg_1400[6]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[9]),
        .Q(A_addr_reg_1400[7]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[10]),
        .Q(A_addr_reg_1400[8]),
        .R(1'b0));
  FDRE \A_addr_reg_1400_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(A_DRAM[11]),
        .Q(A_addr_reg_1400[9]),
        .R(1'b0));
  bd_0_hls_inst_0_top_kernel_A_m_axi A_m_axi_U
       (.C_1_ce0_local(C_1_ce0_local),
        .D(A_0_RDATA),
        .E(ap_NS_fsm115_out),
        .Q({\ap_CS_fsm_reg_n_5_[70] ,ap_CS_fsm_state63,ap_CS_fsm_state61,\ap_CS_fsm_reg_n_5_[32] ,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state2}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[32] (A_m_axi_U_n_31),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (m_axi_A_ARVALID),
        .\data_p2_reg[32] ({m_axi_A_RLAST,m_axi_A_RDATA}),
        .\dout_reg[0] (\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_5 ),
        .\dout_reg[61] (A_addr_reg_1400),
        .dout_vld_reg({A_0_RREADY,ap_NS_fsm[11],A_0_ARVALID}),
        .\i_fu_184_reg[0] ({\j_reg_327_reg_n_5_[6] ,\j_reg_327_reg_n_5_[5] ,\j_reg_327_reg_n_5_[4] ,\j_reg_327_reg_n_5_[3] ,\j_reg_327_reg_n_5_[2] ,\j_reg_327_reg_n_5_[1] ,\j_reg_327_reg_n_5_[0] }),
        .m_axi_A_ARADDR(\^m_axi_A_ARADDR ),
        .m_axi_A_ARLEN(\^m_axi_A_ARLEN ),
        .m_axi_A_ARREADY(m_axi_A_ARREADY),
        .m_axi_A_RVALID(m_axi_A_RVALID),
        .ost_ctrl_info(\bus_read/ost_ctrl_info ),
        .out(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg ),
        .push(\bus_read/ost_ctrl_gen[0].fifo_burst/push ),
        .s_ready_t_reg(m_axi_A_RREADY));
  bd_0_hls_inst_0_top_kernel_A_1_RAM_AUTO_1R1W_0 C_1_U
       (.C_1_ce0_local(C_1_ce0_local),
        .Q({ap_CS_fsm_state69,ap_CS_fsm_state68,C_1_we0_local}),
        .ap_clk(ap_clk),
        .q0(C_1_load_reg_1611),
        .ram_reg_bram_0_i_14_0({\j_4_reg_406_reg_n_5_[6] ,\j_4_reg_406_reg_n_5_[5] ,\j_4_reg_406_reg_n_5_[4] ,\j_4_reg_406_reg_n_5_[3] ,\j_4_reg_406_reg_n_5_[2] ,\j_4_reg_406_reg_n_5_[1] ,\j_4_reg_406_reg_n_5_[0] }),
        .ram_reg_bram_10_0(tmp_7_reg_1593_reg),
        .ram_reg_bram_10_1({\select_ln56_3_reg_1580_reg_n_5_[23] ,\select_ln56_3_reg_1580_reg_n_5_[22] ,\select_ln56_3_reg_1580_reg_n_5_[21] ,\select_ln56_3_reg_1580_reg_n_5_[20] ,\select_ln56_3_reg_1580_reg_n_5_[19] ,\select_ln56_3_reg_1580_reg_n_5_[18] ,\select_ln56_3_reg_1580_reg_n_5_[17] ,\select_ln56_3_reg_1580_reg_n_5_[16] ,\select_ln56_3_reg_1580_reg_n_5_[15] ,\select_ln56_3_reg_1580_reg_n_5_[14] ,\select_ln56_3_reg_1580_reg_n_5_[13] ,\select_ln56_3_reg_1580_reg_n_5_[12] ,\select_ln56_3_reg_1580_reg_n_5_[11] ,\select_ln56_3_reg_1580_reg_n_5_[10] ,\select_ln56_3_reg_1580_reg_n_5_[9] ,\select_ln56_3_reg_1580_reg_n_5_[8] ,\select_ln56_3_reg_1580_reg_n_5_[7] ,\select_ln56_3_reg_1580_reg_n_5_[6] ,\select_ln56_3_reg_1580_reg_n_5_[5] ,\select_ln56_3_reg_1580_reg_n_5_[4] ,\select_ln56_3_reg_1580_reg_n_5_[3] ,\select_ln56_3_reg_1580_reg_n_5_[2] ,\select_ln56_3_reg_1580_reg_n_5_[1] ,\select_ln56_3_reg_1580_reg_n_5_[0] }),
        .ram_reg_bram_9_0(zext_ln56_1_reg_1570_reg));
  FDRE \C_DRAM_read_reg_1395_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[10]),
        .Q(sext_ln60_fu_875_p1[8]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[11]),
        .Q(sext_ln60_fu_875_p1[9]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[12]),
        .Q(sext_ln60_fu_875_p1[10]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[13]),
        .Q(sext_ln60_fu_875_p1[11]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[14]),
        .Q(sext_ln60_fu_875_p1[12]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[15]),
        .Q(sext_ln60_fu_875_p1[13]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[16]),
        .Q(sext_ln60_fu_875_p1[14]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[17]),
        .Q(sext_ln60_fu_875_p1[15]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[18]),
        .Q(sext_ln60_fu_875_p1[16]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[19]),
        .Q(sext_ln60_fu_875_p1[17]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[20]),
        .Q(sext_ln60_fu_875_p1[18]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[21]),
        .Q(sext_ln60_fu_875_p1[19]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[22]),
        .Q(sext_ln60_fu_875_p1[20]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[23]),
        .Q(sext_ln60_fu_875_p1[21]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[24]),
        .Q(sext_ln60_fu_875_p1[22]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[25]),
        .Q(sext_ln60_fu_875_p1[23]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[26]),
        .Q(sext_ln60_fu_875_p1[24]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[27]),
        .Q(sext_ln60_fu_875_p1[25]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[28]),
        .Q(sext_ln60_fu_875_p1[26]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[29]),
        .Q(sext_ln60_fu_875_p1[27]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[2]),
        .Q(sext_ln60_fu_875_p1[0]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[30]),
        .Q(sext_ln60_fu_875_p1[28]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[31]),
        .Q(sext_ln60_fu_875_p1[29]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[32]),
        .Q(sext_ln60_fu_875_p1[30]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[33]),
        .Q(sext_ln60_fu_875_p1[31]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[34]),
        .Q(sext_ln60_fu_875_p1[32]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[35]),
        .Q(sext_ln60_fu_875_p1[33]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[36]),
        .Q(sext_ln60_fu_875_p1[34]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[37]),
        .Q(sext_ln60_fu_875_p1[35]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[38]),
        .Q(sext_ln60_fu_875_p1[36]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[39]),
        .Q(sext_ln60_fu_875_p1[37]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[3]),
        .Q(sext_ln60_fu_875_p1[1]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[40]),
        .Q(sext_ln60_fu_875_p1[38]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[41]),
        .Q(sext_ln60_fu_875_p1[39]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[42]),
        .Q(sext_ln60_fu_875_p1[40]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[43]),
        .Q(sext_ln60_fu_875_p1[41]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[44]),
        .Q(sext_ln60_fu_875_p1[42]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[45]),
        .Q(sext_ln60_fu_875_p1[43]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[46]),
        .Q(sext_ln60_fu_875_p1[44]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[47]),
        .Q(sext_ln60_fu_875_p1[45]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[48]),
        .Q(sext_ln60_fu_875_p1[46]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[49]),
        .Q(sext_ln60_fu_875_p1[47]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[4]),
        .Q(sext_ln60_fu_875_p1[2]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[50]),
        .Q(sext_ln60_fu_875_p1[48]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[51]),
        .Q(sext_ln60_fu_875_p1[49]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[52]),
        .Q(sext_ln60_fu_875_p1[50]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[53]),
        .Q(sext_ln60_fu_875_p1[51]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[54]),
        .Q(sext_ln60_fu_875_p1[52]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[55]),
        .Q(sext_ln60_fu_875_p1[53]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[56]),
        .Q(sext_ln60_fu_875_p1[54]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[57]),
        .Q(sext_ln60_fu_875_p1[55]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[58]),
        .Q(sext_ln60_fu_875_p1[56]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[59]),
        .Q(sext_ln60_fu_875_p1[57]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[5]),
        .Q(sext_ln60_fu_875_p1[3]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[60]),
        .Q(sext_ln60_fu_875_p1[58]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[61]),
        .Q(sext_ln60_fu_875_p1[59]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[62]),
        .Q(sext_ln60_fu_875_p1[60]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[63]),
        .Q(sext_ln60_fu_875_p1[61]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[6]),
        .Q(sext_ln60_fu_875_p1[4]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[7]),
        .Q(sext_ln60_fu_875_p1[5]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[8]),
        .Q(sext_ln60_fu_875_p1[6]),
        .R(1'b0));
  FDRE \C_DRAM_read_reg_1395_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(C_DRAM[9]),
        .Q(sext_ln60_fu_875_p1[7]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[0]),
        .Q(C_addr_reg_1532[0]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[10]),
        .Q(C_addr_reg_1532[10]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[11]),
        .Q(C_addr_reg_1532[11]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[12]),
        .Q(C_addr_reg_1532[12]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[13]),
        .Q(C_addr_reg_1532[13]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[14]),
        .Q(C_addr_reg_1532[14]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[15]),
        .Q(C_addr_reg_1532[15]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[16]),
        .Q(C_addr_reg_1532[16]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[17]),
        .Q(C_addr_reg_1532[17]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[18]),
        .Q(C_addr_reg_1532[18]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[19]),
        .Q(C_addr_reg_1532[19]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[1]),
        .Q(C_addr_reg_1532[1]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[20]),
        .Q(C_addr_reg_1532[20]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[21]),
        .Q(C_addr_reg_1532[21]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[22]),
        .Q(C_addr_reg_1532[22]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[23]),
        .Q(C_addr_reg_1532[23]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[24]),
        .Q(C_addr_reg_1532[24]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[25]),
        .Q(C_addr_reg_1532[25]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[26]),
        .Q(C_addr_reg_1532[26]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[27]),
        .Q(C_addr_reg_1532[27]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[28]),
        .Q(C_addr_reg_1532[28]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[29]),
        .Q(C_addr_reg_1532[29]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[2]),
        .Q(C_addr_reg_1532[2]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[30]),
        .Q(C_addr_reg_1532[30]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[31]),
        .Q(C_addr_reg_1532[31]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[32]),
        .Q(C_addr_reg_1532[32]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[33]),
        .Q(C_addr_reg_1532[33]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[34]),
        .Q(C_addr_reg_1532[34]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[35]),
        .Q(C_addr_reg_1532[35]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[36]),
        .Q(C_addr_reg_1532[36]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[37]),
        .Q(C_addr_reg_1532[37]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[38]),
        .Q(C_addr_reg_1532[38]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[39]),
        .Q(C_addr_reg_1532[39]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[3]),
        .Q(C_addr_reg_1532[3]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[40]),
        .Q(C_addr_reg_1532[40]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[41]),
        .Q(C_addr_reg_1532[41]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[42]),
        .Q(C_addr_reg_1532[42]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[43]),
        .Q(C_addr_reg_1532[43]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[44]),
        .Q(C_addr_reg_1532[44]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[45]),
        .Q(C_addr_reg_1532[45]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[46]),
        .Q(C_addr_reg_1532[46]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[47]),
        .Q(C_addr_reg_1532[47]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[48]),
        .Q(C_addr_reg_1532[48]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[49]),
        .Q(C_addr_reg_1532[49]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[4]),
        .Q(C_addr_reg_1532[4]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[50]),
        .Q(C_addr_reg_1532[50]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[51]),
        .Q(C_addr_reg_1532[51]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[52]),
        .Q(C_addr_reg_1532[52]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[53]),
        .Q(C_addr_reg_1532[53]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[54]),
        .Q(C_addr_reg_1532[54]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[55]),
        .Q(C_addr_reg_1532[55]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[56]),
        .Q(C_addr_reg_1532[56]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[57]),
        .Q(C_addr_reg_1532[57]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[58]),
        .Q(C_addr_reg_1532[58]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[59]),
        .Q(C_addr_reg_1532[59]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[5]),
        .Q(C_addr_reg_1532[5]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[60]),
        .Q(C_addr_reg_1532[60]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[61]),
        .Q(C_addr_reg_1532[61]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[6]),
        .Q(C_addr_reg_1532[6]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[7]),
        .Q(C_addr_reg_1532[7]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[8]),
        .Q(C_addr_reg_1532[8]),
        .R(1'b0));
  FDRE \C_addr_reg_1532_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(sext_ln60_fu_875_p1[9]),
        .Q(C_addr_reg_1532[9]),
        .R(1'b0));
  bd_0_hls_inst_0_top_kernel_C_m_axi C_m_axi_U
       (.C_0_BVALID(C_0_BVALID),
        .D({ap_NS_fsm[74],ap_NS_fsm[69],ap_NS_fsm[67:65],ap_NS_fsm[0]}),
        .E(C_0_WVALID),
        .Q({ap_CS_fsm_state75,\ap_CS_fsm_reg_n_5_[73] ,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state60,ap_CS_fsm_state1}),
        .SR(j_4_reg_406),
        .\ap_CS_fsm_reg[59] (i_2_fu_2080),
        .\ap_CS_fsm_reg[67] ({\i_2_fu_208_reg_n_5_[8] ,\i_2_fu_208_reg_n_5_[7] ,\i_2_fu_208_reg_n_5_[6] ,\i_2_fu_208_reg_n_5_[5] ,\i_2_fu_208_reg_n_5_[4] ,\i_2_fu_208_reg_n_5_[3] ,\i_2_fu_208_reg_n_5_[2] ,\i_2_fu_208_reg_n_5_[1] ,\i_2_fu_208_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .ap_start(ap_start),
        .\dout_reg[61] (C_addr_reg_1532),
        .\i_2_fu_208_reg[0] (C_m_axi_U_n_13),
        .\i_2_fu_208_reg[0]_0 ({\j_4_reg_406_reg_n_5_[6] ,\j_4_reg_406_reg_n_5_[5] ,\j_4_reg_406_reg_n_5_[4] ,\j_4_reg_406_reg_n_5_[3] ,\j_4_reg_406_reg_n_5_[2] ,\j_4_reg_406_reg_n_5_[1] ,\j_4_reg_406_reg_n_5_[0] }),
        .\i_2_fu_208_reg[0]_1 (j_1_fu_204),
        .in(C_1_load_reg_1611),
        .\j_1_fu_204_reg[0] (C_m_axi_U_n_17),
        .\j_4_reg_406_reg[5] (ap_NS_fsm1),
        .local_BUS_WVALID_reg(m_axi_C_WVALID),
        .m_axi_C_AWADDR(\^m_axi_C_AWADDR ),
        .m_axi_C_AWLEN(\^m_axi_C_AWLEN ),
        .m_axi_C_AWREADY(m_axi_C_AWREADY),
        .m_axi_C_AWVALID(m_axi_C_AWVALID),
        .m_axi_C_BVALID(m_axi_C_BVALID),
        .m_axi_C_WDATA(\^m_axi_C_WDATA ),
        .m_axi_C_WLAST(m_axi_C_WLAST),
        .m_axi_C_WREADY(m_axi_C_WREADY),
        .m_axi_C_WSTRB(m_axi_C_WSTRB),
        .s_ready_t_reg(m_axi_C_BREADY));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_reg_1409[0]_i_1 
       (.I0(\i_fu_184_reg_n_5_[0] ),
        .O(add_ln15_fu_451_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_reg_1409[1]_i_1 
       (.I0(\i_fu_184_reg_n_5_[0] ),
        .I1(\i_fu_184_reg_n_5_[1] ),
        .O(add_ln15_fu_451_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln15_reg_1409[2]_i_1 
       (.I0(\i_fu_184_reg_n_5_[2] ),
        .I1(\i_fu_184_reg_n_5_[1] ),
        .I2(\i_fu_184_reg_n_5_[0] ),
        .O(add_ln15_fu_451_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln15_reg_1409[3]_i_1 
       (.I0(\i_fu_184_reg_n_5_[3] ),
        .I1(\i_fu_184_reg_n_5_[0] ),
        .I2(\i_fu_184_reg_n_5_[1] ),
        .I3(\i_fu_184_reg_n_5_[2] ),
        .O(add_ln15_fu_451_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln15_reg_1409[4]_i_1 
       (.I0(\i_fu_184_reg_n_5_[4] ),
        .I1(\i_fu_184_reg_n_5_[3] ),
        .I2(\i_fu_184_reg_n_5_[2] ),
        .I3(\i_fu_184_reg_n_5_[1] ),
        .I4(\i_fu_184_reg_n_5_[0] ),
        .O(add_ln15_fu_451_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln15_reg_1409[5]_i_1 
       (.I0(\i_fu_184_reg_n_5_[5] ),
        .I1(\i_fu_184_reg_n_5_[0] ),
        .I2(\i_fu_184_reg_n_5_[1] ),
        .I3(\i_fu_184_reg_n_5_[2] ),
        .I4(\i_fu_184_reg_n_5_[3] ),
        .I5(\i_fu_184_reg_n_5_[4] ),
        .O(add_ln15_fu_451_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_reg_1409[6]_i_1 
       (.I0(\i_fu_184_reg_n_5_[6] ),
        .I1(\add_ln15_reg_1409[8]_i_2_n_5 ),
        .O(add_ln15_fu_451_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln15_reg_1409[7]_i_1 
       (.I0(\i_fu_184_reg_n_5_[7] ),
        .I1(\add_ln15_reg_1409[8]_i_2_n_5 ),
        .I2(\i_fu_184_reg_n_5_[6] ),
        .O(add_ln15_fu_451_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln15_reg_1409[8]_i_1 
       (.I0(\i_fu_184_reg_n_5_[8] ),
        .I1(\i_fu_184_reg_n_5_[6] ),
        .I2(\add_ln15_reg_1409[8]_i_2_n_5 ),
        .I3(\i_fu_184_reg_n_5_[7] ),
        .O(add_ln15_fu_451_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln15_reg_1409[8]_i_2 
       (.I0(\i_fu_184_reg_n_5_[5] ),
        .I1(\i_fu_184_reg_n_5_[0] ),
        .I2(\i_fu_184_reg_n_5_[1] ),
        .I3(\i_fu_184_reg_n_5_[2] ),
        .I4(\i_fu_184_reg_n_5_[3] ),
        .I5(\i_fu_184_reg_n_5_[4] ),
        .O(\add_ln15_reg_1409[8]_i_2_n_5 ));
  FDRE \add_ln15_reg_1409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[0]),
        .Q(add_ln15_reg_1409[0]),
        .R(1'b0));
  FDRE \add_ln15_reg_1409_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[1]),
        .Q(add_ln15_reg_1409[1]),
        .R(1'b0));
  FDRE \add_ln15_reg_1409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[2]),
        .Q(add_ln15_reg_1409[2]),
        .R(1'b0));
  FDRE \add_ln15_reg_1409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[3]),
        .Q(add_ln15_reg_1409[3]),
        .R(1'b0));
  FDRE \add_ln15_reg_1409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[4]),
        .Q(add_ln15_reg_1409[4]),
        .R(1'b0));
  FDRE \add_ln15_reg_1409_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[5]),
        .Q(add_ln15_reg_1409[5]),
        .R(1'b0));
  FDRE \add_ln15_reg_1409_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[6]),
        .Q(add_ln15_reg_1409[6]),
        .R(1'b0));
  FDRE \add_ln15_reg_1409_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[7]),
        .Q(add_ln15_reg_1409[7]),
        .R(1'b0));
  FDRE \add_ln15_reg_1409_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln15_fu_451_p2[8]),
        .Q(add_ln15_reg_1409[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln16_reg_1429[0]_i_1 
       (.I0(\j_reg_327_reg_n_5_[0] ),
        .O(add_ln16_fu_480_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln16_reg_1429[1]_i_1 
       (.I0(\j_reg_327_reg_n_5_[1] ),
        .I1(\j_reg_327_reg_n_5_[0] ),
        .O(add_ln16_fu_480_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln16_reg_1429[2]_i_1 
       (.I0(\j_reg_327_reg_n_5_[2] ),
        .I1(\j_reg_327_reg_n_5_[0] ),
        .I2(\j_reg_327_reg_n_5_[1] ),
        .O(add_ln16_fu_480_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln16_reg_1429[3]_i_1 
       (.I0(\j_reg_327_reg_n_5_[3] ),
        .I1(\j_reg_327_reg_n_5_[1] ),
        .I2(\j_reg_327_reg_n_5_[0] ),
        .I3(\j_reg_327_reg_n_5_[2] ),
        .O(add_ln16_fu_480_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln16_reg_1429[4]_i_1 
       (.I0(\j_reg_327_reg_n_5_[4] ),
        .I1(\j_reg_327_reg_n_5_[2] ),
        .I2(\j_reg_327_reg_n_5_[0] ),
        .I3(\j_reg_327_reg_n_5_[1] ),
        .I4(\j_reg_327_reg_n_5_[3] ),
        .O(add_ln16_fu_480_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln16_reg_1429[5]_i_1 
       (.I0(\j_reg_327_reg_n_5_[5] ),
        .I1(\j_reg_327_reg_n_5_[3] ),
        .I2(\j_reg_327_reg_n_5_[1] ),
        .I3(\j_reg_327_reg_n_5_[0] ),
        .I4(\j_reg_327_reg_n_5_[2] ),
        .I5(\j_reg_327_reg_n_5_[4] ),
        .O(add_ln16_fu_480_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln16_reg_1429[6]_i_1 
       (.I0(\j_reg_327_reg_n_5_[6] ),
        .I1(\add_ln16_reg_1429[6]_i_2_n_5 ),
        .I2(\j_reg_327_reg_n_5_[5] ),
        .O(add_ln16_fu_480_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln16_reg_1429[6]_i_2 
       (.I0(\j_reg_327_reg_n_5_[4] ),
        .I1(\j_reg_327_reg_n_5_[2] ),
        .I2(\j_reg_327_reg_n_5_[0] ),
        .I3(\j_reg_327_reg_n_5_[1] ),
        .I4(\j_reg_327_reg_n_5_[3] ),
        .O(\add_ln16_reg_1429[6]_i_2_n_5 ));
  FDRE \add_ln16_reg_1429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln16_fu_480_p2[0]),
        .Q(add_ln16_reg_1429[0]),
        .R(1'b0));
  FDRE \add_ln16_reg_1429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln16_fu_480_p2[1]),
        .Q(add_ln16_reg_1429[1]),
        .R(1'b0));
  FDRE \add_ln16_reg_1429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln16_fu_480_p2[2]),
        .Q(add_ln16_reg_1429[2]),
        .R(1'b0));
  FDRE \add_ln16_reg_1429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln16_fu_480_p2[3]),
        .Q(add_ln16_reg_1429[3]),
        .R(1'b0));
  FDRE \add_ln16_reg_1429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln16_fu_480_p2[4]),
        .Q(add_ln16_reg_1429[4]),
        .R(1'b0));
  FDRE \add_ln16_reg_1429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln16_fu_480_p2[5]),
        .Q(add_ln16_reg_1429[5]),
        .R(1'b0));
  FDRE \add_ln16_reg_1429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln16_fu_480_p2[6]),
        .Q(add_ln16_reg_1429[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_reg_1434[13]_i_2 
       (.I0(\tmp_5_reg_1414_reg_n_5_[6] ),
        .I1(\j_reg_327_reg_n_5_[6] ),
        .O(\add_ln17_reg_1434[13]_i_2_n_5 ));
  FDRE \add_ln17_reg_1434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\j_reg_327_reg_n_5_[0] ),
        .Q(add_ln17_reg_1434[0]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_fu_490_p2[10]),
        .Q(add_ln17_reg_1434[10]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_fu_490_p2[11]),
        .Q(add_ln17_reg_1434[11]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_fu_490_p2[12]),
        .Q(add_ln17_reg_1434[12]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_fu_490_p2[13]),
        .Q(add_ln17_reg_1434[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln17_reg_1434_reg[13]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln17_reg_1434_reg[13]_i_1_CO_UNCONNECTED [7],\add_ln17_reg_1434_reg[13]_i_1_n_6 ,\add_ln17_reg_1434_reg[13]_i_1_n_7 ,\add_ln17_reg_1434_reg[13]_i_1_n_8 ,\add_ln17_reg_1434_reg[13]_i_1_n_9 ,\add_ln17_reg_1434_reg[13]_i_1_n_10 ,\add_ln17_reg_1434_reg[13]_i_1_n_11 ,\add_ln17_reg_1434_reg[13]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_5_reg_1414_reg_n_5_[6] }),
        .O(add_ln17_fu_490_p2),
        .S({\tmp_5_reg_1414_reg_n_5_[13] ,\tmp_5_reg_1414_reg_n_5_[12] ,\tmp_5_reg_1414_reg_n_5_[11] ,\tmp_5_reg_1414_reg_n_5_[10] ,\tmp_5_reg_1414_reg_n_5_[9] ,\tmp_5_reg_1414_reg_n_5_[8] ,\tmp_5_reg_1414_reg_n_5_[7] ,\add_ln17_reg_1434[13]_i_2_n_5 }));
  FDRE \add_ln17_reg_1434_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\j_reg_327_reg_n_5_[1] ),
        .Q(add_ln17_reg_1434[1]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\j_reg_327_reg_n_5_[2] ),
        .Q(add_ln17_reg_1434[2]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\j_reg_327_reg_n_5_[3] ),
        .Q(add_ln17_reg_1434[3]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\j_reg_327_reg_n_5_[4] ),
        .Q(add_ln17_reg_1434[4]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\j_reg_327_reg_n_5_[5] ),
        .Q(add_ln17_reg_1434[5]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_fu_490_p2[6]),
        .Q(add_ln17_reg_1434[6]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_fu_490_p2[7]),
        .Q(add_ln17_reg_1434[7]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_fu_490_p2[8]),
        .Q(add_ln17_reg_1434[8]),
        .R(1'b0));
  FDRE \add_ln17_reg_1434_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_fu_490_p2[9]),
        .Q(add_ln17_reg_1434[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln25_reg_1447[0]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[0] ),
        .O(add_ln25_fu_516_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln25_reg_1447[1]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[0] ),
        .I1(\i_1_fu_200_reg_n_5_[1] ),
        .O(add_ln25_fu_516_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln25_reg_1447[2]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[2] ),
        .I1(\i_1_fu_200_reg_n_5_[1] ),
        .I2(\i_1_fu_200_reg_n_5_[0] ),
        .O(add_ln25_fu_516_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln25_reg_1447[3]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[3] ),
        .I1(\i_1_fu_200_reg_n_5_[0] ),
        .I2(\i_1_fu_200_reg_n_5_[1] ),
        .I3(\i_1_fu_200_reg_n_5_[2] ),
        .O(add_ln25_fu_516_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln25_reg_1447[4]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[4] ),
        .I1(\i_1_fu_200_reg_n_5_[3] ),
        .I2(\i_1_fu_200_reg_n_5_[2] ),
        .I3(\i_1_fu_200_reg_n_5_[1] ),
        .I4(\i_1_fu_200_reg_n_5_[0] ),
        .O(add_ln25_fu_516_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln25_reg_1447[5]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[5] ),
        .I1(\i_1_fu_200_reg_n_5_[0] ),
        .I2(\i_1_fu_200_reg_n_5_[1] ),
        .I3(\i_1_fu_200_reg_n_5_[2] ),
        .I4(\i_1_fu_200_reg_n_5_[3] ),
        .I5(\i_1_fu_200_reg_n_5_[4] ),
        .O(add_ln25_fu_516_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln25_reg_1447[6]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[6] ),
        .I1(\add_ln25_reg_1447[8]_i_2_n_5 ),
        .O(add_ln25_fu_516_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln25_reg_1447[7]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[7] ),
        .I1(\add_ln25_reg_1447[8]_i_2_n_5 ),
        .I2(\i_1_fu_200_reg_n_5_[6] ),
        .O(add_ln25_fu_516_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln25_reg_1447[8]_i_1 
       (.I0(\i_1_fu_200_reg_n_5_[8] ),
        .I1(\i_1_fu_200_reg_n_5_[6] ),
        .I2(\add_ln25_reg_1447[8]_i_2_n_5 ),
        .I3(\i_1_fu_200_reg_n_5_[7] ),
        .O(add_ln25_fu_516_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln25_reg_1447[8]_i_2 
       (.I0(\i_1_fu_200_reg_n_5_[5] ),
        .I1(\i_1_fu_200_reg_n_5_[0] ),
        .I2(\i_1_fu_200_reg_n_5_[1] ),
        .I3(\i_1_fu_200_reg_n_5_[2] ),
        .I4(\i_1_fu_200_reg_n_5_[3] ),
        .I5(\i_1_fu_200_reg_n_5_[4] ),
        .O(\add_ln25_reg_1447[8]_i_2_n_5 ));
  FDRE \add_ln25_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[0]),
        .Q(add_ln25_reg_1447[0]),
        .R(1'b0));
  FDRE \add_ln25_reg_1447_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[1]),
        .Q(add_ln25_reg_1447[1]),
        .R(1'b0));
  FDRE \add_ln25_reg_1447_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[2]),
        .Q(add_ln25_reg_1447[2]),
        .R(1'b0));
  FDRE \add_ln25_reg_1447_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[3]),
        .Q(add_ln25_reg_1447[3]),
        .R(1'b0));
  FDRE \add_ln25_reg_1447_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[4]),
        .Q(add_ln25_reg_1447[4]),
        .R(1'b0));
  FDRE \add_ln25_reg_1447_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[5]),
        .Q(add_ln25_reg_1447[5]),
        .R(1'b0));
  FDRE \add_ln25_reg_1447_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[6]),
        .Q(add_ln25_reg_1447[6]),
        .R(1'b0));
  FDRE \add_ln25_reg_1447_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[7]),
        .Q(add_ln25_reg_1447[7]),
        .R(1'b0));
  FDRE \add_ln25_reg_1447_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(add_ln25_fu_516_p2[8]),
        .Q(add_ln25_reg_1447[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln29_reg_1468[0]_i_1 
       (.I0(\j_2_reg_338_reg_n_5_[0] ),
        .O(add_ln29_fu_545_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln29_reg_1468[1]_i_1 
       (.I0(\j_2_reg_338_reg_n_5_[1] ),
        .I1(\j_2_reg_338_reg_n_5_[0] ),
        .O(add_ln29_fu_545_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln29_reg_1468[2]_i_1 
       (.I0(\j_2_reg_338_reg_n_5_[2] ),
        .I1(\j_2_reg_338_reg_n_5_[0] ),
        .I2(\j_2_reg_338_reg_n_5_[1] ),
        .O(add_ln29_fu_545_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln29_reg_1468[3]_i_1 
       (.I0(\j_2_reg_338_reg_n_5_[3] ),
        .I1(\j_2_reg_338_reg_n_5_[1] ),
        .I2(\j_2_reg_338_reg_n_5_[0] ),
        .I3(\j_2_reg_338_reg_n_5_[2] ),
        .O(add_ln29_fu_545_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln29_reg_1468[4]_i_1 
       (.I0(\j_2_reg_338_reg_n_5_[4] ),
        .I1(\j_2_reg_338_reg_n_5_[2] ),
        .I2(\j_2_reg_338_reg_n_5_[0] ),
        .I3(\j_2_reg_338_reg_n_5_[1] ),
        .I4(\j_2_reg_338_reg_n_5_[3] ),
        .O(add_ln29_fu_545_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln29_reg_1468[5]_i_1 
       (.I0(\j_2_reg_338_reg_n_5_[5] ),
        .I1(\j_2_reg_338_reg_n_5_[3] ),
        .I2(\j_2_reg_338_reg_n_5_[1] ),
        .I3(\j_2_reg_338_reg_n_5_[0] ),
        .I4(\j_2_reg_338_reg_n_5_[2] ),
        .I5(\j_2_reg_338_reg_n_5_[4] ),
        .O(add_ln29_fu_545_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln29_reg_1468[6]_i_1 
       (.I0(\j_2_reg_338_reg_n_5_[6] ),
        .I1(\add_ln29_reg_1468[6]_i_2_n_5 ),
        .I2(\j_2_reg_338_reg_n_5_[5] ),
        .O(add_ln29_fu_545_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln29_reg_1468[6]_i_2 
       (.I0(\j_2_reg_338_reg_n_5_[4] ),
        .I1(\j_2_reg_338_reg_n_5_[2] ),
        .I2(\j_2_reg_338_reg_n_5_[0] ),
        .I3(\j_2_reg_338_reg_n_5_[1] ),
        .I4(\j_2_reg_338_reg_n_5_[3] ),
        .O(\add_ln29_reg_1468[6]_i_2_n_5 ));
  FDRE \add_ln29_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln29_fu_545_p2[0]),
        .Q(add_ln29_reg_1468[0]),
        .R(1'b0));
  FDRE \add_ln29_reg_1468_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln29_fu_545_p2[1]),
        .Q(add_ln29_reg_1468[1]),
        .R(1'b0));
  FDRE \add_ln29_reg_1468_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln29_fu_545_p2[2]),
        .Q(add_ln29_reg_1468[2]),
        .R(1'b0));
  FDRE \add_ln29_reg_1468_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln29_fu_545_p2[3]),
        .Q(add_ln29_reg_1468[3]),
        .R(1'b0));
  FDRE \add_ln29_reg_1468_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln29_fu_545_p2[4]),
        .Q(add_ln29_reg_1468[4]),
        .R(1'b0));
  FDRE \add_ln29_reg_1468_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln29_fu_545_p2[5]),
        .Q(add_ln29_reg_1468[5]),
        .R(1'b0));
  FDRE \add_ln29_reg_1468_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln29_fu_545_p2[6]),
        .Q(add_ln29_reg_1468[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_reg_1491[0]_i_1 
       (.I0(\j_3_reg_361_reg_n_5_[0] ),
        .O(add_ln37_fu_709_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_1491[1]_i_1 
       (.I0(\j_3_reg_361_reg_n_5_[0] ),
        .I1(\j_3_reg_361_reg_n_5_[1] ),
        .O(add_ln37_fu_709_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln37_reg_1491[2]_i_1 
       (.I0(\j_3_reg_361_reg_n_5_[2] ),
        .I1(\j_3_reg_361_reg_n_5_[1] ),
        .I2(\j_3_reg_361_reg_n_5_[0] ),
        .O(add_ln37_fu_709_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln37_reg_1491[3]_i_1 
       (.I0(\j_3_reg_361_reg_n_5_[3] ),
        .I1(\j_3_reg_361_reg_n_5_[0] ),
        .I2(\j_3_reg_361_reg_n_5_[1] ),
        .I3(\j_3_reg_361_reg_n_5_[2] ),
        .O(add_ln37_fu_709_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln37_reg_1491[4]_i_1 
       (.I0(\j_3_reg_361_reg_n_5_[4] ),
        .I1(\j_3_reg_361_reg_n_5_[2] ),
        .I2(\j_3_reg_361_reg_n_5_[1] ),
        .I3(\j_3_reg_361_reg_n_5_[0] ),
        .I4(\j_3_reg_361_reg_n_5_[3] ),
        .O(add_ln37_fu_709_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln37_reg_1491[5]_i_1 
       (.I0(\j_3_reg_361_reg_n_5_[5] ),
        .I1(\j_3_reg_361_reg_n_5_[3] ),
        .I2(\j_3_reg_361_reg_n_5_[0] ),
        .I3(\j_3_reg_361_reg_n_5_[1] ),
        .I4(\j_3_reg_361_reg_n_5_[2] ),
        .I5(\j_3_reg_361_reg_n_5_[4] ),
        .O(add_ln37_fu_709_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln37_reg_1491[6]_i_1 
       (.I0(\j_3_reg_361_reg_n_5_[6] ),
        .I1(\add_ln37_reg_1491[6]_i_2_n_5 ),
        .I2(\j_3_reg_361_reg_n_5_[5] ),
        .O(add_ln37_fu_709_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln37_reg_1491[6]_i_2 
       (.I0(\j_3_reg_361_reg_n_5_[4] ),
        .I1(\j_3_reg_361_reg_n_5_[2] ),
        .I2(\j_3_reg_361_reg_n_5_[1] ),
        .I3(\j_3_reg_361_reg_n_5_[0] ),
        .I4(\j_3_reg_361_reg_n_5_[3] ),
        .O(\add_ln37_reg_1491[6]_i_2_n_5 ));
  FDRE \add_ln37_reg_1491_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln37_fu_709_p2[0]),
        .Q(add_ln37_reg_1491[0]),
        .R(1'b0));
  FDRE \add_ln37_reg_1491_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln37_fu_709_p2[1]),
        .Q(add_ln37_reg_1491[1]),
        .R(1'b0));
  FDRE \add_ln37_reg_1491_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln37_fu_709_p2[2]),
        .Q(add_ln37_reg_1491[2]),
        .R(1'b0));
  FDRE \add_ln37_reg_1491_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln37_fu_709_p2[3]),
        .Q(add_ln37_reg_1491[3]),
        .R(1'b0));
  FDRE \add_ln37_reg_1491_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln37_fu_709_p2[4]),
        .Q(add_ln37_reg_1491[4]),
        .R(1'b0));
  FDRE \add_ln37_reg_1491_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln37_fu_709_p2[5]),
        .Q(add_ln37_reg_1491[5]),
        .R(1'b0));
  FDRE \add_ln37_reg_1491_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln37_fu_709_p2[6]),
        .Q(add_ln37_reg_1491[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_1514[0]_i_1 
       (.I0(j_1_fu_204[0]),
        .O(add_ln43_fu_856_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1514[1]_i_1 
       (.I0(j_1_fu_204[1]),
        .I1(j_1_fu_204[0]),
        .O(add_ln43_fu_856_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln43_reg_1514[2]_i_1 
       (.I0(j_1_fu_204[2]),
        .I1(j_1_fu_204[0]),
        .I2(j_1_fu_204[1]),
        .O(add_ln43_fu_856_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln43_reg_1514[3]_i_1 
       (.I0(j_1_fu_204[3]),
        .I1(j_1_fu_204[2]),
        .I2(j_1_fu_204[1]),
        .I3(j_1_fu_204[0]),
        .O(add_ln43_fu_856_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln43_reg_1514[4]_i_1 
       (.I0(j_1_fu_204[4]),
        .I1(j_1_fu_204[0]),
        .I2(j_1_fu_204[1]),
        .I3(j_1_fu_204[2]),
        .I4(j_1_fu_204[3]),
        .O(add_ln43_fu_856_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln43_reg_1514[5]_i_1 
       (.I0(j_1_fu_204[5]),
        .I1(j_1_fu_204[3]),
        .I2(j_1_fu_204[2]),
        .I3(j_1_fu_204[1]),
        .I4(j_1_fu_204[0]),
        .I5(j_1_fu_204[4]),
        .O(add_ln43_fu_856_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln43_reg_1514[6]_i_1 
       (.I0(j_1_fu_204[6]),
        .I1(\add_ln43_reg_1514[6]_i_2_n_5 ),
        .I2(j_1_fu_204[5]),
        .O(add_ln43_fu_856_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln43_reg_1514[6]_i_2 
       (.I0(j_1_fu_204[4]),
        .I1(j_1_fu_204[0]),
        .I2(j_1_fu_204[1]),
        .I3(j_1_fu_204[2]),
        .I4(j_1_fu_204[3]),
        .O(\add_ln43_reg_1514[6]_i_2_n_5 ));
  FDRE \add_ln43_reg_1514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(add_ln43_fu_856_p2[0]),
        .Q(add_ln43_reg_1514[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(add_ln43_fu_856_p2[1]),
        .Q(add_ln43_reg_1514[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(add_ln43_fu_856_p2[2]),
        .Q(add_ln43_reg_1514[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(add_ln43_fu_856_p2[3]),
        .Q(add_ln43_reg_1514[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1514_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(add_ln43_fu_856_p2[4]),
        .Q(add_ln43_reg_1514[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1514_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(add_ln43_fu_856_p2[5]),
        .Q(add_ln43_reg_1514[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1514_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(add_ln43_fu_856_p2[6]),
        .Q(add_ln43_reg_1514[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_reg_1542[0]_i_1 
       (.I0(tmp_10_fu_906_p3[6]),
        .O(add_ln47_fu_896_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1542[1]_i_1 
       (.I0(tmp_10_fu_906_p3[6]),
        .I1(tmp_10_fu_906_p3[7]),
        .O(add_ln47_fu_896_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln47_reg_1542[2]_i_1 
       (.I0(tmp_10_fu_906_p3[8]),
        .I1(tmp_10_fu_906_p3[7]),
        .I2(tmp_10_fu_906_p3[6]),
        .O(add_ln47_fu_896_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln47_reg_1542[3]_i_1 
       (.I0(tmp_10_fu_906_p3[9]),
        .I1(tmp_10_fu_906_p3[6]),
        .I2(tmp_10_fu_906_p3[7]),
        .I3(tmp_10_fu_906_p3[8]),
        .O(add_ln47_fu_896_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln47_reg_1542[4]_i_1 
       (.I0(tmp_10_fu_906_p3[10]),
        .I1(tmp_10_fu_906_p3[8]),
        .I2(tmp_10_fu_906_p3[7]),
        .I3(tmp_10_fu_906_p3[6]),
        .I4(tmp_10_fu_906_p3[9]),
        .O(add_ln47_fu_896_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln47_reg_1542[5]_i_1 
       (.I0(tmp_10_fu_906_p3[11]),
        .I1(tmp_10_fu_906_p3[9]),
        .I2(tmp_10_fu_906_p3[6]),
        .I3(tmp_10_fu_906_p3[7]),
        .I4(tmp_10_fu_906_p3[8]),
        .I5(tmp_10_fu_906_p3[10]),
        .O(add_ln47_fu_896_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1542[6]_i_1 
       (.I0(tmp_10_fu_906_p3[12]),
        .I1(\add_ln47_reg_1542[8]_i_2_n_5 ),
        .O(add_ln47_fu_896_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln47_reg_1542[7]_i_1 
       (.I0(tmp_10_fu_906_p3[13]),
        .I1(\add_ln47_reg_1542[8]_i_2_n_5 ),
        .I2(tmp_10_fu_906_p3[12]),
        .O(add_ln47_fu_896_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln47_reg_1542[8]_i_1 
       (.I0(\i_3_reg_372_reg_n_5_[8] ),
        .I1(tmp_10_fu_906_p3[12]),
        .I2(\add_ln47_reg_1542[8]_i_2_n_5 ),
        .I3(tmp_10_fu_906_p3[13]),
        .O(add_ln47_fu_896_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln47_reg_1542[8]_i_2 
       (.I0(tmp_10_fu_906_p3[11]),
        .I1(tmp_10_fu_906_p3[9]),
        .I2(tmp_10_fu_906_p3[6]),
        .I3(tmp_10_fu_906_p3[7]),
        .I4(tmp_10_fu_906_p3[8]),
        .I5(tmp_10_fu_906_p3[10]),
        .O(\add_ln47_reg_1542[8]_i_2_n_5 ));
  FDRE \add_ln47_reg_1542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[0]),
        .Q(add_ln47_reg_1542[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1542_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[1]),
        .Q(add_ln47_reg_1542[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1542_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[2]),
        .Q(add_ln47_reg_1542[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1542_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[3]),
        .Q(add_ln47_reg_1542[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[4]),
        .Q(add_ln47_reg_1542[4]),
        .R(1'b0));
  FDRE \add_ln47_reg_1542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[5]),
        .Q(add_ln47_reg_1542[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_1542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[6]),
        .Q(add_ln47_reg_1542[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_1542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[7]),
        .Q(add_ln47_reg_1542[7]),
        .R(1'b0));
  FDRE \add_ln47_reg_1542_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state61),
        .D(add_ln47_fu_896_p2[8]),
        .Q(add_ln47_reg_1542[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln55_reg_1565[0]_i_1 
       (.I0(tmp_16_fu_1078_p3[6]),
        .O(add_ln55_fu_1068_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_reg_1565[1]_i_1 
       (.I0(tmp_16_fu_1078_p3[6]),
        .I1(tmp_16_fu_1078_p3[7]),
        .O(add_ln55_fu_1068_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln55_reg_1565[2]_i_1 
       (.I0(tmp_16_fu_1078_p3[8]),
        .I1(tmp_16_fu_1078_p3[7]),
        .I2(tmp_16_fu_1078_p3[6]),
        .O(add_ln55_fu_1068_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln55_reg_1565[3]_i_1 
       (.I0(tmp_16_fu_1078_p3[9]),
        .I1(tmp_16_fu_1078_p3[6]),
        .I2(tmp_16_fu_1078_p3[7]),
        .I3(tmp_16_fu_1078_p3[8]),
        .O(add_ln55_fu_1068_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln55_reg_1565[4]_i_1 
       (.I0(tmp_16_fu_1078_p3[10]),
        .I1(tmp_16_fu_1078_p3[8]),
        .I2(tmp_16_fu_1078_p3[7]),
        .I3(tmp_16_fu_1078_p3[6]),
        .I4(tmp_16_fu_1078_p3[9]),
        .O(add_ln55_fu_1068_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln55_reg_1565[5]_i_1 
       (.I0(tmp_16_fu_1078_p3[11]),
        .I1(tmp_16_fu_1078_p3[9]),
        .I2(tmp_16_fu_1078_p3[6]),
        .I3(tmp_16_fu_1078_p3[7]),
        .I4(tmp_16_fu_1078_p3[8]),
        .I5(tmp_16_fu_1078_p3[10]),
        .O(add_ln55_fu_1068_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_reg_1565[6]_i_1 
       (.I0(tmp_16_fu_1078_p3[12]),
        .I1(\add_ln55_reg_1565[8]_i_2_n_5 ),
        .O(add_ln55_fu_1068_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln55_reg_1565[7]_i_1 
       (.I0(tmp_16_fu_1078_p3[13]),
        .I1(\add_ln55_reg_1565[8]_i_2_n_5 ),
        .I2(tmp_16_fu_1078_p3[12]),
        .O(add_ln55_fu_1068_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln55_reg_1565[8]_i_1 
       (.I0(\i_4_reg_395_reg_n_5_[8] ),
        .I1(tmp_16_fu_1078_p3[12]),
        .I2(\add_ln55_reg_1565[8]_i_2_n_5 ),
        .I3(tmp_16_fu_1078_p3[13]),
        .O(add_ln55_fu_1068_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln55_reg_1565[8]_i_2 
       (.I0(tmp_16_fu_1078_p3[11]),
        .I1(tmp_16_fu_1078_p3[9]),
        .I2(tmp_16_fu_1078_p3[6]),
        .I3(tmp_16_fu_1078_p3[7]),
        .I4(tmp_16_fu_1078_p3[8]),
        .I5(tmp_16_fu_1078_p3[10]),
        .O(\add_ln55_reg_1565[8]_i_2_n_5 ));
  FDRE \add_ln55_reg_1565_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[0]),
        .Q(add_ln55_reg_1565[0]),
        .R(1'b0));
  FDRE \add_ln55_reg_1565_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[1]),
        .Q(add_ln55_reg_1565[1]),
        .R(1'b0));
  FDRE \add_ln55_reg_1565_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[2]),
        .Q(add_ln55_reg_1565[2]),
        .R(1'b0));
  FDRE \add_ln55_reg_1565_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[3]),
        .Q(add_ln55_reg_1565[3]),
        .R(1'b0));
  FDRE \add_ln55_reg_1565_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[4]),
        .Q(add_ln55_reg_1565[4]),
        .R(1'b0));
  FDRE \add_ln55_reg_1565_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[5]),
        .Q(add_ln55_reg_1565[5]),
        .R(1'b0));
  FDRE \add_ln55_reg_1565_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[6]),
        .Q(add_ln55_reg_1565[6]),
        .R(1'b0));
  FDRE \add_ln55_reg_1565_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[7]),
        .Q(add_ln55_reg_1565[7]),
        .R(1'b0));
  FDRE \add_ln55_reg_1565_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln55_fu_1068_p2[8]),
        .Q(add_ln55_reg_1565[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln60_reg_1588[0]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[0] ),
        .O(add_ln60_fu_1336_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln60_reg_1588[1]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[1] ),
        .I1(\i_2_fu_208_reg_n_5_[0] ),
        .O(add_ln60_fu_1336_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln60_reg_1588[2]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[2] ),
        .I1(\i_2_fu_208_reg_n_5_[0] ),
        .I2(\i_2_fu_208_reg_n_5_[1] ),
        .O(add_ln60_fu_1336_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln60_reg_1588[3]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[3] ),
        .I1(\i_2_fu_208_reg_n_5_[1] ),
        .I2(\i_2_fu_208_reg_n_5_[0] ),
        .I3(\i_2_fu_208_reg_n_5_[2] ),
        .O(add_ln60_fu_1336_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln60_reg_1588[4]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[4] ),
        .I1(\i_2_fu_208_reg_n_5_[2] ),
        .I2(\i_2_fu_208_reg_n_5_[0] ),
        .I3(\i_2_fu_208_reg_n_5_[1] ),
        .I4(\i_2_fu_208_reg_n_5_[3] ),
        .O(add_ln60_fu_1336_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln60_reg_1588[5]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[5] ),
        .I1(\i_2_fu_208_reg_n_5_[3] ),
        .I2(\i_2_fu_208_reg_n_5_[1] ),
        .I3(\i_2_fu_208_reg_n_5_[0] ),
        .I4(\i_2_fu_208_reg_n_5_[2] ),
        .I5(\i_2_fu_208_reg_n_5_[4] ),
        .O(add_ln60_fu_1336_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln60_reg_1588[6]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[6] ),
        .I1(\add_ln60_reg_1588[8]_i_2_n_5 ),
        .O(add_ln60_fu_1336_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln60_reg_1588[7]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[7] ),
        .I1(\add_ln60_reg_1588[8]_i_2_n_5 ),
        .I2(\i_2_fu_208_reg_n_5_[6] ),
        .O(add_ln60_fu_1336_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln60_reg_1588[8]_i_1 
       (.I0(\i_2_fu_208_reg_n_5_[8] ),
        .I1(\i_2_fu_208_reg_n_5_[6] ),
        .I2(\add_ln60_reg_1588[8]_i_2_n_5 ),
        .I3(\i_2_fu_208_reg_n_5_[7] ),
        .O(add_ln60_fu_1336_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln60_reg_1588[8]_i_2 
       (.I0(\i_2_fu_208_reg_n_5_[5] ),
        .I1(\i_2_fu_208_reg_n_5_[3] ),
        .I2(\i_2_fu_208_reg_n_5_[1] ),
        .I3(\i_2_fu_208_reg_n_5_[0] ),
        .I4(\i_2_fu_208_reg_n_5_[2] ),
        .I5(\i_2_fu_208_reg_n_5_[4] ),
        .O(\add_ln60_reg_1588[8]_i_2_n_5 ));
  FDRE \add_ln60_reg_1588_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[0]),
        .Q(add_ln60_reg_1588[0]),
        .R(1'b0));
  FDRE \add_ln60_reg_1588_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[1]),
        .Q(add_ln60_reg_1588[1]),
        .R(1'b0));
  FDRE \add_ln60_reg_1588_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[2]),
        .Q(add_ln60_reg_1588[2]),
        .R(1'b0));
  FDRE \add_ln60_reg_1588_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[3]),
        .Q(add_ln60_reg_1588[3]),
        .R(1'b0));
  FDRE \add_ln60_reg_1588_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[4]),
        .Q(add_ln60_reg_1588[4]),
        .R(1'b0));
  FDRE \add_ln60_reg_1588_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[5]),
        .Q(add_ln60_reg_1588[5]),
        .R(1'b0));
  FDRE \add_ln60_reg_1588_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[6]),
        .Q(add_ln60_reg_1588[6]),
        .R(1'b0));
  FDRE \add_ln60_reg_1588_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[7]),
        .Q(add_ln60_reg_1588[7]),
        .R(1'b0));
  FDRE \add_ln60_reg_1588_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln60_fu_1336_p2[8]),
        .Q(add_ln60_reg_1588[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln61_reg_1601[0]_i_1 
       (.I0(\j_4_reg_406_reg_n_5_[0] ),
        .O(add_ln61_fu_1360_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_reg_1601[1]_i_1 
       (.I0(\j_4_reg_406_reg_n_5_[1] ),
        .I1(\j_4_reg_406_reg_n_5_[0] ),
        .O(add_ln61_fu_1360_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln61_reg_1601[2]_i_1 
       (.I0(\j_4_reg_406_reg_n_5_[2] ),
        .I1(\j_4_reg_406_reg_n_5_[0] ),
        .I2(\j_4_reg_406_reg_n_5_[1] ),
        .O(add_ln61_fu_1360_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln61_reg_1601[3]_i_1 
       (.I0(\j_4_reg_406_reg_n_5_[3] ),
        .I1(\j_4_reg_406_reg_n_5_[1] ),
        .I2(\j_4_reg_406_reg_n_5_[0] ),
        .I3(\j_4_reg_406_reg_n_5_[2] ),
        .O(add_ln61_fu_1360_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln61_reg_1601[4]_i_1 
       (.I0(\j_4_reg_406_reg_n_5_[4] ),
        .I1(\j_4_reg_406_reg_n_5_[2] ),
        .I2(\j_4_reg_406_reg_n_5_[0] ),
        .I3(\j_4_reg_406_reg_n_5_[1] ),
        .I4(\j_4_reg_406_reg_n_5_[3] ),
        .O(add_ln61_fu_1360_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln61_reg_1601[5]_i_1 
       (.I0(\j_4_reg_406_reg_n_5_[5] ),
        .I1(\j_4_reg_406_reg_n_5_[3] ),
        .I2(\j_4_reg_406_reg_n_5_[1] ),
        .I3(\j_4_reg_406_reg_n_5_[0] ),
        .I4(\j_4_reg_406_reg_n_5_[2] ),
        .I5(\j_4_reg_406_reg_n_5_[4] ),
        .O(add_ln61_fu_1360_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln61_reg_1601[6]_i_1 
       (.I0(\j_4_reg_406_reg_n_5_[6] ),
        .I1(\add_ln61_reg_1601[6]_i_2_n_5 ),
        .I2(\j_4_reg_406_reg_n_5_[5] ),
        .O(add_ln61_fu_1360_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln61_reg_1601[6]_i_2 
       (.I0(\j_4_reg_406_reg_n_5_[4] ),
        .I1(\j_4_reg_406_reg_n_5_[2] ),
        .I2(\j_4_reg_406_reg_n_5_[0] ),
        .I3(\j_4_reg_406_reg_n_5_[1] ),
        .I4(\j_4_reg_406_reg_n_5_[3] ),
        .O(\add_ln61_reg_1601[6]_i_2_n_5 ));
  FDRE \add_ln61_reg_1601_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(add_ln61_fu_1360_p2[0]),
        .Q(add_ln61_reg_1601[0]),
        .R(1'b0));
  FDRE \add_ln61_reg_1601_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(add_ln61_fu_1360_p2[1]),
        .Q(add_ln61_reg_1601[1]),
        .R(1'b0));
  FDRE \add_ln61_reg_1601_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(add_ln61_fu_1360_p2[2]),
        .Q(add_ln61_reg_1601[2]),
        .R(1'b0));
  FDRE \add_ln61_reg_1601_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(add_ln61_fu_1360_p2[3]),
        .Q(add_ln61_reg_1601[3]),
        .R(1'b0));
  FDRE \add_ln61_reg_1601_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(add_ln61_fu_1360_p2[4]),
        .Q(add_ln61_reg_1601[4]),
        .R(1'b0));
  FDRE \add_ln61_reg_1601_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(add_ln61_fu_1360_p2[5]),
        .Q(add_ln61_reg_1601[5]),
        .R(1'b0));
  FDRE \add_ln61_reg_1601_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state68),
        .D(add_ln61_fu_1360_p2[6]),
        .Q(add_ln61_reg_1601[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\i_fu_184_reg_n_5_[2] ),
        .I1(\i_fu_184_reg_n_5_[6] ),
        .I2(\i_fu_184_reg_n_5_[3] ),
        .I3(\ap_CS_fsm[13]_i_2_n_5 ),
        .I4(ap_CS_fsm_state10),
        .I5(A_1_we0_local),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\i_fu_184_reg_n_5_[2] ),
        .I1(\i_fu_184_reg_n_5_[6] ),
        .I2(\i_fu_184_reg_n_5_[3] ),
        .I3(\ap_CS_fsm[13]_i_2_n_5 ),
        .I4(ap_CS_fsm_state10),
        .I5(ap_NS_fsm112_out),
        .O(ap_NS_fsm[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(\i_fu_184_reg_n_5_[1] ),
        .I1(\i_fu_184_reg_n_5_[0] ),
        .I2(\i_fu_184_reg_n_5_[5] ),
        .I3(\i_fu_184_reg_n_5_[8] ),
        .I4(\i_fu_184_reg_n_5_[7] ),
        .I5(\i_fu_184_reg_n_5_[4] ),
        .O(\ap_CS_fsm[13]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(A_1_U_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(\ap_CS_fsm[16]_i_2_n_5 ),
        .O(ap_NS_fsm[15]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\ap_CS_fsm[16]_i_2_n_5 ),
        .I1(ap_CS_fsm_state15),
        .I2(tmp_we0_local),
        .O(ap_NS_fsm[16]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[16]_i_2 
       (.I0(\j_2_reg_338_reg_n_5_[2] ),
        .I1(\j_2_reg_338_reg_n_5_[6] ),
        .I2(\j_2_reg_338_reg_n_5_[3] ),
        .I3(\j_2_reg_338_reg_n_5_[4] ),
        .I4(\ap_CS_fsm[16]_i_3_n_5 ),
        .O(\ap_CS_fsm[16]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[16]_i_3 
       (.I0(\j_2_reg_338_reg_n_5_[0] ),
        .I1(\j_2_reg_338_reg_n_5_[1] ),
        .I2(ap_CS_fsm_state15),
        .I3(\j_2_reg_338_reg_n_5_[5] ),
        .O(\ap_CS_fsm[16]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_NS_fsm112_out),
        .O(ap_NS_fsm[17]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(A_1_U_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_NS_fsm18_out),
        .O(ap_NS_fsm[59]));
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[60]_i_1 
       (.I0(i_2_fu_2080),
        .I1(ap_CS_fsm_state62),
        .I2(ap_CS_fsm_state60),
        .O(ap_NS_fsm[60]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[61]_i_1 
       (.I0(ap_CS_fsm_state61),
        .I1(\ap_CS_fsm[62]_i_5_n_5 ),
        .O(ap_NS_fsm[61]));
  LUT5 #(
    .INIT(32'h02020200)) 
    \ap_CS_fsm[62]_i_1 
       (.I0(control_s_axi_U_n_9),
        .I1(control_s_axi_U_n_7),
        .I2(\ap_CS_fsm[62]_i_4_n_5 ),
        .I3(C_1_we0_local),
        .I4(\ap_CS_fsm[62]_i_5_n_5 ),
        .O(ap_NS_fsm[62]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_CS_fsm[62]_i_13 
       (.I0(tmp_10_fu_906_p3[7]),
        .I1(tmp_10_fu_906_p3[6]),
        .I2(tmp_10_fu_906_p3[8]),
        .I3(ap_CS_fsm_state61),
        .I4(tmp_10_fu_906_p3[12]),
        .I5(\i_3_reg_372_reg_n_5_[8] ),
        .O(\ap_CS_fsm[62]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[62]_i_4 
       (.I0(control_s_axi_U_n_8),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state2),
        .I4(\ap_CS_fsm_reg_n_5_[32] ),
        .I5(\ap_CS_fsm_reg_n_5_[70] ),
        .O(\ap_CS_fsm[62]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[62]_i_5 
       (.I0(tmp_10_fu_906_p3[11]),
        .I1(tmp_10_fu_906_p3[13]),
        .I2(tmp_10_fu_906_p3[10]),
        .I3(tmp_10_fu_906_p3[9]),
        .I4(\ap_CS_fsm[62]_i_13_n_5 ),
        .O(\ap_CS_fsm[62]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[63]_i_1 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_NS_fsm18_out),
        .O(ap_NS_fsm[63]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(ap_CS_fsm_state68),
        .I1(ap_NS_fsm1),
        .O(ap_NS_fsm[68]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(ap_CS_fsm_state67),
        .I1(C_m_axi_U_n_13),
        .I2(\i_2_fu_208_reg_n_5_[4] ),
        .I3(\i_2_fu_208_reg_n_5_[8] ),
        .I4(\i_2_fu_208_reg_n_5_[7] ),
        .O(ap_NS_fsm[70]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[8] ),
        .I1(ap_NS_fsm115_out),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A_0_RREADY),
        .Q(A_1_we0_local),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(grp_fu_741_ap_start),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_741_ap_start),
        .Q(\ap_CS_fsm_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[18] ),
        .Q(\ap_CS_fsm_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[19] ),
        .Q(\ap_CS_fsm_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[20] ),
        .Q(\ap_CS_fsm_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[21] ),
        .Q(\ap_CS_fsm_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[22] ),
        .Q(\ap_CS_fsm_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[23] ),
        .Q(\ap_CS_fsm_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[24] ),
        .Q(\ap_CS_fsm_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[25] ),
        .Q(\ap_CS_fsm_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[26] ),
        .Q(\ap_CS_fsm_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[27] ),
        .Q(\ap_CS_fsm_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[28] ),
        .Q(\ap_CS_fsm_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A_0_ARVALID),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[29] ),
        .Q(\ap_CS_fsm_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[30] ),
        .Q(\ap_CS_fsm_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[31] ),
        .Q(\ap_CS_fsm_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[32] ),
        .Q(\ap_CS_fsm_reg_n_5_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[33] ),
        .Q(\ap_CS_fsm_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[34] ),
        .Q(\ap_CS_fsm_reg_n_5_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[35] ),
        .Q(\ap_CS_fsm_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[36] ),
        .Q(\ap_CS_fsm_reg_n_5_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[37] ),
        .Q(\ap_CS_fsm_reg_n_5_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[38] ),
        .Q(\ap_CS_fsm_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[2] ),
        .Q(\ap_CS_fsm_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[39] ),
        .Q(\ap_CS_fsm_reg_n_5_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[40] ),
        .Q(\ap_CS_fsm_reg_n_5_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[41] ),
        .Q(\ap_CS_fsm_reg_n_5_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[42] ),
        .Q(\ap_CS_fsm_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[43] ),
        .Q(\ap_CS_fsm_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[44] ),
        .Q(\ap_CS_fsm_reg_n_5_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[45] ),
        .Q(\ap_CS_fsm_reg_n_5_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[46] ),
        .Q(\ap_CS_fsm_reg_n_5_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[47] ),
        .Q(\ap_CS_fsm_reg_n_5_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[48] ),
        .Q(\ap_CS_fsm_reg_n_5_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[3] ),
        .Q(\ap_CS_fsm_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[49] ),
        .Q(\ap_CS_fsm_reg_n_5_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[50] ),
        .Q(\ap_CS_fsm_reg_n_5_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[51] ),
        .Q(\ap_CS_fsm_reg_n_5_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[52] ),
        .Q(\ap_CS_fsm_reg_n_5_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[53] ),
        .Q(\ap_CS_fsm_reg_n_5_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[54] ),
        .Q(\ap_CS_fsm_reg_n_5_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[55] ),
        .Q(\ap_CS_fsm_reg_n_5_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[56] ),
        .Q(\ap_CS_fsm_reg_n_5_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[57] ),
        .Q(tmp_we0_local),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[4] ),
        .Q(\ap_CS_fsm_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[60]),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[61]),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[62]),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[63]),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(C_1_we0_local),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[65]),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[66]),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[67]),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[5] ),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(\ap_CS_fsm_reg_n_5_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[70] ),
        .Q(\ap_CS_fsm_reg_n_5_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[71] ),
        .Q(\ap_CS_fsm_reg_n_5_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[72] ),
        .Q(\ap_CS_fsm_reg_n_5_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[74]),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[6] ),
        .Q(\ap_CS_fsm_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[7] ),
        .Q(\ap_CS_fsm_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 
       (.A0(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg [0]),
        .A1(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg [1]),
        .A2(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg [2]),
        .A3(\bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg [3]),
        .CE(\bus_read/ost_ctrl_gen[0].fifo_burst/push ),
        .CLK(ap_clk),
        .D(\bus_read/ost_ctrl_info ),
        .Q(\bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_5 ));
  bd_0_hls_inst_0_top_kernel_control_s_axi control_s_axi_U
       (.A_DRAM(A_DRAM),
        .C_0_BVALID(C_0_BVALID),
        .C_DRAM(C_DRAM),
        .D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state75,\ap_CS_fsm_reg_n_5_[73] ,\ap_CS_fsm_reg_n_5_[72] ,\ap_CS_fsm_reg_n_5_[71] ,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state64,ap_CS_fsm_state62,ap_CS_fsm_state60,tmp_we0_local,\ap_CS_fsm_reg_n_5_[57] ,\ap_CS_fsm_reg_n_5_[56] ,\ap_CS_fsm_reg_n_5_[55] ,\ap_CS_fsm_reg_n_5_[54] ,\ap_CS_fsm_reg_n_5_[53] ,\ap_CS_fsm_reg_n_5_[52] ,\ap_CS_fsm_reg_n_5_[51] ,\ap_CS_fsm_reg_n_5_[50] ,\ap_CS_fsm_reg_n_5_[49] ,\ap_CS_fsm_reg_n_5_[48] ,\ap_CS_fsm_reg_n_5_[47] ,\ap_CS_fsm_reg_n_5_[46] ,\ap_CS_fsm_reg_n_5_[45] ,\ap_CS_fsm_reg_n_5_[44] ,\ap_CS_fsm_reg_n_5_[43] ,\ap_CS_fsm_reg_n_5_[42] ,\ap_CS_fsm_reg_n_5_[41] ,\ap_CS_fsm_reg_n_5_[40] ,\ap_CS_fsm_reg_n_5_[39] ,\ap_CS_fsm_reg_n_5_[38] ,\ap_CS_fsm_reg_n_5_[37] ,\ap_CS_fsm_reg_n_5_[36] ,\ap_CS_fsm_reg_n_5_[35] ,\ap_CS_fsm_reg_n_5_[34] ,\ap_CS_fsm_reg_n_5_[33] ,\ap_CS_fsm_reg_n_5_[31] ,\ap_CS_fsm_reg_n_5_[30] ,\ap_CS_fsm_reg_n_5_[29] ,\ap_CS_fsm_reg_n_5_[28] ,\ap_CS_fsm_reg_n_5_[27] ,\ap_CS_fsm_reg_n_5_[26] ,\ap_CS_fsm_reg_n_5_[25] ,\ap_CS_fsm_reg_n_5_[24] ,\ap_CS_fsm_reg_n_5_[23] ,\ap_CS_fsm_reg_n_5_[22] ,\ap_CS_fsm_reg_n_5_[21] ,\ap_CS_fsm_reg_n_5_[20] ,\ap_CS_fsm_reg_n_5_[19] ,\ap_CS_fsm_reg_n_5_[18] ,grp_fu_741_ap_start,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,A_1_we0_local,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_5_[8] ,\ap_CS_fsm_reg_n_5_[7] ,\ap_CS_fsm_reg_n_5_[6] ,\ap_CS_fsm_reg_n_5_[5] ,\ap_CS_fsm_reg_n_5_[4] ,\ap_CS_fsm_reg_n_5_[3] ,\ap_CS_fsm_reg_n_5_[2] ,ap_CS_fsm_state1}),
        .SR(ap_NS_fsm117_out),
        .\ap_CS_fsm_reg[10] (control_s_axi_U_n_9),
        .\ap_CS_fsm_reg[1] (A_m_axi_U_n_31),
        .\ap_CS_fsm_reg[27] (control_s_axi_U_n_8),
        .\ap_CS_fsm_reg[72] (control_s_axi_U_n_7),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .int_task_ap_done_reg_0(ap_rst_n_inv),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[5:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[0]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[0]),
        .O(\conv_i366_reg_1478[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[10]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[10]),
        .O(\conv_i366_reg_1478[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[11]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[11]),
        .O(\conv_i366_reg_1478[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[12]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[12]),
        .O(\conv_i366_reg_1478[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[13]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[20]_i_2_n_20 ),
        .O(\conv_i366_reg_1478[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[14]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[20]_i_2_n_19 ),
        .O(\conv_i366_reg_1478[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[15]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[20]_i_2_n_18 ),
        .O(\conv_i366_reg_1478[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[16]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[20]_i_2_n_17 ),
        .O(\conv_i366_reg_1478[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[17]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[20]_i_2_n_16 ),
        .O(\conv_i366_reg_1478[17]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[18]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[20]_i_2_n_15 ),
        .O(\conv_i366_reg_1478[18]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[19]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[20]_i_2_n_14 ),
        .O(\conv_i366_reg_1478[19]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[1]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[1]),
        .O(\conv_i366_reg_1478[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[20]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[20]_i_2_n_13 ),
        .O(\conv_i366_reg_1478[20]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \conv_i366_reg_1478[20]_i_3 
       (.I0(empty_32_reg_349[14]),
        .O(\conv_i366_reg_1478[20]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[21]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(\conv_i366_reg_1478_reg[23]_i_2_n_20 ),
        .O(\conv_i366_reg_1478[21]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[22]_i_1 
       (.I0(\conv_i366_reg_1478_reg[23]_i_2_n_19 ),
        .I1(tmp_2_fu_587_p3),
        .I2(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .O(denom_1_fu_621_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \conv_i366_reg_1478[23]_i_1 
       (.I0(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .O(denom_1_fu_621_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[2]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[2]),
        .O(\conv_i366_reg_1478[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[3]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[3]),
        .O(\conv_i366_reg_1478[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[4]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[4]),
        .O(\conv_i366_reg_1478[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[5]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[5]),
        .O(\conv_i366_reg_1478[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[6]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[6]),
        .O(\conv_i366_reg_1478[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[7]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[7]),
        .O(\conv_i366_reg_1478[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[8]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[8]),
        .O(\conv_i366_reg_1478[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \conv_i366_reg_1478[9]_i_1 
       (.I0(tmp_2_fu_587_p3),
        .I1(\conv_i366_reg_1478_reg[23]_i_2_n_9 ),
        .I2(empty_32_reg_349[9]),
        .O(\conv_i366_reg_1478[9]_i_1_n_5 ));
  FDRE \conv_i366_reg_1478_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[0]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[0]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[10]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[10]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[11]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[11]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[12]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[12]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[13]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[13]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[14]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[14]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[15]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[15]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[16]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[16]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[17]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[17]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[18]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[18]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[19]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[19]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[1]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[1]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[20]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[20]),
        .R(1'b0));
  CARRY8 \conv_i366_reg_1478_reg[20]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\conv_i366_reg_1478_reg[20]_i_2_n_5 ,\conv_i366_reg_1478_reg[20]_i_2_n_6 ,\conv_i366_reg_1478_reg[20]_i_2_n_7 ,\conv_i366_reg_1478_reg[20]_i_2_n_8 ,\conv_i366_reg_1478_reg[20]_i_2_n_9 ,\conv_i366_reg_1478_reg[20]_i_2_n_10 ,\conv_i366_reg_1478_reg[20]_i_2_n_11 ,\conv_i366_reg_1478_reg[20]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,empty_32_reg_349[14],1'b0}),
        .O({\conv_i366_reg_1478_reg[20]_i_2_n_13 ,\conv_i366_reg_1478_reg[20]_i_2_n_14 ,\conv_i366_reg_1478_reg[20]_i_2_n_15 ,\conv_i366_reg_1478_reg[20]_i_2_n_16 ,\conv_i366_reg_1478_reg[20]_i_2_n_17 ,\conv_i366_reg_1478_reg[20]_i_2_n_18 ,\conv_i366_reg_1478_reg[20]_i_2_n_19 ,\conv_i366_reg_1478_reg[20]_i_2_n_20 }),
        .S({empty_32_reg_349[20:15],\conv_i366_reg_1478[20]_i_3_n_5 ,empty_32_reg_349[13]}));
  FDRE \conv_i366_reg_1478_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[21]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[21]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(denom_1_fu_621_p3[22]),
        .Q(conv_i366_reg_1478[22]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(denom_1_fu_621_p3[23]),
        .Q(conv_i366_reg_1478[23]),
        .R(1'b0));
  CARRY8 \conv_i366_reg_1478_reg[23]_i_2 
       (.CI(\conv_i366_reg_1478_reg[20]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_conv_i366_reg_1478_reg[23]_i_2_CO_UNCONNECTED [7:4],\conv_i366_reg_1478_reg[23]_i_2_n_9 ,\NLW_conv_i366_reg_1478_reg[23]_i_2_CO_UNCONNECTED [2],\conv_i366_reg_1478_reg[23]_i_2_n_11 ,\conv_i366_reg_1478_reg[23]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_conv_i366_reg_1478_reg[23]_i_2_O_UNCONNECTED [7:3],tmp_2_fu_587_p3,\conv_i366_reg_1478_reg[23]_i_2_n_19 ,\conv_i366_reg_1478_reg[23]_i_2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,empty_32_reg_349[23:21]}));
  FDRE \conv_i366_reg_1478_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[2]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[2]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[3]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[3]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[4]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[4]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[5]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[5]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[6]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[6]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[7]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[7]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[8]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[8]),
        .R(1'b0));
  FDRE \conv_i366_reg_1478_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\conv_i366_reg_1478[9]_i_1_n_5 ),
        .Q(conv_i366_reg_1478[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \empty_32_reg_349[22]_i_2 
       (.I0(ap_CS_fsm_state16),
        .I1(A_1_U_n_5),
        .I2(ap_CS_fsm_state14),
        .O(\empty_32_reg_349[22]_i_2_n_5 ));
  FDRE \empty_32_reg_349_reg[0] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_39),
        .Q(empty_32_reg_349[0]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[10] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_49),
        .Q(empty_32_reg_349[10]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[11] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_50),
        .Q(empty_32_reg_349[11]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[12] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_51),
        .Q(empty_32_reg_349[12]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[13] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_52),
        .Q(empty_32_reg_349[13]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[14] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_53),
        .Q(empty_32_reg_349[14]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[15] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_54),
        .Q(empty_32_reg_349[15]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[16] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_55),
        .Q(empty_32_reg_349[16]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[17] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_56),
        .Q(empty_32_reg_349[17]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[18] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_57),
        .Q(empty_32_reg_349[18]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[19] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_58),
        .Q(empty_32_reg_349[19]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_40),
        .Q(empty_32_reg_349[1]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[20] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_59),
        .Q(empty_32_reg_349[20]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[21] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_60),
        .Q(empty_32_reg_349[21]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[22] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_30),
        .Q(empty_32_reg_349[22]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A_1_U_n_62),
        .Q(empty_32_reg_349[23]),
        .R(1'b0));
  FDRE \empty_32_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_41),
        .Q(empty_32_reg_349[2]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_42),
        .Q(empty_32_reg_349[3]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_43),
        .Q(empty_32_reg_349[4]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_44),
        .Q(empty_32_reg_349[5]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_45),
        .Q(empty_32_reg_349[6]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_46),
        .Q(empty_32_reg_349[7]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[8] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_47),
        .Q(empty_32_reg_349[8]),
        .R(A_1_U_n_61));
  FDRE \empty_32_reg_349_reg[9] 
       (.C(ap_clk),
        .CE(\empty_32_reg_349[22]_i_2_n_5 ),
        .D(A_1_U_n_48),
        .Q(empty_32_reg_349[9]),
        .R(A_1_U_n_61));
  FDRE \empty_33_reg_383_reg[0] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_61),
        .Q(shl_ln_fu_924_p3[14]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[10] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_51),
        .Q(shl_ln_fu_924_p3[24]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[11] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_50),
        .Q(shl_ln_fu_924_p3[25]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[12] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_49),
        .Q(shl_ln_fu_924_p3[26]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[13] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_48),
        .Q(shl_ln_fu_924_p3[27]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[14] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_47),
        .Q(shl_ln_fu_924_p3[28]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[15] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_46),
        .Q(shl_ln_fu_924_p3[29]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[16] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_45),
        .Q(shl_ln_fu_924_p3[30]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[17] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_44),
        .Q(shl_ln_fu_924_p3[31]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[18] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_43),
        .Q(shl_ln_fu_924_p3[32]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[19] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_42),
        .Q(shl_ln_fu_924_p3[33]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[1] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_60),
        .Q(shl_ln_fu_924_p3[15]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[20] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_41),
        .Q(shl_ln_fu_924_p3[34]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[21] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_40),
        .Q(shl_ln_fu_924_p3[35]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[22] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_39),
        .Q(shl_ln_fu_924_p3[36]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_U_n_5),
        .Q(shl_ln_fu_924_p3[37]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[2] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_59),
        .Q(shl_ln_fu_924_p3[16]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[3] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_58),
        .Q(shl_ln_fu_924_p3[17]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[4] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_57),
        .Q(shl_ln_fu_924_p3[18]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[5] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_56),
        .Q(shl_ln_fu_924_p3[19]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[6] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_55),
        .Q(shl_ln_fu_924_p3[20]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[7] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_54),
        .Q(shl_ln_fu_924_p3[21]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[8] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_53),
        .Q(shl_ln_fu_924_p3[22]),
        .R(1'b0));
  FDRE \empty_33_reg_383_reg[9] 
       (.C(ap_clk),
        .CE(tmp_U_n_6),
        .D(tmp_U_n_52),
        .Q(shl_ln_fu_924_p3[23]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \i_1_fu_200[8]_i_1 
       (.I0(\i_fu_184_reg_n_5_[2] ),
        .I1(\i_fu_184_reg_n_5_[6] ),
        .I2(\i_fu_184_reg_n_5_[3] ),
        .I3(\ap_CS_fsm[13]_i_2_n_5 ),
        .I4(ap_CS_fsm_state10),
        .O(ap_NS_fsm116_out));
  LUT5 #(
    .INIT(32'h00000010)) 
    \i_1_fu_200[8]_i_2 
       (.I0(\j_3_reg_361_reg_n_5_[4] ),
        .I1(\j_3_reg_361_reg_n_5_[3] ),
        .I2(\j_3_reg_361_reg_n_5_[6] ),
        .I3(\j_3_reg_361_reg_n_5_[5] ),
        .I4(\i_1_fu_200[8]_i_3_n_5 ),
        .O(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \i_1_fu_200[8]_i_3 
       (.I0(ap_CS_fsm_state17),
        .I1(\j_3_reg_361_reg_n_5_[2] ),
        .I2(\j_3_reg_361_reg_n_5_[1] ),
        .I3(\j_3_reg_361_reg_n_5_[0] ),
        .O(\i_1_fu_200[8]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[0]),
        .Q(\i_1_fu_200_reg_n_5_[0] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[1]),
        .Q(\i_1_fu_200_reg_n_5_[1] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[2]),
        .Q(\i_1_fu_200_reg_n_5_[2] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[3]),
        .Q(\i_1_fu_200_reg_n_5_[3] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[4]),
        .Q(\i_1_fu_200_reg_n_5_[4] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[5]),
        .Q(\i_1_fu_200_reg_n_5_[5] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[6]),
        .Q(\i_1_fu_200_reg_n_5_[6] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[7]),
        .Q(\i_1_fu_200_reg_n_5_[7] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_200_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln25_reg_1447[8]),
        .Q(\i_1_fu_200_reg_n_5_[8] ),
        .R(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[0]),
        .Q(\i_2_fu_208_reg_n_5_[0] ),
        .R(i_2_fu_2080));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[1]),
        .Q(\i_2_fu_208_reg_n_5_[1] ),
        .R(i_2_fu_2080));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[2]),
        .Q(\i_2_fu_208_reg_n_5_[2] ),
        .R(i_2_fu_2080));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[3]),
        .Q(\i_2_fu_208_reg_n_5_[3] ),
        .R(i_2_fu_2080));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[4]),
        .Q(\i_2_fu_208_reg_n_5_[4] ),
        .R(i_2_fu_2080));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[5]),
        .Q(\i_2_fu_208_reg_n_5_[5] ),
        .R(i_2_fu_2080));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[6]),
        .Q(\i_2_fu_208_reg_n_5_[6] ),
        .R(i_2_fu_2080));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[7]),
        .Q(\i_2_fu_208_reg_n_5_[7] ),
        .R(i_2_fu_2080));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_208_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln60_reg_1588[8]),
        .Q(\i_2_fu_208_reg_n_5_[8] ),
        .R(i_2_fu_2080));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \i_3_reg_372[8]_i_1 
       (.I0(j_1_fu_204[3]),
        .I1(j_1_fu_204[6]),
        .I2(j_1_fu_204[2]),
        .I3(C_m_axi_U_n_17),
        .I4(ap_CS_fsm_state60),
        .I5(ap_CS_fsm_state62),
        .O(i_3_reg_372));
  FDRE \i_3_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[0]),
        .Q(tmp_10_fu_906_p3[6]),
        .R(i_3_reg_372));
  FDRE \i_3_reg_372_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[1]),
        .Q(tmp_10_fu_906_p3[7]),
        .R(i_3_reg_372));
  FDRE \i_3_reg_372_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[2]),
        .Q(tmp_10_fu_906_p3[8]),
        .R(i_3_reg_372));
  FDRE \i_3_reg_372_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[3]),
        .Q(tmp_10_fu_906_p3[9]),
        .R(i_3_reg_372));
  FDRE \i_3_reg_372_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[4]),
        .Q(tmp_10_fu_906_p3[10]),
        .R(i_3_reg_372));
  FDRE \i_3_reg_372_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[5]),
        .Q(tmp_10_fu_906_p3[11]),
        .R(i_3_reg_372));
  FDRE \i_3_reg_372_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[6]),
        .Q(tmp_10_fu_906_p3[12]),
        .R(i_3_reg_372));
  FDRE \i_3_reg_372_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[7]),
        .Q(tmp_10_fu_906_p3[13]),
        .R(i_3_reg_372));
  FDRE \i_3_reg_372_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state62),
        .D(add_ln47_reg_1542[8]),
        .Q(\i_3_reg_372_reg_n_5_[8] ),
        .R(i_3_reg_372));
  LUT2 #(
    .INIT(4'h2)) 
    \i_4_reg_395[8]_i_1 
       (.I0(\ap_CS_fsm[62]_i_5_n_5 ),
        .I1(C_1_we0_local),
        .O(i_4_reg_395));
  FDRE \i_4_reg_395_reg[0] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[0]),
        .Q(tmp_16_fu_1078_p3[6]),
        .R(i_4_reg_395));
  FDRE \i_4_reg_395_reg[1] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[1]),
        .Q(tmp_16_fu_1078_p3[7]),
        .R(i_4_reg_395));
  FDRE \i_4_reg_395_reg[2] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[2]),
        .Q(tmp_16_fu_1078_p3[8]),
        .R(i_4_reg_395));
  FDRE \i_4_reg_395_reg[3] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[3]),
        .Q(tmp_16_fu_1078_p3[9]),
        .R(i_4_reg_395));
  FDRE \i_4_reg_395_reg[4] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[4]),
        .Q(tmp_16_fu_1078_p3[10]),
        .R(i_4_reg_395));
  FDRE \i_4_reg_395_reg[5] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[5]),
        .Q(tmp_16_fu_1078_p3[11]),
        .R(i_4_reg_395));
  FDRE \i_4_reg_395_reg[6] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[6]),
        .Q(tmp_16_fu_1078_p3[12]),
        .R(i_4_reg_395));
  FDRE \i_4_reg_395_reg[7] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[7]),
        .Q(tmp_16_fu_1078_p3[13]),
        .R(i_4_reg_395));
  FDRE \i_4_reg_395_reg[8] 
       (.C(ap_clk),
        .CE(C_1_we0_local),
        .D(add_ln55_reg_1565[8]),
        .Q(\i_4_reg_395_reg_n_5_[8] ),
        .R(i_4_reg_395));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[0]),
        .Q(\i_fu_184_reg_n_5_[0] ),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[1]),
        .Q(\i_fu_184_reg_n_5_[1] ),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[2]),
        .Q(\i_fu_184_reg_n_5_[2] ),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[3]),
        .Q(\i_fu_184_reg_n_5_[3] ),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[4]),
        .Q(\i_fu_184_reg_n_5_[4] ),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[5]),
        .Q(\i_fu_184_reg_n_5_[5] ),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[6]),
        .Q(\i_fu_184_reg_n_5_[6] ),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[7]),
        .Q(\i_fu_184_reg_n_5_[7] ),
        .R(ap_NS_fsm117_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_184_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(add_ln15_reg_1409[8]),
        .Q(\i_fu_184_reg_n_5_[8] ),
        .R(ap_NS_fsm117_out));
  LUT2 #(
    .INIT(4'h8)) 
    \j_1_fu_204[6]_i_1 
       (.I0(A_1_U_n_5),
        .I1(ap_CS_fsm_state14),
        .O(\j_1_fu_204[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \j_1_fu_204[6]_i_2 
       (.I0(tmp_16_fu_1078_p3[11]),
        .I1(tmp_16_fu_1078_p3[13]),
        .I2(tmp_16_fu_1078_p3[10]),
        .I3(tmp_16_fu_1078_p3[9]),
        .I4(\j_1_fu_204[6]_i_3_n_5 ),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \j_1_fu_204[6]_i_3 
       (.I0(tmp_16_fu_1078_p3[7]),
        .I1(tmp_16_fu_1078_p3[6]),
        .I2(tmp_16_fu_1078_p3[8]),
        .I3(ap_CS_fsm_state63),
        .I4(tmp_16_fu_1078_p3[12]),
        .I5(\i_4_reg_395_reg_n_5_[8] ),
        .O(\j_1_fu_204[6]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_1_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln43_reg_1514[0]),
        .Q(j_1_fu_204[0]),
        .R(\j_1_fu_204[6]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_1_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln43_reg_1514[1]),
        .Q(j_1_fu_204[1]),
        .R(\j_1_fu_204[6]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_1_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln43_reg_1514[2]),
        .Q(j_1_fu_204[2]),
        .R(\j_1_fu_204[6]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_1_fu_204_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln43_reg_1514[3]),
        .Q(j_1_fu_204[3]),
        .R(\j_1_fu_204[6]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_1_fu_204_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln43_reg_1514[4]),
        .Q(j_1_fu_204[4]),
        .R(\j_1_fu_204[6]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_1_fu_204_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln43_reg_1514[5]),
        .Q(j_1_fu_204[5]),
        .R(\j_1_fu_204[6]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_1_fu_204_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(add_ln43_reg_1514[6]),
        .Q(j_1_fu_204[6]),
        .R(\j_1_fu_204[6]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \j_2_reg_338[6]_i_1 
       (.I0(A_1_U_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .O(j_2_reg_338));
  FDRE \j_2_reg_338_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln29_reg_1468[0]),
        .Q(\j_2_reg_338_reg_n_5_[0] ),
        .R(j_2_reg_338));
  FDRE \j_2_reg_338_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln29_reg_1468[1]),
        .Q(\j_2_reg_338_reg_n_5_[1] ),
        .R(j_2_reg_338));
  FDRE \j_2_reg_338_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln29_reg_1468[2]),
        .Q(\j_2_reg_338_reg_n_5_[2] ),
        .R(j_2_reg_338));
  FDRE \j_2_reg_338_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln29_reg_1468[3]),
        .Q(\j_2_reg_338_reg_n_5_[3] ),
        .R(j_2_reg_338));
  FDRE \j_2_reg_338_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln29_reg_1468[4]),
        .Q(\j_2_reg_338_reg_n_5_[4] ),
        .R(j_2_reg_338));
  FDRE \j_2_reg_338_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln29_reg_1468[5]),
        .Q(\j_2_reg_338_reg_n_5_[5] ),
        .R(j_2_reg_338));
  FDRE \j_2_reg_338_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln29_reg_1468[6]),
        .Q(\j_2_reg_338_reg_n_5_[6] ),
        .R(j_2_reg_338));
  LUT2 #(
    .INIT(4'h2)) 
    \j_3_reg_361[6]_i_1 
       (.I0(\ap_CS_fsm[16]_i_2_n_5 ),
        .I1(tmp_we0_local),
        .O(j_3_reg_361));
  FDRE \j_3_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(tmp_we0_local),
        .D(add_ln37_reg_1491[0]),
        .Q(\j_3_reg_361_reg_n_5_[0] ),
        .R(j_3_reg_361));
  FDRE \j_3_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(tmp_we0_local),
        .D(add_ln37_reg_1491[1]),
        .Q(\j_3_reg_361_reg_n_5_[1] ),
        .R(j_3_reg_361));
  FDRE \j_3_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(tmp_we0_local),
        .D(add_ln37_reg_1491[2]),
        .Q(\j_3_reg_361_reg_n_5_[2] ),
        .R(j_3_reg_361));
  FDRE \j_3_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(tmp_we0_local),
        .D(add_ln37_reg_1491[3]),
        .Q(\j_3_reg_361_reg_n_5_[3] ),
        .R(j_3_reg_361));
  FDRE \j_3_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(tmp_we0_local),
        .D(add_ln37_reg_1491[4]),
        .Q(\j_3_reg_361_reg_n_5_[4] ),
        .R(j_3_reg_361));
  FDRE \j_3_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(tmp_we0_local),
        .D(add_ln37_reg_1491[5]),
        .Q(\j_3_reg_361_reg_n_5_[5] ),
        .R(j_3_reg_361));
  FDRE \j_3_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(tmp_we0_local),
        .D(add_ln37_reg_1491[6]),
        .Q(\j_3_reg_361_reg_n_5_[6] ),
        .R(j_3_reg_361));
  FDRE \j_4_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(C_0_WVALID),
        .D(add_ln61_reg_1601[0]),
        .Q(\j_4_reg_406_reg_n_5_[0] ),
        .R(j_4_reg_406));
  FDRE \j_4_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(C_0_WVALID),
        .D(add_ln61_reg_1601[1]),
        .Q(\j_4_reg_406_reg_n_5_[1] ),
        .R(j_4_reg_406));
  FDRE \j_4_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(C_0_WVALID),
        .D(add_ln61_reg_1601[2]),
        .Q(\j_4_reg_406_reg_n_5_[2] ),
        .R(j_4_reg_406));
  FDRE \j_4_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(C_0_WVALID),
        .D(add_ln61_reg_1601[3]),
        .Q(\j_4_reg_406_reg_n_5_[3] ),
        .R(j_4_reg_406));
  FDRE \j_4_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(C_0_WVALID),
        .D(add_ln61_reg_1601[4]),
        .Q(\j_4_reg_406_reg_n_5_[4] ),
        .R(j_4_reg_406));
  FDRE \j_4_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(C_0_WVALID),
        .D(add_ln61_reg_1601[5]),
        .Q(\j_4_reg_406_reg_n_5_[5] ),
        .R(j_4_reg_406));
  FDRE \j_4_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(C_0_WVALID),
        .D(add_ln61_reg_1601[6]),
        .Q(\j_4_reg_406_reg_n_5_[6] ),
        .R(j_4_reg_406));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \j_reg_327[6]_i_1 
       (.I0(\i_fu_184_reg_n_5_[2] ),
        .I1(\i_fu_184_reg_n_5_[6] ),
        .I2(\i_fu_184_reg_n_5_[3] ),
        .I3(\ap_CS_fsm[13]_i_2_n_5 ),
        .I4(ap_CS_fsm_state10),
        .I5(A_1_we0_local),
        .O(j_reg_327));
  FDRE \j_reg_327_reg[0] 
       (.C(ap_clk),
        .CE(A_1_we0_local),
        .D(add_ln16_reg_1429[0]),
        .Q(\j_reg_327_reg_n_5_[0] ),
        .R(j_reg_327));
  FDRE \j_reg_327_reg[1] 
       (.C(ap_clk),
        .CE(A_1_we0_local),
        .D(add_ln16_reg_1429[1]),
        .Q(\j_reg_327_reg_n_5_[1] ),
        .R(j_reg_327));
  FDRE \j_reg_327_reg[2] 
       (.C(ap_clk),
        .CE(A_1_we0_local),
        .D(add_ln16_reg_1429[2]),
        .Q(\j_reg_327_reg_n_5_[2] ),
        .R(j_reg_327));
  FDRE \j_reg_327_reg[3] 
       (.C(ap_clk),
        .CE(A_1_we0_local),
        .D(add_ln16_reg_1429[3]),
        .Q(\j_reg_327_reg_n_5_[3] ),
        .R(j_reg_327));
  FDRE \j_reg_327_reg[4] 
       (.C(ap_clk),
        .CE(A_1_we0_local),
        .D(add_ln16_reg_1429[4]),
        .Q(\j_reg_327_reg_n_5_[4] ),
        .R(j_reg_327));
  FDRE \j_reg_327_reg[5] 
       (.C(ap_clk),
        .CE(A_1_we0_local),
        .D(add_ln16_reg_1429[5]),
        .Q(\j_reg_327_reg_n_5_[5] ),
        .R(j_reg_327));
  FDRE \j_reg_327_reg[6] 
       (.C(ap_clk),
        .CE(A_1_we0_local),
        .D(add_ln16_reg_1429[6]),
        .Q(\j_reg_327_reg_n_5_[6] ),
        .R(j_reg_327));
  bd_0_hls_inst_0_top_kernel_mul_24s_17s_41_1_1 mul_24s_17s_41_1_1_U2
       (.Q({ap_CS_fsm_state64,ap_CS_fsm_state61}),
        .\ap_CS_fsm_reg[63] (mul_24s_17s_41_1_1_U2_n_7),
        .\ap_CS_fsm_reg[63]_0 (mul_24s_17s_41_1_1_U2_n_8),
        .\ap_CS_fsm_reg[63]_1 (mul_24s_17s_41_1_1_U2_n_9),
        .\ap_CS_fsm_reg[63]_10 (mul_24s_17s_41_1_1_U2_n_18),
        .\ap_CS_fsm_reg[63]_11 (mul_24s_17s_41_1_1_U2_n_19),
        .\ap_CS_fsm_reg[63]_12 (mul_24s_17s_41_1_1_U2_n_20),
        .\ap_CS_fsm_reg[63]_13 (mul_24s_17s_41_1_1_U2_n_21),
        .\ap_CS_fsm_reg[63]_14 (mul_24s_17s_41_1_1_U2_n_22),
        .\ap_CS_fsm_reg[63]_15 (mul_24s_17s_41_1_1_U2_n_23),
        .\ap_CS_fsm_reg[63]_16 (mul_24s_17s_41_1_1_U2_n_24),
        .\ap_CS_fsm_reg[63]_17 (mul_24s_17s_41_1_1_U2_n_25),
        .\ap_CS_fsm_reg[63]_18 (mul_24s_17s_41_1_1_U2_n_26),
        .\ap_CS_fsm_reg[63]_19 (mul_24s_17s_41_1_1_U2_n_27),
        .\ap_CS_fsm_reg[63]_2 (mul_24s_17s_41_1_1_U2_n_10),
        .\ap_CS_fsm_reg[63]_20 (mul_24s_17s_41_1_1_U2_n_28),
        .\ap_CS_fsm_reg[63]_21 (mul_24s_17s_41_1_1_U2_n_29),
        .\ap_CS_fsm_reg[63]_3 (mul_24s_17s_41_1_1_U2_n_11),
        .\ap_CS_fsm_reg[63]_4 (mul_24s_17s_41_1_1_U2_n_12),
        .\ap_CS_fsm_reg[63]_5 (mul_24s_17s_41_1_1_U2_n_13),
        .\ap_CS_fsm_reg[63]_6 (mul_24s_17s_41_1_1_U2_n_14),
        .\ap_CS_fsm_reg[63]_7 (mul_24s_17s_41_1_1_U2_n_15),
        .\ap_CS_fsm_reg[63]_8 (mul_24s_17s_41_1_1_U2_n_16),
        .\ap_CS_fsm_reg[63]_9 (mul_24s_17s_41_1_1_U2_n_17),
        .ap_clk(ap_clk),
        .ap_clk_0(mul_24s_17s_41_1_1_U2_n_5),
        .q0(tmp_q0),
        .select_ln56_3_reg_1580(select_ln56_3_reg_1580),
        .shl_ln_fu_924_p3(shl_ln_fu_924_p3));
  bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_seq_1 sdiv_38ns_24s_38_42_seq_1_U1
       (.Q(grp_fu_741_ap_start),
        .ap_clk(ap_clk),
        .conv_i366_reg_1478(conv_i366_reg_1478),
        .q0(A_1_q0),
        .\r_stage_reg[0] (ap_rst_n_inv),
        .select_ln38_1_fu_838_p3(select_ln38_1_fu_838_p3));
  FDSE \select_ln56_3_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_7),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[0] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_17),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[10] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_18),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[11] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_19),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[12] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_20),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[13] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_21),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[14] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_22),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[15] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_23),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[16] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_24),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[17] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_25),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[18] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_26),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[19] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_8),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[1] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_27),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[20] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_28),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[21] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_29),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[22] ),
        .S(select_ln56_3_reg_1580));
  FDRE \select_ln56_3_reg_1580_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_5),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[23] ),
        .R(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_9),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[2] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_10),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[3] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_11),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[4] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_12),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[5] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_13),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[6] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_14),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[7] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_15),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[8] ),
        .S(select_ln56_3_reg_1580));
  FDSE \select_ln56_3_reg_1580_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state64),
        .D(mul_24s_17s_41_1_1_U2_n_16),
        .Q(\select_ln56_3_reg_1580_reg_n_5_[9] ),
        .S(select_ln56_3_reg_1580));
  FDRE \tmp_5_reg_1414_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_fu_184_reg_n_5_[4] ),
        .Q(\tmp_5_reg_1414_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1414_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_fu_184_reg_n_5_[5] ),
        .Q(\tmp_5_reg_1414_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1414_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_fu_184_reg_n_5_[6] ),
        .Q(\tmp_5_reg_1414_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1414_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_fu_184_reg_n_5_[7] ),
        .Q(\tmp_5_reg_1414_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_fu_184_reg_n_5_[0] ),
        .Q(\tmp_5_reg_1414_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_fu_184_reg_n_5_[1] ),
        .Q(\tmp_5_reg_1414_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1414_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_fu_184_reg_n_5_[2] ),
        .Q(\tmp_5_reg_1414_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1414_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\i_fu_184_reg_n_5_[3] ),
        .Q(\tmp_5_reg_1414_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \tmp_6_reg_1452_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\i_1_fu_200_reg_n_5_[4] ),
        .Q(tmp_6_reg_1452[10]),
        .R(1'b0));
  FDRE \tmp_6_reg_1452_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\i_1_fu_200_reg_n_5_[5] ),
        .Q(tmp_6_reg_1452[11]),
        .R(1'b0));
  FDRE \tmp_6_reg_1452_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\i_1_fu_200_reg_n_5_[6] ),
        .Q(tmp_6_reg_1452[12]),
        .R(1'b0));
  FDRE \tmp_6_reg_1452_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\i_1_fu_200_reg_n_5_[7] ),
        .Q(tmp_6_reg_1452[13]),
        .R(1'b0));
  FDRE \tmp_6_reg_1452_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\i_1_fu_200_reg_n_5_[0] ),
        .Q(tmp_6_reg_1452[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_1452_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\i_1_fu_200_reg_n_5_[1] ),
        .Q(tmp_6_reg_1452[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_1452_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\i_1_fu_200_reg_n_5_[2] ),
        .Q(tmp_6_reg_1452[8]),
        .R(1'b0));
  FDRE \tmp_6_reg_1452_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\i_1_fu_200_reg_n_5_[3] ),
        .Q(tmp_6_reg_1452[9]),
        .R(1'b0));
  FDRE \tmp_7_reg_1593_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\i_2_fu_208_reg_n_5_[4] ),
        .Q(tmp_7_reg_1593_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1593_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\i_2_fu_208_reg_n_5_[5] ),
        .Q(tmp_7_reg_1593_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1593_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\i_2_fu_208_reg_n_5_[6] ),
        .Q(tmp_7_reg_1593_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1593_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\i_2_fu_208_reg_n_5_[7] ),
        .Q(tmp_7_reg_1593_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_1593_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\i_2_fu_208_reg_n_5_[0] ),
        .Q(tmp_7_reg_1593_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1593_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\i_2_fu_208_reg_n_5_[1] ),
        .Q(tmp_7_reg_1593_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1593_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\i_2_fu_208_reg_n_5_[2] ),
        .Q(tmp_7_reg_1593_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1593_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(\i_2_fu_208_reg_n_5_[3] ),
        .Q(tmp_7_reg_1593_reg[3]),
        .R(1'b0));
  bd_0_hls_inst_0_top_kernel_A_1_RAM_AUTO_1R1W_1 tmp_U
       (.Q({ap_CS_fsm_state63,ap_CS_fsm_state62,ap_CS_fsm_state61,ap_CS_fsm_state60,tmp_we0_local}),
        .add_ln56_1_fu_1086_p2(add_ln56_1_fu_1086_p2),
        .\ap_CS_fsm_reg[61] (tmp_U_n_5),
        .\ap_CS_fsm_reg[61]_0 (tmp_U_n_6),
        .\ap_CS_fsm_reg[61]_1 (tmp_U_n_39),
        .\ap_CS_fsm_reg[61]_10 (tmp_U_n_48),
        .\ap_CS_fsm_reg[61]_11 (tmp_U_n_49),
        .\ap_CS_fsm_reg[61]_12 (tmp_U_n_50),
        .\ap_CS_fsm_reg[61]_13 (tmp_U_n_51),
        .\ap_CS_fsm_reg[61]_14 (tmp_U_n_52),
        .\ap_CS_fsm_reg[61]_15 (tmp_U_n_53),
        .\ap_CS_fsm_reg[61]_16 (tmp_U_n_54),
        .\ap_CS_fsm_reg[61]_17 (tmp_U_n_55),
        .\ap_CS_fsm_reg[61]_18 (tmp_U_n_56),
        .\ap_CS_fsm_reg[61]_19 (tmp_U_n_57),
        .\ap_CS_fsm_reg[61]_2 (tmp_U_n_40),
        .\ap_CS_fsm_reg[61]_20 (tmp_U_n_58),
        .\ap_CS_fsm_reg[61]_21 (tmp_U_n_59),
        .\ap_CS_fsm_reg[61]_22 (tmp_U_n_60),
        .\ap_CS_fsm_reg[61]_23 (tmp_U_n_61),
        .\ap_CS_fsm_reg[61]_3 (tmp_U_n_41),
        .\ap_CS_fsm_reg[61]_4 (tmp_U_n_42),
        .\ap_CS_fsm_reg[61]_5 (tmp_U_n_43),
        .\ap_CS_fsm_reg[61]_6 (tmp_U_n_44),
        .\ap_CS_fsm_reg[61]_7 (tmp_U_n_45),
        .\ap_CS_fsm_reg[61]_8 (tmp_U_n_46),
        .\ap_CS_fsm_reg[61]_9 (tmp_U_n_47),
        .ap_clk(ap_clk),
        .\empty_33_reg_383_reg[0] ({j_1_fu_204[6],j_1_fu_204[3:2]}),
        .\empty_33_reg_383_reg[0]_0 (C_m_axi_U_n_17),
        .q0(tmp_q0),
        .ram_reg_bram_10_0(tmp_10_fu_906_p3),
        .ram_reg_bram_9_0(zext_ln38_1_reg_1496_reg),
        .select_ln38_1_fu_838_p3(select_ln38_1_fu_838_p3),
        .shl_ln_fu_924_p3(shl_ln_fu_924_p3),
        .\zext_ln56_1_reg_1570_reg[12] (zext_ln43_reg_1519),
        .\zext_ln56_1_reg_1570_reg[13] (tmp_16_fu_1078_p3));
  FDRE \trunc_ln17_reg_1439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[0]),
        .Q(trunc_ln17_reg_1439[0]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[10]),
        .Q(trunc_ln17_reg_1439[10]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[11]),
        .Q(trunc_ln17_reg_1439[11]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[12]),
        .Q(trunc_ln17_reg_1439[12]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[13]),
        .Q(trunc_ln17_reg_1439[13]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[14]),
        .Q(trunc_ln17_reg_1439[14]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[15]),
        .Q(trunc_ln17_reg_1439[15]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[16]),
        .Q(trunc_ln17_reg_1439[16]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[17]),
        .Q(trunc_ln17_reg_1439[17]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[18]),
        .Q(trunc_ln17_reg_1439[18]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[19]),
        .Q(trunc_ln17_reg_1439[19]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[1]),
        .Q(trunc_ln17_reg_1439[1]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[20]),
        .Q(trunc_ln17_reg_1439[20]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[21]),
        .Q(trunc_ln17_reg_1439[21]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[22]),
        .Q(trunc_ln17_reg_1439[22]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[23]),
        .Q(trunc_ln17_reg_1439[23]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[2]),
        .Q(trunc_ln17_reg_1439[2]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[3]),
        .Q(trunc_ln17_reg_1439[3]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[4]),
        .Q(trunc_ln17_reg_1439[4]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[5]),
        .Q(trunc_ln17_reg_1439[5]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[6]),
        .Q(trunc_ln17_reg_1439[6]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[7]),
        .Q(trunc_ln17_reg_1439[7]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[8]),
        .Q(trunc_ln17_reg_1439[8]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_1439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(A_0_RDATA[9]),
        .Q(trunc_ln17_reg_1439[9]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\j_3_reg_361_reg_n_5_[0] ),
        .Q(zext_ln38_1_reg_1496_reg[0]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln38_fu_719_p2[10]),
        .Q(zext_ln38_1_reg_1496_reg[10]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln38_fu_719_p2[11]),
        .Q(zext_ln38_1_reg_1496_reg[11]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln38_fu_719_p2[12]),
        .Q(zext_ln38_1_reg_1496_reg[12]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln38_fu_719_p2[13]),
        .Q(zext_ln38_1_reg_1496_reg[13]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\j_3_reg_361_reg_n_5_[1] ),
        .Q(zext_ln38_1_reg_1496_reg[1]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\j_3_reg_361_reg_n_5_[2] ),
        .Q(zext_ln38_1_reg_1496_reg[2]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\j_3_reg_361_reg_n_5_[3] ),
        .Q(zext_ln38_1_reg_1496_reg[3]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\j_3_reg_361_reg_n_5_[4] ),
        .Q(zext_ln38_1_reg_1496_reg[4]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\j_3_reg_361_reg_n_5_[5] ),
        .Q(zext_ln38_1_reg_1496_reg[5]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln38_fu_719_p2[6]),
        .Q(zext_ln38_1_reg_1496_reg[6]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln38_fu_719_p2[7]),
        .Q(zext_ln38_1_reg_1496_reg[7]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln38_fu_719_p2[8]),
        .Q(zext_ln38_1_reg_1496_reg[8]),
        .R(1'b0));
  FDRE \zext_ln38_1_reg_1496_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln38_fu_719_p2[9]),
        .Q(zext_ln38_1_reg_1496_reg[9]),
        .R(1'b0));
  FDRE \zext_ln43_reg_1519_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(j_1_fu_204[0]),
        .Q(zext_ln43_reg_1519[0]),
        .R(1'b0));
  FDRE \zext_ln43_reg_1519_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(j_1_fu_204[1]),
        .Q(zext_ln43_reg_1519[1]),
        .R(1'b0));
  FDRE \zext_ln43_reg_1519_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(j_1_fu_204[2]),
        .Q(zext_ln43_reg_1519[2]),
        .R(1'b0));
  FDRE \zext_ln43_reg_1519_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(j_1_fu_204[3]),
        .Q(zext_ln43_reg_1519[3]),
        .R(1'b0));
  FDRE \zext_ln43_reg_1519_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(j_1_fu_204[4]),
        .Q(zext_ln43_reg_1519[4]),
        .R(1'b0));
  FDRE \zext_ln43_reg_1519_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(j_1_fu_204[5]),
        .Q(zext_ln43_reg_1519[5]),
        .R(1'b0));
  FDRE \zext_ln43_reg_1519_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(j_1_fu_204[6]),
        .Q(zext_ln43_reg_1519[6]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln43_reg_1519[0]),
        .Q(zext_ln56_1_reg_1570_reg[0]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln56_1_fu_1086_p2[10]),
        .Q(zext_ln56_1_reg_1570_reg[10]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln56_1_fu_1086_p2[11]),
        .Q(zext_ln56_1_reg_1570_reg[11]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln56_1_fu_1086_p2[12]),
        .Q(zext_ln56_1_reg_1570_reg[12]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln56_1_fu_1086_p2[13]),
        .Q(zext_ln56_1_reg_1570_reg[13]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln43_reg_1519[1]),
        .Q(zext_ln56_1_reg_1570_reg[1]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln43_reg_1519[2]),
        .Q(zext_ln56_1_reg_1570_reg[2]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln43_reg_1519[3]),
        .Q(zext_ln56_1_reg_1570_reg[3]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln43_reg_1519[4]),
        .Q(zext_ln56_1_reg_1570_reg[4]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln43_reg_1519[5]),
        .Q(zext_ln56_1_reg_1570_reg[5]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln56_1_fu_1086_p2[6]),
        .Q(zext_ln56_1_reg_1570_reg[6]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln56_1_fu_1086_p2[7]),
        .Q(zext_ln56_1_reg_1570_reg[7]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln56_1_fu_1086_p2[8]),
        .Q(zext_ln56_1_reg_1570_reg[8]),
        .R(1'b0));
  FDRE \zext_ln56_1_reg_1570_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(add_ln56_1_fu_1086_p2[9]),
        .Q(zext_ln56_1_reg_1570_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_1_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_top_kernel_A_1_RAM_AUTO_1R1W
   (\i_1_fu_200_reg[4] ,
    q0,
    ram_reg_bram_10_0,
    O,
    ram_reg_bram_7_0,
    ram_reg_bram_7_1,
    ram_reg_bram_7_2,
    ram_reg_bram_7_3,
    ram_reg_bram_7_4,
    ram_reg_bram_7_5,
    ram_reg_bram_7_6,
    ram_reg_bram_7_7,
    ram_reg_bram_7_8,
    ram_reg_bram_7_9,
    ram_reg_bram_7_10,
    ram_reg_bram_7_11,
    ram_reg_bram_7_12,
    ram_reg_bram_7_13,
    ram_reg_bram_7_14,
    ram_reg_bram_7_15,
    ram_reg_bram_10_1,
    ram_reg_bram_10_2,
    ram_reg_bram_10_3,
    ram_reg_bram_10_4,
    ram_reg_bram_10_5,
    ram_reg_bram_10_6,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    Q,
    \ap_CS_fsm[59]_i_2_0 ,
    ram_reg_bram_9_0,
    \zext_ln38_1_reg_1496_reg[13] ,
    ram_reg_bram_0_i_14__0_0,
    empty_32_reg_349,
    \zext_ln38_1_reg_1496_reg[13]_0 ,
    ap_clk,
    ram_reg_bram_10_7);
  output \i_1_fu_200_reg[4] ;
  output [23:0]q0;
  output ram_reg_bram_10_0;
  output [7:0]O;
  output ram_reg_bram_7_0;
  output ram_reg_bram_7_1;
  output ram_reg_bram_7_2;
  output ram_reg_bram_7_3;
  output ram_reg_bram_7_4;
  output ram_reg_bram_7_5;
  output ram_reg_bram_7_6;
  output ram_reg_bram_7_7;
  output ram_reg_bram_7_8;
  output ram_reg_bram_7_9;
  output ram_reg_bram_7_10;
  output ram_reg_bram_7_11;
  output ram_reg_bram_7_12;
  output ram_reg_bram_7_13;
  output ram_reg_bram_7_14;
  output ram_reg_bram_7_15;
  output ram_reg_bram_10_1;
  output ram_reg_bram_10_2;
  output ram_reg_bram_10_3;
  output ram_reg_bram_10_4;
  output ram_reg_bram_10_5;
  output ram_reg_bram_10_6;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  input [4:0]Q;
  input [8:0]\ap_CS_fsm[59]_i_2_0 ;
  input [13:0]ram_reg_bram_9_0;
  input [6:0]\zext_ln38_1_reg_1496_reg[13] ;
  input [6:0]ram_reg_bram_0_i_14__0_0;
  input [23:0]empty_32_reg_349;
  input [7:0]\zext_ln38_1_reg_1496_reg[13]_0 ;
  input ap_clk;
  input [23:0]ram_reg_bram_10_7;

  wire [13:0]A_1_address0_local;
  wire A_1_ce0_local;
  wire [7:0]O;
  wire [4:0]Q;
  wire [13:6]add_ln30_2_fu_555_p2;
  wire [8:0]\ap_CS_fsm[59]_i_2_0 ;
  wire \ap_CS_fsm[59]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire ap_clk;
  wire [23:0]empty_32_reg_349;
  wire \empty_32_reg_349[15]_i_10_n_5 ;
  wire \empty_32_reg_349[15]_i_3_n_5 ;
  wire \empty_32_reg_349[15]_i_4_n_5 ;
  wire \empty_32_reg_349[15]_i_5_n_5 ;
  wire \empty_32_reg_349[15]_i_6_n_5 ;
  wire \empty_32_reg_349[15]_i_7_n_5 ;
  wire \empty_32_reg_349[15]_i_8_n_5 ;
  wire \empty_32_reg_349[15]_i_9_n_5 ;
  wire \empty_32_reg_349[22]_i_10_n_5 ;
  wire \empty_32_reg_349[22]_i_11_n_5 ;
  wire \empty_32_reg_349[22]_i_12_n_5 ;
  wire \empty_32_reg_349[22]_i_13_n_5 ;
  wire \empty_32_reg_349[22]_i_14_n_5 ;
  wire \empty_32_reg_349[22]_i_15_n_5 ;
  wire \empty_32_reg_349[22]_i_16_n_5 ;
  wire \empty_32_reg_349[22]_i_17_n_5 ;
  wire \empty_32_reg_349[22]_i_18_n_5 ;
  wire \empty_32_reg_349[22]_i_19_n_5 ;
  wire \empty_32_reg_349[22]_i_20_n_5 ;
  wire \empty_32_reg_349[22]_i_21_n_5 ;
  wire \empty_32_reg_349[22]_i_22_n_5 ;
  wire \empty_32_reg_349[22]_i_23_n_5 ;
  wire \empty_32_reg_349[22]_i_25_n_5 ;
  wire \empty_32_reg_349[22]_i_26_n_5 ;
  wire \empty_32_reg_349[22]_i_27_n_5 ;
  wire \empty_32_reg_349[22]_i_28_n_5 ;
  wire \empty_32_reg_349[22]_i_29_n_5 ;
  wire \empty_32_reg_349[22]_i_30_n_5 ;
  wire \empty_32_reg_349[22]_i_31_n_5 ;
  wire \empty_32_reg_349[22]_i_32_n_5 ;
  wire \empty_32_reg_349[22]_i_33_n_5 ;
  wire \empty_32_reg_349[22]_i_34_n_5 ;
  wire \empty_32_reg_349[22]_i_35_n_5 ;
  wire \empty_32_reg_349[22]_i_36_n_5 ;
  wire \empty_32_reg_349[22]_i_37_n_5 ;
  wire \empty_32_reg_349[22]_i_38_n_5 ;
  wire \empty_32_reg_349[22]_i_39_n_5 ;
  wire \empty_32_reg_349[22]_i_40_n_5 ;
  wire \empty_32_reg_349[22]_i_7_n_5 ;
  wire \empty_32_reg_349[22]_i_8_n_5 ;
  wire \empty_32_reg_349[22]_i_9_n_5 ;
  wire \empty_32_reg_349[7]_i_10_n_5 ;
  wire \empty_32_reg_349[7]_i_3_n_5 ;
  wire \empty_32_reg_349[7]_i_4_n_5 ;
  wire \empty_32_reg_349[7]_i_5_n_5 ;
  wire \empty_32_reg_349[7]_i_6_n_5 ;
  wire \empty_32_reg_349[7]_i_7_n_5 ;
  wire \empty_32_reg_349[7]_i_8_n_5 ;
  wire \empty_32_reg_349[7]_i_9_n_5 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_10 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_11 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_12 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_13 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_14 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_15 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_16 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_17 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_18 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_19 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_20 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_5 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_6 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_7 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_8 ;
  wire \empty_32_reg_349_reg[15]_i_2_n_9 ;
  wire \empty_32_reg_349_reg[22]_i_24_n_10 ;
  wire \empty_32_reg_349_reg[22]_i_24_n_11 ;
  wire \empty_32_reg_349_reg[22]_i_24_n_12 ;
  wire \empty_32_reg_349_reg[22]_i_24_n_5 ;
  wire \empty_32_reg_349_reg[22]_i_24_n_6 ;
  wire \empty_32_reg_349_reg[22]_i_24_n_7 ;
  wire \empty_32_reg_349_reg[22]_i_24_n_8 ;
  wire \empty_32_reg_349_reg[22]_i_24_n_9 ;
  wire \empty_32_reg_349_reg[22]_i_4_n_10 ;
  wire \empty_32_reg_349_reg[22]_i_4_n_11 ;
  wire \empty_32_reg_349_reg[22]_i_4_n_12 ;
  wire \empty_32_reg_349_reg[22]_i_4_n_5 ;
  wire \empty_32_reg_349_reg[22]_i_4_n_6 ;
  wire \empty_32_reg_349_reg[22]_i_4_n_7 ;
  wire \empty_32_reg_349_reg[22]_i_4_n_8 ;
  wire \empty_32_reg_349_reg[22]_i_4_n_9 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_10 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_11 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_12 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_14 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_15 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_16 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_17 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_18 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_19 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_20 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_6 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_7 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_8 ;
  wire \empty_32_reg_349_reg[22]_i_5_n_9 ;
  wire \empty_32_reg_349_reg[22]_i_6_n_10 ;
  wire \empty_32_reg_349_reg[22]_i_6_n_11 ;
  wire \empty_32_reg_349_reg[22]_i_6_n_12 ;
  wire \empty_32_reg_349_reg[22]_i_6_n_5 ;
  wire \empty_32_reg_349_reg[22]_i_6_n_6 ;
  wire \empty_32_reg_349_reg[22]_i_6_n_7 ;
  wire \empty_32_reg_349_reg[22]_i_6_n_8 ;
  wire \empty_32_reg_349_reg[22]_i_6_n_9 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_10 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_11 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_12 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_13 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_14 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_15 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_16 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_17 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_18 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_19 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_20 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_5 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_6 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_7 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_8 ;
  wire \empty_32_reg_349_reg[7]_i_2_n_9 ;
  wire \i_1_fu_200_reg[4] ;
  wire [23:0]q0;
  wire ram_reg_bram_0_i_13_n_5;
  wire [6:0]ram_reg_bram_0_i_14__0_0;
  wire ram_reg_bram_0_i_14__0_n_10;
  wire ram_reg_bram_0_i_14__0_n_11;
  wire ram_reg_bram_0_i_14__0_n_12;
  wire ram_reg_bram_0_i_14__0_n_6;
  wire ram_reg_bram_0_i_14__0_n_7;
  wire ram_reg_bram_0_i_14__0_n_8;
  wire ram_reg_bram_0_i_14__0_n_9;
  wire ram_reg_bram_0_i_15__0_n_5;
  wire ram_reg_bram_0_i_1_n_5;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_25;
  wire ram_reg_bram_0_n_26;
  wire ram_reg_bram_0_n_27;
  wire ram_reg_bram_0_n_28;
  wire ram_reg_bram_0_n_29;
  wire ram_reg_bram_0_n_30;
  wire ram_reg_bram_0_n_31;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_10_0;
  wire ram_reg_bram_10_1;
  wire ram_reg_bram_10_2;
  wire ram_reg_bram_10_3;
  wire ram_reg_bram_10_4;
  wire ram_reg_bram_10_5;
  wire ram_reg_bram_10_6;
  wire [23:0]ram_reg_bram_10_7;
  wire ram_reg_bram_1_i_1_n_5;
  wire ram_reg_bram_1_i_3_n_5;
  wire ram_reg_bram_1_i_4_n_5;
  wire ram_reg_bram_1_n_139;
  wire ram_reg_bram_1_n_140;
  wire ram_reg_bram_1_n_25;
  wire ram_reg_bram_1_n_26;
  wire ram_reg_bram_1_n_27;
  wire ram_reg_bram_1_n_28;
  wire ram_reg_bram_1_n_29;
  wire ram_reg_bram_1_n_30;
  wire ram_reg_bram_1_n_31;
  wire ram_reg_bram_1_n_32;
  wire ram_reg_bram_1_n_33;
  wire ram_reg_bram_1_n_34;
  wire ram_reg_bram_1_n_35;
  wire ram_reg_bram_1_n_36;
  wire ram_reg_bram_1_n_37;
  wire ram_reg_bram_1_n_38;
  wire ram_reg_bram_1_n_39;
  wire ram_reg_bram_1_n_40;
  wire ram_reg_bram_2_i_1_n_5;
  wire ram_reg_bram_2_i_2_n_5;
  wire ram_reg_bram_2_i_3_n_5;
  wire ram_reg_bram_2_n_139;
  wire ram_reg_bram_2_n_140;
  wire ram_reg_bram_2_n_25;
  wire ram_reg_bram_2_n_26;
  wire ram_reg_bram_2_n_27;
  wire ram_reg_bram_2_n_28;
  wire ram_reg_bram_2_n_29;
  wire ram_reg_bram_2_n_30;
  wire ram_reg_bram_2_n_31;
  wire ram_reg_bram_2_n_32;
  wire ram_reg_bram_2_n_33;
  wire ram_reg_bram_2_n_34;
  wire ram_reg_bram_2_n_35;
  wire ram_reg_bram_2_n_36;
  wire ram_reg_bram_2_n_37;
  wire ram_reg_bram_2_n_38;
  wire ram_reg_bram_2_n_39;
  wire ram_reg_bram_2_n_40;
  wire ram_reg_bram_3_i_1_n_5;
  wire ram_reg_bram_3_i_2_n_5;
  wire ram_reg_bram_3_i_3_n_5;
  wire ram_reg_bram_3_n_139;
  wire ram_reg_bram_3_n_140;
  wire ram_reg_bram_3_n_25;
  wire ram_reg_bram_3_n_26;
  wire ram_reg_bram_3_n_27;
  wire ram_reg_bram_3_n_28;
  wire ram_reg_bram_3_n_29;
  wire ram_reg_bram_3_n_30;
  wire ram_reg_bram_3_n_31;
  wire ram_reg_bram_3_n_32;
  wire ram_reg_bram_3_n_33;
  wire ram_reg_bram_3_n_34;
  wire ram_reg_bram_3_n_35;
  wire ram_reg_bram_3_n_36;
  wire ram_reg_bram_3_n_37;
  wire ram_reg_bram_3_n_38;
  wire ram_reg_bram_3_n_39;
  wire ram_reg_bram_3_n_40;
  wire ram_reg_bram_4_i_1_n_5;
  wire ram_reg_bram_4_i_2_n_5;
  wire ram_reg_bram_4_i_3_n_5;
  wire ram_reg_bram_4_n_139;
  wire ram_reg_bram_4_n_140;
  wire ram_reg_bram_4_n_25;
  wire ram_reg_bram_4_n_26;
  wire ram_reg_bram_4_n_27;
  wire ram_reg_bram_4_n_28;
  wire ram_reg_bram_4_n_29;
  wire ram_reg_bram_4_n_30;
  wire ram_reg_bram_4_n_31;
  wire ram_reg_bram_4_n_32;
  wire ram_reg_bram_4_n_33;
  wire ram_reg_bram_4_n_34;
  wire ram_reg_bram_4_n_35;
  wire ram_reg_bram_4_n_36;
  wire ram_reg_bram_4_n_37;
  wire ram_reg_bram_4_n_38;
  wire ram_reg_bram_4_n_39;
  wire ram_reg_bram_4_n_40;
  wire ram_reg_bram_5_i_1_n_5;
  wire ram_reg_bram_5_i_2_n_5;
  wire ram_reg_bram_5_i_3_n_5;
  wire ram_reg_bram_5_n_139;
  wire ram_reg_bram_5_n_140;
  wire ram_reg_bram_5_n_25;
  wire ram_reg_bram_5_n_26;
  wire ram_reg_bram_5_n_27;
  wire ram_reg_bram_5_n_28;
  wire ram_reg_bram_5_n_29;
  wire ram_reg_bram_5_n_30;
  wire ram_reg_bram_5_n_31;
  wire ram_reg_bram_5_n_32;
  wire ram_reg_bram_5_n_33;
  wire ram_reg_bram_5_n_34;
  wire ram_reg_bram_5_n_35;
  wire ram_reg_bram_5_n_36;
  wire ram_reg_bram_5_n_37;
  wire ram_reg_bram_5_n_38;
  wire ram_reg_bram_5_n_39;
  wire ram_reg_bram_5_n_40;
  wire ram_reg_bram_6_i_1_n_5;
  wire ram_reg_bram_6_i_2_n_5;
  wire ram_reg_bram_6_i_3_n_5;
  wire ram_reg_bram_6_n_139;
  wire ram_reg_bram_6_n_140;
  wire ram_reg_bram_6_n_25;
  wire ram_reg_bram_6_n_26;
  wire ram_reg_bram_6_n_27;
  wire ram_reg_bram_6_n_28;
  wire ram_reg_bram_6_n_29;
  wire ram_reg_bram_6_n_30;
  wire ram_reg_bram_6_n_31;
  wire ram_reg_bram_6_n_32;
  wire ram_reg_bram_6_n_33;
  wire ram_reg_bram_6_n_34;
  wire ram_reg_bram_6_n_35;
  wire ram_reg_bram_6_n_36;
  wire ram_reg_bram_6_n_37;
  wire ram_reg_bram_6_n_38;
  wire ram_reg_bram_6_n_39;
  wire ram_reg_bram_6_n_40;
  wire ram_reg_bram_7_0;
  wire ram_reg_bram_7_1;
  wire ram_reg_bram_7_10;
  wire ram_reg_bram_7_11;
  wire ram_reg_bram_7_12;
  wire ram_reg_bram_7_13;
  wire ram_reg_bram_7_14;
  wire ram_reg_bram_7_15;
  wire ram_reg_bram_7_2;
  wire ram_reg_bram_7_3;
  wire ram_reg_bram_7_4;
  wire ram_reg_bram_7_5;
  wire ram_reg_bram_7_6;
  wire ram_reg_bram_7_7;
  wire ram_reg_bram_7_8;
  wire ram_reg_bram_7_9;
  wire ram_reg_bram_7_i_1_n_5;
  wire ram_reg_bram_7_i_2_n_5;
  wire ram_reg_bram_7_i_3_n_5;
  wire ram_reg_bram_8_i_1_n_5;
  wire ram_reg_bram_8_i_4__0_n_5;
  wire ram_reg_bram_8_n_137;
  wire ram_reg_bram_8_n_138;
  wire ram_reg_bram_8_n_139;
  wire ram_reg_bram_8_n_140;
  wire ram_reg_bram_8_n_37;
  wire ram_reg_bram_8_n_38;
  wire ram_reg_bram_8_n_39;
  wire ram_reg_bram_8_n_40;
  wire [13:0]ram_reg_bram_9_0;
  wire ram_reg_bram_9_i_1_n_5;
  wire ram_reg_bram_9_i_2_n_5;
  wire ram_reg_bram_9_i_3_n_5;
  wire tmp_4_fu_661_p3;
  wire \zext_ln38_1_reg_1496[13]_i_2_n_5 ;
  wire [6:0]\zext_ln38_1_reg_1496_reg[13] ;
  wire [7:0]\zext_ln38_1_reg_1496_reg[13]_0 ;
  wire \zext_ln38_1_reg_1496_reg[13]_i_1_n_10 ;
  wire \zext_ln38_1_reg_1496_reg[13]_i_1_n_11 ;
  wire \zext_ln38_1_reg_1496_reg[13]_i_1_n_12 ;
  wire \zext_ln38_1_reg_1496_reg[13]_i_1_n_6 ;
  wire \zext_ln38_1_reg_1496_reg[13]_i_1_n_7 ;
  wire \zext_ln38_1_reg_1496_reg[13]_i_1_n_8 ;
  wire \zext_ln38_1_reg_1496_reg[13]_i_1_n_9 ;
  wire [7:0]\NLW_empty_32_reg_349_reg[22]_i_24_O_UNCONNECTED ;
  wire [7:0]\NLW_empty_32_reg_349_reg[22]_i_4_O_UNCONNECTED ;
  wire [7:7]\NLW_empty_32_reg_349_reg[22]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_empty_32_reg_349_reg[22]_i_6_O_UNCONNECTED ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_14__0_CO_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_10_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_CASDOUTPB_UNCONNECTED;
  wire [31:2]NLW_ram_reg_bram_10_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_7_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_8_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_bram_8_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_9_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_CASDOUTPB_UNCONNECTED;
  wire [31:4]NLW_ram_reg_bram_9_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_9_RDADDRECC_UNCONNECTED;
  wire [7:7]\NLW_zext_ln38_1_reg_1496_reg[13]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[59]_i_2 
       (.I0(\ap_CS_fsm[59]_i_2_0 [4]),
        .I1(\ap_CS_fsm[59]_i_2_0 [6]),
        .I2(\ap_CS_fsm[59]_i_2_0 [3]),
        .I3(\ap_CS_fsm[59]_i_3_n_5 ),
        .O(\i_1_fu_200_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[59]_i_3 
       (.I0(\ap_CS_fsm[59]_i_2_0 [1]),
        .I1(\ap_CS_fsm[59]_i_2_0 [0]),
        .I2(\ap_CS_fsm[59]_i_2_0 [5]),
        .I3(\ap_CS_fsm[59]_i_2_0 [8]),
        .I4(\ap_CS_fsm[59]_i_2_0 [2]),
        .I5(\ap_CS_fsm[59]_i_2_0 [7]),
        .O(\ap_CS_fsm[59]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[0]_i_1 
       (.I0(\empty_32_reg_349_reg[7]_i_2_n_20 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[10]_i_1 
       (.I0(\empty_32_reg_349_reg[15]_i_2_n_18 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_10));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[11]_i_1 
       (.I0(\empty_32_reg_349_reg[15]_i_2_n_17 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_11));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[12]_i_1 
       (.I0(\empty_32_reg_349_reg[15]_i_2_n_16 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_12));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[13]_i_1 
       (.I0(\empty_32_reg_349_reg[15]_i_2_n_15 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_13));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[14]_i_1 
       (.I0(\empty_32_reg_349_reg[15]_i_2_n_14 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_14));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[15]_i_1 
       (.I0(\empty_32_reg_349_reg[15]_i_2_n_13 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_15));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[15]_i_10 
       (.I0(q0[8]),
        .I1(empty_32_reg_349[8]),
        .O(\empty_32_reg_349[15]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[15]_i_3 
       (.I0(q0[15]),
        .I1(empty_32_reg_349[15]),
        .O(\empty_32_reg_349[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[15]_i_4 
       (.I0(q0[14]),
        .I1(empty_32_reg_349[14]),
        .O(\empty_32_reg_349[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[15]_i_5 
       (.I0(q0[13]),
        .I1(empty_32_reg_349[13]),
        .O(\empty_32_reg_349[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[15]_i_6 
       (.I0(q0[12]),
        .I1(empty_32_reg_349[12]),
        .O(\empty_32_reg_349[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[15]_i_7 
       (.I0(q0[11]),
        .I1(empty_32_reg_349[11]),
        .O(\empty_32_reg_349[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[15]_i_8 
       (.I0(q0[10]),
        .I1(empty_32_reg_349[10]),
        .O(\empty_32_reg_349[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[15]_i_9 
       (.I0(q0[9]),
        .I1(empty_32_reg_349[9]),
        .O(\empty_32_reg_349[15]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[16]_i_1 
       (.I0(\empty_32_reg_349_reg[22]_i_5_n_20 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_10_1));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[17]_i_1 
       (.I0(\empty_32_reg_349_reg[22]_i_5_n_19 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_10_2));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[18]_i_1 
       (.I0(\empty_32_reg_349_reg[22]_i_5_n_18 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_10_3));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[19]_i_1 
       (.I0(\empty_32_reg_349_reg[22]_i_5_n_17 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_10_4));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[1]_i_1 
       (.I0(\empty_32_reg_349_reg[7]_i_2_n_19 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_1));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[20]_i_1 
       (.I0(\empty_32_reg_349_reg[22]_i_5_n_16 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_10_5));
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[21]_i_1 
       (.I0(\empty_32_reg_349_reg[22]_i_5_n_15 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_10_6));
  LUT5 #(
    .INIT(32'h101010BA)) 
    \empty_32_reg_349[22]_i_1 
       (.I0(Q[3]),
        .I1(\i_1_fu_200_reg[4] ),
        .I2(Q[1]),
        .I3(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .I4(tmp_4_fu_661_p3),
        .O(\ap_CS_fsm_reg[15] ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_10 
       (.I0(q0[21]),
        .I1(empty_32_reg_349[21]),
        .O(\empty_32_reg_349[22]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_11 
       (.I0(q0[20]),
        .I1(empty_32_reg_349[20]),
        .O(\empty_32_reg_349[22]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_12 
       (.I0(q0[19]),
        .I1(empty_32_reg_349[19]),
        .O(\empty_32_reg_349[22]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_13 
       (.I0(q0[18]),
        .I1(empty_32_reg_349[18]),
        .O(\empty_32_reg_349[22]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_14 
       (.I0(q0[17]),
        .I1(empty_32_reg_349[17]),
        .O(\empty_32_reg_349[22]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_15 
       (.I0(q0[16]),
        .I1(empty_32_reg_349[16]),
        .O(\empty_32_reg_349[22]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_16 
       (.I0(empty_32_reg_349[23]),
        .I1(q0[23]),
        .O(\empty_32_reg_349[22]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_17 
       (.I0(q0[22]),
        .I1(empty_32_reg_349[22]),
        .O(\empty_32_reg_349[22]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_18 
       (.I0(q0[21]),
        .I1(empty_32_reg_349[21]),
        .O(\empty_32_reg_349[22]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_19 
       (.I0(q0[20]),
        .I1(empty_32_reg_349[20]),
        .O(\empty_32_reg_349[22]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_20 
       (.I0(q0[19]),
        .I1(empty_32_reg_349[19]),
        .O(\empty_32_reg_349[22]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_21 
       (.I0(q0[18]),
        .I1(empty_32_reg_349[18]),
        .O(\empty_32_reg_349[22]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_22 
       (.I0(q0[17]),
        .I1(empty_32_reg_349[17]),
        .O(\empty_32_reg_349[22]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_23 
       (.I0(q0[16]),
        .I1(empty_32_reg_349[16]),
        .O(\empty_32_reg_349[22]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_25 
       (.I0(q0[15]),
        .I1(empty_32_reg_349[15]),
        .O(\empty_32_reg_349[22]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_26 
       (.I0(q0[14]),
        .I1(empty_32_reg_349[14]),
        .O(\empty_32_reg_349[22]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_27 
       (.I0(q0[13]),
        .I1(empty_32_reg_349[13]),
        .O(\empty_32_reg_349[22]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_28 
       (.I0(q0[12]),
        .I1(empty_32_reg_349[12]),
        .O(\empty_32_reg_349[22]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_29 
       (.I0(q0[11]),
        .I1(empty_32_reg_349[11]),
        .O(\empty_32_reg_349[22]_i_29_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[22]_i_3 
       (.I0(\empty_32_reg_349_reg[22]_i_5_n_14 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_10_0));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_30 
       (.I0(q0[10]),
        .I1(empty_32_reg_349[10]),
        .O(\empty_32_reg_349[22]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_31 
       (.I0(q0[9]),
        .I1(empty_32_reg_349[9]),
        .O(\empty_32_reg_349[22]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_32 
       (.I0(q0[8]),
        .I1(empty_32_reg_349[8]),
        .O(\empty_32_reg_349[22]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_33 
       (.I0(q0[7]),
        .I1(empty_32_reg_349[7]),
        .O(\empty_32_reg_349[22]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_34 
       (.I0(q0[6]),
        .I1(empty_32_reg_349[6]),
        .O(\empty_32_reg_349[22]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_35 
       (.I0(q0[5]),
        .I1(empty_32_reg_349[5]),
        .O(\empty_32_reg_349[22]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_36 
       (.I0(q0[4]),
        .I1(empty_32_reg_349[4]),
        .O(\empty_32_reg_349[22]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_37 
       (.I0(q0[3]),
        .I1(empty_32_reg_349[3]),
        .O(\empty_32_reg_349[22]_i_37_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_38 
       (.I0(q0[2]),
        .I1(empty_32_reg_349[2]),
        .O(\empty_32_reg_349[22]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_39 
       (.I0(q0[1]),
        .I1(empty_32_reg_349[1]),
        .O(\empty_32_reg_349[22]_i_39_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_40 
       (.I0(q0[0]),
        .I1(empty_32_reg_349[0]),
        .O(\empty_32_reg_349[22]_i_40_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_32_reg_349[22]_i_7 
       (.I0(q0[23]),
        .O(\empty_32_reg_349[22]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_8 
       (.I0(q0[23]),
        .I1(empty_32_reg_349[23]),
        .O(\empty_32_reg_349[22]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[22]_i_9 
       (.I0(q0[22]),
        .I1(empty_32_reg_349[22]),
        .O(\empty_32_reg_349[22]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h45EF00AA)) 
    \empty_32_reg_349[23]_i_1 
       (.I0(Q[3]),
        .I1(\i_1_fu_200_reg[4] ),
        .I2(Q[1]),
        .I3(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .I4(empty_32_reg_349[23]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[2]_i_1 
       (.I0(\empty_32_reg_349_reg[7]_i_2_n_18 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[3]_i_1 
       (.I0(\empty_32_reg_349_reg[7]_i_2_n_17 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_3));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[4]_i_1 
       (.I0(\empty_32_reg_349_reg[7]_i_2_n_16 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_4));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[5]_i_1 
       (.I0(\empty_32_reg_349_reg[7]_i_2_n_15 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_5));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[6]_i_1 
       (.I0(\empty_32_reg_349_reg[7]_i_2_n_14 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_6));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[7]_i_1 
       (.I0(\empty_32_reg_349_reg[7]_i_2_n_13 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_7));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[7]_i_10 
       (.I0(q0[0]),
        .I1(empty_32_reg_349[0]),
        .O(\empty_32_reg_349[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[7]_i_3 
       (.I0(q0[7]),
        .I1(empty_32_reg_349[7]),
        .O(\empty_32_reg_349[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[7]_i_4 
       (.I0(q0[6]),
        .I1(empty_32_reg_349[6]),
        .O(\empty_32_reg_349[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[7]_i_5 
       (.I0(q0[5]),
        .I1(empty_32_reg_349[5]),
        .O(\empty_32_reg_349[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[7]_i_6 
       (.I0(q0[4]),
        .I1(empty_32_reg_349[4]),
        .O(\empty_32_reg_349[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[7]_i_7 
       (.I0(q0[3]),
        .I1(empty_32_reg_349[3]),
        .O(\empty_32_reg_349[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[7]_i_8 
       (.I0(q0[2]),
        .I1(empty_32_reg_349[2]),
        .O(\empty_32_reg_349[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_349[7]_i_9 
       (.I0(q0[1]),
        .I1(empty_32_reg_349[1]),
        .O(\empty_32_reg_349[7]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[8]_i_1 
       (.I0(\empty_32_reg_349_reg[15]_i_2_n_20 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_8));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \empty_32_reg_349[9]_i_1 
       (.I0(\empty_32_reg_349_reg[15]_i_2_n_19 ),
        .I1(tmp_4_fu_661_p3),
        .I2(\empty_32_reg_349_reg[22]_i_4_n_5 ),
        .O(ram_reg_bram_7_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_32_reg_349_reg[15]_i_2 
       (.CI(\empty_32_reg_349_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_32_reg_349_reg[15]_i_2_n_5 ,\empty_32_reg_349_reg[15]_i_2_n_6 ,\empty_32_reg_349_reg[15]_i_2_n_7 ,\empty_32_reg_349_reg[15]_i_2_n_8 ,\empty_32_reg_349_reg[15]_i_2_n_9 ,\empty_32_reg_349_reg[15]_i_2_n_10 ,\empty_32_reg_349_reg[15]_i_2_n_11 ,\empty_32_reg_349_reg[15]_i_2_n_12 }),
        .DI(q0[15:8]),
        .O({\empty_32_reg_349_reg[15]_i_2_n_13 ,\empty_32_reg_349_reg[15]_i_2_n_14 ,\empty_32_reg_349_reg[15]_i_2_n_15 ,\empty_32_reg_349_reg[15]_i_2_n_16 ,\empty_32_reg_349_reg[15]_i_2_n_17 ,\empty_32_reg_349_reg[15]_i_2_n_18 ,\empty_32_reg_349_reg[15]_i_2_n_19 ,\empty_32_reg_349_reg[15]_i_2_n_20 }),
        .S({\empty_32_reg_349[15]_i_3_n_5 ,\empty_32_reg_349[15]_i_4_n_5 ,\empty_32_reg_349[15]_i_5_n_5 ,\empty_32_reg_349[15]_i_6_n_5 ,\empty_32_reg_349[15]_i_7_n_5 ,\empty_32_reg_349[15]_i_8_n_5 ,\empty_32_reg_349[15]_i_9_n_5 ,\empty_32_reg_349[15]_i_10_n_5 }));
  CARRY8 \empty_32_reg_349_reg[22]_i_24 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_32_reg_349_reg[22]_i_24_n_5 ,\empty_32_reg_349_reg[22]_i_24_n_6 ,\empty_32_reg_349_reg[22]_i_24_n_7 ,\empty_32_reg_349_reg[22]_i_24_n_8 ,\empty_32_reg_349_reg[22]_i_24_n_9 ,\empty_32_reg_349_reg[22]_i_24_n_10 ,\empty_32_reg_349_reg[22]_i_24_n_11 ,\empty_32_reg_349_reg[22]_i_24_n_12 }),
        .DI(q0[7:0]),
        .O(\NLW_empty_32_reg_349_reg[22]_i_24_O_UNCONNECTED [7:0]),
        .S({\empty_32_reg_349[22]_i_33_n_5 ,\empty_32_reg_349[22]_i_34_n_5 ,\empty_32_reg_349[22]_i_35_n_5 ,\empty_32_reg_349[22]_i_36_n_5 ,\empty_32_reg_349[22]_i_37_n_5 ,\empty_32_reg_349[22]_i_38_n_5 ,\empty_32_reg_349[22]_i_39_n_5 ,\empty_32_reg_349[22]_i_40_n_5 }));
  CARRY8 \empty_32_reg_349_reg[22]_i_4 
       (.CI(\empty_32_reg_349_reg[22]_i_6_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_32_reg_349_reg[22]_i_4_n_5 ,\empty_32_reg_349_reg[22]_i_4_n_6 ,\empty_32_reg_349_reg[22]_i_4_n_7 ,\empty_32_reg_349_reg[22]_i_4_n_8 ,\empty_32_reg_349_reg[22]_i_4_n_9 ,\empty_32_reg_349_reg[22]_i_4_n_10 ,\empty_32_reg_349_reg[22]_i_4_n_11 ,\empty_32_reg_349_reg[22]_i_4_n_12 }),
        .DI({\empty_32_reg_349[22]_i_7_n_5 ,q0[22:16]}),
        .O(\NLW_empty_32_reg_349_reg[22]_i_4_O_UNCONNECTED [7:0]),
        .S({\empty_32_reg_349[22]_i_8_n_5 ,\empty_32_reg_349[22]_i_9_n_5 ,\empty_32_reg_349[22]_i_10_n_5 ,\empty_32_reg_349[22]_i_11_n_5 ,\empty_32_reg_349[22]_i_12_n_5 ,\empty_32_reg_349[22]_i_13_n_5 ,\empty_32_reg_349[22]_i_14_n_5 ,\empty_32_reg_349[22]_i_15_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_32_reg_349_reg[22]_i_5 
       (.CI(\empty_32_reg_349_reg[15]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_32_reg_349_reg[22]_i_5_CO_UNCONNECTED [7],\empty_32_reg_349_reg[22]_i_5_n_6 ,\empty_32_reg_349_reg[22]_i_5_n_7 ,\empty_32_reg_349_reg[22]_i_5_n_8 ,\empty_32_reg_349_reg[22]_i_5_n_9 ,\empty_32_reg_349_reg[22]_i_5_n_10 ,\empty_32_reg_349_reg[22]_i_5_n_11 ,\empty_32_reg_349_reg[22]_i_5_n_12 }),
        .DI({1'b0,q0[22:16]}),
        .O({tmp_4_fu_661_p3,\empty_32_reg_349_reg[22]_i_5_n_14 ,\empty_32_reg_349_reg[22]_i_5_n_15 ,\empty_32_reg_349_reg[22]_i_5_n_16 ,\empty_32_reg_349_reg[22]_i_5_n_17 ,\empty_32_reg_349_reg[22]_i_5_n_18 ,\empty_32_reg_349_reg[22]_i_5_n_19 ,\empty_32_reg_349_reg[22]_i_5_n_20 }),
        .S({\empty_32_reg_349[22]_i_16_n_5 ,\empty_32_reg_349[22]_i_17_n_5 ,\empty_32_reg_349[22]_i_18_n_5 ,\empty_32_reg_349[22]_i_19_n_5 ,\empty_32_reg_349[22]_i_20_n_5 ,\empty_32_reg_349[22]_i_21_n_5 ,\empty_32_reg_349[22]_i_22_n_5 ,\empty_32_reg_349[22]_i_23_n_5 }));
  CARRY8 \empty_32_reg_349_reg[22]_i_6 
       (.CI(\empty_32_reg_349_reg[22]_i_24_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_32_reg_349_reg[22]_i_6_n_5 ,\empty_32_reg_349_reg[22]_i_6_n_6 ,\empty_32_reg_349_reg[22]_i_6_n_7 ,\empty_32_reg_349_reg[22]_i_6_n_8 ,\empty_32_reg_349_reg[22]_i_6_n_9 ,\empty_32_reg_349_reg[22]_i_6_n_10 ,\empty_32_reg_349_reg[22]_i_6_n_11 ,\empty_32_reg_349_reg[22]_i_6_n_12 }),
        .DI(q0[15:8]),
        .O(\NLW_empty_32_reg_349_reg[22]_i_6_O_UNCONNECTED [7:0]),
        .S({\empty_32_reg_349[22]_i_25_n_5 ,\empty_32_reg_349[22]_i_26_n_5 ,\empty_32_reg_349[22]_i_27_n_5 ,\empty_32_reg_349[22]_i_28_n_5 ,\empty_32_reg_349[22]_i_29_n_5 ,\empty_32_reg_349[22]_i_30_n_5 ,\empty_32_reg_349[22]_i_31_n_5 ,\empty_32_reg_349[22]_i_32_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_32_reg_349_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_32_reg_349_reg[7]_i_2_n_5 ,\empty_32_reg_349_reg[7]_i_2_n_6 ,\empty_32_reg_349_reg[7]_i_2_n_7 ,\empty_32_reg_349_reg[7]_i_2_n_8 ,\empty_32_reg_349_reg[7]_i_2_n_9 ,\empty_32_reg_349_reg[7]_i_2_n_10 ,\empty_32_reg_349_reg[7]_i_2_n_11 ,\empty_32_reg_349_reg[7]_i_2_n_12 }),
        .DI(q0[7:0]),
        .O({\empty_32_reg_349_reg[7]_i_2_n_13 ,\empty_32_reg_349_reg[7]_i_2_n_14 ,\empty_32_reg_349_reg[7]_i_2_n_15 ,\empty_32_reg_349_reg[7]_i_2_n_16 ,\empty_32_reg_349_reg[7]_i_2_n_17 ,\empty_32_reg_349_reg[7]_i_2_n_18 ,\empty_32_reg_349_reg[7]_i_2_n_19 ,\empty_32_reg_349_reg[7]_i_2_n_20 }),
        .S({\empty_32_reg_349[7]_i_3_n_5 ,\empty_32_reg_349[7]_i_4_n_5 ,\empty_32_reg_349[7]_i_5_n_5 ,\empty_32_reg_349[7]_i_6_n_5 ,\empty_32_reg_349[7]_i_7_n_5 ,\empty_32_reg_349[7]_i_8_n_5 ,\empty_32_reg_349[7]_i_9_n_5 ,\empty_32_reg_349[7]_i_10_n_5 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({A_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_0_n_139,ram_reg_bram_0_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_7[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_i_13_n_5,ram_reg_bram_0_i_13_n_5,ram_reg_bram_0_i_13_n_5,ram_reg_bram_0_i_13_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_bram_0_i_1
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(A_1_address0_local[11]),
        .I4(A_1_address0_local[12]),
        .I5(A_1_address0_local[13]),
        .O(ram_reg_bram_0_i_1_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_10__1
       (.I0(\zext_ln38_1_reg_1496_reg[13] [2]),
        .I1(Q[4]),
        .I2(ram_reg_bram_0_i_14__0_0[2]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[2]),
        .O(A_1_address0_local[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_11__1
       (.I0(\zext_ln38_1_reg_1496_reg[13] [1]),
        .I1(Q[4]),
        .I2(ram_reg_bram_0_i_14__0_0[1]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[1]),
        .O(A_1_address0_local[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_12__1
       (.I0(\zext_ln38_1_reg_1496_reg[13] [0]),
        .I1(Q[4]),
        .I2(ram_reg_bram_0_i_14__0_0[0]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[0]),
        .O(A_1_address0_local[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_13
       (.I0(Q[0]),
        .I1(A_1_address0_local[11]),
        .I2(A_1_address0_local[12]),
        .I3(A_1_address0_local[13]),
        .O(ram_reg_bram_0_i_13_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_14__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_14__0_CO_UNCONNECTED[7],ram_reg_bram_0_i_14__0_n_6,ram_reg_bram_0_i_14__0_n_7,ram_reg_bram_0_i_14__0_n_8,ram_reg_bram_0_i_14__0_n_9,ram_reg_bram_0_i_14__0_n_10,ram_reg_bram_0_i_14__0_n_11,ram_reg_bram_0_i_14__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zext_ln38_1_reg_1496_reg[13]_0 [0]}),
        .O(add_ln30_2_fu_555_p2),
        .S({\zext_ln38_1_reg_1496_reg[13]_0 [7:1],ram_reg_bram_0_i_15__0_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_15__0
       (.I0(\zext_ln38_1_reg_1496_reg[13]_0 [0]),
        .I1(ram_reg_bram_0_i_14__0_0[6]),
        .O(ram_reg_bram_0_i_15__0_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_2__1
       (.I0(O[4]),
        .I1(Q[4]),
        .I2(add_ln30_2_fu_555_p2[10]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[10]),
        .O(A_1_address0_local[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_3__1
       (.I0(O[3]),
        .I1(Q[4]),
        .I2(add_ln30_2_fu_555_p2[9]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[9]),
        .O(A_1_address0_local[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_4__1
       (.I0(O[2]),
        .I1(Q[4]),
        .I2(add_ln30_2_fu_555_p2[8]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[8]),
        .O(A_1_address0_local[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_5__1
       (.I0(O[1]),
        .I1(Q[4]),
        .I2(add_ln30_2_fu_555_p2[7]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[7]),
        .O(A_1_address0_local[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_6__1
       (.I0(O[0]),
        .I1(Q[4]),
        .I2(add_ln30_2_fu_555_p2[6]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[6]),
        .O(A_1_address0_local[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_7__1
       (.I0(\zext_ln38_1_reg_1496_reg[13] [5]),
        .I1(Q[4]),
        .I2(ram_reg_bram_0_i_14__0_0[5]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[5]),
        .O(A_1_address0_local[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_8__1
       (.I0(\zext_ln38_1_reg_1496_reg[13] [4]),
        .I1(Q[4]),
        .I2(ram_reg_bram_0_i_14__0_0[4]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[4]),
        .O(A_1_address0_local[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_9__1
       (.I0(\zext_ln38_1_reg_1496_reg[13] [3]),
        .I1(Q[4]),
        .I2(ram_reg_bram_0_i_14__0_0[3]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[3]),
        .O(A_1_address0_local[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_1
       (.ADDRARDADDR({A_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_0_n_139,ram_reg_bram_0_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_1_i_1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(A_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_1_n_25,ram_reg_bram_1_n_26,ram_reg_bram_1_n_27,ram_reg_bram_1_n_28,ram_reg_bram_1_n_29,ram_reg_bram_1_n_30,ram_reg_bram_1_n_31,ram_reg_bram_1_n_32,ram_reg_bram_1_n_33,ram_reg_bram_1_n_34,ram_reg_bram_1_n_35,ram_reg_bram_1_n_36,ram_reg_bram_1_n_37,ram_reg_bram_1_n_38,ram_reg_bram_1_n_39,ram_reg_bram_1_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_1_n_139,ram_reg_bram_1_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_7[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_i_3_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_i_4_n_5,ram_reg_bram_1_i_4_n_5,ram_reg_bram_1_i_4_n_5,ram_reg_bram_1_i_4_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_10
       (.ADDRARDADDR({A_1_address0_local,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_10_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_10_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_10_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_10_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_10_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_10_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_10_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[23:22]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_10_DOUTADOUT_UNCONNECTED[31:2],q0[23:22]}),
        .DOUTBDOUT(NLW_ram_reg_bram_10_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_10_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_10_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(A_1_ce0_local),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_10_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Q[0],Q[0],Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_10_i_1__1
       (.I0(O[7]),
        .I1(Q[4]),
        .I2(add_ln30_2_fu_555_p2[13]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[13]),
        .O(A_1_address0_local[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_bram_1_i_1
       (.I0(A_1_address0_local[12]),
        .I1(A_1_address0_local[13]),
        .I2(A_1_address0_local[11]),
        .O(ram_reg_bram_1_i_1_n_5));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_1_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[4]),
        .O(A_1_ce0_local));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    ram_reg_bram_1_i_3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(A_1_address0_local[12]),
        .I4(A_1_address0_local[13]),
        .I5(A_1_address0_local[11]),
        .O(ram_reg_bram_1_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_bram_1_i_4
       (.I0(Q[0]),
        .I1(A_1_address0_local[12]),
        .I2(A_1_address0_local[13]),
        .I3(A_1_address0_local[11]),
        .O(ram_reg_bram_1_i_4_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_2
       (.ADDRARDADDR({A_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_n_25,ram_reg_bram_1_n_26,ram_reg_bram_1_n_27,ram_reg_bram_1_n_28,ram_reg_bram_1_n_29,ram_reg_bram_1_n_30,ram_reg_bram_1_n_31,ram_reg_bram_1_n_32,ram_reg_bram_1_n_33,ram_reg_bram_1_n_34,ram_reg_bram_1_n_35,ram_reg_bram_1_n_36,ram_reg_bram_1_n_37,ram_reg_bram_1_n_38,ram_reg_bram_1_n_39,ram_reg_bram_1_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_1_n_139,ram_reg_bram_1_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_2_i_1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(A_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_2_n_25,ram_reg_bram_2_n_26,ram_reg_bram_2_n_27,ram_reg_bram_2_n_28,ram_reg_bram_2_n_29,ram_reg_bram_2_n_30,ram_reg_bram_2_n_31,ram_reg_bram_2_n_32,ram_reg_bram_2_n_33,ram_reg_bram_2_n_34,ram_reg_bram_2_n_35,ram_reg_bram_2_n_36,ram_reg_bram_2_n_37,ram_reg_bram_2_n_38,ram_reg_bram_2_n_39,ram_reg_bram_2_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_2_n_139,ram_reg_bram_2_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_7[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_2_i_2_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_i_3_n_5,ram_reg_bram_2_i_3_n_5,ram_reg_bram_2_i_3_n_5,ram_reg_bram_2_i_3_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_bram_2_i_1
       (.I0(A_1_address0_local[11]),
        .I1(A_1_address0_local[13]),
        .I2(A_1_address0_local[12]),
        .O(ram_reg_bram_2_i_1_n_5));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    ram_reg_bram_2_i_2
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(A_1_address0_local[11]),
        .I4(A_1_address0_local[13]),
        .I5(A_1_address0_local[12]),
        .O(ram_reg_bram_2_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_bram_2_i_3
       (.I0(Q[0]),
        .I1(A_1_address0_local[11]),
        .I2(A_1_address0_local[13]),
        .I3(A_1_address0_local[12]),
        .O(ram_reg_bram_2_i_3_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_3
       (.ADDRARDADDR({A_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_2_n_25,ram_reg_bram_2_n_26,ram_reg_bram_2_n_27,ram_reg_bram_2_n_28,ram_reg_bram_2_n_29,ram_reg_bram_2_n_30,ram_reg_bram_2_n_31,ram_reg_bram_2_n_32,ram_reg_bram_2_n_33,ram_reg_bram_2_n_34,ram_reg_bram_2_n_35,ram_reg_bram_2_n_36,ram_reg_bram_2_n_37,ram_reg_bram_2_n_38,ram_reg_bram_2_n_39,ram_reg_bram_2_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_2_n_139,ram_reg_bram_2_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_3_i_1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(A_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_3_n_25,ram_reg_bram_3_n_26,ram_reg_bram_3_n_27,ram_reg_bram_3_n_28,ram_reg_bram_3_n_29,ram_reg_bram_3_n_30,ram_reg_bram_3_n_31,ram_reg_bram_3_n_32,ram_reg_bram_3_n_33,ram_reg_bram_3_n_34,ram_reg_bram_3_n_35,ram_reg_bram_3_n_36,ram_reg_bram_3_n_37,ram_reg_bram_3_n_38,ram_reg_bram_3_n_39,ram_reg_bram_3_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_3_n_139,ram_reg_bram_3_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_7[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_3_i_2_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_3_i_3_n_5,ram_reg_bram_3_i_3_n_5,ram_reg_bram_3_i_3_n_5,ram_reg_bram_3_i_3_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_reg_bram_3_i_1
       (.I0(A_1_address0_local[11]),
        .I1(A_1_address0_local[12]),
        .I2(A_1_address0_local[13]),
        .O(ram_reg_bram_3_i_1_n_5));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    ram_reg_bram_3_i_2
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(A_1_address0_local[11]),
        .I4(A_1_address0_local[12]),
        .I5(A_1_address0_local[13]),
        .O(ram_reg_bram_3_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_bram_3_i_3
       (.I0(Q[0]),
        .I1(A_1_address0_local[11]),
        .I2(A_1_address0_local[12]),
        .I3(A_1_address0_local[13]),
        .O(ram_reg_bram_3_i_3_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_4
       (.ADDRARDADDR({A_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_3_n_25,ram_reg_bram_3_n_26,ram_reg_bram_3_n_27,ram_reg_bram_3_n_28,ram_reg_bram_3_n_29,ram_reg_bram_3_n_30,ram_reg_bram_3_n_31,ram_reg_bram_3_n_32,ram_reg_bram_3_n_33,ram_reg_bram_3_n_34,ram_reg_bram_3_n_35,ram_reg_bram_3_n_36,ram_reg_bram_3_n_37,ram_reg_bram_3_n_38,ram_reg_bram_3_n_39,ram_reg_bram_3_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_3_n_139,ram_reg_bram_3_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_4_i_1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(A_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_4_n_25,ram_reg_bram_4_n_26,ram_reg_bram_4_n_27,ram_reg_bram_4_n_28,ram_reg_bram_4_n_29,ram_reg_bram_4_n_30,ram_reg_bram_4_n_31,ram_reg_bram_4_n_32,ram_reg_bram_4_n_33,ram_reg_bram_4_n_34,ram_reg_bram_4_n_35,ram_reg_bram_4_n_36,ram_reg_bram_4_n_37,ram_reg_bram_4_n_38,ram_reg_bram_4_n_39,ram_reg_bram_4_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_4_n_139,ram_reg_bram_4_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_7[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_4_i_2_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_4_i_3_n_5,ram_reg_bram_4_i_3_n_5,ram_reg_bram_4_i_3_n_5,ram_reg_bram_4_i_3_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_bram_4_i_1
       (.I0(A_1_address0_local[11]),
        .I1(A_1_address0_local[12]),
        .I2(A_1_address0_local[13]),
        .O(ram_reg_bram_4_i_1_n_5));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    ram_reg_bram_4_i_2
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(A_1_address0_local[11]),
        .I4(A_1_address0_local[12]),
        .I5(A_1_address0_local[13]),
        .O(ram_reg_bram_4_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_bram_4_i_3
       (.I0(Q[0]),
        .I1(A_1_address0_local[11]),
        .I2(A_1_address0_local[12]),
        .I3(A_1_address0_local[13]),
        .O(ram_reg_bram_4_i_3_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_5
       (.ADDRARDADDR({A_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_4_n_25,ram_reg_bram_4_n_26,ram_reg_bram_4_n_27,ram_reg_bram_4_n_28,ram_reg_bram_4_n_29,ram_reg_bram_4_n_30,ram_reg_bram_4_n_31,ram_reg_bram_4_n_32,ram_reg_bram_4_n_33,ram_reg_bram_4_n_34,ram_reg_bram_4_n_35,ram_reg_bram_4_n_36,ram_reg_bram_4_n_37,ram_reg_bram_4_n_38,ram_reg_bram_4_n_39,ram_reg_bram_4_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_4_n_139,ram_reg_bram_4_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_5_i_1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(A_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_5_n_25,ram_reg_bram_5_n_26,ram_reg_bram_5_n_27,ram_reg_bram_5_n_28,ram_reg_bram_5_n_29,ram_reg_bram_5_n_30,ram_reg_bram_5_n_31,ram_reg_bram_5_n_32,ram_reg_bram_5_n_33,ram_reg_bram_5_n_34,ram_reg_bram_5_n_35,ram_reg_bram_5_n_36,ram_reg_bram_5_n_37,ram_reg_bram_5_n_38,ram_reg_bram_5_n_39,ram_reg_bram_5_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_5_n_139,ram_reg_bram_5_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_7[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_5_i_2_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_5_i_3_n_5,ram_reg_bram_5_i_3_n_5,ram_reg_bram_5_i_3_n_5,ram_reg_bram_5_i_3_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_reg_bram_5_i_1
       (.I0(A_1_address0_local[11]),
        .I1(A_1_address0_local[13]),
        .I2(A_1_address0_local[12]),
        .O(ram_reg_bram_5_i_1_n_5));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    ram_reg_bram_5_i_2
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(A_1_address0_local[11]),
        .I4(A_1_address0_local[13]),
        .I5(A_1_address0_local[12]),
        .O(ram_reg_bram_5_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_bram_5_i_3
       (.I0(Q[0]),
        .I1(A_1_address0_local[11]),
        .I2(A_1_address0_local[13]),
        .I3(A_1_address0_local[12]),
        .O(ram_reg_bram_5_i_3_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_6
       (.ADDRARDADDR({A_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_5_n_25,ram_reg_bram_5_n_26,ram_reg_bram_5_n_27,ram_reg_bram_5_n_28,ram_reg_bram_5_n_29,ram_reg_bram_5_n_30,ram_reg_bram_5_n_31,ram_reg_bram_5_n_32,ram_reg_bram_5_n_33,ram_reg_bram_5_n_34,ram_reg_bram_5_n_35,ram_reg_bram_5_n_36,ram_reg_bram_5_n_37,ram_reg_bram_5_n_38,ram_reg_bram_5_n_39,ram_reg_bram_5_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_5_n_139,ram_reg_bram_5_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_6_i_1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(A_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_6_n_25,ram_reg_bram_6_n_26,ram_reg_bram_6_n_27,ram_reg_bram_6_n_28,ram_reg_bram_6_n_29,ram_reg_bram_6_n_30,ram_reg_bram_6_n_31,ram_reg_bram_6_n_32,ram_reg_bram_6_n_33,ram_reg_bram_6_n_34,ram_reg_bram_6_n_35,ram_reg_bram_6_n_36,ram_reg_bram_6_n_37,ram_reg_bram_6_n_38,ram_reg_bram_6_n_39,ram_reg_bram_6_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_6_n_139,ram_reg_bram_6_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_7[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_6_i_2_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_6_i_3_n_5,ram_reg_bram_6_i_3_n_5,ram_reg_bram_6_i_3_n_5,ram_reg_bram_6_i_3_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_bram_6_i_1
       (.I0(A_1_address0_local[11]),
        .I1(A_1_address0_local[12]),
        .I2(A_1_address0_local[13]),
        .O(ram_reg_bram_6_i_1_n_5));
  LUT6 #(
    .INIT(64'h00FE000000000000)) 
    ram_reg_bram_6_i_2
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(A_1_address0_local[11]),
        .I4(A_1_address0_local[12]),
        .I5(A_1_address0_local[13]),
        .O(ram_reg_bram_6_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_bram_6_i_3
       (.I0(Q[0]),
        .I1(A_1_address0_local[11]),
        .I2(A_1_address0_local[12]),
        .I3(A_1_address0_local[13]),
        .O(ram_reg_bram_6_i_3_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_7
       (.ADDRARDADDR({A_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_6_n_25,ram_reg_bram_6_n_26,ram_reg_bram_6_n_27,ram_reg_bram_6_n_28,ram_reg_bram_6_n_29,ram_reg_bram_6_n_30,ram_reg_bram_6_n_31,ram_reg_bram_6_n_32,ram_reg_bram_6_n_33,ram_reg_bram_6_n_34,ram_reg_bram_6_n_35,ram_reg_bram_6_n_36,ram_reg_bram_6_n_37,ram_reg_bram_6_n_38,ram_reg_bram_6_n_39,ram_reg_bram_6_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_6_n_139,ram_reg_bram_6_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_7_i_1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(A_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_7_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_7_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_7[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED[31:16],q0[15:0]}),
        .DOUTBDOUT(NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP({NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED[3:2],q0[17:16]}),
        .DOUTPBDOUTP(NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_7_i_2_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_7_i_3_n_5,ram_reg_bram_7_i_3_n_5,ram_reg_bram_7_i_3_n_5,ram_reg_bram_7_i_3_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_bram_7_i_1
       (.I0(A_1_address0_local[12]),
        .I1(A_1_address0_local[13]),
        .I2(A_1_address0_local[11]),
        .O(ram_reg_bram_7_i_1_n_5));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    ram_reg_bram_7_i_2
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(A_1_address0_local[12]),
        .I4(A_1_address0_local[13]),
        .I5(A_1_address0_local[11]),
        .O(ram_reg_bram_7_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_bram_7_i_3
       (.I0(Q[0]),
        .I1(A_1_address0_local[12]),
        .I2(A_1_address0_local[13]),
        .I3(A_1_address0_local[11]),
        .O(ram_reg_bram_7_i_3_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_8
       (.ADDRARDADDR({A_1_address0_local[12:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_8_CASDOUTA_UNCONNECTED[31:4],ram_reg_bram_8_n_37,ram_reg_bram_8_n_38,ram_reg_bram_8_n_39,ram_reg_bram_8_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_8_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({ram_reg_bram_8_n_137,ram_reg_bram_8_n_138,ram_reg_bram_8_n_139,ram_reg_bram_8_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_8_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_8_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_8_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_8_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[21:18]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_8_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_8_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_8_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_8_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_8_i_1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_8_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_8_i_4__0_n_5,ram_reg_bram_8_i_4__0_n_5,ram_reg_bram_8_i_4__0_n_5,ram_reg_bram_8_i_4__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h000002F2FFFF02F2)) 
    ram_reg_bram_8_i_1
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[2]),
        .I3(add_ln30_2_fu_555_p2[13]),
        .I4(Q[4]),
        .I5(O[7]),
        .O(ram_reg_bram_8_i_1_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_8_i_2__1
       (.I0(O[6]),
        .I1(Q[4]),
        .I2(add_ln30_2_fu_555_p2[12]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[12]),
        .O(A_1_address0_local[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_8_i_3__1
       (.I0(O[5]),
        .I1(Q[4]),
        .I2(add_ln30_2_fu_555_p2[11]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[11]),
        .O(A_1_address0_local[11]));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    ram_reg_bram_8_i_4__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[2]),
        .I3(add_ln30_2_fu_555_p2[13]),
        .I4(Q[4]),
        .I5(O[7]),
        .O(ram_reg_bram_8_i_4__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_9
       (.ADDRARDADDR({A_1_address0_local[12:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_8_n_37,ram_reg_bram_8_n_38,ram_reg_bram_8_n_39,ram_reg_bram_8_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({ram_reg_bram_8_n_137,ram_reg_bram_8_n_138,ram_reg_bram_8_n_139,ram_reg_bram_8_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_9_i_1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(A_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_9_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_9_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_9_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_9_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_9_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_9_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_9_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_7[21:18]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_9_DOUTADOUT_UNCONNECTED[31:4],q0[21:18]}),
        .DOUTBDOUT(NLW_ram_reg_bram_9_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_9_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_9_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_9_i_2_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_9_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_9_i_3_n_5,ram_reg_bram_9_i_3_n_5,ram_reg_bram_9_i_3_n_5,ram_reg_bram_9_i_3_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    ram_reg_bram_9_i_1
       (.I0(ram_reg_bram_9_0[13]),
        .I1(Q[2]),
        .I2(add_ln30_2_fu_555_p2[13]),
        .I3(Q[4]),
        .I4(O[7]),
        .O(ram_reg_bram_9_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    ram_reg_bram_9_i_2
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[2]),
        .I3(add_ln30_2_fu_555_p2[13]),
        .I4(Q[4]),
        .I5(O[7]),
        .O(ram_reg_bram_9_i_2_n_5));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    ram_reg_bram_9_i_3
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[2]),
        .I3(add_ln30_2_fu_555_p2[13]),
        .I4(Q[4]),
        .I5(O[7]),
        .O(ram_reg_bram_9_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln38_1_reg_1496[13]_i_2 
       (.I0(\zext_ln38_1_reg_1496_reg[13]_0 [0]),
        .I1(\zext_ln38_1_reg_1496_reg[13] [6]),
        .O(\zext_ln38_1_reg_1496[13]_i_2_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zext_ln38_1_reg_1496_reg[13]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_zext_ln38_1_reg_1496_reg[13]_i_1_CO_UNCONNECTED [7],\zext_ln38_1_reg_1496_reg[13]_i_1_n_6 ,\zext_ln38_1_reg_1496_reg[13]_i_1_n_7 ,\zext_ln38_1_reg_1496_reg[13]_i_1_n_8 ,\zext_ln38_1_reg_1496_reg[13]_i_1_n_9 ,\zext_ln38_1_reg_1496_reg[13]_i_1_n_10 ,\zext_ln38_1_reg_1496_reg[13]_i_1_n_11 ,\zext_ln38_1_reg_1496_reg[13]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zext_ln38_1_reg_1496_reg[13]_0 [0]}),
        .O(O),
        .S({\zext_ln38_1_reg_1496_reg[13]_0 [7:1],\zext_ln38_1_reg_1496[13]_i_2_n_5 }));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_1_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_top_kernel_A_1_RAM_AUTO_1R1W_0
   (C_1_ce0_local,
    q0,
    Q,
    ram_reg_bram_9_0,
    ram_reg_bram_0_i_14_0,
    ram_reg_bram_10_0,
    ap_clk,
    ram_reg_bram_10_1);
  output C_1_ce0_local;
  output [23:0]q0;
  input [2:0]Q;
  input [13:0]ram_reg_bram_9_0;
  input [6:0]ram_reg_bram_0_i_14_0;
  input [7:0]ram_reg_bram_10_0;
  input ap_clk;
  input [23:0]ram_reg_bram_10_1;

  wire [13:0]C_1_address0_local;
  wire C_1_ce0_local;
  wire [2:0]Q;
  wire [13:6]add_ln62_fu_1370_p2;
  wire ap_clk;
  wire [23:0]q0;
  wire ram_reg_bram_0_i_13__0_n_5;
  wire [6:0]ram_reg_bram_0_i_14_0;
  wire ram_reg_bram_0_i_14_n_10;
  wire ram_reg_bram_0_i_14_n_11;
  wire ram_reg_bram_0_i_14_n_12;
  wire ram_reg_bram_0_i_14_n_6;
  wire ram_reg_bram_0_i_14_n_7;
  wire ram_reg_bram_0_i_14_n_8;
  wire ram_reg_bram_0_i_14_n_9;
  wire ram_reg_bram_0_i_15_n_5;
  wire ram_reg_bram_0_i_1__0_n_5;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_25;
  wire ram_reg_bram_0_n_26;
  wire ram_reg_bram_0_n_27;
  wire ram_reg_bram_0_n_28;
  wire ram_reg_bram_0_n_29;
  wire ram_reg_bram_0_n_30;
  wire ram_reg_bram_0_n_31;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire [7:0]ram_reg_bram_10_0;
  wire [23:0]ram_reg_bram_10_1;
  wire ram_reg_bram_1_i_1__0_n_5;
  wire ram_reg_bram_1_i_3__0_n_5;
  wire ram_reg_bram_1_i_4__0_n_5;
  wire ram_reg_bram_1_n_139;
  wire ram_reg_bram_1_n_140;
  wire ram_reg_bram_1_n_25;
  wire ram_reg_bram_1_n_26;
  wire ram_reg_bram_1_n_27;
  wire ram_reg_bram_1_n_28;
  wire ram_reg_bram_1_n_29;
  wire ram_reg_bram_1_n_30;
  wire ram_reg_bram_1_n_31;
  wire ram_reg_bram_1_n_32;
  wire ram_reg_bram_1_n_33;
  wire ram_reg_bram_1_n_34;
  wire ram_reg_bram_1_n_35;
  wire ram_reg_bram_1_n_36;
  wire ram_reg_bram_1_n_37;
  wire ram_reg_bram_1_n_38;
  wire ram_reg_bram_1_n_39;
  wire ram_reg_bram_1_n_40;
  wire ram_reg_bram_2_i_1__0_n_5;
  wire ram_reg_bram_2_i_2__0_n_5;
  wire ram_reg_bram_2_i_3__0_n_5;
  wire ram_reg_bram_2_n_139;
  wire ram_reg_bram_2_n_140;
  wire ram_reg_bram_2_n_25;
  wire ram_reg_bram_2_n_26;
  wire ram_reg_bram_2_n_27;
  wire ram_reg_bram_2_n_28;
  wire ram_reg_bram_2_n_29;
  wire ram_reg_bram_2_n_30;
  wire ram_reg_bram_2_n_31;
  wire ram_reg_bram_2_n_32;
  wire ram_reg_bram_2_n_33;
  wire ram_reg_bram_2_n_34;
  wire ram_reg_bram_2_n_35;
  wire ram_reg_bram_2_n_36;
  wire ram_reg_bram_2_n_37;
  wire ram_reg_bram_2_n_38;
  wire ram_reg_bram_2_n_39;
  wire ram_reg_bram_2_n_40;
  wire ram_reg_bram_3_i_1__0_n_5;
  wire ram_reg_bram_3_i_2__0_n_5;
  wire ram_reg_bram_3_i_3__0_n_5;
  wire ram_reg_bram_3_n_139;
  wire ram_reg_bram_3_n_140;
  wire ram_reg_bram_3_n_25;
  wire ram_reg_bram_3_n_26;
  wire ram_reg_bram_3_n_27;
  wire ram_reg_bram_3_n_28;
  wire ram_reg_bram_3_n_29;
  wire ram_reg_bram_3_n_30;
  wire ram_reg_bram_3_n_31;
  wire ram_reg_bram_3_n_32;
  wire ram_reg_bram_3_n_33;
  wire ram_reg_bram_3_n_34;
  wire ram_reg_bram_3_n_35;
  wire ram_reg_bram_3_n_36;
  wire ram_reg_bram_3_n_37;
  wire ram_reg_bram_3_n_38;
  wire ram_reg_bram_3_n_39;
  wire ram_reg_bram_3_n_40;
  wire ram_reg_bram_4_i_1__0_n_5;
  wire ram_reg_bram_4_i_2__0_n_5;
  wire ram_reg_bram_4_i_3__0_n_5;
  wire ram_reg_bram_4_n_139;
  wire ram_reg_bram_4_n_140;
  wire ram_reg_bram_4_n_25;
  wire ram_reg_bram_4_n_26;
  wire ram_reg_bram_4_n_27;
  wire ram_reg_bram_4_n_28;
  wire ram_reg_bram_4_n_29;
  wire ram_reg_bram_4_n_30;
  wire ram_reg_bram_4_n_31;
  wire ram_reg_bram_4_n_32;
  wire ram_reg_bram_4_n_33;
  wire ram_reg_bram_4_n_34;
  wire ram_reg_bram_4_n_35;
  wire ram_reg_bram_4_n_36;
  wire ram_reg_bram_4_n_37;
  wire ram_reg_bram_4_n_38;
  wire ram_reg_bram_4_n_39;
  wire ram_reg_bram_4_n_40;
  wire ram_reg_bram_5_i_1__0_n_5;
  wire ram_reg_bram_5_i_2__0_n_5;
  wire ram_reg_bram_5_i_3__0_n_5;
  wire ram_reg_bram_5_n_139;
  wire ram_reg_bram_5_n_140;
  wire ram_reg_bram_5_n_25;
  wire ram_reg_bram_5_n_26;
  wire ram_reg_bram_5_n_27;
  wire ram_reg_bram_5_n_28;
  wire ram_reg_bram_5_n_29;
  wire ram_reg_bram_5_n_30;
  wire ram_reg_bram_5_n_31;
  wire ram_reg_bram_5_n_32;
  wire ram_reg_bram_5_n_33;
  wire ram_reg_bram_5_n_34;
  wire ram_reg_bram_5_n_35;
  wire ram_reg_bram_5_n_36;
  wire ram_reg_bram_5_n_37;
  wire ram_reg_bram_5_n_38;
  wire ram_reg_bram_5_n_39;
  wire ram_reg_bram_5_n_40;
  wire ram_reg_bram_6_i_1__0_n_5;
  wire ram_reg_bram_6_i_2__0_n_5;
  wire ram_reg_bram_6_i_3__0_n_5;
  wire ram_reg_bram_6_n_139;
  wire ram_reg_bram_6_n_140;
  wire ram_reg_bram_6_n_25;
  wire ram_reg_bram_6_n_26;
  wire ram_reg_bram_6_n_27;
  wire ram_reg_bram_6_n_28;
  wire ram_reg_bram_6_n_29;
  wire ram_reg_bram_6_n_30;
  wire ram_reg_bram_6_n_31;
  wire ram_reg_bram_6_n_32;
  wire ram_reg_bram_6_n_33;
  wire ram_reg_bram_6_n_34;
  wire ram_reg_bram_6_n_35;
  wire ram_reg_bram_6_n_36;
  wire ram_reg_bram_6_n_37;
  wire ram_reg_bram_6_n_38;
  wire ram_reg_bram_6_n_39;
  wire ram_reg_bram_6_n_40;
  wire ram_reg_bram_7_i_1__0_n_5;
  wire ram_reg_bram_7_i_2__0_n_5;
  wire ram_reg_bram_7_i_3__0_n_5;
  wire ram_reg_bram_8_i_1__1_n_5;
  wire ram_reg_bram_8_i_4_n_5;
  wire ram_reg_bram_8_n_137;
  wire ram_reg_bram_8_n_138;
  wire ram_reg_bram_8_n_139;
  wire ram_reg_bram_8_n_140;
  wire ram_reg_bram_8_n_37;
  wire ram_reg_bram_8_n_38;
  wire ram_reg_bram_8_n_39;
  wire ram_reg_bram_8_n_40;
  wire [13:0]ram_reg_bram_9_0;
  wire ram_reg_bram_9_i_1__0_n_5;
  wire ram_reg_bram_9_i_2__0_n_5;
  wire ram_reg_bram_9_i_3__0_n_5;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_14_CO_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_10_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_CASDOUTPB_UNCONNECTED;
  wire [31:2]NLW_ram_reg_bram_10_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_7_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_8_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_bram_8_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_9_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_CASDOUTPB_UNCONNECTED;
  wire [31:4]NLW_ram_reg_bram_9_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_9_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({C_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_0_n_139,ram_reg_bram_0_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_1[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_i_13__0_n_5,ram_reg_bram_0_i_13__0_n_5,ram_reg_bram_0_i_13__0_n_5,ram_reg_bram_0_i_13__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__0
       (.I0(ram_reg_bram_0_i_14_0[2]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[2]),
        .O(C_1_address0_local[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_0_i_14_0[1]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[1]),
        .O(C_1_address0_local[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_0_i_14_0[0]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[0]),
        .O(C_1_address0_local[0]));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    ram_reg_bram_0_i_13__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_0_i_13__0_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_14
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_14_CO_UNCONNECTED[7],ram_reg_bram_0_i_14_n_6,ram_reg_bram_0_i_14_n_7,ram_reg_bram_0_i_14_n_8,ram_reg_bram_0_i_14_n_9,ram_reg_bram_0_i_14_n_10,ram_reg_bram_0_i_14_n_11,ram_reg_bram_0_i_14_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_0[0]}),
        .O(add_ln62_fu_1370_p2),
        .S({ram_reg_bram_10_0[7:1],ram_reg_bram_0_i_15_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_10_0[0]),
        .I1(ram_reg_bram_0_i_14_0[6]),
        .O(ram_reg_bram_0_i_15_n_5));
  LUT6 #(
    .INIT(64'h0000000000023302)) 
    ram_reg_bram_0_i_1__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_0_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2
       (.I0(add_ln62_fu_1370_p2[10]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[10]),
        .O(C_1_address0_local[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3
       (.I0(add_ln62_fu_1370_p2[9]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[9]),
        .O(C_1_address0_local[9]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4
       (.I0(add_ln62_fu_1370_p2[8]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[8]),
        .O(C_1_address0_local[8]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5
       (.I0(add_ln62_fu_1370_p2[7]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[7]),
        .O(C_1_address0_local[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6
       (.I0(add_ln62_fu_1370_p2[6]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[6]),
        .O(C_1_address0_local[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_i_14_0[5]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[5]),
        .O(C_1_address0_local[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0_i_14_0[4]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[4]),
        .O(C_1_address0_local[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__0
       (.I0(ram_reg_bram_0_i_14_0[3]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[3]),
        .O(C_1_address0_local[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_1
       (.ADDRARDADDR({C_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_0_n_139,ram_reg_bram_0_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_1_i_1__0_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(C_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_1_n_25,ram_reg_bram_1_n_26,ram_reg_bram_1_n_27,ram_reg_bram_1_n_28,ram_reg_bram_1_n_29,ram_reg_bram_1_n_30,ram_reg_bram_1_n_31,ram_reg_bram_1_n_32,ram_reg_bram_1_n_33,ram_reg_bram_1_n_34,ram_reg_bram_1_n_35,ram_reg_bram_1_n_36,ram_reg_bram_1_n_37,ram_reg_bram_1_n_38,ram_reg_bram_1_n_39,ram_reg_bram_1_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_1_n_139,ram_reg_bram_1_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_1[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_i_3__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_i_4__0_n_5,ram_reg_bram_1_i_4__0_n_5,ram_reg_bram_1_i_4__0_n_5,ram_reg_bram_1_i_4__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_10
       (.ADDRARDADDR({C_1_address0_local,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_10_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_10_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_10_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_10_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_10_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_10_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_10_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[23:22]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_10_DOUTADOUT_UNCONNECTED[31:2],q0[23:22]}),
        .DOUTBDOUT(NLW_ram_reg_bram_10_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_10_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_10_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(C_1_ce0_local),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(Q[2]),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_10_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Q[0],Q[0],Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_10_i_1
       (.I0(add_ln62_fu_1370_p2[13]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[13]),
        .O(C_1_address0_local[13]));
  LUT6 #(
    .INIT(64'hFFE2FFEEFFF3FFFF)) 
    ram_reg_bram_1_i_1__0
       (.I0(ram_reg_bram_9_0[12]),
        .I1(Q[1]),
        .I2(add_ln62_fu_1370_p2[12]),
        .I3(C_1_address0_local[13]),
        .I4(add_ln62_fu_1370_p2[11]),
        .I5(ram_reg_bram_9_0[11]),
        .O(ram_reg_bram_1_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_1_i_2__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(C_1_ce0_local));
  LUT6 #(
    .INIT(64'h000002F200000000)) 
    ram_reg_bram_1_i_3__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[12]),
        .I2(Q[1]),
        .I3(add_ln62_fu_1370_p2[12]),
        .I4(C_1_address0_local[13]),
        .I5(C_1_address0_local[11]),
        .O(ram_reg_bram_1_i_3__0_n_5));
  LUT6 #(
    .INIT(64'h000002A200000000)) 
    ram_reg_bram_1_i_4__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[12]),
        .I2(Q[1]),
        .I3(add_ln62_fu_1370_p2[12]),
        .I4(C_1_address0_local[13]),
        .I5(C_1_address0_local[11]),
        .O(ram_reg_bram_1_i_4__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_2
       (.ADDRARDADDR({C_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_n_25,ram_reg_bram_1_n_26,ram_reg_bram_1_n_27,ram_reg_bram_1_n_28,ram_reg_bram_1_n_29,ram_reg_bram_1_n_30,ram_reg_bram_1_n_31,ram_reg_bram_1_n_32,ram_reg_bram_1_n_33,ram_reg_bram_1_n_34,ram_reg_bram_1_n_35,ram_reg_bram_1_n_36,ram_reg_bram_1_n_37,ram_reg_bram_1_n_38,ram_reg_bram_1_n_39,ram_reg_bram_1_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_1_n_139,ram_reg_bram_1_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_2_i_1__0_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(C_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_2_n_25,ram_reg_bram_2_n_26,ram_reg_bram_2_n_27,ram_reg_bram_2_n_28,ram_reg_bram_2_n_29,ram_reg_bram_2_n_30,ram_reg_bram_2_n_31,ram_reg_bram_2_n_32,ram_reg_bram_2_n_33,ram_reg_bram_2_n_34,ram_reg_bram_2_n_35,ram_reg_bram_2_n_36,ram_reg_bram_2_n_37,ram_reg_bram_2_n_38,ram_reg_bram_2_n_39,ram_reg_bram_2_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_2_n_139,ram_reg_bram_2_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_1[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_2_i_2__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_i_3__0_n_5,ram_reg_bram_2_i_3__0_n_5,ram_reg_bram_2_i_3__0_n_5,ram_reg_bram_2_i_3__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFE2FFEEFFF3FFFF)) 
    ram_reg_bram_2_i_1__0
       (.I0(ram_reg_bram_9_0[11]),
        .I1(Q[1]),
        .I2(add_ln62_fu_1370_p2[11]),
        .I3(C_1_address0_local[13]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(ram_reg_bram_9_0[12]),
        .O(ram_reg_bram_2_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h0300020203000000)) 
    ram_reg_bram_2_i_2__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(C_1_address0_local[13]),
        .I3(add_ln62_fu_1370_p2[12]),
        .I4(Q[1]),
        .I5(ram_reg_bram_9_0[12]),
        .O(ram_reg_bram_2_i_2__0_n_5));
  LUT6 #(
    .INIT(64'h0200020202000000)) 
    ram_reg_bram_2_i_3__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(C_1_address0_local[13]),
        .I3(add_ln62_fu_1370_p2[12]),
        .I4(Q[1]),
        .I5(ram_reg_bram_9_0[12]),
        .O(ram_reg_bram_2_i_3__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_3
       (.ADDRARDADDR({C_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_2_n_25,ram_reg_bram_2_n_26,ram_reg_bram_2_n_27,ram_reg_bram_2_n_28,ram_reg_bram_2_n_29,ram_reg_bram_2_n_30,ram_reg_bram_2_n_31,ram_reg_bram_2_n_32,ram_reg_bram_2_n_33,ram_reg_bram_2_n_34,ram_reg_bram_2_n_35,ram_reg_bram_2_n_36,ram_reg_bram_2_n_37,ram_reg_bram_2_n_38,ram_reg_bram_2_n_39,ram_reg_bram_2_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_2_n_139,ram_reg_bram_2_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_3_i_1__0_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(C_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_3_n_25,ram_reg_bram_3_n_26,ram_reg_bram_3_n_27,ram_reg_bram_3_n_28,ram_reg_bram_3_n_29,ram_reg_bram_3_n_30,ram_reg_bram_3_n_31,ram_reg_bram_3_n_32,ram_reg_bram_3_n_33,ram_reg_bram_3_n_34,ram_reg_bram_3_n_35,ram_reg_bram_3_n_36,ram_reg_bram_3_n_37,ram_reg_bram_3_n_38,ram_reg_bram_3_n_39,ram_reg_bram_3_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_3_n_139,ram_reg_bram_3_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_1[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_3_i_2__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_3_i_3__0_n_5,ram_reg_bram_3_i_3__0_n_5,ram_reg_bram_3_i_3__0_n_5,ram_reg_bram_3_i_3__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF335FFF5F)) 
    ram_reg_bram_3_i_1__0
       (.I0(ram_reg_bram_9_0[11]),
        .I1(add_ln62_fu_1370_p2[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_3_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h00000000CC800080)) 
    ram_reg_bram_3_i_2__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_3_i_2__0_n_5));
  LUT6 #(
    .INIT(64'h0000000088800080)) 
    ram_reg_bram_3_i_3__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_3_i_3__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_4
       (.ADDRARDADDR({C_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_3_n_25,ram_reg_bram_3_n_26,ram_reg_bram_3_n_27,ram_reg_bram_3_n_28,ram_reg_bram_3_n_29,ram_reg_bram_3_n_30,ram_reg_bram_3_n_31,ram_reg_bram_3_n_32,ram_reg_bram_3_n_33,ram_reg_bram_3_n_34,ram_reg_bram_3_n_35,ram_reg_bram_3_n_36,ram_reg_bram_3_n_37,ram_reg_bram_3_n_38,ram_reg_bram_3_n_39,ram_reg_bram_3_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_3_n_139,ram_reg_bram_3_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_4_i_1__0_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(C_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_4_n_25,ram_reg_bram_4_n_26,ram_reg_bram_4_n_27,ram_reg_bram_4_n_28,ram_reg_bram_4_n_29,ram_reg_bram_4_n_30,ram_reg_bram_4_n_31,ram_reg_bram_4_n_32,ram_reg_bram_4_n_33,ram_reg_bram_4_n_34,ram_reg_bram_4_n_35,ram_reg_bram_4_n_36,ram_reg_bram_4_n_37,ram_reg_bram_4_n_38,ram_reg_bram_4_n_39,ram_reg_bram_4_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_4_n_139,ram_reg_bram_4_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_1[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_4_i_2__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_4_i_3__0_n_5,ram_reg_bram_4_i_3__0_n_5,ram_reg_bram_4_i_3__0_n_5,ram_reg_bram_4_i_3__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFACCFAFFFFFFFF)) 
    ram_reg_bram_4_i_1__0
       (.I0(ram_reg_bram_9_0[11]),
        .I1(add_ln62_fu_1370_p2[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_4_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h0002330200000000)) 
    ram_reg_bram_4_i_2__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_4_i_2__0_n_5));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    ram_reg_bram_4_i_3__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_4_i_3__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_5
       (.ADDRARDADDR({C_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_4_n_25,ram_reg_bram_4_n_26,ram_reg_bram_4_n_27,ram_reg_bram_4_n_28,ram_reg_bram_4_n_29,ram_reg_bram_4_n_30,ram_reg_bram_4_n_31,ram_reg_bram_4_n_32,ram_reg_bram_4_n_33,ram_reg_bram_4_n_34,ram_reg_bram_4_n_35,ram_reg_bram_4_n_36,ram_reg_bram_4_n_37,ram_reg_bram_4_n_38,ram_reg_bram_4_n_39,ram_reg_bram_4_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_4_n_139,ram_reg_bram_4_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_5_i_1__0_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(C_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_5_n_25,ram_reg_bram_5_n_26,ram_reg_bram_5_n_27,ram_reg_bram_5_n_28,ram_reg_bram_5_n_29,ram_reg_bram_5_n_30,ram_reg_bram_5_n_31,ram_reg_bram_5_n_32,ram_reg_bram_5_n_33,ram_reg_bram_5_n_34,ram_reg_bram_5_n_35,ram_reg_bram_5_n_36,ram_reg_bram_5_n_37,ram_reg_bram_5_n_38,ram_reg_bram_5_n_39,ram_reg_bram_5_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_5_n_139,ram_reg_bram_5_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_1[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_5_i_2__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_5_i_3__0_n_5,ram_reg_bram_5_i_3__0_n_5,ram_reg_bram_5_i_3__0_n_5,ram_reg_bram_5_i_3__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFF3FFFDDFF1DFF)) 
    ram_reg_bram_5_i_1__0
       (.I0(ram_reg_bram_9_0[11]),
        .I1(Q[1]),
        .I2(add_ln62_fu_1370_p2[11]),
        .I3(C_1_address0_local[13]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(ram_reg_bram_9_0[12]),
        .O(ram_reg_bram_5_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h00C0000000C08080)) 
    ram_reg_bram_5_i_2__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(C_1_address0_local[13]),
        .I3(add_ln62_fu_1370_p2[12]),
        .I4(Q[1]),
        .I5(ram_reg_bram_9_0[12]),
        .O(ram_reg_bram_5_i_2__0_n_5));
  LUT6 #(
    .INIT(64'h0080000000808080)) 
    ram_reg_bram_5_i_3__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(C_1_address0_local[13]),
        .I3(add_ln62_fu_1370_p2[12]),
        .I4(Q[1]),
        .I5(ram_reg_bram_9_0[12]),
        .O(ram_reg_bram_5_i_3__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_6
       (.ADDRARDADDR({C_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_5_n_25,ram_reg_bram_5_n_26,ram_reg_bram_5_n_27,ram_reg_bram_5_n_28,ram_reg_bram_5_n_29,ram_reg_bram_5_n_30,ram_reg_bram_5_n_31,ram_reg_bram_5_n_32,ram_reg_bram_5_n_33,ram_reg_bram_5_n_34,ram_reg_bram_5_n_35,ram_reg_bram_5_n_36,ram_reg_bram_5_n_37,ram_reg_bram_5_n_38,ram_reg_bram_5_n_39,ram_reg_bram_5_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_5_n_139,ram_reg_bram_5_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_6_i_1__0_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(C_1_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_6_n_25,ram_reg_bram_6_n_26,ram_reg_bram_6_n_27,ram_reg_bram_6_n_28,ram_reg_bram_6_n_29,ram_reg_bram_6_n_30,ram_reg_bram_6_n_31,ram_reg_bram_6_n_32,ram_reg_bram_6_n_33,ram_reg_bram_6_n_34,ram_reg_bram_6_n_35,ram_reg_bram_6_n_36,ram_reg_bram_6_n_37,ram_reg_bram_6_n_38,ram_reg_bram_6_n_39,ram_reg_bram_6_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_6_n_139,ram_reg_bram_6_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_1[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_6_i_2__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_6_i_3__0_n_5,ram_reg_bram_6_i_3__0_n_5,ram_reg_bram_6_i_3__0_n_5,ram_reg_bram_6_i_3__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB8BBFCFFFFFFFFFF)) 
    ram_reg_bram_6_i_1__0
       (.I0(add_ln62_fu_1370_p2[11]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[11]),
        .I3(ram_reg_bram_9_0[12]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_6_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h3320002000000000)) 
    ram_reg_bram_6_i_2__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_6_i_2__0_n_5));
  LUT6 #(
    .INIT(64'h2220002000000000)) 
    ram_reg_bram_6_i_3__0
       (.I0(Q[0]),
        .I1(C_1_address0_local[11]),
        .I2(ram_reg_bram_9_0[12]),
        .I3(Q[1]),
        .I4(add_ln62_fu_1370_p2[12]),
        .I5(C_1_address0_local[13]),
        .O(ram_reg_bram_6_i_3__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_7
       (.ADDRARDADDR({C_1_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_6_n_25,ram_reg_bram_6_n_26,ram_reg_bram_6_n_27,ram_reg_bram_6_n_28,ram_reg_bram_6_n_29,ram_reg_bram_6_n_30,ram_reg_bram_6_n_31,ram_reg_bram_6_n_32,ram_reg_bram_6_n_33,ram_reg_bram_6_n_34,ram_reg_bram_6_n_35,ram_reg_bram_6_n_36,ram_reg_bram_6_n_37,ram_reg_bram_6_n_38,ram_reg_bram_6_n_39,ram_reg_bram_6_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_6_n_139,ram_reg_bram_6_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(ram_reg_bram_7_i_1__0_n_5),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(C_1_ce0_local),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_7_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_7_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_10_1[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED[31:16],q0[15:0]}),
        .DOUTBDOUT(NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP({NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED[3:2],q0[17:16]}),
        .DOUTPBDOUTP(NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_7_i_2__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(Q[2]),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_7_i_3__0_n_5,ram_reg_bram_7_i_3__0_n_5,ram_reg_bram_7_i_3__0_n_5,ram_reg_bram_7_i_3__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h1DFFDDFF3FFFFFFF)) 
    ram_reg_bram_7_i_1__0
       (.I0(ram_reg_bram_9_0[12]),
        .I1(Q[1]),
        .I2(add_ln62_fu_1370_p2[12]),
        .I3(C_1_address0_local[13]),
        .I4(add_ln62_fu_1370_p2[11]),
        .I5(ram_reg_bram_9_0[11]),
        .O(ram_reg_bram_7_i_1__0_n_5));
  LUT6 #(
    .INIT(64'hF808000000000000)) 
    ram_reg_bram_7_i_2__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[12]),
        .I2(Q[1]),
        .I3(add_ln62_fu_1370_p2[12]),
        .I4(C_1_address0_local[13]),
        .I5(C_1_address0_local[11]),
        .O(ram_reg_bram_7_i_2__0_n_5));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    ram_reg_bram_7_i_3__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[12]),
        .I2(Q[1]),
        .I3(add_ln62_fu_1370_p2[12]),
        .I4(C_1_address0_local[13]),
        .I5(C_1_address0_local[11]),
        .O(ram_reg_bram_7_i_3__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_8
       (.ADDRARDADDR({C_1_address0_local[12:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_8_CASDOUTA_UNCONNECTED[31:4],ram_reg_bram_8_n_37,ram_reg_bram_8_n_38,ram_reg_bram_8_n_39,ram_reg_bram_8_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_8_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({ram_reg_bram_8_n_137,ram_reg_bram_8_n_138,ram_reg_bram_8_n_139,ram_reg_bram_8_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_8_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_8_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_8_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_8_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[21:18]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_8_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_8_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_8_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_8_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_8_i_1__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_8_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_8_i_4_n_5,ram_reg_bram_8_i_4_n_5,ram_reg_bram_8_i_4_n_5,ram_reg_bram_8_i_4_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h02F2)) 
    ram_reg_bram_8_i_1__1
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[1]),
        .I3(add_ln62_fu_1370_p2[13]),
        .O(ram_reg_bram_8_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_8_i_2
       (.I0(add_ln62_fu_1370_p2[12]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[12]),
        .O(C_1_address0_local[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_8_i_3
       (.I0(add_ln62_fu_1370_p2[11]),
        .I1(Q[1]),
        .I2(ram_reg_bram_9_0[11]),
        .O(C_1_address0_local[11]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_bram_8_i_4
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[1]),
        .I3(add_ln62_fu_1370_p2[13]),
        .O(ram_reg_bram_8_i_4_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_9
       (.ADDRARDADDR({C_1_address0_local[12:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_8_n_37,ram_reg_bram_8_n_38,ram_reg_bram_8_n_39,ram_reg_bram_8_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({ram_reg_bram_8_n_137,ram_reg_bram_8_n_138,ram_reg_bram_8_n_139,ram_reg_bram_8_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_9_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_9_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_9_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_9_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(ram_reg_bram_9_i_1__0_n_5),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(C_1_ce0_local),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_9_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_9_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_9_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_1[21:18]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_9_DOUTADOUT_UNCONNECTED[31:4],q0[21:18]}),
        .DOUTBDOUT(NLW_ram_reg_bram_9_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_9_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_9_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_9_i_2__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(Q[2]),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_9_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_9_i_3__0_n_5,ram_reg_bram_9_i_3__0_n_5,ram_reg_bram_9_i_3__0_n_5,ram_reg_bram_9_i_3__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    ram_reg_bram_9_i_1__0
       (.I0(ram_reg_bram_9_0[13]),
        .I1(Q[1]),
        .I2(add_ln62_fu_1370_p2[13]),
        .O(ram_reg_bram_9_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    ram_reg_bram_9_i_2__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[1]),
        .I3(add_ln62_fu_1370_p2[13]),
        .O(ram_reg_bram_9_i_2__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_bram_9_i_3__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[1]),
        .I3(add_ln62_fu_1370_p2[13]),
        .O(ram_reg_bram_9_i_3__0_n_5));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_1_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_top_kernel_A_1_RAM_AUTO_1R1W_1
   (\ap_CS_fsm_reg[61] ,
    \ap_CS_fsm_reg[61]_0 ,
    add_ln56_1_fu_1086_p2,
    q0,
    \ap_CS_fsm_reg[61]_1 ,
    \ap_CS_fsm_reg[61]_2 ,
    \ap_CS_fsm_reg[61]_3 ,
    \ap_CS_fsm_reg[61]_4 ,
    \ap_CS_fsm_reg[61]_5 ,
    \ap_CS_fsm_reg[61]_6 ,
    \ap_CS_fsm_reg[61]_7 ,
    \ap_CS_fsm_reg[61]_8 ,
    \ap_CS_fsm_reg[61]_9 ,
    \ap_CS_fsm_reg[61]_10 ,
    \ap_CS_fsm_reg[61]_11 ,
    \ap_CS_fsm_reg[61]_12 ,
    \ap_CS_fsm_reg[61]_13 ,
    \ap_CS_fsm_reg[61]_14 ,
    \ap_CS_fsm_reg[61]_15 ,
    \ap_CS_fsm_reg[61]_16 ,
    \ap_CS_fsm_reg[61]_17 ,
    \ap_CS_fsm_reg[61]_18 ,
    \ap_CS_fsm_reg[61]_19 ,
    \ap_CS_fsm_reg[61]_20 ,
    \ap_CS_fsm_reg[61]_21 ,
    \ap_CS_fsm_reg[61]_22 ,
    \ap_CS_fsm_reg[61]_23 ,
    Q,
    shl_ln_fu_924_p3,
    \empty_33_reg_383_reg[0] ,
    \empty_33_reg_383_reg[0]_0 ,
    \zext_ln56_1_reg_1570_reg[12] ,
    ram_reg_bram_9_0,
    \zext_ln56_1_reg_1570_reg[13] ,
    ram_reg_bram_10_0,
    ap_clk,
    select_ln38_1_fu_838_p3);
  output \ap_CS_fsm_reg[61] ;
  output \ap_CS_fsm_reg[61]_0 ;
  output [7:0]add_ln56_1_fu_1086_p2;
  output [23:0]q0;
  output \ap_CS_fsm_reg[61]_1 ;
  output \ap_CS_fsm_reg[61]_2 ;
  output \ap_CS_fsm_reg[61]_3 ;
  output \ap_CS_fsm_reg[61]_4 ;
  output \ap_CS_fsm_reg[61]_5 ;
  output \ap_CS_fsm_reg[61]_6 ;
  output \ap_CS_fsm_reg[61]_7 ;
  output \ap_CS_fsm_reg[61]_8 ;
  output \ap_CS_fsm_reg[61]_9 ;
  output \ap_CS_fsm_reg[61]_10 ;
  output \ap_CS_fsm_reg[61]_11 ;
  output \ap_CS_fsm_reg[61]_12 ;
  output \ap_CS_fsm_reg[61]_13 ;
  output \ap_CS_fsm_reg[61]_14 ;
  output \ap_CS_fsm_reg[61]_15 ;
  output \ap_CS_fsm_reg[61]_16 ;
  output \ap_CS_fsm_reg[61]_17 ;
  output \ap_CS_fsm_reg[61]_18 ;
  output \ap_CS_fsm_reg[61]_19 ;
  output \ap_CS_fsm_reg[61]_20 ;
  output \ap_CS_fsm_reg[61]_21 ;
  output \ap_CS_fsm_reg[61]_22 ;
  output \ap_CS_fsm_reg[61]_23 ;
  input [4:0]Q;
  input [23:0]shl_ln_fu_924_p3;
  input [2:0]\empty_33_reg_383_reg[0] ;
  input \empty_33_reg_383_reg[0]_0 ;
  input [6:0]\zext_ln56_1_reg_1570_reg[12] ;
  input [13:0]ram_reg_bram_9_0;
  input [7:0]\zext_ln56_1_reg_1570_reg[13] ;
  input [7:0]ram_reg_bram_10_0;
  input ap_clk;
  input [23:0]select_ln38_1_fu_838_p3;

  wire [4:0]Q;
  wire [13:5]add_ln48_2_fu_914_p2;
  wire [7:0]add_ln56_1_fu_1086_p2;
  wire \ap_CS_fsm_reg[61] ;
  wire \ap_CS_fsm_reg[61]_0 ;
  wire \ap_CS_fsm_reg[61]_1 ;
  wire \ap_CS_fsm_reg[61]_10 ;
  wire \ap_CS_fsm_reg[61]_11 ;
  wire \ap_CS_fsm_reg[61]_12 ;
  wire \ap_CS_fsm_reg[61]_13 ;
  wire \ap_CS_fsm_reg[61]_14 ;
  wire \ap_CS_fsm_reg[61]_15 ;
  wire \ap_CS_fsm_reg[61]_16 ;
  wire \ap_CS_fsm_reg[61]_17 ;
  wire \ap_CS_fsm_reg[61]_18 ;
  wire \ap_CS_fsm_reg[61]_19 ;
  wire \ap_CS_fsm_reg[61]_2 ;
  wire \ap_CS_fsm_reg[61]_20 ;
  wire \ap_CS_fsm_reg[61]_21 ;
  wire \ap_CS_fsm_reg[61]_22 ;
  wire \ap_CS_fsm_reg[61]_23 ;
  wire \ap_CS_fsm_reg[61]_3 ;
  wire \ap_CS_fsm_reg[61]_4 ;
  wire \ap_CS_fsm_reg[61]_5 ;
  wire \ap_CS_fsm_reg[61]_6 ;
  wire \ap_CS_fsm_reg[61]_7 ;
  wire \ap_CS_fsm_reg[61]_8 ;
  wire \ap_CS_fsm_reg[61]_9 ;
  wire ap_clk;
  wire \empty_33_reg_383[15]_i_10_n_5 ;
  wire \empty_33_reg_383[15]_i_3_n_5 ;
  wire \empty_33_reg_383[15]_i_4_n_5 ;
  wire \empty_33_reg_383[15]_i_5_n_5 ;
  wire \empty_33_reg_383[15]_i_6_n_5 ;
  wire \empty_33_reg_383[15]_i_7_n_5 ;
  wire \empty_33_reg_383[15]_i_8_n_5 ;
  wire \empty_33_reg_383[15]_i_9_n_5 ;
  wire \empty_33_reg_383[22]_i_10_n_5 ;
  wire \empty_33_reg_383[22]_i_11_n_5 ;
  wire \empty_33_reg_383[22]_i_12_n_5 ;
  wire \empty_33_reg_383[22]_i_13_n_5 ;
  wire \empty_33_reg_383[22]_i_14_n_5 ;
  wire \empty_33_reg_383[22]_i_15_n_5 ;
  wire \empty_33_reg_383[22]_i_16_n_5 ;
  wire \empty_33_reg_383[22]_i_17_n_5 ;
  wire \empty_33_reg_383[22]_i_18_n_5 ;
  wire \empty_33_reg_383[22]_i_19_n_5 ;
  wire \empty_33_reg_383[22]_i_20_n_5 ;
  wire \empty_33_reg_383[22]_i_21_n_5 ;
  wire \empty_33_reg_383[22]_i_22_n_5 ;
  wire \empty_33_reg_383[22]_i_23_n_5 ;
  wire \empty_33_reg_383[22]_i_25_n_5 ;
  wire \empty_33_reg_383[22]_i_26_n_5 ;
  wire \empty_33_reg_383[22]_i_27_n_5 ;
  wire \empty_33_reg_383[22]_i_28_n_5 ;
  wire \empty_33_reg_383[22]_i_29_n_5 ;
  wire \empty_33_reg_383[22]_i_30_n_5 ;
  wire \empty_33_reg_383[22]_i_31_n_5 ;
  wire \empty_33_reg_383[22]_i_32_n_5 ;
  wire \empty_33_reg_383[22]_i_33_n_5 ;
  wire \empty_33_reg_383[22]_i_34_n_5 ;
  wire \empty_33_reg_383[22]_i_35_n_5 ;
  wire \empty_33_reg_383[22]_i_36_n_5 ;
  wire \empty_33_reg_383[22]_i_37_n_5 ;
  wire \empty_33_reg_383[22]_i_38_n_5 ;
  wire \empty_33_reg_383[22]_i_39_n_5 ;
  wire \empty_33_reg_383[22]_i_40_n_5 ;
  wire \empty_33_reg_383[22]_i_7_n_5 ;
  wire \empty_33_reg_383[22]_i_8_n_5 ;
  wire \empty_33_reg_383[22]_i_9_n_5 ;
  wire \empty_33_reg_383[7]_i_10_n_5 ;
  wire \empty_33_reg_383[7]_i_3_n_5 ;
  wire \empty_33_reg_383[7]_i_4_n_5 ;
  wire \empty_33_reg_383[7]_i_5_n_5 ;
  wire \empty_33_reg_383[7]_i_6_n_5 ;
  wire \empty_33_reg_383[7]_i_7_n_5 ;
  wire \empty_33_reg_383[7]_i_8_n_5 ;
  wire \empty_33_reg_383[7]_i_9_n_5 ;
  wire [2:0]\empty_33_reg_383_reg[0] ;
  wire \empty_33_reg_383_reg[0]_0 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_10 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_11 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_12 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_13 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_14 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_15 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_16 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_17 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_18 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_19 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_20 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_5 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_6 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_7 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_8 ;
  wire \empty_33_reg_383_reg[15]_i_2_n_9 ;
  wire \empty_33_reg_383_reg[22]_i_24_n_10 ;
  wire \empty_33_reg_383_reg[22]_i_24_n_11 ;
  wire \empty_33_reg_383_reg[22]_i_24_n_12 ;
  wire \empty_33_reg_383_reg[22]_i_24_n_5 ;
  wire \empty_33_reg_383_reg[22]_i_24_n_6 ;
  wire \empty_33_reg_383_reg[22]_i_24_n_7 ;
  wire \empty_33_reg_383_reg[22]_i_24_n_8 ;
  wire \empty_33_reg_383_reg[22]_i_24_n_9 ;
  wire \empty_33_reg_383_reg[22]_i_4_n_10 ;
  wire \empty_33_reg_383_reg[22]_i_4_n_11 ;
  wire \empty_33_reg_383_reg[22]_i_4_n_12 ;
  wire \empty_33_reg_383_reg[22]_i_4_n_5 ;
  wire \empty_33_reg_383_reg[22]_i_4_n_6 ;
  wire \empty_33_reg_383_reg[22]_i_4_n_7 ;
  wire \empty_33_reg_383_reg[22]_i_4_n_8 ;
  wire \empty_33_reg_383_reg[22]_i_4_n_9 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_10 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_11 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_12 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_14 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_15 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_16 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_17 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_18 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_19 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_20 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_6 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_7 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_8 ;
  wire \empty_33_reg_383_reg[22]_i_5_n_9 ;
  wire \empty_33_reg_383_reg[22]_i_6_n_10 ;
  wire \empty_33_reg_383_reg[22]_i_6_n_11 ;
  wire \empty_33_reg_383_reg[22]_i_6_n_12 ;
  wire \empty_33_reg_383_reg[22]_i_6_n_5 ;
  wire \empty_33_reg_383_reg[22]_i_6_n_6 ;
  wire \empty_33_reg_383_reg[22]_i_6_n_7 ;
  wire \empty_33_reg_383_reg[22]_i_6_n_8 ;
  wire \empty_33_reg_383_reg[22]_i_6_n_9 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_10 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_11 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_12 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_13 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_14 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_15 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_16 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_17 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_18 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_19 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_20 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_5 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_6 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_7 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_8 ;
  wire \empty_33_reg_383_reg[7]_i_2_n_9 ;
  wire [23:0]q0;
  wire ram_reg_bram_0_i_1__1_n_5;
  wire ram_reg_bram_0_i_31_n_5;
  wire ram_reg_bram_0_i_32_n_10;
  wire ram_reg_bram_0_i_32_n_11;
  wire ram_reg_bram_0_i_32_n_12;
  wire ram_reg_bram_0_i_32_n_5;
  wire ram_reg_bram_0_i_32_n_6;
  wire ram_reg_bram_0_i_32_n_7;
  wire ram_reg_bram_0_i_32_n_8;
  wire ram_reg_bram_0_i_32_n_9;
  wire ram_reg_bram_0_i_35_n_5;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_25;
  wire ram_reg_bram_0_n_26;
  wire ram_reg_bram_0_n_27;
  wire ram_reg_bram_0_n_28;
  wire ram_reg_bram_0_n_29;
  wire ram_reg_bram_0_n_30;
  wire ram_reg_bram_0_n_31;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire [7:0]ram_reg_bram_10_0;
  wire ram_reg_bram_1_i_1__1_n_5;
  wire ram_reg_bram_1_i_3__1_n_5;
  wire ram_reg_bram_1_i_4__1_n_5;
  wire ram_reg_bram_1_n_139;
  wire ram_reg_bram_1_n_140;
  wire ram_reg_bram_1_n_25;
  wire ram_reg_bram_1_n_26;
  wire ram_reg_bram_1_n_27;
  wire ram_reg_bram_1_n_28;
  wire ram_reg_bram_1_n_29;
  wire ram_reg_bram_1_n_30;
  wire ram_reg_bram_1_n_31;
  wire ram_reg_bram_1_n_32;
  wire ram_reg_bram_1_n_33;
  wire ram_reg_bram_1_n_34;
  wire ram_reg_bram_1_n_35;
  wire ram_reg_bram_1_n_36;
  wire ram_reg_bram_1_n_37;
  wire ram_reg_bram_1_n_38;
  wire ram_reg_bram_1_n_39;
  wire ram_reg_bram_1_n_40;
  wire ram_reg_bram_2_i_1__1_n_5;
  wire ram_reg_bram_2_i_2__1_n_5;
  wire ram_reg_bram_2_i_3__1_n_5;
  wire ram_reg_bram_2_n_139;
  wire ram_reg_bram_2_n_140;
  wire ram_reg_bram_2_n_25;
  wire ram_reg_bram_2_n_26;
  wire ram_reg_bram_2_n_27;
  wire ram_reg_bram_2_n_28;
  wire ram_reg_bram_2_n_29;
  wire ram_reg_bram_2_n_30;
  wire ram_reg_bram_2_n_31;
  wire ram_reg_bram_2_n_32;
  wire ram_reg_bram_2_n_33;
  wire ram_reg_bram_2_n_34;
  wire ram_reg_bram_2_n_35;
  wire ram_reg_bram_2_n_36;
  wire ram_reg_bram_2_n_37;
  wire ram_reg_bram_2_n_38;
  wire ram_reg_bram_2_n_39;
  wire ram_reg_bram_2_n_40;
  wire ram_reg_bram_3_i_1__1_n_5;
  wire ram_reg_bram_3_i_2__1_n_5;
  wire ram_reg_bram_3_i_3__1_n_5;
  wire ram_reg_bram_3_n_139;
  wire ram_reg_bram_3_n_140;
  wire ram_reg_bram_3_n_25;
  wire ram_reg_bram_3_n_26;
  wire ram_reg_bram_3_n_27;
  wire ram_reg_bram_3_n_28;
  wire ram_reg_bram_3_n_29;
  wire ram_reg_bram_3_n_30;
  wire ram_reg_bram_3_n_31;
  wire ram_reg_bram_3_n_32;
  wire ram_reg_bram_3_n_33;
  wire ram_reg_bram_3_n_34;
  wire ram_reg_bram_3_n_35;
  wire ram_reg_bram_3_n_36;
  wire ram_reg_bram_3_n_37;
  wire ram_reg_bram_3_n_38;
  wire ram_reg_bram_3_n_39;
  wire ram_reg_bram_3_n_40;
  wire ram_reg_bram_4_i_1__1_n_5;
  wire ram_reg_bram_4_i_2__1_n_5;
  wire ram_reg_bram_4_i_3__1_n_5;
  wire ram_reg_bram_4_n_139;
  wire ram_reg_bram_4_n_140;
  wire ram_reg_bram_4_n_25;
  wire ram_reg_bram_4_n_26;
  wire ram_reg_bram_4_n_27;
  wire ram_reg_bram_4_n_28;
  wire ram_reg_bram_4_n_29;
  wire ram_reg_bram_4_n_30;
  wire ram_reg_bram_4_n_31;
  wire ram_reg_bram_4_n_32;
  wire ram_reg_bram_4_n_33;
  wire ram_reg_bram_4_n_34;
  wire ram_reg_bram_4_n_35;
  wire ram_reg_bram_4_n_36;
  wire ram_reg_bram_4_n_37;
  wire ram_reg_bram_4_n_38;
  wire ram_reg_bram_4_n_39;
  wire ram_reg_bram_4_n_40;
  wire ram_reg_bram_5_i_1__1_n_5;
  wire ram_reg_bram_5_i_2__1_n_5;
  wire ram_reg_bram_5_i_3__1_n_5;
  wire ram_reg_bram_5_n_139;
  wire ram_reg_bram_5_n_140;
  wire ram_reg_bram_5_n_25;
  wire ram_reg_bram_5_n_26;
  wire ram_reg_bram_5_n_27;
  wire ram_reg_bram_5_n_28;
  wire ram_reg_bram_5_n_29;
  wire ram_reg_bram_5_n_30;
  wire ram_reg_bram_5_n_31;
  wire ram_reg_bram_5_n_32;
  wire ram_reg_bram_5_n_33;
  wire ram_reg_bram_5_n_34;
  wire ram_reg_bram_5_n_35;
  wire ram_reg_bram_5_n_36;
  wire ram_reg_bram_5_n_37;
  wire ram_reg_bram_5_n_38;
  wire ram_reg_bram_5_n_39;
  wire ram_reg_bram_5_n_40;
  wire ram_reg_bram_6_i_1__1_n_5;
  wire ram_reg_bram_6_i_2__1_n_5;
  wire ram_reg_bram_6_i_3__1_n_5;
  wire ram_reg_bram_6_n_139;
  wire ram_reg_bram_6_n_140;
  wire ram_reg_bram_6_n_25;
  wire ram_reg_bram_6_n_26;
  wire ram_reg_bram_6_n_27;
  wire ram_reg_bram_6_n_28;
  wire ram_reg_bram_6_n_29;
  wire ram_reg_bram_6_n_30;
  wire ram_reg_bram_6_n_31;
  wire ram_reg_bram_6_n_32;
  wire ram_reg_bram_6_n_33;
  wire ram_reg_bram_6_n_34;
  wire ram_reg_bram_6_n_35;
  wire ram_reg_bram_6_n_36;
  wire ram_reg_bram_6_n_37;
  wire ram_reg_bram_6_n_38;
  wire ram_reg_bram_6_n_39;
  wire ram_reg_bram_6_n_40;
  wire ram_reg_bram_7_i_1__1_n_5;
  wire ram_reg_bram_7_i_2__1_n_5;
  wire ram_reg_bram_7_i_3__1_n_5;
  wire ram_reg_bram_8_i_1__0_n_5;
  wire ram_reg_bram_8_i_8_n_5;
  wire ram_reg_bram_8_n_137;
  wire ram_reg_bram_8_n_138;
  wire ram_reg_bram_8_n_139;
  wire ram_reg_bram_8_n_140;
  wire ram_reg_bram_8_n_37;
  wire ram_reg_bram_8_n_38;
  wire ram_reg_bram_8_n_39;
  wire ram_reg_bram_8_n_40;
  wire [13:0]ram_reg_bram_9_0;
  wire ram_reg_bram_9_i_1__1_n_5;
  wire ram_reg_bram_9_i_2__1_n_5;
  wire ram_reg_bram_9_i_3__1_n_5;
  wire [23:0]select_ln38_1_fu_838_p3;
  wire [23:0]shl_ln_fu_924_p3;
  wire tmp_13_fu_1020_p3;
  wire [13:0]tmp_address0_local;
  wire tmp_ce0_local;
  wire \zext_ln56_1_reg_1570[12]_i_2_n_5 ;
  wire [6:0]\zext_ln56_1_reg_1570_reg[12] ;
  wire \zext_ln56_1_reg_1570_reg[12]_i_1_n_10 ;
  wire \zext_ln56_1_reg_1570_reg[12]_i_1_n_11 ;
  wire \zext_ln56_1_reg_1570_reg[12]_i_1_n_12 ;
  wire \zext_ln56_1_reg_1570_reg[12]_i_1_n_5 ;
  wire \zext_ln56_1_reg_1570_reg[12]_i_1_n_6 ;
  wire \zext_ln56_1_reg_1570_reg[12]_i_1_n_7 ;
  wire \zext_ln56_1_reg_1570_reg[12]_i_1_n_8 ;
  wire \zext_ln56_1_reg_1570_reg[12]_i_1_n_9 ;
  wire [7:0]\zext_ln56_1_reg_1570_reg[13] ;
  wire [7:0]\NLW_empty_33_reg_383_reg[22]_i_24_O_UNCONNECTED ;
  wire [7:0]\NLW_empty_33_reg_383_reg[22]_i_4_O_UNCONNECTED ;
  wire [7:7]\NLW_empty_33_reg_383_reg[22]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_empty_33_reg_383_reg[22]_i_6_O_UNCONNECTED ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [0:0]NLW_ram_reg_bram_0_i_32_O_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_10_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_10_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_CASDOUTPB_UNCONNECTED;
  wire [31:2]NLW_ram_reg_bram_10_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_10_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_10_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_7_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_8_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_8_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_bram_8_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_8_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_8_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_8_RDADDRECC_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_8_i_9_CO_UNCONNECTED;
  wire [7:1]NLW_ram_reg_bram_8_i_9_O_UNCONNECTED;
  wire NLW_ram_reg_bram_9_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_CASDOUTPB_UNCONNECTED;
  wire [31:4]NLW_ram_reg_bram_9_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_9_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_9_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_9_RDADDRECC_UNCONNECTED;
  wire [7:0]\NLW_zext_ln56_1_reg_1570_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_zext_ln56_1_reg_1570_reg[13]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[0]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[7]_i_2_n_20 ),
        .O(\ap_CS_fsm_reg[61]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[10]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[15]_i_2_n_18 ),
        .O(\ap_CS_fsm_reg[61]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[11]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[15]_i_2_n_17 ),
        .O(\ap_CS_fsm_reg[61]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[12]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[15]_i_2_n_16 ),
        .O(\ap_CS_fsm_reg[61]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[13]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[15]_i_2_n_15 ),
        .O(\ap_CS_fsm_reg[61]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[14]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[15]_i_2_n_14 ),
        .O(\ap_CS_fsm_reg[61]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[15]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[15]_i_2_n_13 ),
        .O(\ap_CS_fsm_reg[61]_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[15]_i_10 
       (.I0(q0[8]),
        .I1(shl_ln_fu_924_p3[8]),
        .O(\empty_33_reg_383[15]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[15]_i_3 
       (.I0(q0[15]),
        .I1(shl_ln_fu_924_p3[15]),
        .O(\empty_33_reg_383[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[15]_i_4 
       (.I0(q0[14]),
        .I1(shl_ln_fu_924_p3[14]),
        .O(\empty_33_reg_383[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[15]_i_5 
       (.I0(q0[13]),
        .I1(shl_ln_fu_924_p3[13]),
        .O(\empty_33_reg_383[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[15]_i_6 
       (.I0(q0[12]),
        .I1(shl_ln_fu_924_p3[12]),
        .O(\empty_33_reg_383[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[15]_i_7 
       (.I0(q0[11]),
        .I1(shl_ln_fu_924_p3[11]),
        .O(\empty_33_reg_383[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[15]_i_8 
       (.I0(q0[10]),
        .I1(shl_ln_fu_924_p3[10]),
        .O(\empty_33_reg_383[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[15]_i_9 
       (.I0(q0[9]),
        .I1(shl_ln_fu_924_p3[9]),
        .O(\empty_33_reg_383[15]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[16]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[22]_i_5_n_20 ),
        .O(\ap_CS_fsm_reg[61]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[17]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[22]_i_5_n_19 ),
        .O(\ap_CS_fsm_reg[61]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[18]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[22]_i_5_n_18 ),
        .O(\ap_CS_fsm_reg[61]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[19]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[22]_i_5_n_17 ),
        .O(\ap_CS_fsm_reg[61]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[1]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[7]_i_2_n_19 ),
        .O(\ap_CS_fsm_reg[61]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[20]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[22]_i_5_n_16 ),
        .O(\ap_CS_fsm_reg[61]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[21]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[22]_i_5_n_15 ),
        .O(\ap_CS_fsm_reg[61]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \empty_33_reg_383[22]_i_1 
       (.I0(Q[3]),
        .I1(\empty_33_reg_383_reg[0] [1]),
        .I2(\empty_33_reg_383_reg[0] [2]),
        .I3(\empty_33_reg_383_reg[0] [0]),
        .I4(\empty_33_reg_383_reg[0]_0 ),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[61]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_10 
       (.I0(q0[21]),
        .I1(shl_ln_fu_924_p3[21]),
        .O(\empty_33_reg_383[22]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_11 
       (.I0(q0[20]),
        .I1(shl_ln_fu_924_p3[20]),
        .O(\empty_33_reg_383[22]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_12 
       (.I0(q0[19]),
        .I1(shl_ln_fu_924_p3[19]),
        .O(\empty_33_reg_383[22]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_13 
       (.I0(q0[18]),
        .I1(shl_ln_fu_924_p3[18]),
        .O(\empty_33_reg_383[22]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_14 
       (.I0(q0[17]),
        .I1(shl_ln_fu_924_p3[17]),
        .O(\empty_33_reg_383[22]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_15 
       (.I0(q0[16]),
        .I1(shl_ln_fu_924_p3[16]),
        .O(\empty_33_reg_383[22]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_16 
       (.I0(shl_ln_fu_924_p3[23]),
        .I1(q0[23]),
        .O(\empty_33_reg_383[22]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_17 
       (.I0(q0[22]),
        .I1(shl_ln_fu_924_p3[22]),
        .O(\empty_33_reg_383[22]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_18 
       (.I0(q0[21]),
        .I1(shl_ln_fu_924_p3[21]),
        .O(\empty_33_reg_383[22]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_19 
       (.I0(q0[20]),
        .I1(shl_ln_fu_924_p3[20]),
        .O(\empty_33_reg_383[22]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[22]_i_2 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[22]_i_5_n_14 ),
        .O(\ap_CS_fsm_reg[61]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_20 
       (.I0(q0[19]),
        .I1(shl_ln_fu_924_p3[19]),
        .O(\empty_33_reg_383[22]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_21 
       (.I0(q0[18]),
        .I1(shl_ln_fu_924_p3[18]),
        .O(\empty_33_reg_383[22]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_22 
       (.I0(q0[17]),
        .I1(shl_ln_fu_924_p3[17]),
        .O(\empty_33_reg_383[22]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_23 
       (.I0(q0[16]),
        .I1(shl_ln_fu_924_p3[16]),
        .O(\empty_33_reg_383[22]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_25 
       (.I0(q0[15]),
        .I1(shl_ln_fu_924_p3[15]),
        .O(\empty_33_reg_383[22]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_26 
       (.I0(q0[14]),
        .I1(shl_ln_fu_924_p3[14]),
        .O(\empty_33_reg_383[22]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_27 
       (.I0(q0[13]),
        .I1(shl_ln_fu_924_p3[13]),
        .O(\empty_33_reg_383[22]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_28 
       (.I0(q0[12]),
        .I1(shl_ln_fu_924_p3[12]),
        .O(\empty_33_reg_383[22]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_29 
       (.I0(q0[11]),
        .I1(shl_ln_fu_924_p3[11]),
        .O(\empty_33_reg_383[22]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_30 
       (.I0(q0[10]),
        .I1(shl_ln_fu_924_p3[10]),
        .O(\empty_33_reg_383[22]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_31 
       (.I0(q0[9]),
        .I1(shl_ln_fu_924_p3[9]),
        .O(\empty_33_reg_383[22]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_32 
       (.I0(q0[8]),
        .I1(shl_ln_fu_924_p3[8]),
        .O(\empty_33_reg_383[22]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_33 
       (.I0(q0[7]),
        .I1(shl_ln_fu_924_p3[7]),
        .O(\empty_33_reg_383[22]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_34 
       (.I0(q0[6]),
        .I1(shl_ln_fu_924_p3[6]),
        .O(\empty_33_reg_383[22]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_35 
       (.I0(q0[5]),
        .I1(shl_ln_fu_924_p3[5]),
        .O(\empty_33_reg_383[22]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_36 
       (.I0(q0[4]),
        .I1(shl_ln_fu_924_p3[4]),
        .O(\empty_33_reg_383[22]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_37 
       (.I0(q0[3]),
        .I1(shl_ln_fu_924_p3[3]),
        .O(\empty_33_reg_383[22]_i_37_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_38 
       (.I0(q0[2]),
        .I1(shl_ln_fu_924_p3[2]),
        .O(\empty_33_reg_383[22]_i_38_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_39 
       (.I0(q0[1]),
        .I1(shl_ln_fu_924_p3[1]),
        .O(\empty_33_reg_383[22]_i_39_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_40 
       (.I0(q0[0]),
        .I1(shl_ln_fu_924_p3[0]),
        .O(\empty_33_reg_383[22]_i_40_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_33_reg_383[22]_i_7 
       (.I0(shl_ln_fu_924_p3[23]),
        .O(\empty_33_reg_383[22]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_8 
       (.I0(q0[23]),
        .I1(shl_ln_fu_924_p3[23]),
        .O(\empty_33_reg_383[22]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[22]_i_9 
       (.I0(q0[22]),
        .I1(shl_ln_fu_924_p3[22]),
        .O(\empty_33_reg_383[22]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \empty_33_reg_383[23]_i_1 
       (.I0(Q[3]),
        .I1(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I2(\ap_CS_fsm_reg[61]_0 ),
        .I3(shl_ln_fu_924_p3[23]),
        .O(\ap_CS_fsm_reg[61] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[2]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[7]_i_2_n_18 ),
        .O(\ap_CS_fsm_reg[61]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[3]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[7]_i_2_n_17 ),
        .O(\ap_CS_fsm_reg[61]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[4]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[7]_i_2_n_16 ),
        .O(\ap_CS_fsm_reg[61]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[5]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[7]_i_2_n_15 ),
        .O(\ap_CS_fsm_reg[61]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[6]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[7]_i_2_n_14 ),
        .O(\ap_CS_fsm_reg[61]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[7]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[7]_i_2_n_13 ),
        .O(\ap_CS_fsm_reg[61]_16 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[7]_i_10 
       (.I0(q0[0]),
        .I1(shl_ln_fu_924_p3[0]),
        .O(\empty_33_reg_383[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[7]_i_3 
       (.I0(q0[7]),
        .I1(shl_ln_fu_924_p3[7]),
        .O(\empty_33_reg_383[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[7]_i_4 
       (.I0(q0[6]),
        .I1(shl_ln_fu_924_p3[6]),
        .O(\empty_33_reg_383[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[7]_i_5 
       (.I0(q0[5]),
        .I1(shl_ln_fu_924_p3[5]),
        .O(\empty_33_reg_383[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[7]_i_6 
       (.I0(q0[4]),
        .I1(shl_ln_fu_924_p3[4]),
        .O(\empty_33_reg_383[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[7]_i_7 
       (.I0(q0[3]),
        .I1(shl_ln_fu_924_p3[3]),
        .O(\empty_33_reg_383[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[7]_i_8 
       (.I0(q0[2]),
        .I1(shl_ln_fu_924_p3[2]),
        .O(\empty_33_reg_383[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_33_reg_383[7]_i_9 
       (.I0(q0[1]),
        .I1(shl_ln_fu_924_p3[1]),
        .O(\empty_33_reg_383[7]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[8]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[15]_i_2_n_20 ),
        .O(\ap_CS_fsm_reg[61]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hE080)) 
    \empty_33_reg_383[9]_i_1 
       (.I0(\empty_33_reg_383_reg[22]_i_4_n_5 ),
        .I1(tmp_13_fu_1020_p3),
        .I2(Q[3]),
        .I3(\empty_33_reg_383_reg[15]_i_2_n_19 ),
        .O(\ap_CS_fsm_reg[61]_14 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_33_reg_383_reg[15]_i_2 
       (.CI(\empty_33_reg_383_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_33_reg_383_reg[15]_i_2_n_5 ,\empty_33_reg_383_reg[15]_i_2_n_6 ,\empty_33_reg_383_reg[15]_i_2_n_7 ,\empty_33_reg_383_reg[15]_i_2_n_8 ,\empty_33_reg_383_reg[15]_i_2_n_9 ,\empty_33_reg_383_reg[15]_i_2_n_10 ,\empty_33_reg_383_reg[15]_i_2_n_11 ,\empty_33_reg_383_reg[15]_i_2_n_12 }),
        .DI(q0[15:8]),
        .O({\empty_33_reg_383_reg[15]_i_2_n_13 ,\empty_33_reg_383_reg[15]_i_2_n_14 ,\empty_33_reg_383_reg[15]_i_2_n_15 ,\empty_33_reg_383_reg[15]_i_2_n_16 ,\empty_33_reg_383_reg[15]_i_2_n_17 ,\empty_33_reg_383_reg[15]_i_2_n_18 ,\empty_33_reg_383_reg[15]_i_2_n_19 ,\empty_33_reg_383_reg[15]_i_2_n_20 }),
        .S({\empty_33_reg_383[15]_i_3_n_5 ,\empty_33_reg_383[15]_i_4_n_5 ,\empty_33_reg_383[15]_i_5_n_5 ,\empty_33_reg_383[15]_i_6_n_5 ,\empty_33_reg_383[15]_i_7_n_5 ,\empty_33_reg_383[15]_i_8_n_5 ,\empty_33_reg_383[15]_i_9_n_5 ,\empty_33_reg_383[15]_i_10_n_5 }));
  CARRY8 \empty_33_reg_383_reg[22]_i_24 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_33_reg_383_reg[22]_i_24_n_5 ,\empty_33_reg_383_reg[22]_i_24_n_6 ,\empty_33_reg_383_reg[22]_i_24_n_7 ,\empty_33_reg_383_reg[22]_i_24_n_8 ,\empty_33_reg_383_reg[22]_i_24_n_9 ,\empty_33_reg_383_reg[22]_i_24_n_10 ,\empty_33_reg_383_reg[22]_i_24_n_11 ,\empty_33_reg_383_reg[22]_i_24_n_12 }),
        .DI(q0[7:0]),
        .O(\NLW_empty_33_reg_383_reg[22]_i_24_O_UNCONNECTED [7:0]),
        .S({\empty_33_reg_383[22]_i_33_n_5 ,\empty_33_reg_383[22]_i_34_n_5 ,\empty_33_reg_383[22]_i_35_n_5 ,\empty_33_reg_383[22]_i_36_n_5 ,\empty_33_reg_383[22]_i_37_n_5 ,\empty_33_reg_383[22]_i_38_n_5 ,\empty_33_reg_383[22]_i_39_n_5 ,\empty_33_reg_383[22]_i_40_n_5 }));
  CARRY8 \empty_33_reg_383_reg[22]_i_4 
       (.CI(\empty_33_reg_383_reg[22]_i_6_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_33_reg_383_reg[22]_i_4_n_5 ,\empty_33_reg_383_reg[22]_i_4_n_6 ,\empty_33_reg_383_reg[22]_i_4_n_7 ,\empty_33_reg_383_reg[22]_i_4_n_8 ,\empty_33_reg_383_reg[22]_i_4_n_9 ,\empty_33_reg_383_reg[22]_i_4_n_10 ,\empty_33_reg_383_reg[22]_i_4_n_11 ,\empty_33_reg_383_reg[22]_i_4_n_12 }),
        .DI({\empty_33_reg_383[22]_i_7_n_5 ,q0[22:16]}),
        .O(\NLW_empty_33_reg_383_reg[22]_i_4_O_UNCONNECTED [7:0]),
        .S({\empty_33_reg_383[22]_i_8_n_5 ,\empty_33_reg_383[22]_i_9_n_5 ,\empty_33_reg_383[22]_i_10_n_5 ,\empty_33_reg_383[22]_i_11_n_5 ,\empty_33_reg_383[22]_i_12_n_5 ,\empty_33_reg_383[22]_i_13_n_5 ,\empty_33_reg_383[22]_i_14_n_5 ,\empty_33_reg_383[22]_i_15_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_33_reg_383_reg[22]_i_5 
       (.CI(\empty_33_reg_383_reg[15]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_33_reg_383_reg[22]_i_5_CO_UNCONNECTED [7],\empty_33_reg_383_reg[22]_i_5_n_6 ,\empty_33_reg_383_reg[22]_i_5_n_7 ,\empty_33_reg_383_reg[22]_i_5_n_8 ,\empty_33_reg_383_reg[22]_i_5_n_9 ,\empty_33_reg_383_reg[22]_i_5_n_10 ,\empty_33_reg_383_reg[22]_i_5_n_11 ,\empty_33_reg_383_reg[22]_i_5_n_12 }),
        .DI({1'b0,q0[22:16]}),
        .O({tmp_13_fu_1020_p3,\empty_33_reg_383_reg[22]_i_5_n_14 ,\empty_33_reg_383_reg[22]_i_5_n_15 ,\empty_33_reg_383_reg[22]_i_5_n_16 ,\empty_33_reg_383_reg[22]_i_5_n_17 ,\empty_33_reg_383_reg[22]_i_5_n_18 ,\empty_33_reg_383_reg[22]_i_5_n_19 ,\empty_33_reg_383_reg[22]_i_5_n_20 }),
        .S({\empty_33_reg_383[22]_i_16_n_5 ,\empty_33_reg_383[22]_i_17_n_5 ,\empty_33_reg_383[22]_i_18_n_5 ,\empty_33_reg_383[22]_i_19_n_5 ,\empty_33_reg_383[22]_i_20_n_5 ,\empty_33_reg_383[22]_i_21_n_5 ,\empty_33_reg_383[22]_i_22_n_5 ,\empty_33_reg_383[22]_i_23_n_5 }));
  CARRY8 \empty_33_reg_383_reg[22]_i_6 
       (.CI(\empty_33_reg_383_reg[22]_i_24_n_5 ),
        .CI_TOP(1'b0),
        .CO({\empty_33_reg_383_reg[22]_i_6_n_5 ,\empty_33_reg_383_reg[22]_i_6_n_6 ,\empty_33_reg_383_reg[22]_i_6_n_7 ,\empty_33_reg_383_reg[22]_i_6_n_8 ,\empty_33_reg_383_reg[22]_i_6_n_9 ,\empty_33_reg_383_reg[22]_i_6_n_10 ,\empty_33_reg_383_reg[22]_i_6_n_11 ,\empty_33_reg_383_reg[22]_i_6_n_12 }),
        .DI(q0[15:8]),
        .O(\NLW_empty_33_reg_383_reg[22]_i_6_O_UNCONNECTED [7:0]),
        .S({\empty_33_reg_383[22]_i_25_n_5 ,\empty_33_reg_383[22]_i_26_n_5 ,\empty_33_reg_383[22]_i_27_n_5 ,\empty_33_reg_383[22]_i_28_n_5 ,\empty_33_reg_383[22]_i_29_n_5 ,\empty_33_reg_383[22]_i_30_n_5 ,\empty_33_reg_383[22]_i_31_n_5 ,\empty_33_reg_383[22]_i_32_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_33_reg_383_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_33_reg_383_reg[7]_i_2_n_5 ,\empty_33_reg_383_reg[7]_i_2_n_6 ,\empty_33_reg_383_reg[7]_i_2_n_7 ,\empty_33_reg_383_reg[7]_i_2_n_8 ,\empty_33_reg_383_reg[7]_i_2_n_9 ,\empty_33_reg_383_reg[7]_i_2_n_10 ,\empty_33_reg_383_reg[7]_i_2_n_11 ,\empty_33_reg_383_reg[7]_i_2_n_12 }),
        .DI(q0[7:0]),
        .O({\empty_33_reg_383_reg[7]_i_2_n_13 ,\empty_33_reg_383_reg[7]_i_2_n_14 ,\empty_33_reg_383_reg[7]_i_2_n_15 ,\empty_33_reg_383_reg[7]_i_2_n_16 ,\empty_33_reg_383_reg[7]_i_2_n_17 ,\empty_33_reg_383_reg[7]_i_2_n_18 ,\empty_33_reg_383_reg[7]_i_2_n_19 ,\empty_33_reg_383_reg[7]_i_2_n_20 }),
        .S({\empty_33_reg_383[7]_i_3_n_5 ,\empty_33_reg_383[7]_i_4_n_5 ,\empty_33_reg_383[7]_i_5_n_5 ,\empty_33_reg_383[7]_i_6_n_5 ,\empty_33_reg_383[7]_i_7_n_5 ,\empty_33_reg_383[7]_i_8_n_5 ,\empty_33_reg_383[7]_i_9_n_5 ,\empty_33_reg_383[7]_i_10_n_5 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({tmp_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_0_n_139,ram_reg_bram_0_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,select_ln38_1_fu_838_p3[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_i_31_n_5,ram_reg_bram_0_i_31_n_5,ram_reg_bram_0_i_31_n_5,ram_reg_bram_0_i_31_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_bram_0_i_10
       (.I0(\zext_ln56_1_reg_1570_reg[12] [2]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_bram_9_0[2]),
        .O(tmp_address0_local[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_bram_0_i_11
       (.I0(\zext_ln56_1_reg_1570_reg[12] [1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_bram_9_0[1]),
        .O(tmp_address0_local[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_bram_0_i_12
       (.I0(\zext_ln56_1_reg_1570_reg[12] [0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_bram_9_0[0]),
        .O(tmp_address0_local[0]));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_bram_0_i_1__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(tmp_address0_local[11]),
        .I4(tmp_address0_local[12]),
        .I5(tmp_address0_local[13]),
        .O(ram_reg_bram_0_i_1__1_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_2__0
       (.I0(add_ln56_1_fu_1086_p2[4]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[10]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[10]),
        .O(tmp_address0_local[10]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_31
       (.I0(Q[0]),
        .I1(tmp_address0_local[11]),
        .I2(tmp_address0_local[12]),
        .I3(tmp_address0_local[13]),
        .O(ram_reg_bram_0_i_31_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_32
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_32_n_5,ram_reg_bram_0_i_32_n_6,ram_reg_bram_0_i_32_n_7,ram_reg_bram_0_i_32_n_8,ram_reg_bram_0_i_32_n_9,ram_reg_bram_0_i_32_n_10,ram_reg_bram_0_i_32_n_11,ram_reg_bram_0_i_32_n_12}),
        .DI({ram_reg_bram_10_0[6:0],1'b0}),
        .O({add_ln48_2_fu_914_p2[12:6],NLW_ram_reg_bram_0_i_32_O_UNCONNECTED[0]}),
        .S({ram_reg_bram_10_0[6:1],ram_reg_bram_0_i_35_n_5,\zext_ln56_1_reg_1570_reg[12] [5]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_10_0[0]),
        .I1(\zext_ln56_1_reg_1570_reg[12] [6]),
        .O(ram_reg_bram_0_i_35_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_3__0
       (.I0(add_ln56_1_fu_1086_p2[3]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[9]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[9]),
        .O(tmp_address0_local[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_4__0
       (.I0(add_ln56_1_fu_1086_p2[2]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[8]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[8]),
        .O(tmp_address0_local[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_5__0
       (.I0(add_ln56_1_fu_1086_p2[1]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[7]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[7]),
        .O(tmp_address0_local[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_6__0
       (.I0(add_ln56_1_fu_1086_p2[0]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[6]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[6]),
        .O(tmp_address0_local[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_7__0
       (.I0(\zext_ln56_1_reg_1570_reg[12] [5]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[5]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[5]),
        .O(tmp_address0_local[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_bram_0_i_8
       (.I0(\zext_ln56_1_reg_1570_reg[12] [4]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_bram_9_0[4]),
        .O(tmp_address0_local[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    ram_reg_bram_0_i_9
       (.I0(\zext_ln56_1_reg_1570_reg[12] [3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_bram_9_0[3]),
        .O(tmp_address0_local[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_1
       (.ADDRARDADDR({tmp_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_0_n_139,ram_reg_bram_0_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_1_i_1__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(tmp_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_1_n_25,ram_reg_bram_1_n_26,ram_reg_bram_1_n_27,ram_reg_bram_1_n_28,ram_reg_bram_1_n_29,ram_reg_bram_1_n_30,ram_reg_bram_1_n_31,ram_reg_bram_1_n_32,ram_reg_bram_1_n_33,ram_reg_bram_1_n_34,ram_reg_bram_1_n_35,ram_reg_bram_1_n_36,ram_reg_bram_1_n_37,ram_reg_bram_1_n_38,ram_reg_bram_1_n_39,ram_reg_bram_1_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_1_n_139,ram_reg_bram_1_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,select_ln38_1_fu_838_p3[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_i_3__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_i_4__1_n_5,ram_reg_bram_1_i_4__1_n_5,ram_reg_bram_1_i_4__1_n_5,ram_reg_bram_1_i_4__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_10
       (.ADDRARDADDR({tmp_address0_local,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_10_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_10_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_10_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_10_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_10_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_10_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_10_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[23:22]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_10_DOUTADOUT_UNCONNECTED[31:2],q0[23:22]}),
        .DOUTBDOUT(NLW_ram_reg_bram_10_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_10_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_10_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(tmp_ce0_local),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_10_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Q[0],Q[0],Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_10_i_1__0
       (.I0(add_ln56_1_fu_1086_p2[7]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[13]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[13]),
        .O(tmp_address0_local[13]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_bram_1_i_1__1
       (.I0(tmp_address0_local[12]),
        .I1(tmp_address0_local[13]),
        .I2(tmp_address0_local[11]),
        .O(ram_reg_bram_1_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_1_i_2__0
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .O(tmp_ce0_local));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    ram_reg_bram_1_i_3__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(tmp_address0_local[12]),
        .I4(tmp_address0_local[13]),
        .I5(tmp_address0_local[11]),
        .O(ram_reg_bram_1_i_3__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_bram_1_i_4__1
       (.I0(Q[0]),
        .I1(tmp_address0_local[12]),
        .I2(tmp_address0_local[13]),
        .I3(tmp_address0_local[11]),
        .O(ram_reg_bram_1_i_4__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_2
       (.ADDRARDADDR({tmp_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_n_25,ram_reg_bram_1_n_26,ram_reg_bram_1_n_27,ram_reg_bram_1_n_28,ram_reg_bram_1_n_29,ram_reg_bram_1_n_30,ram_reg_bram_1_n_31,ram_reg_bram_1_n_32,ram_reg_bram_1_n_33,ram_reg_bram_1_n_34,ram_reg_bram_1_n_35,ram_reg_bram_1_n_36,ram_reg_bram_1_n_37,ram_reg_bram_1_n_38,ram_reg_bram_1_n_39,ram_reg_bram_1_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_1_n_139,ram_reg_bram_1_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_2_i_1__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(tmp_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_2_n_25,ram_reg_bram_2_n_26,ram_reg_bram_2_n_27,ram_reg_bram_2_n_28,ram_reg_bram_2_n_29,ram_reg_bram_2_n_30,ram_reg_bram_2_n_31,ram_reg_bram_2_n_32,ram_reg_bram_2_n_33,ram_reg_bram_2_n_34,ram_reg_bram_2_n_35,ram_reg_bram_2_n_36,ram_reg_bram_2_n_37,ram_reg_bram_2_n_38,ram_reg_bram_2_n_39,ram_reg_bram_2_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_2_n_139,ram_reg_bram_2_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,select_ln38_1_fu_838_p3[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_2_i_2__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_i_3__1_n_5,ram_reg_bram_2_i_3__1_n_5,ram_reg_bram_2_i_3__1_n_5,ram_reg_bram_2_i_3__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_bram_2_i_1__1
       (.I0(tmp_address0_local[11]),
        .I1(tmp_address0_local[13]),
        .I2(tmp_address0_local[12]),
        .O(ram_reg_bram_2_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    ram_reg_bram_2_i_2__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(tmp_address0_local[11]),
        .I4(tmp_address0_local[13]),
        .I5(tmp_address0_local[12]),
        .O(ram_reg_bram_2_i_2__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_bram_2_i_3__1
       (.I0(Q[0]),
        .I1(tmp_address0_local[11]),
        .I2(tmp_address0_local[13]),
        .I3(tmp_address0_local[12]),
        .O(ram_reg_bram_2_i_3__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_3
       (.ADDRARDADDR({tmp_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_2_n_25,ram_reg_bram_2_n_26,ram_reg_bram_2_n_27,ram_reg_bram_2_n_28,ram_reg_bram_2_n_29,ram_reg_bram_2_n_30,ram_reg_bram_2_n_31,ram_reg_bram_2_n_32,ram_reg_bram_2_n_33,ram_reg_bram_2_n_34,ram_reg_bram_2_n_35,ram_reg_bram_2_n_36,ram_reg_bram_2_n_37,ram_reg_bram_2_n_38,ram_reg_bram_2_n_39,ram_reg_bram_2_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_2_n_139,ram_reg_bram_2_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_3_i_1__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(tmp_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_3_n_25,ram_reg_bram_3_n_26,ram_reg_bram_3_n_27,ram_reg_bram_3_n_28,ram_reg_bram_3_n_29,ram_reg_bram_3_n_30,ram_reg_bram_3_n_31,ram_reg_bram_3_n_32,ram_reg_bram_3_n_33,ram_reg_bram_3_n_34,ram_reg_bram_3_n_35,ram_reg_bram_3_n_36,ram_reg_bram_3_n_37,ram_reg_bram_3_n_38,ram_reg_bram_3_n_39,ram_reg_bram_3_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_3_n_139,ram_reg_bram_3_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,select_ln38_1_fu_838_p3[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_3_i_2__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_3_i_3__1_n_5,ram_reg_bram_3_i_3__1_n_5,ram_reg_bram_3_i_3__1_n_5,ram_reg_bram_3_i_3__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_reg_bram_3_i_1__1
       (.I0(tmp_address0_local[11]),
        .I1(tmp_address0_local[12]),
        .I2(tmp_address0_local[13]),
        .O(ram_reg_bram_3_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    ram_reg_bram_3_i_2__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(tmp_address0_local[11]),
        .I4(tmp_address0_local[12]),
        .I5(tmp_address0_local[13]),
        .O(ram_reg_bram_3_i_2__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_bram_3_i_3__1
       (.I0(Q[0]),
        .I1(tmp_address0_local[11]),
        .I2(tmp_address0_local[12]),
        .I3(tmp_address0_local[13]),
        .O(ram_reg_bram_3_i_3__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_4
       (.ADDRARDADDR({tmp_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_3_n_25,ram_reg_bram_3_n_26,ram_reg_bram_3_n_27,ram_reg_bram_3_n_28,ram_reg_bram_3_n_29,ram_reg_bram_3_n_30,ram_reg_bram_3_n_31,ram_reg_bram_3_n_32,ram_reg_bram_3_n_33,ram_reg_bram_3_n_34,ram_reg_bram_3_n_35,ram_reg_bram_3_n_36,ram_reg_bram_3_n_37,ram_reg_bram_3_n_38,ram_reg_bram_3_n_39,ram_reg_bram_3_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_3_n_139,ram_reg_bram_3_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_4_i_1__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(tmp_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_4_n_25,ram_reg_bram_4_n_26,ram_reg_bram_4_n_27,ram_reg_bram_4_n_28,ram_reg_bram_4_n_29,ram_reg_bram_4_n_30,ram_reg_bram_4_n_31,ram_reg_bram_4_n_32,ram_reg_bram_4_n_33,ram_reg_bram_4_n_34,ram_reg_bram_4_n_35,ram_reg_bram_4_n_36,ram_reg_bram_4_n_37,ram_reg_bram_4_n_38,ram_reg_bram_4_n_39,ram_reg_bram_4_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_4_n_139,ram_reg_bram_4_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,select_ln38_1_fu_838_p3[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_4_i_2__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_4_i_3__1_n_5,ram_reg_bram_4_i_3__1_n_5,ram_reg_bram_4_i_3__1_n_5,ram_reg_bram_4_i_3__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_bram_4_i_1__1
       (.I0(tmp_address0_local[11]),
        .I1(tmp_address0_local[12]),
        .I2(tmp_address0_local[13]),
        .O(ram_reg_bram_4_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    ram_reg_bram_4_i_2__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(tmp_address0_local[11]),
        .I4(tmp_address0_local[12]),
        .I5(tmp_address0_local[13]),
        .O(ram_reg_bram_4_i_2__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_bram_4_i_3__1
       (.I0(Q[0]),
        .I1(tmp_address0_local[11]),
        .I2(tmp_address0_local[12]),
        .I3(tmp_address0_local[13]),
        .O(ram_reg_bram_4_i_3__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_5
       (.ADDRARDADDR({tmp_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_4_n_25,ram_reg_bram_4_n_26,ram_reg_bram_4_n_27,ram_reg_bram_4_n_28,ram_reg_bram_4_n_29,ram_reg_bram_4_n_30,ram_reg_bram_4_n_31,ram_reg_bram_4_n_32,ram_reg_bram_4_n_33,ram_reg_bram_4_n_34,ram_reg_bram_4_n_35,ram_reg_bram_4_n_36,ram_reg_bram_4_n_37,ram_reg_bram_4_n_38,ram_reg_bram_4_n_39,ram_reg_bram_4_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_4_n_139,ram_reg_bram_4_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_5_i_1__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(tmp_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_5_n_25,ram_reg_bram_5_n_26,ram_reg_bram_5_n_27,ram_reg_bram_5_n_28,ram_reg_bram_5_n_29,ram_reg_bram_5_n_30,ram_reg_bram_5_n_31,ram_reg_bram_5_n_32,ram_reg_bram_5_n_33,ram_reg_bram_5_n_34,ram_reg_bram_5_n_35,ram_reg_bram_5_n_36,ram_reg_bram_5_n_37,ram_reg_bram_5_n_38,ram_reg_bram_5_n_39,ram_reg_bram_5_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_5_n_139,ram_reg_bram_5_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,select_ln38_1_fu_838_p3[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_5_i_2__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_5_i_3__1_n_5,ram_reg_bram_5_i_3__1_n_5,ram_reg_bram_5_i_3__1_n_5,ram_reg_bram_5_i_3__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_reg_bram_5_i_1__1
       (.I0(tmp_address0_local[11]),
        .I1(tmp_address0_local[13]),
        .I2(tmp_address0_local[12]),
        .O(ram_reg_bram_5_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    ram_reg_bram_5_i_2__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(tmp_address0_local[11]),
        .I4(tmp_address0_local[13]),
        .I5(tmp_address0_local[12]),
        .O(ram_reg_bram_5_i_2__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_bram_5_i_3__1
       (.I0(Q[0]),
        .I1(tmp_address0_local[11]),
        .I2(tmp_address0_local[13]),
        .I3(tmp_address0_local[12]),
        .O(ram_reg_bram_5_i_3__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_6
       (.ADDRARDADDR({tmp_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_5_n_25,ram_reg_bram_5_n_26,ram_reg_bram_5_n_27,ram_reg_bram_5_n_28,ram_reg_bram_5_n_29,ram_reg_bram_5_n_30,ram_reg_bram_5_n_31,ram_reg_bram_5_n_32,ram_reg_bram_5_n_33,ram_reg_bram_5_n_34,ram_reg_bram_5_n_35,ram_reg_bram_5_n_36,ram_reg_bram_5_n_37,ram_reg_bram_5_n_38,ram_reg_bram_5_n_39,ram_reg_bram_5_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_5_n_139,ram_reg_bram_5_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_6_i_1__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(tmp_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_6_n_25,ram_reg_bram_6_n_26,ram_reg_bram_6_n_27,ram_reg_bram_6_n_28,ram_reg_bram_6_n_29,ram_reg_bram_6_n_30,ram_reg_bram_6_n_31,ram_reg_bram_6_n_32,ram_reg_bram_6_n_33,ram_reg_bram_6_n_34,ram_reg_bram_6_n_35,ram_reg_bram_6_n_36,ram_reg_bram_6_n_37,ram_reg_bram_6_n_38,ram_reg_bram_6_n_39,ram_reg_bram_6_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_6_n_139,ram_reg_bram_6_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,select_ln38_1_fu_838_p3[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_6_i_2__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_6_i_3__1_n_5,ram_reg_bram_6_i_3__1_n_5,ram_reg_bram_6_i_3__1_n_5,ram_reg_bram_6_i_3__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_bram_6_i_1__1
       (.I0(tmp_address0_local[11]),
        .I1(tmp_address0_local[12]),
        .I2(tmp_address0_local[13]),
        .O(ram_reg_bram_6_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h00FE000000000000)) 
    ram_reg_bram_6_i_2__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(tmp_address0_local[11]),
        .I4(tmp_address0_local[12]),
        .I5(tmp_address0_local[13]),
        .O(ram_reg_bram_6_i_2__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_bram_6_i_3__1
       (.I0(Q[0]),
        .I1(tmp_address0_local[11]),
        .I2(tmp_address0_local[12]),
        .I3(tmp_address0_local[13]),
        .O(ram_reg_bram_6_i_3__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_7
       (.ADDRARDADDR({tmp_address0_local[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_6_n_25,ram_reg_bram_6_n_26,ram_reg_bram_6_n_27,ram_reg_bram_6_n_28,ram_reg_bram_6_n_29,ram_reg_bram_6_n_30,ram_reg_bram_6_n_31,ram_reg_bram_6_n_32,ram_reg_bram_6_n_33,ram_reg_bram_6_n_34,ram_reg_bram_6_n_35,ram_reg_bram_6_n_36,ram_reg_bram_6_n_37,ram_reg_bram_6_n_38,ram_reg_bram_6_n_39,ram_reg_bram_6_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_6_n_139,ram_reg_bram_6_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_7_i_1__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(tmp_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_7_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_7_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,select_ln38_1_fu_838_p3[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED[31:16],q0[15:0]}),
        .DOUTBDOUT(NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP({NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED[3:2],q0[17:16]}),
        .DOUTPBDOUTP(NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_7_i_2__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_7_i_3__1_n_5,ram_reg_bram_7_i_3__1_n_5,ram_reg_bram_7_i_3__1_n_5,ram_reg_bram_7_i_3__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_bram_7_i_1__1
       (.I0(tmp_address0_local[12]),
        .I1(tmp_address0_local[13]),
        .I2(tmp_address0_local[11]),
        .O(ram_reg_bram_7_i_1__1_n_5));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    ram_reg_bram_7_i_2__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(tmp_address0_local[12]),
        .I4(tmp_address0_local[13]),
        .I5(tmp_address0_local[11]),
        .O(ram_reg_bram_7_i_2__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_bram_7_i_3__1
       (.I0(Q[0]),
        .I1(tmp_address0_local[12]),
        .I2(tmp_address0_local[13]),
        .I3(tmp_address0_local[11]),
        .O(ram_reg_bram_7_i_3__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_8
       (.ADDRARDADDR({tmp_address0_local[12:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_8_CASDOUTA_UNCONNECTED[31:4],ram_reg_bram_8_n_37,ram_reg_bram_8_n_38,ram_reg_bram_8_n_39,ram_reg_bram_8_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_8_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({ram_reg_bram_8_n_137,ram_reg_bram_8_n_138,ram_reg_bram_8_n_139,ram_reg_bram_8_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_8_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_8_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_8_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_8_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[21:18]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_8_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_8_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_8_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_8_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_8_i_1__0_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_8_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_8_i_8_n_5,ram_reg_bram_8_i_8_n_5,ram_reg_bram_8_i_8_n_5,ram_reg_bram_8_i_8_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h000002F2FFFF02F2)) 
    ram_reg_bram_8_i_1__0
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[2]),
        .I3(add_ln48_2_fu_914_p2[13]),
        .I4(Q[4]),
        .I5(add_ln56_1_fu_1086_p2[7]),
        .O(ram_reg_bram_8_i_1__0_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_8_i_2__0
       (.I0(add_ln56_1_fu_1086_p2[6]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[12]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[12]),
        .O(tmp_address0_local[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_8_i_3__0
       (.I0(add_ln56_1_fu_1086_p2[5]),
        .I1(Q[4]),
        .I2(add_ln48_2_fu_914_p2[11]),
        .I3(Q[2]),
        .I4(ram_reg_bram_9_0[11]),
        .O(tmp_address0_local[11]));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    ram_reg_bram_8_i_8
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[2]),
        .I3(add_ln48_2_fu_914_p2[13]),
        .I4(Q[4]),
        .I5(add_ln56_1_fu_1086_p2[7]),
        .O(ram_reg_bram_8_i_8_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_8_i_9
       (.CI(ram_reg_bram_0_i_32_n_5),
        .CI_TOP(1'b0),
        .CO(NLW_ram_reg_bram_8_i_9_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_bram_8_i_9_O_UNCONNECTED[7:1],add_ln48_2_fu_914_p2[13]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_10_0[7]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "393216" *) 
  (* RTL_RAM_NAME = "top_kernel_A_1_RAM_AUTO_1R1W/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_9
       (.ADDRARDADDR({tmp_address0_local[12:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_8_n_37,ram_reg_bram_8_n_38,ram_reg_bram_8_n_39,ram_reg_bram_8_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({ram_reg_bram_8_n_137,ram_reg_bram_8_n_138,ram_reg_bram_8_n_139,ram_reg_bram_8_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_9_i_1__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(tmp_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_9_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_9_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_9_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_9_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_9_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_9_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_9_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln38_1_fu_838_p3[21:18]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_9_DOUTADOUT_UNCONNECTED[31:4],q0[21:18]}),
        .DOUTBDOUT(NLW_ram_reg_bram_9_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_9_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_9_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_9_i_2__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_9_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_9_i_3__1_n_5,ram_reg_bram_9_i_3__1_n_5,ram_reg_bram_9_i_3__1_n_5,ram_reg_bram_9_i_3__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    ram_reg_bram_9_i_1__1
       (.I0(ram_reg_bram_9_0[13]),
        .I1(Q[2]),
        .I2(add_ln48_2_fu_914_p2[13]),
        .I3(Q[4]),
        .I4(add_ln56_1_fu_1086_p2[7]),
        .O(ram_reg_bram_9_i_1__1_n_5));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    ram_reg_bram_9_i_2__1
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[2]),
        .I3(add_ln48_2_fu_914_p2[13]),
        .I4(Q[4]),
        .I5(add_ln56_1_fu_1086_p2[7]),
        .O(ram_reg_bram_9_i_2__1_n_5));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    ram_reg_bram_9_i_3__1
       (.I0(Q[0]),
        .I1(ram_reg_bram_9_0[13]),
        .I2(Q[2]),
        .I3(add_ln48_2_fu_914_p2[13]),
        .I4(Q[4]),
        .I5(add_ln56_1_fu_1086_p2[7]),
        .O(ram_reg_bram_9_i_3__1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln56_1_reg_1570[12]_i_2 
       (.I0(\zext_ln56_1_reg_1570_reg[13] [0]),
        .I1(\zext_ln56_1_reg_1570_reg[12] [6]),
        .O(\zext_ln56_1_reg_1570[12]_i_2_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zext_ln56_1_reg_1570_reg[12]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zext_ln56_1_reg_1570_reg[12]_i_1_n_5 ,\zext_ln56_1_reg_1570_reg[12]_i_1_n_6 ,\zext_ln56_1_reg_1570_reg[12]_i_1_n_7 ,\zext_ln56_1_reg_1570_reg[12]_i_1_n_8 ,\zext_ln56_1_reg_1570_reg[12]_i_1_n_9 ,\zext_ln56_1_reg_1570_reg[12]_i_1_n_10 ,\zext_ln56_1_reg_1570_reg[12]_i_1_n_11 ,\zext_ln56_1_reg_1570_reg[12]_i_1_n_12 }),
        .DI({\zext_ln56_1_reg_1570_reg[13] [6:0],1'b0}),
        .O({add_ln56_1_fu_1086_p2[6:0],add_ln48_2_fu_914_p2[5]}),
        .S({\zext_ln56_1_reg_1570_reg[13] [6:1],\zext_ln56_1_reg_1570[12]_i_2_n_5 ,\zext_ln56_1_reg_1570_reg[12] [5]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zext_ln56_1_reg_1570_reg[13]_i_1 
       (.CI(\zext_ln56_1_reg_1570_reg[12]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_zext_ln56_1_reg_1570_reg[13]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln56_1_reg_1570_reg[13]_i_1_O_UNCONNECTED [7:1],add_ln56_1_fu_1086_p2[7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zext_ln56_1_reg_1570_reg[13] [7]}));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi
   (D,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    \ap_CS_fsm_reg[32] ,
    dout_vld_reg,
    E,
    m_axi_A_ARLEN,
    m_axi_A_ARADDR,
    out,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    \dout_reg[0] ,
    Q,
    m_axi_A_ARREADY,
    m_axi_A_RVALID,
    C_1_ce0_local,
    \i_fu_184_reg[0] ,
    ap_rst_n,
    \dout_reg[61] ,
    \data_p2_reg[32] );
  output [23:0]D;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output \ap_CS_fsm_reg[32] ;
  output [2:0]dout_vld_reg;
  output [0:0]E;
  output [3:0]m_axi_A_ARLEN;
  output [61:0]m_axi_A_ARADDR;
  output [3:0]out;
  output push;
  output ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input \dout_reg[0] ;
  input [6:0]Q;
  input m_axi_A_ARREADY;
  input m_axi_A_RVALID;
  input C_1_ce0_local;
  input [6:0]\i_fu_184_reg[0] ;
  input ap_rst_n;
  input [61:0]\dout_reg[61] ;
  input [32:0]\data_p2_reg[32] ;

  wire C_1_ce0_local;
  wire [23:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \buff_rdata/push ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire \dout_reg[0] ;
  wire [61:0]\dout_reg[61] ;
  wire [2:0]dout_vld_reg;
  wire [6:0]\i_fu_184_reg[0] ;
  wire last_beat;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire [31:0]local_CHN_RDATA;
  wire [0:0]local_CHN_RLAST;
  wire local_CHN_RREADY;
  wire [61:0]m_axi_A_ARADDR;
  wire [3:0]m_axi_A_ARLEN;
  wire m_axi_A_ARREADY;
  wire m_axi_A_RVALID;
  wire ost_ctrl_info;
  wire [3:0]out;
  wire push;
  wire \rreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire [63:2]tmp_addr;
  wire [17:15]tmp_len;

  bd_0_hls_inst_0_top_kernel_A_m_axi_read bus_read
       (.D({tmp_len[17],tmp_len[15],tmp_addr}),
        .DINPADINP(local_CHN_RLAST),
        .E(\rreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q({last_beat,local_CHN_RDATA}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .\dout_reg[0] (\dout_reg[0] ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_A_ARADDR(m_axi_A_ARADDR),
        .m_axi_A_ARLEN(m_axi_A_ARLEN),
        .m_axi_A_ARREADY(m_axi_A_ARREADY),
        .m_axi_A_RVALID(m_axi_A_RVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .push(push),
        .push_0(\buff_rdata/push ),
        .\raddr_reg[3] (out),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (beat_valid));
  bd_0_hls_inst_0_top_kernel_A_m_axi_load load_unit_0
       (.C_1_ce0_local(C_1_ce0_local),
        .D(D),
        .DINPADINP(local_CHN_RLAST),
        .E(E),
        .Q({last_beat,local_CHN_RDATA}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[32] (\ap_CS_fsm_reg[32] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(dout_vld_reg),
        .\i_fu_184_reg[0] (\i_fu_184_reg[0] ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .local_CHN_RREADY(local_CHN_RREADY),
        .mem_reg(beat_valid),
        .push(\buff_rdata/push ),
        .\tmp_len_reg[17]_0 ({tmp_len[17],tmp_len[15],tmp_addr}),
        .tmp_valid_reg_0(\rreq_burst_conv/burst_sequential/rs_req/load_p2 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter
   (s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    \could_multi_bursts.sect_handling_reg ,
    m_axi_A_ARADDR,
    ost_ctrl_valid,
    push__0,
    push,
    ost_ctrl_info,
    m_axi_A_ARLEN,
    SR,
    ap_clk,
    local_CHN_ARVALID,
    m_axi_A_ARREADY,
    ost_ctrl_ready,
    ap_rst_n,
    \num_data_cnt_reg[1] ,
    D,
    E);
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output \could_multi_bursts.sect_handling_reg ;
  output [61:0]m_axi_A_ARADDR;
  output ost_ctrl_valid;
  output push__0;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_A_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_ARVALID;
  input m_axi_A_ARREADY;
  input ost_ctrl_ready;
  input ap_rst_n;
  input \num_data_cnt_reg[1] ;
  input [63:0]D;
  input [0:0]E;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire local_CHN_ARVALID;
  wire [61:0]m_axi_A_ARADDR;
  wire [3:0]m_axi_A_ARLEN;
  wire m_axi_A_ARREADY;
  wire \num_data_cnt_reg[1] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire push__0;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_A_m_axi_burst_sequential burst_sequential
       (.D(D),
        .E(ost_ctrl_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .\data_p2_reg[2] (E),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_A_ARADDR(m_axi_A_ARADDR),
        .m_axi_A_ARLEN(m_axi_A_ARLEN),
        .m_axi_A_ARREADY(m_axi_A_ARREADY),
        .\num_data_cnt_reg[1] (\num_data_cnt_reg[1] ),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .push__0(push__0),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_burst_sequential" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_burst_sequential
   (s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    m_axi_A_ARADDR,
    E,
    push__0,
    push,
    ost_ctrl_info,
    m_axi_A_ARLEN,
    SR,
    ap_clk,
    local_CHN_ARVALID,
    m_axi_A_ARREADY,
    ost_ctrl_ready,
    ap_rst_n,
    \num_data_cnt_reg[1] ,
    D,
    \data_p2_reg[2] );
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [61:0]m_axi_A_ARADDR;
  output [0:0]E;
  output push__0;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_A_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_ARVALID;
  input m_axi_A_ARREADY;
  input ost_ctrl_ready;
  input ap_rst_n;
  input \num_data_cnt_reg[1] ;
  input [63:0]D;
  input [0:0]\data_p2_reg[2] ;

  wire [6:2]B;
  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:9]beat_len;
  wire \could_multi_bursts.burst_addr[16]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[16]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[16]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[16]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[16]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[16]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[16]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[16]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[24]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[24]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[24]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[24]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[24]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[24]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[24]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[24]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[32]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[32]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[32]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[32]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[32]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[32]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[32]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[32]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[40]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[40]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[40]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[40]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[40]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[40]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[40]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[40]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[48]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[48]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[48]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[48]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[48]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[48]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[48]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[48]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[56]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[56]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[56]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[56]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[56]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[56]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[56]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[56]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[63]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[63]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[63]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[63]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[63]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[63]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[63]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_10_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_11_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_12_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_13_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[8]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_9 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1_n_5 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1_n_5 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1_n_5 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1_n_5 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_1_n_5 ;
  wire \could_multi_bursts.burst_valid_i_2_n_5 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_5 ;
  wire \could_multi_bursts.last_loop_i_2_n_5 ;
  wire \could_multi_bursts.last_loop_i_3_n_5 ;
  wire \could_multi_bursts.last_loop_reg_n_5 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_5 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_5 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_5 ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_5 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\data_p2_reg[2] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_12;
  wire end_from_4k1_carry_n_10;
  wire end_from_4k1_carry_n_11;
  wire end_from_4k1_carry_n_12;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire end_from_4k1_carry_n_7;
  wire end_from_4k1_carry_n_8;
  wire end_from_4k1_carry_n_9;
  wire first_sect;
  wire first_sect_reg_n_5;
  wire last_sect_buf;
  wire last_sect_i_10_n_5;
  wire last_sect_i_11_n_5;
  wire last_sect_i_12_n_5;
  wire last_sect_i_13_n_5;
  wire last_sect_i_2_n_5;
  wire last_sect_i_3_n_5;
  wire last_sect_i_4_n_5;
  wire last_sect_i_5_n_5;
  wire last_sect_i_6_n_5;
  wire last_sect_i_7_n_5;
  wire last_sect_i_8_n_5;
  wire last_sect_i_9_n_5;
  wire last_sect_reg_n_5;
  wire last_sect_tmp;
  wire local_CHN_ARVALID;
  wire [61:0]m_axi_A_ARADDR;
  wire [3:0]m_axi_A_ARLEN;
  wire m_axi_A_ARREADY;
  wire next_req;
  wire \num_data_cnt_reg[1] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [15:15]p_1_in;
  wire push;
  wire push__0;
  wire req_handling_reg_n_5;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_123;
  wire rs_req_n_125;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_5 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_12;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry__4_n_10;
  wire sect_cnt0_carry__4_n_11;
  wire sect_cnt0_carry__4_n_12;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__4_n_8;
  wire sect_cnt0_carry__4_n_9;
  wire sect_cnt0_carry__5_n_11;
  wire sect_cnt0_carry__5_n_12;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_len_buf[0]_i_1_n_5 ;
  wire \sect_len_buf[1]_i_1_n_5 ;
  wire \sect_len_buf[2]_i_1_n_5 ;
  wire \sect_len_buf[3]_i_1_n_5 ;
  wire \sect_len_buf_reg_n_5_[0] ;
  wire \sect_len_buf_reg_n_5_[1] ;
  wire \sect_len_buf_reg_n_5_[2] ;
  wire \sect_len_buf_reg_n_5_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[5]_i_10_n_5 ;
  wire \sect_total[5]_i_11_n_5 ;
  wire \sect_total[5]_i_12_n_5 ;
  wire \sect_total[5]_i_3_n_5 ;
  wire \sect_total[5]_i_4_n_5 ;
  wire \sect_total[5]_i_5_n_5 ;
  wire \sect_total[5]_i_6_n_5 ;
  wire \sect_total[5]_i_7_n_5 ;
  wire \sect_total[5]_i_8_n_5 ;
  wire \sect_total[5]_i_9_n_5 ;
  wire \sect_total_buf[0]_i_2_n_5 ;
  wire \sect_total_buf[0]_i_3_n_5 ;
  wire \sect_total_buf[0]_i_4_n_5 ;
  wire \sect_total_buf[0]_i_5_n_5 ;
  wire \sect_total_buf[0]_i_6_n_5 ;
  wire \sect_total_buf[0]_i_7_n_5 ;
  wire \sect_total_buf[0]_i_8_n_5 ;
  wire \sect_total_buf[0]_i_9_n_5 ;
  wire \sect_total_buf[16]_i_2_n_5 ;
  wire \sect_total_buf[16]_i_3_n_5 ;
  wire \sect_total_buf[16]_i_4_n_5 ;
  wire \sect_total_buf[16]_i_5_n_5 ;
  wire \sect_total_buf[8]_i_2_n_5 ;
  wire \sect_total_buf[8]_i_3_n_5 ;
  wire \sect_total_buf[8]_i_4_n_5 ;
  wire \sect_total_buf[8]_i_5_n_5 ;
  wire \sect_total_buf[8]_i_6_n_5 ;
  wire \sect_total_buf[8]_i_7_n_5 ;
  wire \sect_total_buf[8]_i_8_n_5 ;
  wire \sect_total_buf[8]_i_9_n_5 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_10 ;
  wire \sect_total_buf_reg[0]_i_1_n_11 ;
  wire \sect_total_buf_reg[0]_i_1_n_12 ;
  wire \sect_total_buf_reg[0]_i_1_n_13 ;
  wire \sect_total_buf_reg[0]_i_1_n_14 ;
  wire \sect_total_buf_reg[0]_i_1_n_15 ;
  wire \sect_total_buf_reg[0]_i_1_n_16 ;
  wire \sect_total_buf_reg[0]_i_1_n_17 ;
  wire \sect_total_buf_reg[0]_i_1_n_18 ;
  wire \sect_total_buf_reg[0]_i_1_n_19 ;
  wire \sect_total_buf_reg[0]_i_1_n_20 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[0]_i_1_n_8 ;
  wire \sect_total_buf_reg[0]_i_1_n_9 ;
  wire \sect_total_buf_reg[16]_i_1_n_10 ;
  wire \sect_total_buf_reg[16]_i_1_n_11 ;
  wire \sect_total_buf_reg[16]_i_1_n_12 ;
  wire \sect_total_buf_reg[16]_i_1_n_17 ;
  wire \sect_total_buf_reg[16]_i_1_n_18 ;
  wire \sect_total_buf_reg[16]_i_1_n_19 ;
  wire \sect_total_buf_reg[16]_i_1_n_20 ;
  wire \sect_total_buf_reg[8]_i_1_n_10 ;
  wire \sect_total_buf_reg[8]_i_1_n_11 ;
  wire \sect_total_buf_reg[8]_i_1_n_12 ;
  wire \sect_total_buf_reg[8]_i_1_n_13 ;
  wire \sect_total_buf_reg[8]_i_1_n_14 ;
  wire \sect_total_buf_reg[8]_i_1_n_15 ;
  wire \sect_total_buf_reg[8]_i_1_n_16 ;
  wire \sect_total_buf_reg[8]_i_1_n_17 ;
  wire \sect_total_buf_reg[8]_i_1_n_18 ;
  wire \sect_total_buf_reg[8]_i_1_n_19 ;
  wire \sect_total_buf_reg[8]_i_1_n_20 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_8 ;
  wire \sect_total_buf_reg[8]_i_1_n_9 ;
  wire single_sect__18;
  wire \start_addr_reg_n_5_[10] ;
  wire \start_addr_reg_n_5_[11] ;
  wire \start_addr_reg_n_5_[12] ;
  wire \start_addr_reg_n_5_[13] ;
  wire \start_addr_reg_n_5_[14] ;
  wire \start_addr_reg_n_5_[15] ;
  wire \start_addr_reg_n_5_[16] ;
  wire \start_addr_reg_n_5_[17] ;
  wire \start_addr_reg_n_5_[18] ;
  wire \start_addr_reg_n_5_[19] ;
  wire \start_addr_reg_n_5_[20] ;
  wire \start_addr_reg_n_5_[21] ;
  wire \start_addr_reg_n_5_[22] ;
  wire \start_addr_reg_n_5_[23] ;
  wire \start_addr_reg_n_5_[24] ;
  wire \start_addr_reg_n_5_[25] ;
  wire \start_addr_reg_n_5_[26] ;
  wire \start_addr_reg_n_5_[27] ;
  wire \start_addr_reg_n_5_[28] ;
  wire \start_addr_reg_n_5_[29] ;
  wire \start_addr_reg_n_5_[2] ;
  wire \start_addr_reg_n_5_[30] ;
  wire \start_addr_reg_n_5_[31] ;
  wire \start_addr_reg_n_5_[32] ;
  wire \start_addr_reg_n_5_[33] ;
  wire \start_addr_reg_n_5_[34] ;
  wire \start_addr_reg_n_5_[35] ;
  wire \start_addr_reg_n_5_[36] ;
  wire \start_addr_reg_n_5_[37] ;
  wire \start_addr_reg_n_5_[38] ;
  wire \start_addr_reg_n_5_[39] ;
  wire \start_addr_reg_n_5_[3] ;
  wire \start_addr_reg_n_5_[40] ;
  wire \start_addr_reg_n_5_[41] ;
  wire \start_addr_reg_n_5_[42] ;
  wire \start_addr_reg_n_5_[43] ;
  wire \start_addr_reg_n_5_[44] ;
  wire \start_addr_reg_n_5_[45] ;
  wire \start_addr_reg_n_5_[46] ;
  wire \start_addr_reg_n_5_[47] ;
  wire \start_addr_reg_n_5_[48] ;
  wire \start_addr_reg_n_5_[49] ;
  wire \start_addr_reg_n_5_[4] ;
  wire \start_addr_reg_n_5_[50] ;
  wire \start_addr_reg_n_5_[51] ;
  wire \start_addr_reg_n_5_[52] ;
  wire \start_addr_reg_n_5_[53] ;
  wire \start_addr_reg_n_5_[54] ;
  wire \start_addr_reg_n_5_[55] ;
  wire \start_addr_reg_n_5_[56] ;
  wire \start_addr_reg_n_5_[57] ;
  wire \start_addr_reg_n_5_[58] ;
  wire \start_addr_reg_n_5_[59] ;
  wire \start_addr_reg_n_5_[5] ;
  wire \start_addr_reg_n_5_[60] ;
  wire \start_addr_reg_n_5_[61] ;
  wire \start_addr_reg_n_5_[62] ;
  wire \start_addr_reg_n_5_[63] ;
  wire \start_addr_reg_n_5_[6] ;
  wire \start_addr_reg_n_5_[7] ;
  wire \start_addr_reg_n_5_[8] ;
  wire \start_addr_reg_n_5_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [7:6]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:1]NLW_end_from_4k1_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_end_from_4k1_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;
  wire [7:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_sect_total_buf_reg[16]_i_1_O_UNCONNECTED ;

  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in),
        .Q(beat_len),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_2 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[14]),
        .O(\could_multi_bursts.burst_addr[16]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_3 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[13]),
        .O(\could_multi_bursts.burst_addr[16]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_4 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[12]),
        .O(\could_multi_bursts.burst_addr[16]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_5 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[11]),
        .O(\could_multi_bursts.burst_addr[16]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_6 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[10]),
        .O(\could_multi_bursts.burst_addr[16]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_7 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[9]),
        .O(\could_multi_bursts.burst_addr[16]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_8 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[8]),
        .O(\could_multi_bursts.burst_addr[16]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_9 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[7]),
        .O(\could_multi_bursts.burst_addr[16]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_2 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[22]),
        .O(\could_multi_bursts.burst_addr[24]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_3 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[21]),
        .O(\could_multi_bursts.burst_addr[24]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_4 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[20]),
        .O(\could_multi_bursts.burst_addr[24]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_5 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[19]),
        .O(\could_multi_bursts.burst_addr[24]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_6 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[18]),
        .O(\could_multi_bursts.burst_addr[24]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_7 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[17]),
        .O(\could_multi_bursts.burst_addr[24]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_8 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[16]),
        .O(\could_multi_bursts.burst_addr[24]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_9 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[15]),
        .O(\could_multi_bursts.burst_addr[24]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_2 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[30]),
        .O(\could_multi_bursts.burst_addr[32]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[29]),
        .O(\could_multi_bursts.burst_addr[32]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[28]),
        .O(\could_multi_bursts.burst_addr[32]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_5 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[27]),
        .O(\could_multi_bursts.burst_addr[32]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_6 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[26]),
        .O(\could_multi_bursts.burst_addr[32]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_7 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[25]),
        .O(\could_multi_bursts.burst_addr[32]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_8 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[24]),
        .O(\could_multi_bursts.burst_addr[32]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_9 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[23]),
        .O(\could_multi_bursts.burst_addr[32]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_2 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[38]),
        .O(\could_multi_bursts.burst_addr[40]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_3 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[37]),
        .O(\could_multi_bursts.burst_addr[40]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_4 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[36]),
        .O(\could_multi_bursts.burst_addr[40]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_5 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[35]),
        .O(\could_multi_bursts.burst_addr[40]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_6 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[34]),
        .O(\could_multi_bursts.burst_addr[40]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_7 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[33]),
        .O(\could_multi_bursts.burst_addr[40]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_8 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[32]),
        .O(\could_multi_bursts.burst_addr[40]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_9 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[31]),
        .O(\could_multi_bursts.burst_addr[40]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_2 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[46]),
        .O(\could_multi_bursts.burst_addr[48]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_3 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[45]),
        .O(\could_multi_bursts.burst_addr[48]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_4 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[44]),
        .O(\could_multi_bursts.burst_addr[48]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_5 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[43]),
        .O(\could_multi_bursts.burst_addr[48]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_6 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[42]),
        .O(\could_multi_bursts.burst_addr[48]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_7 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[41]),
        .O(\could_multi_bursts.burst_addr[48]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_8 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[40]),
        .O(\could_multi_bursts.burst_addr[48]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_9 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[39]),
        .O(\could_multi_bursts.burst_addr[48]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_2 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[54]),
        .O(\could_multi_bursts.burst_addr[56]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_3 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[53]),
        .O(\could_multi_bursts.burst_addr[56]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_4 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[52]),
        .O(\could_multi_bursts.burst_addr[56]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_5 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[51]),
        .O(\could_multi_bursts.burst_addr[56]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_6 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[50]),
        .O(\could_multi_bursts.burst_addr[56]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_7 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[49]),
        .O(\could_multi_bursts.burst_addr[56]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_8 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[48]),
        .O(\could_multi_bursts.burst_addr[56]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_9 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[47]),
        .O(\could_multi_bursts.burst_addr[56]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.burst_addr[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_A_ARREADY),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[61]),
        .O(\could_multi_bursts.burst_addr[63]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[60]),
        .O(\could_multi_bursts.burst_addr[63]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_5 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[59]),
        .O(\could_multi_bursts.burst_addr[63]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_6 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[58]),
        .O(\could_multi_bursts.burst_addr[63]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_7 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[57]),
        .O(\could_multi_bursts.burst_addr[63]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_8 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[56]),
        .O(\could_multi_bursts.burst_addr[63]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_9 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[55]),
        .O(\could_multi_bursts.burst_addr[63]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_10 
       (.I0(B[5]),
        .I1(m_axi_A_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_11 
       (.I0(B[4]),
        .I1(m_axi_A_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[8]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_12 
       (.I0(B[3]),
        .I1(m_axi_A_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[8]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_13 
       (.I0(B[2]),
        .I1(m_axi_A_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[8]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_2 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_3 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_4 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_5 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_6 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_7 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_8 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_A_ARADDR[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_9 
       (.I0(B[6]),
        .I1(m_axi_A_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_9_n_5 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_19 ),
        .Q(m_axi_A_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_18 ),
        .Q(m_axi_A_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_17 ),
        .Q(m_axi_A_ARADDR[10]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_16 ),
        .Q(m_axi_A_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_15 ),
        .Q(m_axi_A_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_14 ),
        .Q(m_axi_A_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_13 ),
        .Q(m_axi_A_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[16]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[16]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[16]_i_2_n_5 ,\could_multi_bursts.burst_addr[16]_i_3_n_5 ,\could_multi_bursts.burst_addr[16]_i_4_n_5 ,\could_multi_bursts.burst_addr[16]_i_5_n_5 ,\could_multi_bursts.burst_addr[16]_i_6_n_5 ,\could_multi_bursts.burst_addr[16]_i_7_n_5 ,\could_multi_bursts.burst_addr[16]_i_8_n_5 ,\could_multi_bursts.burst_addr[16]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_20 ),
        .Q(m_axi_A_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_19 ),
        .Q(m_axi_A_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_18 ),
        .Q(m_axi_A_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_17 ),
        .Q(m_axi_A_ARADDR[18]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_16 ),
        .Q(m_axi_A_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_15 ),
        .Q(m_axi_A_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_14 ),
        .Q(m_axi_A_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_13 ),
        .Q(m_axi_A_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[24]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[24]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[24]_i_2_n_5 ,\could_multi_bursts.burst_addr[24]_i_3_n_5 ,\could_multi_bursts.burst_addr[24]_i_4_n_5 ,\could_multi_bursts.burst_addr[24]_i_5_n_5 ,\could_multi_bursts.burst_addr[24]_i_6_n_5 ,\could_multi_bursts.burst_addr[24]_i_7_n_5 ,\could_multi_bursts.burst_addr[24]_i_8_n_5 ,\could_multi_bursts.burst_addr[24]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_20 ),
        .Q(m_axi_A_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_19 ),
        .Q(m_axi_A_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_18 ),
        .Q(m_axi_A_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_17 ),
        .Q(m_axi_A_ARADDR[26]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_16 ),
        .Q(m_axi_A_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_19 ),
        .Q(m_axi_A_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_15 ),
        .Q(m_axi_A_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_14 ),
        .Q(m_axi_A_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_13 ),
        .Q(m_axi_A_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[32]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[32]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[32]_i_2_n_5 ,\could_multi_bursts.burst_addr[32]_i_3_n_5 ,\could_multi_bursts.burst_addr[32]_i_4_n_5 ,\could_multi_bursts.burst_addr[32]_i_5_n_5 ,\could_multi_bursts.burst_addr[32]_i_6_n_5 ,\could_multi_bursts.burst_addr[32]_i_7_n_5 ,\could_multi_bursts.burst_addr[32]_i_8_n_5 ,\could_multi_bursts.burst_addr[32]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_20 ),
        .Q(m_axi_A_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_19 ),
        .Q(m_axi_A_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_18 ),
        .Q(m_axi_A_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_17 ),
        .Q(m_axi_A_ARADDR[34]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_16 ),
        .Q(m_axi_A_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_15 ),
        .Q(m_axi_A_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_14 ),
        .Q(m_axi_A_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_18 ),
        .Q(m_axi_A_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_13 ),
        .Q(m_axi_A_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[40]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[40]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[40]_i_2_n_5 ,\could_multi_bursts.burst_addr[40]_i_3_n_5 ,\could_multi_bursts.burst_addr[40]_i_4_n_5 ,\could_multi_bursts.burst_addr[40]_i_5_n_5 ,\could_multi_bursts.burst_addr[40]_i_6_n_5 ,\could_multi_bursts.burst_addr[40]_i_7_n_5 ,\could_multi_bursts.burst_addr[40]_i_8_n_5 ,\could_multi_bursts.burst_addr[40]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_20 ),
        .Q(m_axi_A_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_19 ),
        .Q(m_axi_A_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_18 ),
        .Q(m_axi_A_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_17 ),
        .Q(m_axi_A_ARADDR[42]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_16 ),
        .Q(m_axi_A_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_15 ),
        .Q(m_axi_A_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_14 ),
        .Q(m_axi_A_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_13 ),
        .Q(m_axi_A_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[48]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[48]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[48]_i_2_n_5 ,\could_multi_bursts.burst_addr[48]_i_3_n_5 ,\could_multi_bursts.burst_addr[48]_i_4_n_5 ,\could_multi_bursts.burst_addr[48]_i_5_n_5 ,\could_multi_bursts.burst_addr[48]_i_6_n_5 ,\could_multi_bursts.burst_addr[48]_i_7_n_5 ,\could_multi_bursts.burst_addr[48]_i_8_n_5 ,\could_multi_bursts.burst_addr[48]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_20 ),
        .Q(m_axi_A_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_17 ),
        .Q(m_axi_A_ARADDR[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_19 ),
        .Q(m_axi_A_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_18 ),
        .Q(m_axi_A_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_17 ),
        .Q(m_axi_A_ARADDR[50]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_16 ),
        .Q(m_axi_A_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_15 ),
        .Q(m_axi_A_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_14 ),
        .Q(m_axi_A_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_13 ),
        .Q(m_axi_A_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[56]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[56]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[56]_i_2_n_5 ,\could_multi_bursts.burst_addr[56]_i_3_n_5 ,\could_multi_bursts.burst_addr[56]_i_4_n_5 ,\could_multi_bursts.burst_addr[56]_i_5_n_5 ,\could_multi_bursts.burst_addr[56]_i_6_n_5 ,\could_multi_bursts.burst_addr[56]_i_7_n_5 ,\could_multi_bursts.burst_addr[56]_i_8_n_5 ,\could_multi_bursts.burst_addr[56]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_20 ),
        .Q(m_axi_A_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_19 ),
        .Q(m_axi_A_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_18 ),
        .Q(m_axi_A_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_16 ),
        .Q(m_axi_A_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_17 ),
        .Q(m_axi_A_ARADDR[58]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_16 ),
        .Q(m_axi_A_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_15 ),
        .Q(m_axi_A_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_14 ),
        .Q(m_axi_A_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[63]_i_2 
       (.CI(\could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED [7:6],\could_multi_bursts.burst_addr_reg[63]_i_2_n_7 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_8 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_9 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_10 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_11 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED [7],\could_multi_bursts.burst_addr_reg[63]_i_2_n_14 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_15 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_16 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_17 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_18 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_19 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_20 }),
        .S({1'b0,\could_multi_bursts.burst_addr[63]_i_3_n_5 ,\could_multi_bursts.burst_addr[63]_i_4_n_5 ,\could_multi_bursts.burst_addr[63]_i_5_n_5 ,\could_multi_bursts.burst_addr[63]_i_6_n_5 ,\could_multi_bursts.burst_addr[63]_i_7_n_5 ,\could_multi_bursts.burst_addr[63]_i_8_n_5 ,\could_multi_bursts.burst_addr[63]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_15 ),
        .Q(m_axi_A_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_14 ),
        .Q(m_axi_A_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_13 ),
        .Q(m_axi_A_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[8]_i_2_n_5 ,\could_multi_bursts.burst_addr[8]_i_3_n_5 ,\could_multi_bursts.burst_addr[8]_i_4_n_5 ,\could_multi_bursts.burst_addr[8]_i_5_n_5 ,\could_multi_bursts.burst_addr[8]_i_6_n_5 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[8]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_19 ,\NLW_could_multi_bursts.burst_addr_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[8]_i_7_n_5 ,\could_multi_bursts.burst_addr[8]_i_8_n_5 ,\could_multi_bursts.burst_addr[8]_i_9_n_5 ,\could_multi_bursts.burst_addr[8]_i_10_n_5 ,\could_multi_bursts.burst_addr[8]_i_11_n_5 ,\could_multi_bursts.burst_addr[8]_i_12_n_5 ,\could_multi_bursts.burst_addr[8]_i_13_n_5 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_20 ),
        .Q(m_axi_A_ARADDR[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .I2(\sect_len_buf_reg_n_5_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[0] ),
        .I1(\sect_len_buf_reg_n_5_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_5 ),
        .I3(\sect_len_buf_reg_n_5_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[1] ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .I2(\sect_len_buf_reg_n_5_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_5 ),
        .I4(\sect_len_buf_reg_n_5_[3] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[3] ),
        .I1(\sect_len_buf_reg_n_5_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_5 ),
        .I3(\sect_len_buf_reg_n_5_[0] ),
        .I4(\sect_len_buf_reg_n_5_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_1_n_5 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1_n_5 ),
        .Q(B[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1_n_5 ),
        .Q(B[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1_n_5 ),
        .Q(B[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1_n_5 ),
        .Q(B[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_1_n_5 ),
        .Q(B[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(m_axi_A_ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(m_axi_A_ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(m_axi_A_ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(m_axi_A_ARLEN[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF444)) 
    \could_multi_bursts.burst_valid_i_2 
       (.I0(m_axi_A_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(\could_multi_bursts.burst_valid_i_2_n_5 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_2_n_5 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_5 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3_n_5 ),
        .O(\could_multi_bursts.last_loop_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_5_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_5_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_5 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_5 ),
        .Q(\could_multi_bursts.last_loop_reg_n_5 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_5 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hE2EE2222)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_5),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(m_axi_A_ARREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_5 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_5_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_A_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_5 ),
        .I5(req_handling_reg_n_5),
        .O(\could_multi_bursts.sect_handling_i_1_n_5 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_5 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({end_from_4k1_carry_n_5,end_from_4k1_carry_n_6,end_from_4k1_carry_n_7,end_from_4k1_carry_n_8,end_from_4k1_carry_n_9,end_from_4k1_carry_n_10,end_from_4k1_carry_n_11,end_from_4k1_carry_n_12}),
        .DI({rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120}),
        .O(end_from_4k1[9:2]),
        .S({rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_end_from_4k1_carry__0_CO_UNCONNECTED[7:1],end_from_4k1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_112}),
        .O({NLW_end_from_4k1_carry__0_O_UNCONNECTED[7:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_155,rs_req_n_156}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_5),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_5),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_5),
        .O(last_sect_i_10_n_5));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[3]),
        .O(last_sect_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_5));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_5),
        .I1(last_sect_i_4_n_5),
        .I2(last_sect_i_5_n_5),
        .I3(last_sect_i_6_n_5),
        .I4(p_15_in),
        .I5(last_sect_reg_n_5),
        .O(last_sect_i_2_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_5),
        .I5(last_sect_i_7_n_5),
        .O(last_sect_i_3_n_5));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4
       (.I0(last_sect_i_8_n_5),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4_n_5));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5
       (.I0(last_sect_i_9_n_5),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5_n_5));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6
       (.I0(last_sect_i_10_n_5),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6_n_5));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7
       (.I0(first_sect_reg_n_5),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7_n_5));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11_n_5),
        .O(last_sect_i_8_n_5));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12_n_5),
        .O(last_sect_i_9_n_5));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_125),
        .Q(last_sect_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mOutPtr[1]_i_2 
       (.I0(m_axi_A_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(push__0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\num_data_cnt_reg[1] ),
        .I1(m_axi_A_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_123),
        .Q(req_handling_reg_n_5),
        .R(SR));
  bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice rs_req
       (.D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120}),
        .S({\sect_total[5]_i_5_n_5 ,\sect_total[5]_i_6_n_5 ,\sect_total[5]_i_7_n_5 ,\sect_total[5]_i_8_n_5 ,\sect_total[5]_i_9_n_5 ,\sect_total[5]_i_10_n_5 ,\sect_total[5]_i_11_n_5 ,\sect_total[5]_i_12_n_5 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[11]_0 ({rs_req_n_155,rs_req_n_156}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p1_reg[9]_0 ({rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[81]_0 (D),
        .last_sect_reg(last_sect_i_2_n_5),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_A_ARREADY(m_axi_A_ARREADY),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_5),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf[3]_i_4_0 (sect_total),
        .\sect_total_buf_reg[0] (req_handling_reg_n_5),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.last_loop_reg_n_5 ),
        .\sect_total_buf_reg[0]_2 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[5] ({\sect_total[5]_i_3_n_5 ,\sect_total[5]_i_4_n_5 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_123),
        .\state_reg[0]_1 (rs_req_n_125),
        .\state_reg[0]_2 (next_req));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_5_[12] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_5_[13] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_5_[14] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_5_[15] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_5_[16] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_5_[17] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_5_[18] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_5_[19] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_5_[20] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_5_[21] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_5_[22] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_5_[23] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_5_[24] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_5_[25] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_5_[26] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_5_[27] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_5_[28] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_5_[29] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_5_[30] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_5_[31] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_5_[32] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_5_[33] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_5_[34] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_5_[35] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_5_[36] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_5_[37] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_5_[38] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_5_[39] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_5_[40] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_5_[41] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_5_[42] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_5_[43] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_5_[44] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_5_[45] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_5_[46] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_5_[47] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_5_[48] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_5_[49] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_5_[50] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_5_[51] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_5_[52] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_5_[53] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_5_[54] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_5_[55] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_5_[56] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_5_[57] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_5_[58] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_5_[59] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_5_[60] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_5_[61] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_5_[62] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_5_[63] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(sect_cnt[0]),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11,sect_cnt0_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S(sect_cnt[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11,sect_cnt0_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S(sect_cnt[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11,sect_cnt0_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S(sect_cnt[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11,sect_cnt0_carry__2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S(sect_cnt[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7,sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11,sect_cnt0_carry__3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S(sect_cnt[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7,sect_cnt0_carry__4_n_8,sect_cnt0_carry__4_n_9,sect_cnt0_carry__4_n_10,sect_cnt0_carry__4_n_11,sect_cnt0_carry__4_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S(sect_cnt[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_11,sect_cnt0_carry__5_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sect_cnt[51:49]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[0]_i_1 
       (.I0(end_from_4k[0]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[0]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(\sect_len_buf[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(\sect_len_buf[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(\sect_len_buf[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(\sect_len_buf[3]_i_1_n_5 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_10 
       (.I0(p_1_in),
        .I1(rs_req_n_118),
        .O(\sect_total[5]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_11 
       (.I0(p_1_in),
        .I1(rs_req_n_119),
        .O(\sect_total[5]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_12 
       (.I0(p_1_in),
        .I1(rs_req_n_120),
        .O(\sect_total[5]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_3 
       (.I0(p_1_in),
        .I1(rs_req_n_111),
        .O(\sect_total[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_4 
       (.I0(p_1_in),
        .I1(rs_req_n_112),
        .O(\sect_total[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_5 
       (.I0(p_1_in),
        .I1(rs_req_n_113),
        .O(\sect_total[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_6 
       (.I0(p_1_in),
        .I1(rs_req_n_114),
        .O(\sect_total[5]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_7 
       (.I0(p_1_in),
        .I1(rs_req_n_115),
        .O(\sect_total[5]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_8 
       (.I0(p_1_in),
        .I1(rs_req_n_116),
        .O(\sect_total[5]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_9 
       (.I0(p_1_in),
        .I1(rs_req_n_117),
        .O(\sect_total[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_6 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_7 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_8 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_9 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_6 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_7 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_8 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_9 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_9_n_5 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_20 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 ,\sect_total_buf_reg[0]_i_1_n_8 ,\sect_total_buf_reg[0]_i_1_n_9 ,\sect_total_buf_reg[0]_i_1_n_10 ,\sect_total_buf_reg[0]_i_1_n_11 ,\sect_total_buf_reg[0]_i_1_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_13 ,\sect_total_buf_reg[0]_i_1_n_14 ,\sect_total_buf_reg[0]_i_1_n_15 ,\sect_total_buf_reg[0]_i_1_n_16 ,\sect_total_buf_reg[0]_i_1_n_17 ,\sect_total_buf_reg[0]_i_1_n_18 ,\sect_total_buf_reg[0]_i_1_n_19 ,\sect_total_buf_reg[0]_i_1_n_20 }),
        .S({\sect_total_buf[0]_i_2_n_5 ,\sect_total_buf[0]_i_3_n_5 ,\sect_total_buf[0]_i_4_n_5 ,\sect_total_buf[0]_i_5_n_5 ,\sect_total_buf[0]_i_6_n_5 ,\sect_total_buf[0]_i_7_n_5 ,\sect_total_buf[0]_i_8_n_5 ,\sect_total_buf[0]_i_9_n_5 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_18 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_17 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_16 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_15 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_14 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_13 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_20 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [7:3],\sect_total_buf_reg[16]_i_1_n_10 ,\sect_total_buf_reg[16]_i_1_n_11 ,\sect_total_buf_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({\NLW_sect_total_buf_reg[16]_i_1_O_UNCONNECTED [7:4],\sect_total_buf_reg[16]_i_1_n_17 ,\sect_total_buf_reg[16]_i_1_n_18 ,\sect_total_buf_reg[16]_i_1_n_19 ,\sect_total_buf_reg[16]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,\sect_total_buf[16]_i_2_n_5 ,\sect_total_buf[16]_i_3_n_5 ,\sect_total_buf[16]_i_4_n_5 ,\sect_total_buf[16]_i_5_n_5 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_19 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_18 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_17 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_19 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_18 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_17 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_16 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_15 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_14 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_13 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_20 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 ,\sect_total_buf_reg[8]_i_1_n_8 ,\sect_total_buf_reg[8]_i_1_n_9 ,\sect_total_buf_reg[8]_i_1_n_10 ,\sect_total_buf_reg[8]_i_1_n_11 ,\sect_total_buf_reg[8]_i_1_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_13 ,\sect_total_buf_reg[8]_i_1_n_14 ,\sect_total_buf_reg[8]_i_1_n_15 ,\sect_total_buf_reg[8]_i_1_n_16 ,\sect_total_buf_reg[8]_i_1_n_17 ,\sect_total_buf_reg[8]_i_1_n_18 ,\sect_total_buf_reg[8]_i_1_n_19 ,\sect_total_buf_reg[8]_i_1_n_20 }),
        .S({\sect_total_buf[8]_i_2_n_5 ,\sect_total_buf[8]_i_3_n_5 ,\sect_total_buf[8]_i_4_n_5 ,\sect_total_buf[8]_i_5_n_5 ,\sect_total_buf[8]_i_6_n_5 ,\sect_total_buf[8]_i_7_n_5 ,\sect_total_buf[8]_i_8_n_5 ,\sect_total_buf[8]_i_9_n_5 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_19 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_5_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_5_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_5_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_5_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_5_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_5_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_5_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_5_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_5_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_5_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_5_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_5_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_5_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_5_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_5_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_5_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_5_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_5_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_5_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_5_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_5_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_5_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_5_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_5_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_5_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_5_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_5_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_5_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_5_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_5_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_5_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_5_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_5_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_5_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_5_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_5_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_5_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_5_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_5_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_5_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_5_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_5_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_5_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_5_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_5_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_5_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_5_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_5_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_5_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_5_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_5_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_5_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_5_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_5_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_5_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_5_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_5_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_5_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_5_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_5_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_5_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_5_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_fifo
   (\dout_reg[78] ,
    \ap_CS_fsm_reg[32] ,
    full_n_reg_0,
    E,
    D,
    Q,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    tmp_valid_reg,
    local_CHN_ARREADY,
    C_1_ce0_local,
    \dout_reg[61] );
  output \dout_reg[78] ;
  output \ap_CS_fsm_reg[32] ;
  output [0:0]full_n_reg_0;
  output [0:0]E;
  output [0:0]D;
  output [61:0]Q;
  input [0:0]SR;
  input ap_clk;
  input [4:0]\ap_CS_fsm_reg[1] ;
  input tmp_valid_reg;
  input local_CHN_ARREADY;
  input C_1_ce0_local;
  input [61:0]\dout_reg[61] ;

  wire A_0_ARREADY;
  wire C_1_ce0_local;
  wire [0:0]D;
  wire [0:0]E;
  wire [61:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_4_n_5 ;
  wire [4:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire [61:0]\dout_reg[61] ;
  wire \dout_reg[78] ;
  wire dout_vld_i_1_n_5;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2_n_5;
  wire empty_n_reg_n_5;
  wire full_n1__3;
  wire full_n_i_1__2_n_5;
  wire [0:0]full_n_reg_0;
  wire local_CHN_ARREADY;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr[3]_i_2_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1_n_5 ;
  wire \num_data_cnt[1]_i_1_n_5 ;
  wire \num_data_cnt[2]_i_1_n_5 ;
  wire \num_data_cnt[3]_i_1_n_5 ;
  wire \num_data_cnt[3]_i_2_n_5 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_5 ;
  wire \raddr[1]_i_1_n_5 ;
  wire \raddr[1]_i_2_n_5 ;
  wire \raddr[2]_i_1_n_5 ;
  wire \raddr[2]_i_2_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  bd_0_hls_inst_0_top_kernel_A_m_axi_srl U_fifo_srl
       (.A_0_ARREADY(A_0_ARREADY),
        .D(D),
        .Q({\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_5),
        .\dout_reg[61]_0 (Q),
        .\dout_reg[61]_1 (\dout_reg[61] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[78]_1 (\ap_CS_fsm_reg[1] [0]),
        .\dout_reg[78]_2 (\raddr_reg_n_5_[2] ),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(C_1_ce0_local),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(\ap_CS_fsm_reg[1] [4]),
        .I3(\ap_CS_fsm[1]_i_4_n_5 ),
        .I4(A_0_ARREADY),
        .I5(\ap_CS_fsm_reg[1] [0]),
        .O(\ap_CS_fsm_reg[32] ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg[1] [2]),
        .I1(\ap_CS_fsm_reg[1] [3]),
        .O(\ap_CS_fsm[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(A_0_ARREADY),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_5),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(rreq_valid),
        .O(dout_vld_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_5),
        .Q(rreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_5),
        .I1(pop),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(A_0_ARREADY),
        .I4(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT4 #(
    .INIT(16'h0004)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h54445454)) 
    full_n_i_1__2
       (.I0(full_n1__3),
        .I1(A_0_ARREADY),
        .I2(rreq_valid),
        .I3(local_CHN_ARREADY),
        .I4(tmp_valid_reg),
        .O(full_n_i_1__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    full_n_i_2
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt1__0),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(A_0_ARREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(A_0_ARREADY),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \mOutPtr[2]_i_1 
       (.I0(A_0_ARREADY),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(pop),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7787777788888888)) 
    \mOutPtr[3]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(A_0_ARREADY),
        .I2(tmp_valid_reg),
        .I3(local_CHN_ARREADY),
        .I4(rreq_valid),
        .I5(empty_n_reg_n_5),
        .O(\mOutPtr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFAE0051)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_5 ),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_5 ),
        .D(\mOutPtr[3]_i_2_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .I1(rreq_valid),
        .I2(E),
        .I3(\ap_CS_fsm_reg[1] [0]),
        .I4(A_0_ARREADY),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hD5FF2A00FF2A00D5)) 
    \num_data_cnt[2]_i_1 
       (.I0(push),
        .I1(E),
        .I2(rreq_valid),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h78887878)) 
    \num_data_cnt[3]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(A_0_ARREADY),
        .I2(rreq_valid),
        .I3(local_CHN_ARREADY),
        .I4(tmp_valid_reg),
        .O(\num_data_cnt[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00808888)) 
    \num_data_cnt[3]_i_3 
       (.I0(A_0_ARREADY),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(tmp_valid_reg),
        .I3(local_CHN_ARREADY),
        .I4(rreq_valid),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_5 ),
        .D(\num_data_cnt[0]_i_1_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_5 ),
        .D(\num_data_cnt[1]_i_1_n_5 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_5 ),
        .D(\num_data_cnt[2]_i_1_n_5 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_5 ),
        .D(\num_data_cnt[3]_i_2_n_5 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF000000)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_5_[0] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[2] ),
        .I3(empty_n_reg_n_5),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \raddr[1]_i_2 
       (.I0(empty_n_reg_n_5),
        .I1(A_0_ARREADY),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(pop),
        .I4(\raddr_reg_n_5_[1] ),
        .I5(\raddr_reg_n_5_[0] ),
        .O(\raddr[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr[2]_i_2_n_5 ),
        .I2(\raddr[1]_i_1_n_5 ),
        .O(\raddr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEEEE7EEE11118111)) 
    \raddr[2]_i_2 
       (.I0(\raddr_reg_n_5_[1] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(empty_n_reg_n_5),
        .I3(push),
        .I4(pop),
        .I5(\raddr_reg_n_5_[2] ),
        .O(\raddr[2]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[1]_i_1_n_5 ),
        .D(\raddr[0]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[1]_i_1_n_5 ),
        .D(\raddr[1]_i_2_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1 
       (.I0(tmp_valid_reg),
        .I1(local_CHN_ARREADY),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized0
   (D,
    E,
    full_n_reg_0,
    dout_vld_reg_0,
    \j_reg_327_reg[1] ,
    ready_for_outstanding,
    ap_clk,
    SR,
    Q,
    DINPADINP,
    ready_for_outstanding_reg,
    mem_reg,
    \i_fu_184_reg[0] ,
    ap_rst_n);
  output [23:0]D;
  output [0:0]E;
  output full_n_reg_0;
  output [1:0]dout_vld_reg_0;
  output [0:0]\j_reg_327_reg[1] ;
  output ready_for_outstanding;
  input ap_clk;
  input [0:0]SR;
  input [32:0]Q;
  input [0:0]DINPADINP;
  input [1:0]ready_for_outstanding_reg;
  input [0:0]mem_reg;
  input [6:0]\i_fu_184_reg[0] ;
  input ap_rst_n;

  wire A_0_RVALID;
  wire [23:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]E;
  wire [32:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__0_n_5;
  wire [1:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_5;
  wire empty_n_i_2__0_n_5;
  wire empty_n_i_3_n_5;
  wire empty_n_i_4_n_5;
  wire empty_n_reg_n_5;
  wire full_n1__8;
  wire full_n_i_1__0_n_5;
  wire full_n_i_4_n_5;
  wire full_n_reg_0;
  wire \i_fu_184[8]_i_3_n_5 ;
  wire [6:0]\i_fu_184_reg[0] ;
  wire [0:0]\j_reg_327_reg[1] ;
  wire mOutPtr113_out;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[8]_i_10_n_5 ;
  wire \mOutPtr[8]_i_11_n_5 ;
  wire \mOutPtr[8]_i_1_n_5 ;
  wire \mOutPtr[8]_i_4_n_5 ;
  wire \mOutPtr[8]_i_5_n_5 ;
  wire \mOutPtr[8]_i_6_n_5 ;
  wire \mOutPtr[8]_i_7_n_5 ;
  wire \mOutPtr[8]_i_8_n_5 ;
  wire \mOutPtr[8]_i_9_n_5 ;
  wire [8:0]mOutPtr_reg;
  wire \mOutPtr_reg[8]_i_2_n_10 ;
  wire \mOutPtr_reg[8]_i_2_n_11 ;
  wire \mOutPtr_reg[8]_i_2_n_12 ;
  wire \mOutPtr_reg[8]_i_2_n_13 ;
  wire \mOutPtr_reg[8]_i_2_n_14 ;
  wire \mOutPtr_reg[8]_i_2_n_15 ;
  wire \mOutPtr_reg[8]_i_2_n_16 ;
  wire \mOutPtr_reg[8]_i_2_n_17 ;
  wire \mOutPtr_reg[8]_i_2_n_18 ;
  wire \mOutPtr_reg[8]_i_2_n_19 ;
  wire \mOutPtr_reg[8]_i_2_n_20 ;
  wire \mOutPtr_reg[8]_i_2_n_6 ;
  wire \mOutPtr_reg[8]_i_2_n_7 ;
  wire \mOutPtr_reg[8]_i_2_n_8 ;
  wire \mOutPtr_reg[8]_i_2_n_9 ;
  wire [0:0]mem_reg;
  wire num_data_cnt1;
  wire \num_data_cnt[0]_i_1__0_n_5 ;
  wire \num_data_cnt[8]_i_10_n_5 ;
  wire \num_data_cnt[8]_i_11_n_5 ;
  wire \num_data_cnt[8]_i_1_n_5 ;
  wire \num_data_cnt[8]_i_3_n_5 ;
  wire \num_data_cnt[8]_i_4_n_5 ;
  wire \num_data_cnt[8]_i_5_n_5 ;
  wire \num_data_cnt[8]_i_6_n_5 ;
  wire \num_data_cnt[8]_i_7_n_5 ;
  wire \num_data_cnt[8]_i_8_n_5 ;
  wire \num_data_cnt[8]_i_9_n_5 ;
  wire [8:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[8]_i_2_n_10 ;
  wire \num_data_cnt_reg[8]_i_2_n_11 ;
  wire \num_data_cnt_reg[8]_i_2_n_12 ;
  wire \num_data_cnt_reg[8]_i_2_n_13 ;
  wire \num_data_cnt_reg[8]_i_2_n_14 ;
  wire \num_data_cnt_reg[8]_i_2_n_15 ;
  wire \num_data_cnt_reg[8]_i_2_n_16 ;
  wire \num_data_cnt_reg[8]_i_2_n_17 ;
  wire \num_data_cnt_reg[8]_i_2_n_18 ;
  wire \num_data_cnt_reg[8]_i_2_n_19 ;
  wire \num_data_cnt_reg[8]_i_2_n_20 ;
  wire \num_data_cnt_reg[8]_i_2_n_6 ;
  wire \num_data_cnt_reg[8]_i_2_n_7 ;
  wire \num_data_cnt_reg[8]_i_2_n_8 ;
  wire \num_data_cnt_reg[8]_i_2_n_9 ;
  wire pop;
  wire \raddr[0]_i_1__1_n_5 ;
  wire \raddr[1]_i_1__1_n_5 ;
  wire \raddr[1]_i_2__0_n_5 ;
  wire \raddr[2]_i_1__0_n_5 ;
  wire \raddr[3]_i_1__0_n_5 ;
  wire \raddr[3]_i_2__0_n_5 ;
  wire \raddr[4]_i_1_n_5 ;
  wire \raddr[5]_i_1_n_5 ;
  wire \raddr[6]_i_1_n_5 ;
  wire \raddr[7]_i_2_n_5 ;
  wire \raddr[7]_i_3_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire \raddr_reg_n_5_[5] ;
  wire \raddr_reg_n_5_[6] ;
  wire \raddr_reg_n_5_[7] ;
  wire ready_for_outstanding;
  wire [1:0]ready_for_outstanding_reg;
  wire \waddr[0]_i_1_n_5 ;
  wire \waddr[1]_i_1_n_5 ;
  wire \waddr[1]_i_2_n_5 ;
  wire \waddr[2]_i_1_n_5 ;
  wire \waddr[3]_i_1_n_5 ;
  wire \waddr[3]_i_2_n_5 ;
  wire \waddr[4]_i_1_n_5 ;
  wire \waddr[5]_i_1__0_n_5 ;
  wire \waddr[6]_i_1_n_5 ;
  wire \waddr[7]_i_1_n_5 ;
  wire \waddr[7]_i_2_n_5 ;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire [7:7]\NLW_mOutPtr_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_num_data_cnt_reg[8]_i_2_CO_UNCONNECTED ;

  bd_0_hls_inst_0_top_kernel_A_m_axi_mem U_fifo_mem
       (.A_0_RVALID(A_0_RVALID),
        .D(D),
        .DINPADINP(DINPADINP),
        .Q({\raddr_reg_n_5_[7] ,\raddr_reg_n_5_[6] ,\raddr_reg_n_5_[5] ,\raddr_reg_n_5_[4] ,\raddr_reg_n_5_[3] ,\raddr_reg_n_5_[2] ,\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .SR(SR),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mem_reg_0({\waddr_reg_n_5_[7] ,\waddr_reg_n_5_[6] ,\waddr_reg_n_5_[5] ,\waddr_reg_n_5_[4] ,\waddr_reg_n_5_[3] ,\waddr_reg_n_5_[2] ,\waddr_reg_n_5_[1] ,\waddr_reg_n_5_[0] }),
        .mem_reg_1(Q),
        .mem_reg_2(empty_n_reg_n_5),
        .mem_reg_3(full_n_reg_0),
        .mem_reg_4(mem_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ready_for_outstanding_reg[1]),
        .I1(A_0_RVALID),
        .I2(ready_for_outstanding_reg[0]),
        .I3(\j_reg_327_reg[1] ),
        .O(dout_vld_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(A_0_RVALID),
        .I1(ready_for_outstanding_reg[1]),
        .O(dout_vld_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_5),
        .I1(A_0_RVALID),
        .I2(ready_for_outstanding_reg[1]),
        .O(dout_vld_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_5),
        .Q(A_0_RVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'h75FF550055005500)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__0_n_5),
        .I1(ready_for_outstanding_reg[1]),
        .I2(A_0_RVALID),
        .I3(empty_n_reg_n_5),
        .I4(full_n_reg_0),
        .I5(mem_reg),
        .O(empty_n_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h0000000800080008)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3_n_5),
        .I1(empty_n_i_4_n_5),
        .I2(mOutPtr_reg[8]),
        .I3(mOutPtr_reg[7]),
        .I4(mem_reg),
        .I5(full_n_reg_0),
        .O(empty_n_i_2__0_n_5));
  LUT6 #(
    .INIT(64'h000000000000A200)) 
    empty_n_i_3
       (.I0(empty_n_reg_n_5),
        .I1(A_0_RVALID),
        .I2(ready_for_outstanding_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .I5(mOutPtr_reg[2]),
        .O(empty_n_i_3_n_5));
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_4
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[5]),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[3]),
        .O(empty_n_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(empty_n_reg_n_5),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__0
       (.I0(full_n1__8),
        .I1(full_n_reg_0),
        .I2(ready_for_outstanding_reg[1]),
        .I3(A_0_RVALID),
        .O(full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    full_n_i_2__0
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt1),
        .I4(full_n_i_4_n_5),
        .O(full_n1__8));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(A_0_RVALID),
        .I3(ready_for_outstanding_reg[1]),
        .O(num_data_cnt1));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    full_n_i_4
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[5]),
        .I3(num_data_cnt_reg[6]),
        .I4(num_data_cnt_reg[8]),
        .I5(num_data_cnt_reg[7]),
        .O(full_n_i_4_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(full_n_reg_0),
        .S(SR));
  LUT5 #(
    .INIT(32'h00000040)) 
    \i_fu_184[8]_i_2 
       (.I0(\i_fu_184_reg[0] [1]),
        .I1(\i_fu_184_reg[0] [6]),
        .I2(ready_for_outstanding_reg[0]),
        .I3(\i_fu_184_reg[0] [2]),
        .I4(\i_fu_184[8]_i_3_n_5 ),
        .O(\j_reg_327_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_184[8]_i_3 
       (.I0(\i_fu_184_reg[0] [3]),
        .I1(\i_fu_184_reg[0] [5]),
        .I2(\i_fu_184_reg[0] [0]),
        .I3(\i_fu_184_reg[0] [4]),
        .O(\i_fu_184[8]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h4FB0B0B0)) 
    \mOutPtr[8]_i_1 
       (.I0(ready_for_outstanding_reg[1]),
        .I1(A_0_RVALID),
        .I2(empty_n_reg_n_5),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[8]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_10 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[8]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h65AA555555555555)) 
    \mOutPtr[8]_i_11 
       (.I0(mOutPtr_reg[1]),
        .I1(ready_for_outstanding_reg[1]),
        .I2(A_0_RVALID),
        .I3(empty_n_reg_n_5),
        .I4(full_n_reg_0),
        .I5(mem_reg),
        .O(\mOutPtr[8]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[8]_i_3 
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_5),
        .I3(A_0_RVALID),
        .I4(ready_for_outstanding_reg[1]),
        .O(mOutPtr113_out));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_4 
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_5 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[8]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_6 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[8]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_7 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[8]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_8 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[8]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_9 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[8]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr_reg[8]_i_2_n_20 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr_reg[8]_i_2_n_19 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr_reg[8]_i_2_n_18 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr_reg[8]_i_2_n_17 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr_reg[8]_i_2_n_16 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr_reg[8]_i_2_n_15 ),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr_reg[8]_i_2_n_14 ),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr_reg[8]_i_2_n_13 ),
        .Q(mOutPtr_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mOutPtr_reg[8]_i_2 
       (.CI(mOutPtr_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_mOutPtr_reg[8]_i_2_CO_UNCONNECTED [7],\mOutPtr_reg[8]_i_2_n_6 ,\mOutPtr_reg[8]_i_2_n_7 ,\mOutPtr_reg[8]_i_2_n_8 ,\mOutPtr_reg[8]_i_2_n_9 ,\mOutPtr_reg[8]_i_2_n_10 ,\mOutPtr_reg[8]_i_2_n_11 ,\mOutPtr_reg[8]_i_2_n_12 }),
        .DI({1'b0,mOutPtr_reg[6:1],mOutPtr113_out}),
        .O({\mOutPtr_reg[8]_i_2_n_13 ,\mOutPtr_reg[8]_i_2_n_14 ,\mOutPtr_reg[8]_i_2_n_15 ,\mOutPtr_reg[8]_i_2_n_16 ,\mOutPtr_reg[8]_i_2_n_17 ,\mOutPtr_reg[8]_i_2_n_18 ,\mOutPtr_reg[8]_i_2_n_19 ,\mOutPtr_reg[8]_i_2_n_20 }),
        .S({\mOutPtr[8]_i_4_n_5 ,\mOutPtr[8]_i_5_n_5 ,\mOutPtr[8]_i_6_n_5 ,\mOutPtr[8]_i_7_n_5 ,\mOutPtr[8]_i_8_n_5 ,\mOutPtr[8]_i_9_n_5 ,\mOutPtr[8]_i_10_n_5 ,\mOutPtr[8]_i_11_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(ready_for_outstanding_reg[1]),
        .I3(A_0_RVALID),
        .O(\num_data_cnt[8]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_10 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[2]),
        .O(\num_data_cnt[8]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h6A555555)) 
    \num_data_cnt[8]_i_11 
       (.I0(num_data_cnt_reg[1]),
        .I1(ready_for_outstanding_reg[1]),
        .I2(A_0_RVALID),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\num_data_cnt[8]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \num_data_cnt[8]_i_3 
       (.I0(mem_reg),
        .I1(full_n_reg_0),
        .I2(A_0_RVALID),
        .I3(ready_for_outstanding_reg[1]),
        .O(\num_data_cnt[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_4 
       (.I0(num_data_cnt_reg[7]),
        .I1(num_data_cnt_reg[8]),
        .O(\num_data_cnt[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_5 
       (.I0(num_data_cnt_reg[6]),
        .I1(num_data_cnt_reg[7]),
        .O(\num_data_cnt[8]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_6 
       (.I0(num_data_cnt_reg[5]),
        .I1(num_data_cnt_reg[6]),
        .O(\num_data_cnt[8]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_7 
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[5]),
        .O(\num_data_cnt[8]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_8 
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .O(\num_data_cnt[8]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \num_data_cnt[8]_i_9 
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .O(\num_data_cnt[8]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt[0]_i_1__0_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt_reg[8]_i_2_n_20 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt_reg[8]_i_2_n_19 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt_reg[8]_i_2_n_18 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt_reg[8]_i_2_n_17 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt_reg[8]_i_2_n_16 ),
        .Q(num_data_cnt_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt_reg[8]_i_2_n_15 ),
        .Q(num_data_cnt_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt_reg[8]_i_2_n_14 ),
        .Q(num_data_cnt_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_5 ),
        .D(\num_data_cnt_reg[8]_i_2_n_13 ),
        .Q(num_data_cnt_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \num_data_cnt_reg[8]_i_2 
       (.CI(num_data_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_num_data_cnt_reg[8]_i_2_CO_UNCONNECTED [7],\num_data_cnt_reg[8]_i_2_n_6 ,\num_data_cnt_reg[8]_i_2_n_7 ,\num_data_cnt_reg[8]_i_2_n_8 ,\num_data_cnt_reg[8]_i_2_n_9 ,\num_data_cnt_reg[8]_i_2_n_10 ,\num_data_cnt_reg[8]_i_2_n_11 ,\num_data_cnt_reg[8]_i_2_n_12 }),
        .DI({1'b0,num_data_cnt_reg[6:1],\num_data_cnt[8]_i_3_n_5 }),
        .O({\num_data_cnt_reg[8]_i_2_n_13 ,\num_data_cnt_reg[8]_i_2_n_14 ,\num_data_cnt_reg[8]_i_2_n_15 ,\num_data_cnt_reg[8]_i_2_n_16 ,\num_data_cnt_reg[8]_i_2_n_17 ,\num_data_cnt_reg[8]_i_2_n_18 ,\num_data_cnt_reg[8]_i_2_n_19 ,\num_data_cnt_reg[8]_i_2_n_20 }),
        .S({\num_data_cnt[8]_i_4_n_5 ,\num_data_cnt[8]_i_5_n_5 ,\num_data_cnt[8]_i_6_n_5 ,\num_data_cnt[8]_i_7_n_5 ,\num_data_cnt[8]_i_8_n_5 ,\num_data_cnt[8]_i_9_n_5 ,\num_data_cnt[8]_i_10_n_5 ,\num_data_cnt[8]_i_11_n_5 }));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \raddr[0]_i_1__1 
       (.I0(\raddr[7]_i_3_n_5 ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[5] ),
        .I3(\raddr_reg_n_5_[4] ),
        .I4(\raddr_reg_n_5_[7] ),
        .I5(\raddr_reg_n_5_[6] ),
        .O(\raddr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \raddr[1]_i_1__1 
       (.I0(\raddr[1]_i_2__0_n_5 ),
        .I1(\raddr_reg_n_5_[3] ),
        .I2(\raddr_reg_n_5_[2] ),
        .I3(\raddr_reg_n_5_[1] ),
        .I4(\raddr_reg_n_5_[0] ),
        .O(\raddr[1]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[1]_i_2__0 
       (.I0(\raddr_reg_n_5_[5] ),
        .I1(\raddr_reg_n_5_[4] ),
        .I2(\raddr_reg_n_5_[7] ),
        .I3(\raddr_reg_n_5_[6] ),
        .O(\raddr[1]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(\raddr[3]_i_2__0_n_5 ),
        .O(\raddr[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[3] ),
        .I4(\raddr[3]_i_2__0_n_5 ),
        .O(\raddr[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \raddr[3]_i_2__0 
       (.I0(\raddr_reg_n_5_[0] ),
        .I1(\raddr_reg_n_5_[5] ),
        .I2(\raddr_reg_n_5_[4] ),
        .I3(\raddr_reg_n_5_[7] ),
        .I4(\raddr_reg_n_5_[6] ),
        .I5(\raddr_reg_n_5_[1] ),
        .O(\raddr[3]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \raddr[4]_i_1 
       (.I0(\raddr_reg_n_5_[7] ),
        .I1(\raddr_reg_n_5_[6] ),
        .I2(\raddr_reg_n_5_[5] ),
        .I3(\raddr[7]_i_3_n_5 ),
        .I4(\raddr_reg_n_5_[0] ),
        .I5(\raddr_reg_n_5_[4] ),
        .O(\raddr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \raddr[5]_i_1 
       (.I0(\raddr[7]_i_3_n_5 ),
        .I1(\raddr_reg_n_5_[7] ),
        .I2(\raddr_reg_n_5_[6] ),
        .I3(\raddr_reg_n_5_[0] ),
        .I4(\raddr_reg_n_5_[4] ),
        .I5(\raddr_reg_n_5_[5] ),
        .O(\raddr[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \raddr[6]_i_1 
       (.I0(\raddr_reg_n_5_[7] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[6] ),
        .I3(\raddr[7]_i_3_n_5 ),
        .I4(\raddr_reg_n_5_[5] ),
        .I5(\raddr_reg_n_5_[4] ),
        .O(\raddr[6]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \raddr[7]_i_1 
       (.I0(ready_for_outstanding_reg[1]),
        .I1(A_0_RVALID),
        .I2(empty_n_reg_n_5),
        .O(pop));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr[7]_i_2 
       (.I0(\raddr_reg_n_5_[4] ),
        .I1(\raddr_reg_n_5_[5] ),
        .I2(\raddr[7]_i_3_n_5 ),
        .I3(\raddr_reg_n_5_[6] ),
        .I4(\raddr_reg_n_5_[0] ),
        .I5(\raddr_reg_n_5_[7] ),
        .O(\raddr[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_3 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[2] ),
        .I2(\raddr_reg_n_5_[1] ),
        .O(\raddr[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_5 ),
        .Q(\raddr_reg_n_5_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_5 ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\waddr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[1] ),
        .I4(\waddr_reg_n_5_[0] ),
        .O(\waddr[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .O(\waddr[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(\waddr[3]_i_2_n_5 ),
        .O(\waddr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[1] ),
        .I2(\waddr_reg_n_5_[0] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr[3]_i_2_n_5 ),
        .O(\waddr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_5_[0] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[1] ),
        .O(\waddr[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr[7]_i_2_n_5 ),
        .I4(\waddr_reg_n_5_[0] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\waddr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr[7]_i_2_n_5 ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[5]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr[7]_i_2_n_5 ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\waddr[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr[7]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[0] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(\waddr[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[1] ),
        .O(\waddr[7]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_5 ),
        .Q(\waddr_reg_n_5_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    dout_vld_reg_0,
    full_n_reg_0,
    \raddr_reg[3]_0 ,
    DINPADINP,
    SR,
    pop,
    \dout_reg[0] ,
    ap_clk,
    ost_ctrl_valid,
    Q,
    \num_data_cnt_reg[0]_0 ,
    local_CHN_RREADY,
    push_0,
    push);
  output empty_n_reg_0;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [3:0]\raddr_reg[3]_0 ;
  output [0:0]DINPADINP;
  input [0:0]SR;
  input pop;
  input \dout_reg[0] ;
  input ap_clk;
  input ost_ctrl_valid;
  input [0:0]Q;
  input [0:0]\num_data_cnt_reg[0]_0 ;
  input local_CHN_RREADY;
  input push_0;
  input push;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__2_n_5;
  wire dout_vld_reg_0;
  wire empty_n_i_1__2_n_5;
  wire empty_n_i_2__2_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_5;
  wire full_n_i_2__1_n_5;
  wire full_n_reg_0;
  wire local_CHN_RREADY;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr[4]_i_1_n_5 ;
  wire \mOutPtr[4]_i_2_n_5 ;
  wire \mOutPtr[4]_i_3_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__2_n_5 ;
  wire \num_data_cnt[1]_i_1__0_n_5 ;
  wire \num_data_cnt[2]_i_1__0_n_5 ;
  wire \num_data_cnt[3]_i_1__0_n_5 ;
  wire \num_data_cnt[4]_i_1_n_5 ;
  wire \num_data_cnt[4]_i_2_n_5 ;
  wire \num_data_cnt[4]_i_3_n_5 ;
  wire [4:0]num_data_cnt_reg;
  wire [0:0]\num_data_cnt_reg[0]_0 ;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_5 ;
  wire \raddr[1]_i_1__0_n_5 ;
  wire \raddr[2]_i_1_n_5 ;
  wire \raddr[3]_i_1_n_5 ;
  wire \raddr[3]_i_2_n_5 ;
  wire \raddr[3]_i_3_n_5 ;
  wire \raddr[3]_i_4_n_5 ;
  wire [3:0]\raddr_reg[3]_0 ;

  bd_0_hls_inst_0_top_kernel_A_m_axi_srl__parameterized0 U_fifo_srl
       (.DINPADINP(DINPADINP),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .mem_reg(dout_vld_reg_0),
        .pop(pop));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(\num_data_cnt_reg[0]_0 ),
        .I4(local_CHN_RREADY),
        .O(dout_vld_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_5),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__2
       (.I0(empty_n_i_2__2_n_5),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    full_n_i_1__1
       (.I0(full_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(push_0),
        .I4(full_n_i_2__1_n_5),
        .O(full_n_i_1__1_n_5));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__1
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[0]),
        .I5(\num_data_cnt[4]_i_3_n_5 ),
        .O(full_n_i_2__1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr[4]_i_3_n_5 ),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr[4]_i_3_n_5 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[4]_i_3_n_5 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h70FF8F008F008F00)) 
    \mOutPtr[4]_i_1 
       (.I0(push_0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(ost_ctrl_valid),
        .O(\mOutPtr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[4]_i_3_n_5 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(push_0),
        .O(\mOutPtr[4]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_5 ),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_5 ),
        .D(\mOutPtr[3]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_5 ),
        .D(\mOutPtr[4]_i_2_n_5 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h9555AAAA6AAA5555)) 
    \num_data_cnt[1]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(push_0),
        .I4(push),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__0 
       (.I0(\num_data_cnt[4]_i_3_n_5 ),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__0 
       (.I0(num_data_cnt_reg[1]),
        .I1(\num_data_cnt[4]_i_3_n_5 ),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \num_data_cnt[4]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .I2(\num_data_cnt_reg[0]_0 ),
        .I3(local_CHN_RREADY),
        .I4(full_n_reg_0),
        .I5(ost_ctrl_valid),
        .O(\num_data_cnt[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2 
       (.I0(num_data_cnt_reg[1]),
        .I1(\num_data_cnt[4]_i_3_n_5 ),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \num_data_cnt[4]_i_3 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(local_CHN_RREADY),
        .I3(\num_data_cnt_reg[0]_0 ),
        .I4(Q),
        .I5(dout_vld_reg_0),
        .O(\num_data_cnt[4]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_5 ),
        .D(\num_data_cnt[0]_i_1__2_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_5 ),
        .D(\num_data_cnt[1]_i_1__0_n_5 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_5 ),
        .D(\num_data_cnt[2]_i_1__0_n_5 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_5 ),
        .D(\num_data_cnt[3]_i_1__0_n_5 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_5 ),
        .D(\num_data_cnt[4]_i_2_n_5 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(\raddr_reg[3]_0 [0]),
        .O(\raddr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg[3]_0 [0]),
        .I1(empty_n_reg_0),
        .I2(\mOutPtr[4]_i_3_n_5 ),
        .I3(\raddr_reg[3]_0 [1]),
        .O(\raddr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(\mOutPtr[4]_i_3_n_5 ),
        .I1(empty_n_reg_0),
        .I2(\raddr_reg[3]_0 [0]),
        .I3(\raddr_reg[3]_0 [2]),
        .I4(\raddr_reg[3]_0 [1]),
        .O(\raddr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(\raddr_reg[3]_0 [0]),
        .I1(\raddr_reg[3]_0 [1]),
        .I2(\raddr_reg[3]_0 [3]),
        .I3(\raddr_reg[3]_0 [2]),
        .I4(\raddr[3]_i_3_n_5 ),
        .I5(\raddr[3]_i_4_n_5 ),
        .O(\raddr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(\raddr_reg[3]_0 [1]),
        .I1(\mOutPtr[4]_i_3_n_5 ),
        .I2(empty_n_reg_0),
        .I3(\raddr_reg[3]_0 [0]),
        .I4(\raddr_reg[3]_0 [3]),
        .I5(\raddr_reg[3]_0 [2]),
        .O(\raddr[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(push_0),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(\raddr[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4 
       (.I0(push_0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_0),
        .O(\raddr[3]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_5 ),
        .D(\raddr[0]_i_1_n_5 ),
        .Q(\raddr_reg[3]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_5 ),
        .D(\raddr[1]_i_1__0_n_5 ),
        .Q(\raddr_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_5 ),
        .D(\raddr[2]_i_1_n_5 ),
        .Q(\raddr_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_5 ),
        .D(\raddr[3]_i_2_n_5 ),
        .Q(\raddr_reg[3]_0 [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized1_4
   (ost_ctrl_ready,
    SR,
    ap_clk,
    local_BURST_RREADY,
    ost_ctrl_valid,
    m_axi_A_ARREADY,
    \num_data_cnt_reg[0]_0 ,
    \num_data_cnt_reg[0]_1 ,
    push__0);
  output ost_ctrl_ready;
  input [0:0]SR;
  input ap_clk;
  input local_BURST_RREADY;
  input ost_ctrl_valid;
  input m_axi_A_ARREADY;
  input \num_data_cnt_reg[0]_0 ;
  input \num_data_cnt_reg[0]_1 ;
  input push__0;

  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_i_1__1_n_5;
  wire dout_vld_reg_n_5;
  wire empty_n_i_1__1_n_5;
  wire empty_n_i_2__1_n_5;
  wire empty_n_reg_n_5;
  wire full_n1;
  wire full_n_i_1_n_5;
  wire local_BURST_RREADY;
  wire mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire \mOutPtr[3]_i_1__1_n_5 ;
  wire \mOutPtr[4]_i_2__0_n_5 ;
  wire \mOutPtr[4]_i_3__0_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire m_axi_A_ARREADY;
  wire num_data_cnt;
  wire \num_data_cnt[0]_i_1__1_n_5 ;
  wire \num_data_cnt[1]_i_1__1_n_5 ;
  wire \num_data_cnt[2]_i_1__1_n_5 ;
  wire \num_data_cnt[3]_i_1__1_n_5 ;
  wire \num_data_cnt[4]_i_2__0_n_5 ;
  wire \num_data_cnt[4]_i_3__0_n_5 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[0]_0 ;
  wire \num_data_cnt_reg[0]_1 ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push__0;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_5),
        .I1(dout_vld_reg_n_5),
        .I2(local_BURST_RREADY),
        .O(dout_vld_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_5),
        .Q(dout_vld_reg_n_5),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__1_n_5),
        .I1(local_BURST_RREADY),
        .I2(dout_vld_reg_n_5),
        .I3(empty_n_reg_n_5),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(empty_n_reg_n_5),
        .R(SR));
  LUT4 #(
    .INIT(16'h00EA)) 
    full_n_i_1
       (.I0(ost_ctrl_ready),
        .I1(local_BURST_RREADY),
        .I2(dout_vld_reg_n_5),
        .I3(full_n1),
        .O(full_n_i_1_n_5));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__2
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[0]),
        .I5(\num_data_cnt[4]_i_3__0_n_5 ),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h9A55AAAA65AA5555)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(local_BURST_RREADY),
        .I2(dout_vld_reg_n_5),
        .I3(empty_n_reg_n_5),
        .I4(push__0),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr[4]_i_3__0_n_5 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[4]_i_3__0_n_5 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'h4FB0B0B0)) 
    \mOutPtr[4]_i_1__0 
       (.I0(local_BURST_RREADY),
        .I1(dout_vld_reg_n_5),
        .I2(empty_n_reg_n_5),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .O(mOutPtr));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(\mOutPtr[4]_i_3__0_n_5 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_5),
        .I3(dout_vld_reg_n_5),
        .I4(local_BURST_RREADY),
        .O(\mOutPtr[4]_i_3__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(mOutPtr),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(mOutPtr),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(mOutPtr),
        .D(\mOutPtr[2]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(mOutPtr),
        .D(\mOutPtr[3]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(mOutPtr),
        .D(\mOutPtr[4]_i_2__0_n_5 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .I1(local_BURST_RREADY),
        .I2(dout_vld_reg_n_5),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hD5FF2A00FF2A00D5)) 
    \num_data_cnt[2]_i_1__1 
       (.I0(push__0),
        .I1(dout_vld_reg_n_5),
        .I2(local_BURST_RREADY),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__1 
       (.I0(num_data_cnt_reg[1]),
        .I1(\num_data_cnt[4]_i_3__0_n_5 ),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h7877888888888888)) 
    \num_data_cnt[4]_i_1__0 
       (.I0(local_BURST_RREADY),
        .I1(dout_vld_reg_n_5),
        .I2(m_axi_A_ARREADY),
        .I3(\num_data_cnt_reg[0]_0 ),
        .I4(\num_data_cnt_reg[0]_1 ),
        .I5(ost_ctrl_ready),
        .O(num_data_cnt));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__0 
       (.I0(num_data_cnt_reg[1]),
        .I1(\num_data_cnt[4]_i_3__0_n_5 ),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000880888088808)) 
    \num_data_cnt[4]_i_3__0 
       (.I0(ost_ctrl_ready),
        .I1(\num_data_cnt_reg[0]_1 ),
        .I2(\num_data_cnt_reg[0]_0 ),
        .I3(m_axi_A_ARREADY),
        .I4(dout_vld_reg_n_5),
        .I5(local_BURST_RREADY),
        .O(\num_data_cnt[4]_i_3__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(num_data_cnt),
        .D(\num_data_cnt[0]_i_1__1_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(num_data_cnt),
        .D(\num_data_cnt[1]_i_1__1_n_5 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(num_data_cnt),
        .D(\num_data_cnt[2]_i_1__1_n_5 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(num_data_cnt),
        .D(\num_data_cnt[3]_i_1__1_n_5 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(num_data_cnt),
        .D(\num_data_cnt[4]_i_2__0_n_5 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_load" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_load
   (D,
    push,
    local_CHN_RREADY,
    local_CHN_ARVALID,
    local_BURST_RREADY,
    \ap_CS_fsm_reg[32] ,
    dout_vld_reg,
    E,
    tmp_valid_reg_0,
    \tmp_len_reg[17]_0 ,
    ap_clk,
    SR,
    Q,
    DINPADINP,
    \ap_CS_fsm_reg[1] ,
    local_CHN_ARREADY,
    mem_reg,
    C_1_ce0_local,
    \i_fu_184_reg[0] ,
    ap_rst_n,
    \dout_reg[61] );
  output [23:0]D;
  output push;
  output local_CHN_RREADY;
  output local_CHN_ARVALID;
  output local_BURST_RREADY;
  output \ap_CS_fsm_reg[32] ;
  output [2:0]dout_vld_reg;
  output [0:0]E;
  output [0:0]tmp_valid_reg_0;
  output [63:0]\tmp_len_reg[17]_0 ;
  input ap_clk;
  input [0:0]SR;
  input [32:0]Q;
  input [0:0]DINPADINP;
  input [6:0]\ap_CS_fsm_reg[1] ;
  input local_CHN_ARREADY;
  input [0:0]mem_reg;
  input C_1_ce0_local;
  input [6:0]\i_fu_184_reg[0] ;
  input ap_rst_n;
  input [61:0]\dout_reg[61] ;

  wire C_1_ce0_local;
  wire [23:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]E;
  wire [32:0]Q;
  wire [0:0]SR;
  wire [6:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\dout_reg[61] ;
  wire [2:0]dout_vld_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire [6:0]\i_fu_184_reg[0] ;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire local_CHN_RREADY;
  wire [0:0]mem_reg;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire [17:17]tmp_len0;
  wire [63:0]\tmp_len_reg[17]_0 ;
  wire [0:0]tmp_valid_reg_0;

  bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized0 buff_rdata
       (.D(D),
        .DINPADINP(DINPADINP),
        .E(push),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg[2:1]),
        .full_n_reg_0(local_CHN_RREADY),
        .\i_fu_184_reg[0] (\i_fu_184_reg[0] ),
        .\j_reg_327_reg[1] (E),
        .mem_reg(mem_reg),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(\ap_CS_fsm_reg[1] [2:1]));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[81]_i_1 
       (.I0(local_CHN_ARVALID),
        .I1(local_CHN_ARREADY),
        .O(tmp_valid_reg_0));
  bd_0_hls_inst_0_top_kernel_A_m_axi_fifo fifo_rreq
       (.C_1_ce0_local(C_1_ce0_local),
        .D(tmp_len0),
        .E(next_rreq),
        .Q({fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] ({\ap_CS_fsm_reg[1] [6:3],\ap_CS_fsm_reg[1] [0]}),
        .\ap_CS_fsm_reg[32] (\ap_CS_fsm_reg[32] ),
        .ap_clk(ap_clk),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[78] (fifo_rreq_n_5),
        .full_n_reg_0(dout_vld_reg[0]),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .tmp_valid_reg(local_CHN_ARVALID));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(local_BURST_RREADY),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[17]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[17]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[17]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[17]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[17]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[17]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[17]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[17]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[17]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[17]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[17]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[17]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[17]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[17]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[17]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[17]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[17]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[17]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[17]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[17]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[17]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[17]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[17]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[17]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[17]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[17]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[17]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[17]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[17]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[17]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[17]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[17]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[17]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[17]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[17]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[17]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[17]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[17]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[17]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[17]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_len_reg[17]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[17]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[17]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[17]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[17]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[17]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[17]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[17]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[17]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[17]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[17]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_len_reg[17]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(\tmp_len_reg[17]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(\tmp_len_reg[17]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(\tmp_len_reg[17]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(\tmp_len_reg[17]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_len_reg[17]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_len_reg[17]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_len_reg[17]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[17]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [62]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0),
        .Q(\tmp_len_reg[17]_0 [63]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_5),
        .Q(local_CHN_ARVALID),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_mem" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_mem
   (D,
    WEBWE,
    ready_for_outstanding,
    ap_clk,
    SR,
    Q,
    mem_reg_0,
    mem_reg_1,
    DINPADINP,
    mem_reg_2,
    A_0_RVALID,
    ready_for_outstanding_reg,
    ap_rst_n,
    mem_reg_3,
    mem_reg_4);
  output [23:0]D;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [7:0]mem_reg_0;
  input [32:0]mem_reg_1;
  input [0:0]DINPADINP;
  input mem_reg_2;
  input A_0_RVALID;
  input [0:0]ready_for_outstanding_reg;
  input ap_rst_n;
  input mem_reg_3;
  input [0:0]mem_reg_4;

  wire A_0_RVALID;
  wire [23:0]D;
  wire [0:0]DINPADINP;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]local_AXI_RLAST;
  wire [7:0]mem_reg_0;
  wire [32:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire [0:0]mem_reg_4;
  wire mem_reg_i_1_n_5;
  wire mem_reg_n_53;
  wire mem_reg_n_54;
  wire mem_reg_n_55;
  wire mem_reg_n_56;
  wire mem_reg_n_57;
  wire mem_reg_n_58;
  wire mem_reg_n_59;
  wire mem_reg_n_60;
  wire mem_reg_n_74;
  wire ready_for_outstanding;
  wire [0:0]ready_for_outstanding_reg;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "top_kernel_A_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(mem_reg_1[15:0]),
        .DINBDIN(mem_reg_1[31:16]),
        .DINPADINP({mem_reg_1[32],DINPADINP}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(D[15:0]),
        .DOUTBDOUT({mem_reg_n_53,mem_reg_n_54,mem_reg_n_55,mem_reg_n_56,mem_reg_n_57,mem_reg_n_58,mem_reg_n_59,mem_reg_n_60,D[23:16]}),
        .DOUTPADOUTP({local_AXI_RLAST,mem_reg_n_74}),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_5),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hA2FF)) 
    mem_reg_i_1
       (.I0(mem_reg_2),
        .I1(A_0_RVALID),
        .I2(ready_for_outstanding_reg),
        .I3(ap_rst_n),
        .O(mem_reg_i_1_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_3),
        .I1(mem_reg_4),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1
       (.I0(A_0_RVALID),
        .I1(ready_for_outstanding_reg),
        .I2(local_AXI_RLAST),
        .O(ready_for_outstanding));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_read" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_read
   (local_CHN_ARREADY,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_A_ARADDR,
    Q,
    \state_reg[0] ,
    \raddr_reg[3] ,
    push,
    ost_ctrl_info,
    DINPADINP,
    m_axi_A_ARLEN,
    SR,
    \dout_reg[0] ,
    ap_clk,
    local_CHN_ARVALID,
    m_axi_A_ARREADY,
    m_axi_A_RVALID,
    local_CHN_RREADY,
    local_BURST_RREADY,
    push_0,
    ap_rst_n,
    D,
    \data_p2_reg[32] ,
    E);
  output local_CHN_ARREADY;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [61:0]m_axi_A_ARADDR;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [3:0]\raddr_reg[3] ;
  output push;
  output ost_ctrl_info;
  output [0:0]DINPADINP;
  output [3:0]m_axi_A_ARLEN;
  input [0:0]SR;
  input \dout_reg[0] ;
  input ap_clk;
  input local_CHN_ARVALID;
  input m_axi_A_ARREADY;
  input m_axi_A_RVALID;
  input local_CHN_RREADY;
  input local_BURST_RREADY;
  input push_0;
  input ap_rst_n;
  input [63:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire [63:0]D;
  wire [0:0]DINPADINP;
  wire [0:0]E;
  wire [32:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire \dout_reg[0] ;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_ARVALID;
  wire local_CHN_RREADY;
  wire [61:0]m_axi_A_ARADDR;
  wire [3:0]m_axi_A_ARLEN;
  wire m_axi_A_ARREADY;
  wire m_axi_A_RVALID;
  wire \ost_ctrl_gen[0].fifo_burst_n_5 ;
  wire \ost_ctrl_gen[0].fifo_burst_n_6 ;
  wire \ost_ctrl_gen[0].fifo_burst_n_7 ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire push__0;
  wire [3:0]\raddr_reg[3] ;
  wire rreq_burst_conv_n_7;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized1 \ost_ctrl_gen[0].fifo_burst 
       (.DINPADINP(DINPADINP),
        .Q(Q[32]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (\dout_reg[0] ),
        .dout_vld_reg_0(\ost_ctrl_gen[0].fifo_burst_n_6 ),
        .empty_n_reg_0(\ost_ctrl_gen[0].fifo_burst_n_5 ),
        .full_n_reg_0(\ost_ctrl_gen[0].fifo_burst_n_7 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .\num_data_cnt_reg[0]_0 (\state_reg[0] ),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .\raddr_reg[3]_0 (\raddr_reg[3] ));
  bd_0_hls_inst_0_top_kernel_A_m_axi_fifo__parameterized1_4 \ost_ctrl_gen[0].fifo_rctl 
       (.SR(SR),
        .ap_clk(ap_clk),
        .local_BURST_RREADY(local_BURST_RREADY),
        .m_axi_A_ARREADY(m_axi_A_ARREADY),
        .\num_data_cnt_reg[0]_0 (\could_multi_bursts.burst_valid_reg ),
        .\num_data_cnt_reg[0]_1 (rreq_burst_conv_n_7),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push__0(push__0));
  bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter rreq_burst_conv
       (.D(D),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg (rreq_burst_conv_n_7),
        .local_CHN_ARVALID(local_CHN_ARVALID),
        .m_axi_A_ARADDR(m_axi_A_ARADDR),
        .m_axi_A_ARLEN(m_axi_A_ARLEN),
        .m_axi_A_ARREADY(m_axi_A_ARREADY),
        .\num_data_cnt_reg[1] (\ost_ctrl_gen[0].fifo_burst_n_7 ),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .push__0(push__0),
        .s_ready_t_reg(local_CHN_ARREADY));
  bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (\ost_ctrl_gen[0].fifo_burst_n_6 ),
        .\dout_reg[0]_0 (\ost_ctrl_gen[0].fifo_burst_n_5 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_A_RVALID(m_axi_A_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice
   (s_ready_t_reg_0,
    D,
    Q,
    E,
    p_15_in,
    \state_reg[0]_0 ,
    single_sect__18,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    SR,
    ap_clk,
    local_CHN_ARVALID,
    \sect_cnt_reg[0] ,
    sect_cnt0,
    req_handling_reg,
    \sect_total_buf_reg[0] ,
    ap_rst_n,
    last_sect_reg,
    ost_ctrl_ready,
    \sect_total_buf_reg[0]_0 ,
    m_axi_A_ARREADY,
    \sect_total_buf_reg[0]_1 ,
    \sect_total_buf_reg[0]_2 ,
    \sect_len_buf[3]_i_4_0 ,
    \data_p2_reg[81]_0 ,
    S,
    \sect_total_reg[5] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output [51:0]D;
  output [62:0]Q;
  output [0:0]E;
  output p_15_in;
  output \state_reg[0]_0 ;
  output single_sect__18;
  output \state_reg[0]_1 ;
  output [0:0]\state_reg[0]_2 ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [7:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_ARVALID;
  input [0:0]\sect_cnt_reg[0] ;
  input [50:0]sect_cnt0;
  input req_handling_reg;
  input \sect_total_buf_reg[0] ;
  input ap_rst_n;
  input last_sect_reg;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0]_0 ;
  input m_axi_A_ARREADY;
  input \sect_total_buf_reg[0]_1 ;
  input \sect_total_buf_reg[0]_2 ;
  input [19:0]\sect_len_buf[3]_i_4_0 ;
  input [63:0]\data_p2_reg[81]_0 ;
  input [7:0]S;
  input [1:0]\sect_total_reg[5] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire [51:0]D;
  wire [0:0]E;
  wire [62:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \data_p1[10]_i_1_n_5 ;
  wire \data_p1[11]_i_1_n_5 ;
  wire \data_p1[12]_i_1_n_5 ;
  wire \data_p1[13]_i_1_n_5 ;
  wire \data_p1[14]_i_1_n_5 ;
  wire \data_p1[15]_i_1_n_5 ;
  wire \data_p1[16]_i_1_n_5 ;
  wire \data_p1[17]_i_1_n_5 ;
  wire \data_p1[18]_i_1_n_5 ;
  wire \data_p1[19]_i_1_n_5 ;
  wire \data_p1[20]_i_1_n_5 ;
  wire \data_p1[21]_i_1_n_5 ;
  wire \data_p1[22]_i_1_n_5 ;
  wire \data_p1[23]_i_1_n_5 ;
  wire \data_p1[24]_i_1_n_5 ;
  wire \data_p1[25]_i_1_n_5 ;
  wire \data_p1[26]_i_1_n_5 ;
  wire \data_p1[27]_i_1_n_5 ;
  wire \data_p1[28]_i_1_n_5 ;
  wire \data_p1[29]_i_1_n_5 ;
  wire \data_p1[2]_i_1_n_5 ;
  wire \data_p1[30]_i_1_n_5 ;
  wire \data_p1[31]_i_1_n_5 ;
  wire \data_p1[32]_i_1_n_5 ;
  wire \data_p1[33]_i_1_n_5 ;
  wire \data_p1[34]_i_1_n_5 ;
  wire \data_p1[35]_i_1_n_5 ;
  wire \data_p1[36]_i_1_n_5 ;
  wire \data_p1[37]_i_1_n_5 ;
  wire \data_p1[38]_i_1_n_5 ;
  wire \data_p1[39]_i_1_n_5 ;
  wire \data_p1[3]_i_1_n_5 ;
  wire \data_p1[40]_i_1_n_5 ;
  wire \data_p1[41]_i_1_n_5 ;
  wire \data_p1[42]_i_1_n_5 ;
  wire \data_p1[43]_i_1_n_5 ;
  wire \data_p1[44]_i_1_n_5 ;
  wire \data_p1[45]_i_1_n_5 ;
  wire \data_p1[46]_i_1_n_5 ;
  wire \data_p1[47]_i_1_n_5 ;
  wire \data_p1[48]_i_1_n_5 ;
  wire \data_p1[49]_i_1_n_5 ;
  wire \data_p1[4]_i_1_n_5 ;
  wire \data_p1[50]_i_1_n_5 ;
  wire \data_p1[51]_i_1_n_5 ;
  wire \data_p1[52]_i_1_n_5 ;
  wire \data_p1[53]_i_1_n_5 ;
  wire \data_p1[54]_i_1_n_5 ;
  wire \data_p1[55]_i_1_n_5 ;
  wire \data_p1[56]_i_1_n_5 ;
  wire \data_p1[57]_i_1_n_5 ;
  wire \data_p1[58]_i_1_n_5 ;
  wire \data_p1[59]_i_1_n_5 ;
  wire \data_p1[5]_i_1_n_5 ;
  wire \data_p1[60]_i_1_n_5 ;
  wire \data_p1[61]_i_1_n_5 ;
  wire \data_p1[62]_i_1_n_5 ;
  wire \data_p1[63]_i_1_n_5 ;
  wire \data_p1[6]_i_1_n_5 ;
  wire \data_p1[79]_i_1_n_5 ;
  wire \data_p1[7]_i_1_n_5 ;
  wire \data_p1[81]_i_2_n_5 ;
  wire \data_p1[8]_i_1_n_5 ;
  wire \data_p1[9]_i_1_n_5 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [7:0]\data_p1_reg[9]_0 ;
  wire [81:2]data_p2;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [63:0]\data_p2_reg[81]_0 ;
  wire last_sect_reg;
  wire load_p1;
  wire local_CHN_ARVALID;
  wire m_axi_A_ARREADY;
  wire [1:0]next__0;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [17:17]p_1_in;
  wire read_req__0;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1_n_5;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_len_buf[3]_i_3_n_5 ;
  wire [19:0]\sect_len_buf[3]_i_4_0 ;
  wire \sect_len_buf[3]_i_4_n_5 ;
  wire \sect_len_buf[3]_i_5_n_5 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_buf_reg[0]_2 ;
  wire \sect_total_reg[13]_i_1_n_10 ;
  wire \sect_total_reg[13]_i_1_n_11 ;
  wire \sect_total_reg[13]_i_1_n_12 ;
  wire \sect_total_reg[13]_i_1_n_5 ;
  wire \sect_total_reg[13]_i_1_n_6 ;
  wire \sect_total_reg[13]_i_1_n_7 ;
  wire \sect_total_reg[13]_i_1_n_8 ;
  wire \sect_total_reg[13]_i_1_n_9 ;
  wire \sect_total_reg[19]_i_2_n_10 ;
  wire \sect_total_reg[19]_i_2_n_11 ;
  wire \sect_total_reg[19]_i_2_n_12 ;
  wire \sect_total_reg[19]_i_2_n_8 ;
  wire \sect_total_reg[19]_i_2_n_9 ;
  wire [1:0]\sect_total_reg[5] ;
  wire \sect_total_reg[5]_i_1_n_10 ;
  wire \sect_total_reg[5]_i_1_n_11 ;
  wire \sect_total_reg[5]_i_1_n_12 ;
  wire \sect_total_reg[5]_i_1_n_5 ;
  wire \sect_total_reg[5]_i_1_n_6 ;
  wire \sect_total_reg[5]_i_1_n_7 ;
  wire \sect_total_reg[5]_i_1_n_8 ;
  wire \sect_total_reg[5]_i_1_n_9 ;
  wire \sect_total_reg[5]_i_2_n_10 ;
  wire \sect_total_reg[5]_i_2_n_11 ;
  wire \sect_total_reg[5]_i_2_n_12 ;
  wire \sect_total_reg[5]_i_2_n_5 ;
  wire \sect_total_reg[5]_i_2_n_6 ;
  wire \sect_total_reg[5]_i_2_n_7 ;
  wire \sect_total_reg[5]_i_2_n_8 ;
  wire \sect_total_reg[5]_i_2_n_9 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [7:5]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sect_total_reg[5]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(local_CHN_ARVALID),
        .I1(read_req__0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(read_req__0),
        .I2(local_CHN_ARVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(p_15_in),
        .I1(single_sect__18),
        .I2(req_handling_reg),
        .I3(\sect_total_buf_reg[0] ),
        .O(read_req__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[10]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[11]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[13]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[14]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[16]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[17]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[18]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[19]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[20]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[21]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[22]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[23]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[24]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[25]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[26]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[27]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[28]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[29]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[30]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[31]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[32]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[33]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[34]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[35]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[36]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[37]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[38]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[39]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[40]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[41]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[42]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[43]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[44]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[45]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[46]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[47]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[48]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[49]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[50]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[51]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[52]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[53]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[54]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[55]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[56]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[57]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[58]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[59]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[60]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[61]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[62]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[63]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[79]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[81]_i_1 
       (.I0(read_req__0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(local_CHN_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[81]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[9]_i_1_n_5 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_5 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_5 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_5 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_5 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_5 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_5 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_5 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_5 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_5 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_5 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_5 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_5 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_5 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_5 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_5 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_5 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_5 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_5 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_5 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_5 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_5 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_5 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_5 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_5 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_5 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_5 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_5 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_5 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_5 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_5 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_5 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_5 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_5 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_5 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_5 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_5 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_5 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_5 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_5 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_5 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_5 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_5 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_5 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_5 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_5 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_5 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_5 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_5 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_5 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_5 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_5 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_5 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_5 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_5 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_5 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_5 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_5 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_5 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_5 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_5 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2_n_5 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_5 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[9]),
        .I1(Q[62]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[8]),
        .I1(Q[62]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[7]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[6]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[5]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[4]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_5
       (.I0(Q[3]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_6
       (.I0(Q[2]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_7
       (.I0(Q[1]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_8
       (.I0(Q[0]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    last_sect_i_1
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(ap_rst_n),
        .I3(last_sect_reg),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hCFCFCFFF88888888)) 
    req_handling_i_1
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(single_sect__18),
        .I5(\sect_total_buf_reg[0] ),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_ARVALID),
        .I2(read_req__0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_5),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0]_0 ),
        .I2(m_axi_A_ARREADY),
        .I3(\sect_total_buf_reg[0]_1 ),
        .I4(\sect_total_buf_reg[0]_2 ),
        .I5(\sect_total_buf_reg[0] ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h80F7)) 
    \sect_cnt[0]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[10]),
        .I3(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[10]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[20]),
        .I3(sect_cnt0[9]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[11]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[21]),
        .I3(sect_cnt0[10]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[12]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[22]),
        .I3(sect_cnt0[11]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[13]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[23]),
        .I3(sect_cnt0[12]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[14]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[24]),
        .I3(sect_cnt0[13]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[15]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[25]),
        .I3(sect_cnt0[14]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[16]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[26]),
        .I3(sect_cnt0[15]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[17]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[27]),
        .I3(sect_cnt0[16]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[18]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[28]),
        .I3(sect_cnt0[17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[19]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[29]),
        .I3(sect_cnt0[18]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[1]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[11]),
        .I3(sect_cnt0[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[20]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[30]),
        .I3(sect_cnt0[19]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[21]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[31]),
        .I3(sect_cnt0[20]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[22]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[32]),
        .I3(sect_cnt0[21]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[23]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[33]),
        .I3(sect_cnt0[22]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[24]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[34]),
        .I3(sect_cnt0[23]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[25]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[35]),
        .I3(sect_cnt0[24]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[26]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[36]),
        .I3(sect_cnt0[25]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[27]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[37]),
        .I3(sect_cnt0[26]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[28]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[38]),
        .I3(sect_cnt0[27]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[29]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[39]),
        .I3(sect_cnt0[28]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[2]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[12]),
        .I3(sect_cnt0[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[30]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[40]),
        .I3(sect_cnt0[29]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[31]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[41]),
        .I3(sect_cnt0[30]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[32]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[42]),
        .I3(sect_cnt0[31]),
        .O(D[32]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[33]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[43]),
        .I3(sect_cnt0[32]),
        .O(D[33]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[34]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[44]),
        .I3(sect_cnt0[33]),
        .O(D[34]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[35]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[45]),
        .I3(sect_cnt0[34]),
        .O(D[35]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[36]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[46]),
        .I3(sect_cnt0[35]),
        .O(D[36]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[37]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[47]),
        .I3(sect_cnt0[36]),
        .O(D[37]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[38]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[48]),
        .I3(sect_cnt0[37]),
        .O(D[38]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[39]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[49]),
        .I3(sect_cnt0[38]),
        .O(D[39]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[3]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[13]),
        .I3(sect_cnt0[2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[40]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[50]),
        .I3(sect_cnt0[39]),
        .O(D[40]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[41]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[51]),
        .I3(sect_cnt0[40]),
        .O(D[41]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[42]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[52]),
        .I3(sect_cnt0[41]),
        .O(D[42]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[43]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[53]),
        .I3(sect_cnt0[42]),
        .O(D[43]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[44]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[54]),
        .I3(sect_cnt0[43]),
        .O(D[44]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[45]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[55]),
        .I3(sect_cnt0[44]),
        .O(D[45]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[46]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[56]),
        .I3(sect_cnt0[45]),
        .O(D[46]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[47]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[57]),
        .I3(sect_cnt0[46]),
        .O(D[47]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[48]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[58]),
        .I3(sect_cnt0[47]),
        .O(D[48]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[49]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[59]),
        .I3(sect_cnt0[48]),
        .O(D[49]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[4]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[14]),
        .I3(sect_cnt0[3]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[50]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[60]),
        .I3(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \sect_cnt[51]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(p_15_in),
        .O(E));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[51]_i_2 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[61]),
        .I3(sect_cnt0[50]),
        .O(D[51]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[5]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[15]),
        .I3(sect_cnt0[4]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[6]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[16]),
        .I3(sect_cnt0[5]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[7]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[17]),
        .I3(sect_cnt0[6]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[8]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[18]),
        .I3(sect_cnt0[7]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[9]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[19]),
        .I3(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_len_buf[3]_i_2 
       (.I0(\sect_len_buf[3]_i_4_0 [1]),
        .I1(\sect_len_buf[3]_i_4_0 [0]),
        .I2(\sect_len_buf[3]_i_4_0 [3]),
        .I3(\sect_len_buf[3]_i_4_0 [2]),
        .I4(\sect_len_buf[3]_i_3_n_5 ),
        .I5(\sect_len_buf[3]_i_4_n_5 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_3 
       (.I0(\sect_len_buf[3]_i_4_0 [4]),
        .I1(\sect_len_buf[3]_i_4_0 [5]),
        .I2(\sect_len_buf[3]_i_4_0 [6]),
        .I3(\sect_len_buf[3]_i_4_0 [7]),
        .I4(\sect_len_buf[3]_i_4_0 [9]),
        .I5(\sect_len_buf[3]_i_4_0 [8]),
        .O(\sect_len_buf[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_len_buf[3]_i_4 
       (.I0(\sect_len_buf[3]_i_5_n_5 ),
        .I1(\sect_len_buf[3]_i_4_0 [12]),
        .I2(\sect_len_buf[3]_i_4_0 [13]),
        .I3(\sect_len_buf[3]_i_4_0 [10]),
        .I4(\sect_len_buf[3]_i_4_0 [11]),
        .O(\sect_len_buf[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_5 
       (.I0(\sect_len_buf[3]_i_4_0 [14]),
        .I1(\sect_len_buf[3]_i_4_0 [15]),
        .I2(\sect_len_buf[3]_i_4_0 [16]),
        .I3(\sect_len_buf[3]_i_4_0 [17]),
        .I4(\sect_len_buf[3]_i_4_0 [19]),
        .I5(\sect_len_buf[3]_i_4_0 [18]),
        .O(\sect_len_buf[3]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_total[19]_i_1 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .O(\state_reg[0]_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[13]_i_1_n_5 ,\sect_total_reg[13]_i_1_n_6 ,\sect_total_reg[13]_i_1_n_7 ,\sect_total_reg[13]_i_1_n_8 ,\sect_total_reg[13]_i_1_n_9 ,\sect_total_reg[13]_i_1_n_10 ,\sect_total_reg[13]_i_1_n_11 ,\sect_total_reg[13]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [13:6]),
        .S({p_1_in,p_1_in,p_1_in,p_1_in,p_1_in,p_1_in,p_1_in,p_1_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[13]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [7:5],\sect_total_reg[19]_i_2_n_8 ,\sect_total_reg[19]_i_2_n_9 ,\sect_total_reg[19]_i_2_n_10 ,\sect_total_reg[19]_i_2_n_11 ,\sect_total_reg[19]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED [7:6],\data_p1_reg[81]_0 [19:14]}),
        .S({1'b0,1'b0,p_1_in,p_1_in,p_1_in,p_1_in,p_1_in,p_1_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[5]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_1_n_5 ,\sect_total_reg[5]_i_1_n_6 ,\sect_total_reg[5]_i_1_n_7 ,\sect_total_reg[5]_i_1_n_8 ,\sect_total_reg[5]_i_1_n_9 ,\sect_total_reg[5]_i_1_n_10 ,\sect_total_reg[5]_i_1_n_11 ,\sect_total_reg[5]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[62],Q[62]}),
        .O({\data_p1_reg[81]_0 [5:0],\NLW_sect_total_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({p_1_in,p_1_in,Q[62],Q[62],Q[62],Q[62],\sect_total_reg[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_2_n_5 ,\sect_total_reg[5]_i_2_n_6 ,\sect_total_reg[5]_i_2_n_7 ,\sect_total_reg[5]_i_2_n_8 ,\sect_total_reg[5]_i_2_n_9 ,\sect_total_reg[5]_i_2_n_10 ,\sect_total_reg[5]_i_2_n_11 ,\sect_total_reg[5]_i_2_n_12 }),
        .DI({Q[62],Q[62],Q[62],Q[62],Q[62],Q[62],Q[62],Q[62]}),
        .O(\NLW_sect_total_reg[5]_i_2_O_UNCONNECTED [7:0]),
        .S(S));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(read_req__0),
        .I3(local_CHN_ARVALID),
        .I4(req_empty_n),
        .O(\state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(req_empty_n),
        .I1(state),
        .I2(read_req__0),
        .I3(local_CHN_ARVALID),
        .O(\state[1]_i_1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(req_empty_n),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    m_axi_A_RVALID,
    local_CHN_RREADY,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_A_RVALID;
  input local_CHN_RREADY;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_5 ;
  wire \data_p1[10]_i_1__0_n_5 ;
  wire \data_p1[11]_i_1__0_n_5 ;
  wire \data_p1[12]_i_1__0_n_5 ;
  wire \data_p1[13]_i_1__0_n_5 ;
  wire \data_p1[14]_i_1__0_n_5 ;
  wire \data_p1[15]_i_1__0_n_5 ;
  wire \data_p1[16]_i_1__0_n_5 ;
  wire \data_p1[17]_i_1__0_n_5 ;
  wire \data_p1[18]_i_1__0_n_5 ;
  wire \data_p1[19]_i_1__0_n_5 ;
  wire \data_p1[1]_i_1_n_5 ;
  wire \data_p1[20]_i_1__0_n_5 ;
  wire \data_p1[21]_i_1__0_n_5 ;
  wire \data_p1[22]_i_1__0_n_5 ;
  wire \data_p1[23]_i_1__0_n_5 ;
  wire \data_p1[24]_i_1__0_n_5 ;
  wire \data_p1[25]_i_1__0_n_5 ;
  wire \data_p1[26]_i_1__0_n_5 ;
  wire \data_p1[27]_i_1__0_n_5 ;
  wire \data_p1[28]_i_1__0_n_5 ;
  wire \data_p1[29]_i_1__0_n_5 ;
  wire \data_p1[2]_i_1__0_n_5 ;
  wire \data_p1[30]_i_1__0_n_5 ;
  wire \data_p1[31]_i_1__0_n_5 ;
  wire \data_p1[32]_i_2_n_5 ;
  wire \data_p1[3]_i_1__0_n_5 ;
  wire \data_p1[4]_i_1__0_n_5 ;
  wire \data_p1[5]_i_1__0_n_5 ;
  wire \data_p1[6]_i_1__0_n_5 ;
  wire \data_p1[7]_i_1__0_n_5 ;
  wire \data_p1[8]_i_1__0_n_5 ;
  wire \data_p1[9]_i_1__0_n_5 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[30] ;
  wire \data_p2_reg_n_5_[31] ;
  wire \data_p2_reg_n_5_[32] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire load_p1;
  wire load_p2;
  wire local_CHN_RREADY;
  wire m_axi_A_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__0_n_5;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1__0_n_5 ;
  wire \state_reg_n_5_[1] ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_A_RVALID),
        .I1(local_CHN_RREADY),
        .I2(state[0]),
        .I3(state[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_CHN_RREADY),
        .I4(m_axi_A_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_5_[0] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_5_[1] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_5_[30] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_5_[31] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__0 
       (.I0(m_axi_A_RVALID),
        .I1(local_CHN_RREADY),
        .I2(state[0]),
        .I3(state[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_5_[32] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_5 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_5 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_5 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_5 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_A_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1 
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(\dout_reg[0] ),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(m_axi_A_RVALID),
        .I1(local_CHN_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__0_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_5),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_A_RVALID),
        .I2(local_CHN_RREADY),
        .I3(\state_reg_n_5_[1] ),
        .I4(Q),
        .O(\state[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(\state_reg_n_5_[1] ),
        .I2(local_CHN_RREADY),
        .I3(m_axi_A_RVALID),
        .O(\state[1]_i_1__0_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_5 ),
        .Q(\state_reg_n_5_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_srl
   (\dout_reg[78]_0 ,
    push,
    pop,
    D,
    \dout_reg[61]_0 ,
    tmp_valid_reg,
    rreq_valid,
    local_CHN_ARREADY,
    \dout_reg[78]_1 ,
    A_0_ARREADY,
    \dout_reg[0]_0 ,
    \dout_reg[61]_1 ,
    Q,
    \dout_reg[78]_2 ,
    ap_clk,
    SR);
  output \dout_reg[78]_0 ;
  output push;
  output pop;
  output [0:0]D;
  output [61:0]\dout_reg[61]_0 ;
  input tmp_valid_reg;
  input rreq_valid;
  input local_CHN_ARREADY;
  input [0:0]\dout_reg[78]_1 ;
  input A_0_ARREADY;
  input \dout_reg[0]_0 ;
  input [61:0]\dout_reg[61]_1 ;
  input [1:0]Q;
  input \dout_reg[78]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire A_0_ARREADY;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire \dout_reg[78]_0 ;
  wire [0:0]\dout_reg[78]_1 ;
  wire \dout_reg[78]_2 ;
  wire local_CHN_ARREADY;
  wire \mem_reg[5][0]_srl6_n_5 ;
  wire \mem_reg[5][10]_srl6_n_5 ;
  wire \mem_reg[5][11]_srl6_n_5 ;
  wire \mem_reg[5][12]_srl6_n_5 ;
  wire \mem_reg[5][13]_srl6_n_5 ;
  wire \mem_reg[5][14]_srl6_n_5 ;
  wire \mem_reg[5][15]_srl6_n_5 ;
  wire \mem_reg[5][16]_srl6_n_5 ;
  wire \mem_reg[5][17]_srl6_n_5 ;
  wire \mem_reg[5][18]_srl6_n_5 ;
  wire \mem_reg[5][19]_srl6_n_5 ;
  wire \mem_reg[5][1]_srl6_n_5 ;
  wire \mem_reg[5][20]_srl6_n_5 ;
  wire \mem_reg[5][21]_srl6_n_5 ;
  wire \mem_reg[5][22]_srl6_n_5 ;
  wire \mem_reg[5][23]_srl6_n_5 ;
  wire \mem_reg[5][24]_srl6_n_5 ;
  wire \mem_reg[5][25]_srl6_n_5 ;
  wire \mem_reg[5][26]_srl6_n_5 ;
  wire \mem_reg[5][27]_srl6_n_5 ;
  wire \mem_reg[5][28]_srl6_n_5 ;
  wire \mem_reg[5][29]_srl6_n_5 ;
  wire \mem_reg[5][2]_srl6_n_5 ;
  wire \mem_reg[5][30]_srl6_n_5 ;
  wire \mem_reg[5][31]_srl6_n_5 ;
  wire \mem_reg[5][32]_srl6_n_5 ;
  wire \mem_reg[5][33]_srl6_n_5 ;
  wire \mem_reg[5][34]_srl6_n_5 ;
  wire \mem_reg[5][35]_srl6_n_5 ;
  wire \mem_reg[5][36]_srl6_n_5 ;
  wire \mem_reg[5][37]_srl6_n_5 ;
  wire \mem_reg[5][38]_srl6_n_5 ;
  wire \mem_reg[5][39]_srl6_n_5 ;
  wire \mem_reg[5][3]_srl6_n_5 ;
  wire \mem_reg[5][40]_srl6_n_5 ;
  wire \mem_reg[5][41]_srl6_n_5 ;
  wire \mem_reg[5][42]_srl6_n_5 ;
  wire \mem_reg[5][43]_srl6_n_5 ;
  wire \mem_reg[5][44]_srl6_n_5 ;
  wire \mem_reg[5][45]_srl6_n_5 ;
  wire \mem_reg[5][46]_srl6_n_5 ;
  wire \mem_reg[5][47]_srl6_n_5 ;
  wire \mem_reg[5][48]_srl6_n_5 ;
  wire \mem_reg[5][49]_srl6_n_5 ;
  wire \mem_reg[5][4]_srl6_n_5 ;
  wire \mem_reg[5][50]_srl6_n_5 ;
  wire \mem_reg[5][51]_srl6_n_5 ;
  wire \mem_reg[5][52]_srl6_n_5 ;
  wire \mem_reg[5][53]_srl6_n_5 ;
  wire \mem_reg[5][54]_srl6_n_5 ;
  wire \mem_reg[5][55]_srl6_n_5 ;
  wire \mem_reg[5][56]_srl6_n_5 ;
  wire \mem_reg[5][57]_srl6_n_5 ;
  wire \mem_reg[5][58]_srl6_n_5 ;
  wire \mem_reg[5][59]_srl6_n_5 ;
  wire \mem_reg[5][5]_srl6_n_5 ;
  wire \mem_reg[5][60]_srl6_n_5 ;
  wire \mem_reg[5][61]_srl6_n_5 ;
  wire \mem_reg[5][6]_srl6_n_5 ;
  wire \mem_reg[5][78]_srl6_n_5 ;
  wire \mem_reg[5][7]_srl6_n_5 ;
  wire \mem_reg[5][8]_srl6_n_5 ;
  wire \mem_reg[5][9]_srl6_n_5 ;
  wire [78:78]out_rreq_pack;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[78]_i_1 
       (.I0(tmp_valid_reg),
        .I1(local_CHN_ARREADY),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [61]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [6]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][78]_srl6_n_5 ),
        .Q(out_rreq_pack),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_5 ),
        .Q(\dout_reg[61]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [0]),
        .Q(\mem_reg[5][0]_srl6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(\dout_reg[78]_1 ),
        .I1(A_0_ARREADY),
        .O(push));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [10]),
        .Q(\mem_reg[5][10]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [11]),
        .Q(\mem_reg[5][11]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [12]),
        .Q(\mem_reg[5][12]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [13]),
        .Q(\mem_reg[5][13]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [14]),
        .Q(\mem_reg[5][14]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [15]),
        .Q(\mem_reg[5][15]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [16]),
        .Q(\mem_reg[5][16]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [17]),
        .Q(\mem_reg[5][17]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [18]),
        .Q(\mem_reg[5][18]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [19]),
        .Q(\mem_reg[5][19]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [1]),
        .Q(\mem_reg[5][1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [20]),
        .Q(\mem_reg[5][20]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [21]),
        .Q(\mem_reg[5][21]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [22]),
        .Q(\mem_reg[5][22]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [23]),
        .Q(\mem_reg[5][23]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [24]),
        .Q(\mem_reg[5][24]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [25]),
        .Q(\mem_reg[5][25]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [26]),
        .Q(\mem_reg[5][26]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [27]),
        .Q(\mem_reg[5][27]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [28]),
        .Q(\mem_reg[5][28]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [29]),
        .Q(\mem_reg[5][29]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [2]),
        .Q(\mem_reg[5][2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [30]),
        .Q(\mem_reg[5][30]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [31]),
        .Q(\mem_reg[5][31]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [32]),
        .Q(\mem_reg[5][32]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [33]),
        .Q(\mem_reg[5][33]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [34]),
        .Q(\mem_reg[5][34]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [35]),
        .Q(\mem_reg[5][35]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [36]),
        .Q(\mem_reg[5][36]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [37]),
        .Q(\mem_reg[5][37]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [38]),
        .Q(\mem_reg[5][38]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [39]),
        .Q(\mem_reg[5][39]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [3]),
        .Q(\mem_reg[5][3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [40]),
        .Q(\mem_reg[5][40]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [41]),
        .Q(\mem_reg[5][41]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [42]),
        .Q(\mem_reg[5][42]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [43]),
        .Q(\mem_reg[5][43]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [44]),
        .Q(\mem_reg[5][44]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [45]),
        .Q(\mem_reg[5][45]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [46]),
        .Q(\mem_reg[5][46]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [47]),
        .Q(\mem_reg[5][47]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [48]),
        .Q(\mem_reg[5][48]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [49]),
        .Q(\mem_reg[5][49]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [4]),
        .Q(\mem_reg[5][4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [50]),
        .Q(\mem_reg[5][50]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [51]),
        .Q(\mem_reg[5][51]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [52]),
        .Q(\mem_reg[5][52]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [53]),
        .Q(\mem_reg[5][53]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [54]),
        .Q(\mem_reg[5][54]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [55]),
        .Q(\mem_reg[5][55]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [56]),
        .Q(\mem_reg[5][56]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [57]),
        .Q(\mem_reg[5][57]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [58]),
        .Q(\mem_reg[5][58]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [59]),
        .Q(\mem_reg[5][59]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [5]),
        .Q(\mem_reg[5][5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [60]),
        .Q(\mem_reg[5][60]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [61]),
        .Q(\mem_reg[5][61]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [6]),
        .Q(\mem_reg[5][6]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][78]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][78]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][78]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [7]),
        .Q(\mem_reg[5][7]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [8]),
        .Q(\mem_reg[5][8]_srl6_n_5 ));
  (* srl_bus_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(\dout_reg[78]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [9]),
        .Q(\mem_reg[5][9]_srl6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(out_rreq_pack),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1
       (.I0(out_rreq_pack),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(local_CHN_ARREADY),
        .O(\dout_reg[78]_0 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_A_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_A_m_axi_srl__parameterized0
   (DINPADINP,
    SR,
    pop,
    \dout_reg[0]_0 ,
    ap_clk,
    mem_reg,
    Q);
  output [0:0]DINPADINP;
  input [0:0]SR;
  input pop;
  input \dout_reg[0]_0 ;
  input ap_clk;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]DINPADINP;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire mem_reg;
  wire ost_burst_info;
  wire pop;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_reg[0]_0 ),
        .Q(ost_burst_info),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(Q),
        .I2(ost_burst_info),
        .O(DINPADINP));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi
   (D,
    C_0_BVALID,
    SR,
    \i_2_fu_208_reg[0] ,
    E,
    \j_4_reg_406_reg[5] ,
    \ap_CS_fsm_reg[59] ,
    \j_1_fu_204_reg[0] ,
    ap_rst_n_0,
    m_axi_C_AWLEN,
    m_axi_C_AWADDR,
    m_axi_C_AWVALID,
    m_axi_C_WDATA,
    m_axi_C_WSTRB,
    local_BUS_WVALID_reg,
    s_ready_t_reg,
    m_axi_C_WLAST,
    Q,
    ap_start,
    \ap_CS_fsm_reg[67] ,
    \i_2_fu_208_reg[0]_0 ,
    \i_2_fu_208_reg[0]_1 ,
    ap_rst_n,
    ap_clk,
    \dout_reg[61] ,
    in,
    m_axi_C_WREADY,
    m_axi_C_BVALID,
    m_axi_C_AWREADY);
  output [5:0]D;
  output C_0_BVALID;
  output [0:0]SR;
  output \i_2_fu_208_reg[0] ;
  output [0:0]E;
  output [0:0]\j_4_reg_406_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[59] ;
  output \j_1_fu_204_reg[0] ;
  output [0:0]ap_rst_n_0;
  output [3:0]m_axi_C_AWLEN;
  output [61:0]m_axi_C_AWADDR;
  output m_axi_C_AWVALID;
  output [23:0]m_axi_C_WDATA;
  output [3:0]m_axi_C_WSTRB;
  output local_BUS_WVALID_reg;
  output s_ready_t_reg;
  output m_axi_C_WLAST;
  input [8:0]Q;
  input ap_start;
  input [8:0]\ap_CS_fsm_reg[67] ;
  input [6:0]\i_2_fu_208_reg[0]_0 ;
  input [6:0]\i_2_fu_208_reg[0]_1 ;
  input ap_rst_n;
  input ap_clk;
  input [61:0]\dout_reg[61] ;
  input [23:0]in;
  input m_axi_C_WREADY;
  input m_axi_C_BVALID;
  input m_axi_C_AWREADY;

  wire C_0_BVALID;
  wire [5:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[59] ;
  wire [8:0]\ap_CS_fsm_reg[67] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_start;
  wire \buff_wdata/pop ;
  wire bus_write_n_18;
  wire [3:0]\conservative_gen.local_BURST_WLEN ;
  wire [61:0]\dout_reg[61] ;
  wire \i_2_fu_208_reg[0] ;
  wire [6:0]\i_2_fu_208_reg[0]_0 ;
  wire [6:0]\i_2_fu_208_reg[0]_1 ;
  wire [23:0]in;
  wire \j_1_fu_204_reg[0] ;
  wire [0:0]\j_4_reg_406_reg[5] ;
  wire [3:0]local_BURST_AWLEN;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire local_BUS_WVALID_reg;
  wire local_CHN_AWREADY;
  wire local_CHN_AWVALID;
  wire local_CHN_BURST_WVALID;
  wire [3:0]\local_CHN_WSTRB[0]_0 ;
  wire local_CHN_WVALID;
  wire [61:0]m_axi_C_AWADDR;
  wire [3:0]m_axi_C_AWLEN;
  wire m_axi_C_AWREADY;
  wire m_axi_C_AWVALID;
  wire m_axi_C_BVALID;
  wire [23:0]m_axi_C_WDATA;
  wire m_axi_C_WLAST;
  wire m_axi_C_WREADY;
  wire [3:0]m_axi_C_WSTRB;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire p_1_in;
  wire resp_valid;
  wire [81:2]s_data;
  wire s_ready_t_reg;
  wire store_unit_0_n_31;
  wire store_unit_0_n_32;
  wire store_unit_0_n_33;
  wire store_unit_0_n_34;
  wire store_unit_0_n_35;
  wire store_unit_0_n_36;
  wire store_unit_0_n_37;
  wire store_unit_0_n_38;
  wire store_unit_0_n_39;
  wire store_unit_0_n_40;
  wire store_unit_0_n_41;
  wire store_unit_0_n_42;
  wire store_unit_0_n_43;
  wire store_unit_0_n_44;
  wire store_unit_0_n_45;
  wire store_unit_0_n_46;
  wire store_unit_0_n_47;
  wire store_unit_0_n_48;
  wire store_unit_0_n_49;
  wire store_unit_0_n_50;
  wire store_unit_0_n_51;
  wire store_unit_0_n_52;
  wire store_unit_0_n_53;
  wire store_unit_0_n_54;
  wire store_unit_0_n_6;
  wire ursp_ready;
  wire \wreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire \wreq_throttle/p_4_in ;
  wire \wreq_throttle/rs_burst/load_p2 ;
  wire wrsp_type;

  bd_0_hls_inst_0_top_kernel_C_m_axi_write bus_write
       (.D({s_data[81],s_data[79],s_data[63:2]}),
        .E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3] (local_BURST_AWLEN),
        .\data_p1_reg[67] ({m_axi_C_AWLEN,m_axi_C_AWADDR}),
        .\data_p2_reg[3] (\conservative_gen.local_BURST_WLEN ),
        .\data_p2_reg[3]_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\dout_reg[0] (store_unit_0_n_6),
        .dout_vld_reg(bus_write_n_18),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .\local_BUS_WSTRB_reg[3] ({\local_CHN_WSTRB[0]_0 ,store_unit_0_n_31,store_unit_0_n_32,store_unit_0_n_33,store_unit_0_n_34,store_unit_0_n_35,store_unit_0_n_36,store_unit_0_n_37,store_unit_0_n_38,store_unit_0_n_39,store_unit_0_n_40,store_unit_0_n_41,store_unit_0_n_42,store_unit_0_n_43,store_unit_0_n_44,store_unit_0_n_45,store_unit_0_n_46,store_unit_0_n_47,store_unit_0_n_48,store_unit_0_n_49,store_unit_0_n_50,store_unit_0_n_51,store_unit_0_n_52,store_unit_0_n_53,store_unit_0_n_54}),
        .local_BUS_WVALID_reg(local_BUS_WVALID_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_C_AWREADY(m_axi_C_AWREADY),
        .m_axi_C_AWVALID(m_axi_C_AWVALID),
        .m_axi_C_BVALID(m_axi_C_BVALID),
        .m_axi_C_WDATA(m_axi_C_WDATA),
        .m_axi_C_WLAST(m_axi_C_WLAST),
        .m_axi_C_WREADY(m_axi_C_WREADY),
        .m_axi_C_WSTRB(m_axi_C_WSTRB),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  bd_0_hls_inst_0_top_kernel_C_m_axi_store store_unit_0
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_0),
        .\ap_CS_fsm_reg[59] (\ap_CS_fsm_reg[59] ),
        .\ap_CS_fsm_reg[67] (\ap_CS_fsm_reg[67] ),
        .\ap_CS_fsm_reg[69] (SR),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .\conservative_gen.local_BURST_WLEN_reg[3]_0 (\conservative_gen.local_BURST_WLEN ),
        .\conservative_gen.local_BURST_WVALID_reg_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\dout_reg[23] (in),
        .\dout_reg[35] ({\local_CHN_WSTRB[0]_0 ,store_unit_0_n_31,store_unit_0_n_32,store_unit_0_n_33,store_unit_0_n_34,store_unit_0_n_35,store_unit_0_n_36,store_unit_0_n_37,store_unit_0_n_38,store_unit_0_n_39,store_unit_0_n_40,store_unit_0_n_41,store_unit_0_n_42,store_unit_0_n_43,store_unit_0_n_44,store_unit_0_n_45,store_unit_0_n_46,store_unit_0_n_47,store_unit_0_n_48,store_unit_0_n_49,store_unit_0_n_50,store_unit_0_n_51,store_unit_0_n_52,store_unit_0_n_53,store_unit_0_n_54}),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(C_0_BVALID),
        .dout_vld_reg_0(bus_write_n_18),
        .dout_vld_reg_1(resp_valid),
        .empty_n_reg(store_unit_0_n_6),
        .\i_2_fu_208_reg[0] (\i_2_fu_208_reg[0] ),
        .\i_2_fu_208_reg[0]_0 (\i_2_fu_208_reg[0]_0 ),
        .\i_2_fu_208_reg[0]_1 (\i_2_fu_208_reg[0]_1 ),
        .in(local_BURST_AWLEN),
        .\j_1_fu_204_reg[0] (\j_1_fu_204_reg[0] ),
        .\j_4_reg_406_reg[5] (\j_4_reg_406_reg[5] ),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .\tmp_len_reg[17]_0 ({s_data[81],s_data[79],s_data[63:2]}),
        .tmp_valid_reg_0(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_burst_converter" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    push,
    ost_ctrl_info,
    \could_multi_bursts.burst_len_reg[3] ,
    ap_clk,
    ap_rst_n,
    local_BURST_AWREADY,
    ost_ctrl_ready,
    local_CHN_AWVALID,
    D,
    E);
  output [0:0]SR;
  output [61:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output push;
  output ost_ctrl_info;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  input ap_clk;
  input ap_rst_n;
  input local_BURST_AWREADY;
  input ost_ctrl_ready;
  input local_CHN_AWVALID;
  input [63:0]D;
  input [0:0]E;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [61:0]in;
  wire local_BURST_AWREADY;
  wire local_CHN_AWVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_C_m_axi_burst_sequential burst_sequential
       (.D(D),
        .E(ost_ctrl_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3]_0 (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[2] (E),
        .in(in),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_burst_sequential" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_burst_sequential
   (SR,
    in,
    E,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    \could_multi_bursts.burst_len_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    local_BURST_AWREADY,
    ost_ctrl_ready,
    local_CHN_AWVALID,
    D,
    \data_p2_reg[2] );
  output [0:0]SR;
  output [61:0]in;
  output [0:0]E;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input local_BURST_AWREADY;
  input ost_ctrl_ready;
  input local_CHN_AWVALID;
  input [63:0]D;
  input [0:0]\data_p2_reg[2] ;

  wire [6:2]B;
  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:9]beat_len;
  wire \could_multi_bursts.burst_addr[17]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[17]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[17]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[17]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[17]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[17]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[17]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[17]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[25]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[25]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[25]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[25]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[25]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[25]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[25]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[25]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_10_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_11_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_12_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_13_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[2]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[33]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[33]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[33]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[33]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[33]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[33]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[33]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[33]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[41]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[41]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[41]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[41]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[41]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[41]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[41]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[41]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[49]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[49]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[49]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[49]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[49]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[49]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[49]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[49]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr[57]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[57]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[57]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[57]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[57]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[57]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[57]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[9]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr[9]_i_3_n_5 ;
  wire \could_multi_bursts.burst_addr[9]_i_4_n_5 ;
  wire \could_multi_bursts.burst_addr[9]_i_5_n_5 ;
  wire \could_multi_bursts.burst_addr[9]_i_6_n_5 ;
  wire \could_multi_bursts.burst_addr[9]_i_7_n_5 ;
  wire \could_multi_bursts.burst_addr[9]_i_8_n_5 ;
  wire \could_multi_bursts.burst_addr[9]_i_9_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_9 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_10 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_11 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_12 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_13 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_14 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_15 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_16 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_17 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_18 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_19 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_20 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_8 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_9 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_5 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_2_n_5 ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_5 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_5 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_5 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_5 ;
  wire \could_multi_bursts.last_loop_reg_n_5 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_5 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_5 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_5 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_5 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_5 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_5 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_5 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_5 ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_5 ;
  wire \could_multi_bursts.sect_handling_reg_n_5 ;
  wire [0:0]\data_p2_reg[2] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_12;
  wire end_from_4k1_carry_n_10;
  wire end_from_4k1_carry_n_11;
  wire end_from_4k1_carry_n_12;
  wire end_from_4k1_carry_n_5;
  wire end_from_4k1_carry_n_6;
  wire end_from_4k1_carry_n_7;
  wire end_from_4k1_carry_n_8;
  wire end_from_4k1_carry_n_9;
  wire first_sect;
  wire first_sect_reg_n_5;
  wire [61:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_5;
  wire last_sect_i_11__0_n_5;
  wire last_sect_i_12__0_n_5;
  wire last_sect_i_13__0_n_5;
  wire last_sect_i_2__0_n_5;
  wire last_sect_i_3__0_n_5;
  wire last_sect_i_4__0_n_5;
  wire last_sect_i_5__0_n_5;
  wire last_sect_i_6__0_n_5;
  wire last_sect_i_7__0_n_5;
  wire last_sect_i_8__0_n_5;
  wire last_sect_i_9__0_n_5;
  wire last_sect_reg_n_5;
  wire last_sect_tmp;
  wire local_BURST_AWREADY;
  wire local_CHN_AWVALID;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [15:15]p_1_in__0;
  wire push;
  wire req_handling_reg_n_5;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_124;
  wire rs_req_n_126;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_5 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_12;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry__4_n_10;
  wire sect_cnt0_carry__4_n_11;
  wire sect_cnt0_carry__4_n_12;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__4_n_8;
  wire sect_cnt0_carry__4_n_9;
  wire sect_cnt0_carry__5_n_11;
  wire sect_cnt0_carry__5_n_12;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_len_buf[0]_i_1__0_n_5 ;
  wire \sect_len_buf[1]_i_1__0_n_5 ;
  wire \sect_len_buf[2]_i_1__0_n_5 ;
  wire \sect_len_buf[3]_i_1__0_n_5 ;
  wire \sect_len_buf_reg_n_5_[0] ;
  wire \sect_len_buf_reg_n_5_[1] ;
  wire \sect_len_buf_reg_n_5_[2] ;
  wire \sect_len_buf_reg_n_5_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[5]_i_10_n_5 ;
  wire \sect_total[5]_i_11_n_5 ;
  wire \sect_total[5]_i_12_n_5 ;
  wire \sect_total[5]_i_3_n_5 ;
  wire \sect_total[5]_i_4_n_5 ;
  wire \sect_total[5]_i_5_n_5 ;
  wire \sect_total[5]_i_6_n_5 ;
  wire \sect_total[5]_i_7_n_5 ;
  wire \sect_total[5]_i_8_n_5 ;
  wire \sect_total[5]_i_9_n_5 ;
  wire \sect_total_buf[0]_i_2__0_n_5 ;
  wire \sect_total_buf[0]_i_3__0_n_5 ;
  wire \sect_total_buf[0]_i_4__0_n_5 ;
  wire \sect_total_buf[0]_i_5__0_n_5 ;
  wire \sect_total_buf[0]_i_6__0_n_5 ;
  wire \sect_total_buf[0]_i_7__0_n_5 ;
  wire \sect_total_buf[0]_i_8__0_n_5 ;
  wire \sect_total_buf[0]_i_9__0_n_5 ;
  wire \sect_total_buf[16]_i_2__0_n_5 ;
  wire \sect_total_buf[16]_i_3__0_n_5 ;
  wire \sect_total_buf[16]_i_4__0_n_5 ;
  wire \sect_total_buf[16]_i_5__0_n_5 ;
  wire \sect_total_buf[8]_i_2__0_n_5 ;
  wire \sect_total_buf[8]_i_3__0_n_5 ;
  wire \sect_total_buf[8]_i_4__0_n_5 ;
  wire \sect_total_buf[8]_i_5__0_n_5 ;
  wire \sect_total_buf[8]_i_6__0_n_5 ;
  wire \sect_total_buf[8]_i_7__0_n_5 ;
  wire \sect_total_buf[8]_i_8__0_n_5 ;
  wire \sect_total_buf[8]_i_9__0_n_5 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_11 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_12 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_13 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_14 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_15 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_16 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_17 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_18 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_19 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_20 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_9 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_11 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_12 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_17 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_18 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_19 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_20 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_10 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_11 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_12 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_13 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_14 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_15 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_16 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_17 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_18 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_19 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_20 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_8 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_9 ;
  wire single_sect__18;
  wire \start_addr_reg_n_5_[10] ;
  wire \start_addr_reg_n_5_[11] ;
  wire \start_addr_reg_n_5_[12] ;
  wire \start_addr_reg_n_5_[13] ;
  wire \start_addr_reg_n_5_[14] ;
  wire \start_addr_reg_n_5_[15] ;
  wire \start_addr_reg_n_5_[16] ;
  wire \start_addr_reg_n_5_[17] ;
  wire \start_addr_reg_n_5_[18] ;
  wire \start_addr_reg_n_5_[19] ;
  wire \start_addr_reg_n_5_[20] ;
  wire \start_addr_reg_n_5_[21] ;
  wire \start_addr_reg_n_5_[22] ;
  wire \start_addr_reg_n_5_[23] ;
  wire \start_addr_reg_n_5_[24] ;
  wire \start_addr_reg_n_5_[25] ;
  wire \start_addr_reg_n_5_[26] ;
  wire \start_addr_reg_n_5_[27] ;
  wire \start_addr_reg_n_5_[28] ;
  wire \start_addr_reg_n_5_[29] ;
  wire \start_addr_reg_n_5_[2] ;
  wire \start_addr_reg_n_5_[30] ;
  wire \start_addr_reg_n_5_[31] ;
  wire \start_addr_reg_n_5_[32] ;
  wire \start_addr_reg_n_5_[33] ;
  wire \start_addr_reg_n_5_[34] ;
  wire \start_addr_reg_n_5_[35] ;
  wire \start_addr_reg_n_5_[36] ;
  wire \start_addr_reg_n_5_[37] ;
  wire \start_addr_reg_n_5_[38] ;
  wire \start_addr_reg_n_5_[39] ;
  wire \start_addr_reg_n_5_[3] ;
  wire \start_addr_reg_n_5_[40] ;
  wire \start_addr_reg_n_5_[41] ;
  wire \start_addr_reg_n_5_[42] ;
  wire \start_addr_reg_n_5_[43] ;
  wire \start_addr_reg_n_5_[44] ;
  wire \start_addr_reg_n_5_[45] ;
  wire \start_addr_reg_n_5_[46] ;
  wire \start_addr_reg_n_5_[47] ;
  wire \start_addr_reg_n_5_[48] ;
  wire \start_addr_reg_n_5_[49] ;
  wire \start_addr_reg_n_5_[4] ;
  wire \start_addr_reg_n_5_[50] ;
  wire \start_addr_reg_n_5_[51] ;
  wire \start_addr_reg_n_5_[52] ;
  wire \start_addr_reg_n_5_[53] ;
  wire \start_addr_reg_n_5_[54] ;
  wire \start_addr_reg_n_5_[55] ;
  wire \start_addr_reg_n_5_[56] ;
  wire \start_addr_reg_n_5_[57] ;
  wire \start_addr_reg_n_5_[58] ;
  wire \start_addr_reg_n_5_[59] ;
  wire \start_addr_reg_n_5_[5] ;
  wire \start_addr_reg_n_5_[60] ;
  wire \start_addr_reg_n_5_[61] ;
  wire \start_addr_reg_n_5_[62] ;
  wire \start_addr_reg_n_5_[63] ;
  wire \start_addr_reg_n_5_[6] ;
  wire \start_addr_reg_n_5_[7] ;
  wire \start_addr_reg_n_5_[8] ;
  wire \start_addr_reg_n_5_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_could_multi_bursts.burst_addr_reg[57]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.burst_addr_reg[57]_i_1_O_UNCONNECTED ;
  wire [7:1]NLW_end_from_4k1_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_end_from_4k1_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;
  wire [7:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [7:4]\NLW_sect_total_buf_reg[16]_i_1__0_O_UNCONNECTED ;

  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in__0),
        .Q(beat_len),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_2 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.burst_addr[17]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_3 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.burst_addr[17]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_4 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.burst_addr[17]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_5 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.burst_addr[17]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_6 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.burst_addr[17]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_7 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.burst_addr[17]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_8 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.burst_addr[17]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_9 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.burst_addr[17]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_2 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.burst_addr[25]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.burst_addr[25]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.burst_addr[25]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_5 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.burst_addr[25]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_6 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.burst_addr[25]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_7 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.burst_addr[25]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_8 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.burst_addr[25]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_9 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.burst_addr[25]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_10 
       (.I0(B[5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[2]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_11 
       (.I0(B[4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[2]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_12 
       (.I0(B[3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[2]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_13 
       (.I0(B[2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[2]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_2 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_3 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_4 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_5 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_6 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[2]_i_7 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.burst_addr[2]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[2]_i_8 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.burst_addr[2]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_9 
       (.I0(B[6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[2]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_2 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.burst_addr[33]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_3 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.burst_addr[33]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_4 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.burst_addr[33]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_5 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.burst_addr[33]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_6 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.burst_addr[33]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_7 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.burst_addr[33]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_8 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.burst_addr[33]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_9 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.burst_addr[33]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_2 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.burst_addr[41]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_3 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.burst_addr[41]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_4 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.burst_addr[41]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_5 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.burst_addr[41]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_6 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.burst_addr[41]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_7 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.burst_addr[41]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_8 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.burst_addr[41]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_9 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.burst_addr[41]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_2 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.burst_addr[49]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_3 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.burst_addr[49]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_4 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.burst_addr[49]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_5 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.burst_addr[49]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_6 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.burst_addr[49]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_7 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.burst_addr[49]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_8 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.burst_addr[49]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_9 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.burst_addr[49]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.burst_addr[57]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.burst_addr[57]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_4 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.burst_addr[57]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_5 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.burst_addr[57]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_6 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.burst_addr[57]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_7 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.burst_addr[57]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_8 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.burst_addr[57]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_2 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.burst_addr[9]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_3 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.burst_addr[9]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_4 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.burst_addr[9]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_5 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.burst_addr[9]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_6 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.burst_addr[9]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_7 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.burst_addr[9]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_8 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.burst_addr[9]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_9 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.burst_addr[9]_i_9_n_5 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_19 ),
        .Q(in[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_18 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_17 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_16 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_15 ),
        .Q(in[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_14 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_13 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_20 ),
        .Q(in[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[17]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[17]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[17]_i_2_n_5 ,\could_multi_bursts.burst_addr[17]_i_3_n_5 ,\could_multi_bursts.burst_addr[17]_i_4_n_5 ,\could_multi_bursts.burst_addr[17]_i_5_n_5 ,\could_multi_bursts.burst_addr[17]_i_6_n_5 ,\could_multi_bursts.burst_addr[17]_i_7_n_5 ,\could_multi_bursts.burst_addr[17]_i_8_n_5 ,\could_multi_bursts.burst_addr[17]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_19 ),
        .Q(in[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_18 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_17 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_16 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_15 ),
        .Q(in[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_14 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_13 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_20 ),
        .Q(in[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[25]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[25]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[25]_i_2_n_5 ,\could_multi_bursts.burst_addr[25]_i_3_n_5 ,\could_multi_bursts.burst_addr[25]_i_4_n_5 ,\could_multi_bursts.burst_addr[25]_i_5_n_5 ,\could_multi_bursts.burst_addr[25]_i_6_n_5 ,\could_multi_bursts.burst_addr[25]_i_7_n_5 ,\could_multi_bursts.burst_addr[25]_i_8_n_5 ,\could_multi_bursts.burst_addr[25]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_19 ),
        .Q(in[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_18 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_17 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_16 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_19 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[2]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_12 }),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[2]_i_2_n_5 ,\could_multi_bursts.burst_addr[2]_i_3_n_5 ,\could_multi_bursts.burst_addr[2]_i_4_n_5 ,\could_multi_bursts.burst_addr[2]_i_5_n_5 ,\could_multi_bursts.burst_addr[2]_i_6_n_5 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[2]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_19 ,\NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[2]_i_7_n_5 ,\could_multi_bursts.burst_addr[2]_i_8_n_5 ,\could_multi_bursts.burst_addr[2]_i_9_n_5 ,\could_multi_bursts.burst_addr[2]_i_10_n_5 ,\could_multi_bursts.burst_addr[2]_i_11_n_5 ,\could_multi_bursts.burst_addr[2]_i_12_n_5 ,\could_multi_bursts.burst_addr[2]_i_13_n_5 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_15 ),
        .Q(in[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_14 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_13 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_20 ),
        .Q(in[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[33]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[33]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[33]_i_2_n_5 ,\could_multi_bursts.burst_addr[33]_i_3_n_5 ,\could_multi_bursts.burst_addr[33]_i_4_n_5 ,\could_multi_bursts.burst_addr[33]_i_5_n_5 ,\could_multi_bursts.burst_addr[33]_i_6_n_5 ,\could_multi_bursts.burst_addr[33]_i_7_n_5 ,\could_multi_bursts.burst_addr[33]_i_8_n_5 ,\could_multi_bursts.burst_addr[33]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_19 ),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_18 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_17 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_16 ),
        .Q(in[35]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_15 ),
        .Q(in[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_14 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_18 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_13 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_20 ),
        .Q(in[39]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[41]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[41]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[41]_i_2_n_5 ,\could_multi_bursts.burst_addr[41]_i_3_n_5 ,\could_multi_bursts.burst_addr[41]_i_4_n_5 ,\could_multi_bursts.burst_addr[41]_i_5_n_5 ,\could_multi_bursts.burst_addr[41]_i_6_n_5 ,\could_multi_bursts.burst_addr[41]_i_7_n_5 ,\could_multi_bursts.burst_addr[41]_i_8_n_5 ,\could_multi_bursts.burst_addr[41]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_19 ),
        .Q(in[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_18 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_17 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_16 ),
        .Q(in[43]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_15 ),
        .Q(in[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_14 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_13 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_20 ),
        .Q(in[47]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[49]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[49]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[49]_i_2_n_5 ,\could_multi_bursts.burst_addr[49]_i_3_n_5 ,\could_multi_bursts.burst_addr[49]_i_4_n_5 ,\could_multi_bursts.burst_addr[49]_i_5_n_5 ,\could_multi_bursts.burst_addr[49]_i_6_n_5 ,\could_multi_bursts.burst_addr[49]_i_7_n_5 ,\could_multi_bursts.burst_addr[49]_i_8_n_5 ,\could_multi_bursts.burst_addr[49]_i_9_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_17 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_19 ),
        .Q(in[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_18 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_17 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_16 ),
        .Q(in[51]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_15 ),
        .Q(in[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_14 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_13 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_20 ),
        .Q(in[55]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[57]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[57]_i_1_CO_UNCONNECTED [7:6],\could_multi_bursts.burst_addr_reg[57]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[57]_i_1_O_UNCONNECTED [7],\could_multi_bursts.burst_addr_reg[57]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_20 }),
        .S({1'b0,\could_multi_bursts.burst_addr[57]_i_2_n_5 ,\could_multi_bursts.burst_addr[57]_i_3_n_5 ,\could_multi_bursts.burst_addr[57]_i_4_n_5 ,\could_multi_bursts.burst_addr[57]_i_5_n_5 ,\could_multi_bursts.burst_addr[57]_i_6_n_5 ,\could_multi_bursts.burst_addr[57]_i_7_n_5 ,\could_multi_bursts.burst_addr[57]_i_8_n_5 }));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_19 ),
        .Q(in[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_18 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_16 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_17 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_16 ),
        .Q(in[59]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_15 ),
        .Q(in[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_14 ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_15 ),
        .Q(in[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_14 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_13 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_20 ),
        .Q(in[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.burst_addr_reg[9]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_7 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_8 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_9 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_10 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_11 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[9]_i_1_n_13 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_14 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_15 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_16 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_17 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_18 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_19 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_20 }),
        .S({\could_multi_bursts.burst_addr[9]_i_2_n_5 ,\could_multi_bursts.burst_addr[9]_i_3_n_5 ,\could_multi_bursts.burst_addr[9]_i_4_n_5 ,\could_multi_bursts.burst_addr[9]_i_5_n_5 ,\could_multi_bursts.burst_addr[9]_i_6_n_5 ,\could_multi_bursts.burst_addr[9]_i_7_n_5 ,\could_multi_bursts.burst_addr[9]_i_8_n_5 ,\could_multi_bursts.burst_addr[9]_i_9_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_5_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_5_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_5_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_5_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_5_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .I2(\sect_len_buf_reg_n_5_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_5_[0] ),
        .I1(\sect_len_buf_reg_n_5_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_5 ),
        .I3(\sect_len_buf_reg_n_5_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_5_[1] ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .I2(\sect_len_buf_reg_n_5_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_5 ),
        .I4(\sect_len_buf_reg_n_5_[3] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_5 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.burst_len_plus1[4]_i_2 
       (.I0(\sect_len_buf_reg_n_5_[3] ),
        .I1(\sect_len_buf_reg_n_5_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_5 ),
        .I3(\sect_len_buf_reg_n_5_[0] ),
        .I4(\sect_len_buf_reg_n_5_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_2_n_5 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1__0_n_5 ),
        .Q(B[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1__0_n_5 ),
        .Q(B[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1__0_n_5 ),
        .Q(B[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1__0_n_5 ),
        .Q(B[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_2_n_5 ),
        .Q(B[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(local_BURST_AWREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_n_5 ),
        .I3(ost_ctrl_ready),
        .O(\could_multi_bursts.burst_valid_i_1_n_5 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_5 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_5 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__0_n_5 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_5_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_5_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_5 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_5 ),
        .Q(\could_multi_bursts.last_loop_reg_n_5 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_5 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hE2EE2222)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_5),
        .I1(\could_multi_bursts.sect_handling_reg_n_5 ),
        .I2(local_BURST_AWREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_5 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_5_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_5 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(local_BURST_AWREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_5 ),
        .I5(req_handling_reg_n_5),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_5 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_5 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_5 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({end_from_4k1_carry_n_5,end_from_4k1_carry_n_6,end_from_4k1_carry_n_7,end_from_4k1_carry_n_8,end_from_4k1_carry_n_9,end_from_4k1_carry_n_10,end_from_4k1_carry_n_11,end_from_4k1_carry_n_12}),
        .DI({rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121}),
        .O(end_from_4k1[9:2]),
        .S({rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_end_from_4k1_carry__0_CO_UNCONNECTED[7:1],end_from_4k1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_113}),
        .O({NLW_end_from_4k1_carry__0_O_UNCONNECTED[7:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_req_n_156,rs_req_n_157}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_5),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_5),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__0
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__0_n_5),
        .O(last_sect_i_10__0_n_5));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[3]),
        .O(last_sect_i_11__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__0
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__0
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__0_n_5));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_5),
        .I1(last_sect_i_4__0_n_5),
        .I2(last_sect_i_5__0_n_5),
        .I3(last_sect_i_6__0_n_5),
        .I4(p_15_in),
        .I5(last_sect_reg_n_5),
        .O(last_sect_i_2__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__0
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_5),
        .I5(last_sect_i_7__0_n_5),
        .O(last_sect_i_3__0_n_5));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4__0
       (.I0(last_sect_i_8__0_n_5),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4__0_n_5));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5__0
       (.I0(last_sect_i_9__0_n_5),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5__0_n_5));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6__0
       (.I0(last_sect_i_10__0_n_5),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6__0_n_5));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__0
       (.I0(first_sect_reg_n_5),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__0_n_5));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8__0
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__0_n_5),
        .O(last_sect_i_8__0_n_5));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__0
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12__0_n_5),
        .O(last_sect_i_9__0_n_5));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_126),
        .Q(last_sect_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(local_BURST_AWREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_n_5 ),
        .I3(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_124),
        .Q(req_handling_reg_n_5),
        .R(SR));
  bd_0_hls_inst_0_top_kernel_C_m_axi_reg_slice rs_req
       (.D({rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58}),
        .E(first_sect),
        .Q({p_1_in__0,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121}),
        .S({\sect_total[5]_i_5_n_5 ,\sect_total[5]_i_6_n_5 ,\sect_total[5]_i_7_n_5 ,\sect_total[5]_i_8_n_5 ,\sect_total[5]_i_9_n_5 ,\sect_total[5]_i_10_n_5 ,\sect_total[5]_i_11_n_5 ,\sect_total[5]_i_12_n_5 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\data_p1_reg[11]_0 ({rs_req_n_156,rs_req_n_157}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p1_reg[9]_0 ({rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155}),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[81]_0 (D),
        .last_sect_reg(last_sect_i_2__0_n_5),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_5),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf[3]_i_4__0_0 (sect_total),
        .\sect_total_buf_reg[0] (req_handling_reg_n_5),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.last_loop_reg_n_5 ),
        .\sect_total_buf_reg[0]_2 (\could_multi_bursts.sect_handling_reg_n_5 ),
        .\sect_total_reg[5] ({\sect_total[5]_i_3_n_5 ,\sect_total[5]_i_4_n_5 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_124),
        .\state_reg[0]_1 (rs_req_n_126),
        .\state_reg[0]_2 (next_req));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_5_[12] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_5_[13] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_5_[14] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_5_[15] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_5_[16] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_5_[17] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_5_[18] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_5_[19] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_5_[20] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_5_[21] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_5_[22] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_5_[23] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_5_[24] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_5_[25] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_5_[26] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_5_[27] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_5_[28] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_5_[29] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_5_[30] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_5_[31] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_5_[32] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_5_[33] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_5_[34] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_5_[35] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_5_[36] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_5_[37] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_5_[38] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_5_[39] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_5_[40] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_5_[41] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_5_[42] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_5_[43] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_5_[44] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_5_[45] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_5_[46] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_5_[47] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_5_[48] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_5_[49] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_5_[50] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_5_[51] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_5_[52] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_5_[53] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_5_[54] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_5_[55] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_5_[56] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_5_[57] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_5_[58] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_5_[59] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_5_[60] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_5_[61] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_5_[62] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2__0 
       (.I0(\start_addr_reg_n_5_[63] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(sect_cnt[0]),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11,sect_cnt0_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S(sect_cnt[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11,sect_cnt0_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S(sect_cnt[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11,sect_cnt0_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S(sect_cnt[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11,sect_cnt0_carry__2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S(sect_cnt[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7,sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11,sect_cnt0_carry__3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S(sect_cnt[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7,sect_cnt0_carry__4_n_8,sect_cnt0_carry__4_n_9,sect_cnt0_carry__4_n_10,sect_cnt0_carry__4_n_11,sect_cnt0_carry__4_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S(sect_cnt[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_11,sect_cnt0_carry__5_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sect_cnt[51:49]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_58),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(end_from_4k[0]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[0]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(\sect_len_buf[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(\sect_len_buf[1]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(\sect_len_buf[2]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_5),
        .I2(last_sect_reg_n_5),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len),
        .O(\sect_len_buf[3]_i_1__0_n_5 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_10 
       (.I0(p_1_in__0),
        .I1(rs_req_n_119),
        .O(\sect_total[5]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_11 
       (.I0(p_1_in__0),
        .I1(rs_req_n_120),
        .O(\sect_total[5]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_12 
       (.I0(p_1_in__0),
        .I1(rs_req_n_121),
        .O(\sect_total[5]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_3 
       (.I0(p_1_in__0),
        .I1(rs_req_n_112),
        .O(\sect_total[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_4 
       (.I0(p_1_in__0),
        .I1(rs_req_n_113),
        .O(\sect_total[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_5 
       (.I0(p_1_in__0),
        .I1(rs_req_n_114),
        .O(\sect_total[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_6 
       (.I0(p_1_in__0),
        .I1(rs_req_n_115),
        .O(\sect_total[5]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_7 
       (.I0(p_1_in__0),
        .I1(rs_req_n_116),
        .O(\sect_total[5]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_8 
       (.I0(p_1_in__0),
        .I1(rs_req_n_117),
        .O(\sect_total[5]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[5]_i_9 
       (.I0(p_1_in__0),
        .I1(rs_req_n_118),
        .O(\sect_total[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[0]_i_2__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[0]_i_3__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[0]_i_4__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[0]_i_5__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_6__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_6__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_7__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_7__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_8__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_8__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_9__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_9__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[8]_i_2__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[8]_i_3__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[8]_i_4__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[8]_i_5__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_6__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_6__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_7__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_7__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_8__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_8__0_n_5 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_9__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_5),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_9__0_n_5 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_20 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 ,\sect_total_buf_reg[0]_i_1__0_n_8 ,\sect_total_buf_reg[0]_i_1__0_n_9 ,\sect_total_buf_reg[0]_i_1__0_n_10 ,\sect_total_buf_reg[0]_i_1__0_n_11 ,\sect_total_buf_reg[0]_i_1__0_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_13 ,\sect_total_buf_reg[0]_i_1__0_n_14 ,\sect_total_buf_reg[0]_i_1__0_n_15 ,\sect_total_buf_reg[0]_i_1__0_n_16 ,\sect_total_buf_reg[0]_i_1__0_n_17 ,\sect_total_buf_reg[0]_i_1__0_n_18 ,\sect_total_buf_reg[0]_i_1__0_n_19 ,\sect_total_buf_reg[0]_i_1__0_n_20 }),
        .S({\sect_total_buf[0]_i_2__0_n_5 ,\sect_total_buf[0]_i_3__0_n_5 ,\sect_total_buf[0]_i_4__0_n_5 ,\sect_total_buf[0]_i_5__0_n_5 ,\sect_total_buf[0]_i_6__0_n_5 ,\sect_total_buf[0]_i_7__0_n_5 ,\sect_total_buf[0]_i_8__0_n_5 ,\sect_total_buf[0]_i_9__0_n_5 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_18 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_17 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_16 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_15 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_14 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_13 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_20 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [7:3],\sect_total_buf_reg[16]_i_1__0_n_10 ,\sect_total_buf_reg[16]_i_1__0_n_11 ,\sect_total_buf_reg[16]_i_1__0_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({\NLW_sect_total_buf_reg[16]_i_1__0_O_UNCONNECTED [7:4],\sect_total_buf_reg[16]_i_1__0_n_17 ,\sect_total_buf_reg[16]_i_1__0_n_18 ,\sect_total_buf_reg[16]_i_1__0_n_19 ,\sect_total_buf_reg[16]_i_1__0_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,\sect_total_buf[16]_i_2__0_n_5 ,\sect_total_buf[16]_i_3__0_n_5 ,\sect_total_buf[16]_i_4__0_n_5 ,\sect_total_buf[16]_i_5__0_n_5 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_19 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_18 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_17 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_19 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_18 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_17 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_16 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_15 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_14 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_13 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_20 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 ,\sect_total_buf_reg[8]_i_1__0_n_8 ,\sect_total_buf_reg[8]_i_1__0_n_9 ,\sect_total_buf_reg[8]_i_1__0_n_10 ,\sect_total_buf_reg[8]_i_1__0_n_11 ,\sect_total_buf_reg[8]_i_1__0_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_13 ,\sect_total_buf_reg[8]_i_1__0_n_14 ,\sect_total_buf_reg[8]_i_1__0_n_15 ,\sect_total_buf_reg[8]_i_1__0_n_16 ,\sect_total_buf_reg[8]_i_1__0_n_17 ,\sect_total_buf_reg[8]_i_1__0_n_18 ,\sect_total_buf_reg[8]_i_1__0_n_19 ,\sect_total_buf_reg[8]_i_1__0_n_20 }),
        .S({\sect_total_buf[8]_i_2__0_n_5 ,\sect_total_buf[8]_i_3__0_n_5 ,\sect_total_buf[8]_i_4__0_n_5 ,\sect_total_buf[8]_i_5__0_n_5 ,\sect_total_buf[8]_i_6__0_n_5 ,\sect_total_buf[8]_i_7__0_n_5 ,\sect_total_buf[8]_i_8__0_n_5 ,\sect_total_buf[8]_i_9__0_n_5 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_19 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_5_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_5_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_5_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_5_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_5_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_5_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_5_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_5_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_5_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_5_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_5_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_5_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_5_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_5_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_5_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_5_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_5_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_5_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_5_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_5_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_5_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_5_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_5_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_5_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_5_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_5_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_5_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_5_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_5_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_5_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_5_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_5_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_5_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_5_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_5_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_5_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_5_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_5_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_5_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_5_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_5_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_5_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_5_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_5_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_5_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_5_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_5_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_5_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_5_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_5_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_5_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_5_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_5_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_5_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_5_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_5_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_5_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_5_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_5_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_5_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_5_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_5_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_fifo
   (p_0_in,
    DI,
    \dout_reg[3] ,
    S,
    s_ready_t_reg,
    SR,
    ap_clk,
    local_BURST_AWVALID,
    Q,
    push,
    C_0_WREADY,
    \conservative_gen.num_beat_cnt_reg[7] ,
    \conservative_gen.local_BURST_WVALID_reg ,
    local_BURST_WREADY,
    in);
  output [0:0]p_0_in;
  output [5:0]DI;
  output [3:0]\dout_reg[3] ;
  output [7:0]S;
  output s_ready_t_reg;
  input [0:0]SR;
  input ap_clk;
  input local_BURST_AWVALID;
  input [7:0]Q;
  input push;
  input C_0_WREADY;
  input [0:0]\conservative_gen.num_beat_cnt_reg[7] ;
  input \conservative_gen.local_BURST_WVALID_reg ;
  input local_BURST_WREADY;
  input [3:0]in;

  wire C_0_WREADY;
  wire [5:0]DI;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_38;
  wire U_fifo_srl_n_39;
  wire U_fifo_srl_n_41;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.local_BURST_WVALID_reg ;
  wire [0:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire [3:0]\dout_reg[3] ;
  wire empty_n_i_2__3_n_5;
  wire empty_n_reg_n_5;
  wire full_n_reg_n_5;
  wire [3:0]in;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__3_n_5 ;
  wire [4:0]num_data_cnt_reg;
  wire [0:0]p_0_in;
  wire push;
  wire \raddr[0]_i_1__2_n_5 ;
  wire [3:0]raddr_reg;
  wire s_ready_t_reg;

  bd_0_hls_inst_0_top_kernel_C_m_axi_srl U_fifo_srl
       (.C_0_WREADY(C_0_WREADY),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .DI(DI),
        .E(U_fifo_srl_n_5),
        .Q(raddr_reg),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.burst_valid (\conservative_gen.burst_valid ),
        .\conservative_gen.local_BURST_WLEN_reg[3] (Q),
        .\conservative_gen.local_BURST_WVALID_reg (\conservative_gen.local_BURST_WVALID_reg ),
        .\conservative_gen.num_beat_cnt_reg[7] (\conservative_gen.num_beat_cnt_reg[7] ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .dout_vld_reg(p_0_in),
        .dout_vld_reg_0(U_fifo_srl_n_38),
        .empty_n_reg(U_fifo_srl_n_39),
        .empty_n_reg_0(full_n_reg_n_5),
        .empty_n_reg_1(empty_n_reg_n_5),
        .empty_n_reg_2(empty_n_i_2__3_n_5),
        .full_n_reg(U_fifo_srl_n_15),
        .full_n_reg_0(U_fifo_srl_n_41),
        .in(in),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .\mOutPtr_reg[1] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .\num_data_cnt_reg[1] ({U_fifo_srl_n_16,U_fifo_srl_n_17,U_fifo_srl_n_18,U_fifo_srl_n_19}),
        .\num_data_cnt_reg[4] (num_data_cnt_reg),
        .push(push),
        .\raddr_reg[0] (U_fifo_srl_n_10),
        .s_ready_t_reg(s_ready_t_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_39),
        .Q(\conservative_gen.burst_valid ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_38),
        .Q(empty_n_reg_n_5),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_41),
        .Q(full_n_reg_n_5),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_14),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_15),
        .D(\num_data_cnt[0]_i_1__3_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_15),
        .D(U_fifo_srl_n_19),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_15),
        .D(U_fifo_srl_n_18),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_15),
        .D(U_fifo_srl_n_17),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_15),
        .D(U_fifo_srl_n_16),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(\raddr[0]_i_1__2_n_5 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0
   (wreq_valid,
    D,
    \j_4_reg_406_reg[5] ,
    \ap_CS_fsm_reg[59] ,
    \j_1_fu_204_reg[0] ,
    next_wreq,
    \dout_reg[78] ,
    \dout_reg[78]_0 ,
    \dout_reg[78]_1 ,
    SR,
    ap_clk,
    Q,
    \i_2_fu_208_reg[0] ,
    \i_2_fu_208_reg[0]_0 ,
    local_CHN_AWREADY,
    tmp_valid_reg,
    wrsp_ready,
    push,
    \dout_reg[61] );
  output wreq_valid;
  output [1:0]D;
  output [0:0]\j_4_reg_406_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[59] ;
  output \j_1_fu_204_reg[0] ;
  output next_wreq;
  output [0:0]\dout_reg[78] ;
  output [62:0]\dout_reg[78]_0 ;
  output \dout_reg[78]_1 ;
  input [0:0]SR;
  input ap_clk;
  input [2:0]Q;
  input [6:0]\i_2_fu_208_reg[0] ;
  input [6:0]\i_2_fu_208_reg[0]_0 ;
  input local_CHN_AWREADY;
  input tmp_valid_reg;
  input wrsp_ready;
  input push;
  input [61:0]\dout_reg[61] ;

  wire C_0_AWREADY;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[59] ;
  wire ap_clk;
  wire [61:0]\dout_reg[61] ;
  wire [0:0]\dout_reg[78] ;
  wire [62:0]\dout_reg[78]_0 ;
  wire \dout_reg[78]_1 ;
  wire dout_vld_i_1__4_n_5;
  wire empty_n_i_1__4_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_1__3_n_5;
  wire \i_2_fu_208[8]_i_3_n_5 ;
  wire [6:0]\i_2_fu_208_reg[0] ;
  wire [6:0]\i_2_fu_208_reg[0]_0 ;
  wire \j_1_fu_204_reg[0] ;
  wire [0:0]\j_4_reg_406_reg[5] ;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_2_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire next_wreq;
  wire \num_data_cnt[0]_i_1__8_n_5 ;
  wire \num_data_cnt[1]_i_1__3_n_5 ;
  wire \num_data_cnt[2]_i_1__3_n_5 ;
  wire \num_data_cnt[2]_i_2_n_5 ;
  wire \num_data_cnt_reg_n_5_[0] ;
  wire \num_data_cnt_reg_n_5_[1] ;
  wire \num_data_cnt_reg_n_5_[2] ;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__7_n_5 ;
  wire \raddr[1]_i_1__3_n_5 ;
  wire \raddr[1]_i_2__1_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized0 U_fifo_srl
       (.C_0_AWREADY(C_0_AWREADY),
        .Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_5),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[78]_1 (\dout_reg[78]_0 ),
        .\dout_reg[78]_2 (\dout_reg[78]_1 ),
        .\dout_reg[78]_3 ({\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .pop(pop),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[65]_i_1 
       (.I0(\ap_CS_fsm_reg[59] ),
        .I1(C_0_AWREADY),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[66]_i_1 
       (.I0(\j_4_reg_406_reg[5] ),
        .I1(Q[2]),
        .I2(C_0_AWREADY),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAEAEEEAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_5),
        .I1(wreq_valid),
        .I2(wrsp_ready),
        .I3(tmp_valid_reg),
        .I4(local_CHN_AWREADY),
        .O(dout_vld_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_5),
        .Q(wreq_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_33_reg_383[22]_i_3 
       (.I0(\i_2_fu_208_reg[0]_0 [0]),
        .I1(\i_2_fu_208_reg[0]_0 [1]),
        .I2(\i_2_fu_208_reg[0]_0 [4]),
        .I3(\i_2_fu_208_reg[0]_0 [5]),
        .O(\j_1_fu_204_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(pop),
        .I4(push_0),
        .I5(empty_n_reg_n_5),
        .O(empty_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(empty_n_reg_n_5),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF0000)) 
    full_n_i_1__3
       (.I0(\num_data_cnt_reg_n_5_[2] ),
        .I1(\num_data_cnt_reg_n_5_[1] ),
        .I2(\num_data_cnt_reg_n_5_[0] ),
        .I3(Q[1]),
        .I4(C_0_AWREADY),
        .I5(push),
        .O(full_n_i_1__3_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(C_0_AWREADY),
        .S(SR));
  LUT5 #(
    .INIT(32'h00000200)) 
    \i_2_fu_208[8]_i_1 
       (.I0(Q[0]),
        .I1(\j_1_fu_204_reg[0] ),
        .I2(\i_2_fu_208_reg[0]_0 [2]),
        .I3(\i_2_fu_208_reg[0]_0 [6]),
        .I4(\i_2_fu_208_reg[0]_0 [3]),
        .O(\ap_CS_fsm_reg[59] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \i_2_fu_208[8]_i_2 
       (.I0(\i_2_fu_208_reg[0] [5]),
        .I1(\i_2_fu_208_reg[0] [4]),
        .I2(\i_2_fu_208_reg[0] [6]),
        .I3(\i_2_fu_208_reg[0] [2]),
        .I4(\i_2_fu_208[8]_i_3_n_5 ),
        .O(\j_4_reg_406_reg[5] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \i_2_fu_208[8]_i_3 
       (.I0(Q[2]),
        .I1(\i_2_fu_208_reg[0] [3]),
        .I2(\i_2_fu_208_reg[0] [0]),
        .I3(\i_2_fu_208_reg[0] [1]),
        .O(\i_2_fu_208[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__3 
       (.I0(pop),
        .I1(Q[1]),
        .I2(C_0_AWREADY),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[2]_i_1__3 
       (.I0(Q[1]),
        .I1(C_0_AWREADY),
        .I2(pop),
        .O(\mOutPtr[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_2 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(pop),
        .I3(Q[1]),
        .I4(C_0_AWREADY),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[2]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__8 
       (.I0(\num_data_cnt_reg_n_5_[0] ),
        .O(\num_data_cnt[0]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h8FFF700070008FFF)) 
    \num_data_cnt[1]_i_1__3 
       (.I0(wreq_valid),
        .I1(next_wreq),
        .I2(Q[1]),
        .I3(C_0_AWREADY),
        .I4(\num_data_cnt_reg_n_5_[1] ),
        .I5(\num_data_cnt_reg_n_5_[0] ),
        .O(\num_data_cnt[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h7877888888888888)) 
    \num_data_cnt[2]_i_1__3 
       (.I0(Q[1]),
        .I1(C_0_AWREADY),
        .I2(local_CHN_AWREADY),
        .I3(tmp_valid_reg),
        .I4(wrsp_ready),
        .I5(wreq_valid),
        .O(\num_data_cnt[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hE777EEEE18881111)) 
    \num_data_cnt[2]_i_2 
       (.I0(\num_data_cnt_reg_n_5_[1] ),
        .I1(\num_data_cnt_reg_n_5_[0] ),
        .I2(wreq_valid),
        .I3(next_wreq),
        .I4(push_0),
        .I5(\num_data_cnt_reg_n_5_[2] ),
        .O(\num_data_cnt[2]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[2]_i_1__3_n_5 ),
        .D(\num_data_cnt[0]_i_1__8_n_5 ),
        .Q(\num_data_cnt_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[2]_i_1__3_n_5 ),
        .D(\num_data_cnt[1]_i_1__3_n_5 ),
        .Q(\num_data_cnt_reg_n_5_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[2]_i_1__3_n_5 ),
        .D(\num_data_cnt[2]_i_2_n_5 ),
        .Q(\num_data_cnt_reg_n_5_[2] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__7 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'h00EEEEEEF0000000)) 
    \raddr[1]_i_1__3 
       (.I0(\raddr_reg_n_5_[0] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(empty_n_reg_n_5),
        .I3(C_0_AWREADY),
        .I4(Q[1]),
        .I5(pop),
        .O(\raddr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \raddr[1]_i_2__1 
       (.I0(empty_n_reg_n_5),
        .I1(C_0_AWREADY),
        .I2(Q[1]),
        .I3(pop),
        .I4(\raddr_reg_n_5_[0] ),
        .I5(\raddr_reg_n_5_[1] ),
        .O(\raddr[1]_i_2__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[1]_i_1__3_n_5 ),
        .D(\raddr[0]_i_1__7_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[1]_i_1__3_n_5 ),
        .D(\raddr[1]_i_2__1_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1__0 
       (.I0(wreq_valid),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    local_CHN_WVALID,
    C_0_WREADY,
    \ap_CS_fsm_reg[69] ,
    D,
    \i_2_fu_208_reg[0] ,
    E,
    full_n_reg_0,
    push,
    full_n_reg_1,
    DI,
    \dout_reg[35] ,
    SR,
    ap_clk,
    dout_vld_reg_0,
    Q,
    \ap_CS_fsm_reg[67] ,
    p_0_in,
    pop,
    p_4_in,
    \conservative_gen.num_beat_cnt_reg[7] ,
    \dout_reg[23] );
  output empty_n_reg_0;
  output local_CHN_WVALID;
  output C_0_WREADY;
  output [0:0]\ap_CS_fsm_reg[69] ;
  output [1:0]D;
  output \i_2_fu_208_reg[0] ;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output push;
  output full_n_reg_1;
  output [0:0]DI;
  output [27:0]\dout_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg_0;
  input [2:0]Q;
  input [8:0]\ap_CS_fsm_reg[67] ;
  input [0:0]p_0_in;
  input pop;
  input p_4_in;
  input [0:0]\conservative_gen.num_beat_cnt_reg[7] ;
  input [23:0]\dout_reg[23] ;

  wire C_0_WREADY;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[67]_i_2_n_5 ;
  wire [8:0]\ap_CS_fsm_reg[67] ;
  wire [0:0]\ap_CS_fsm_reg[69] ;
  wire ap_clk;
  wire [0:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire [23:0]\dout_reg[23] ;
  wire [27:0]\dout_reg[35] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1__5_n_5;
  wire empty_n_i_2__4_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_5;
  wire full_n_i_2__6_n_5;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire \i_2_fu_208_reg[0] ;
  wire local_CHN_WVALID;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire \mOutPtr[3]_i_1__4_n_5 ;
  wire \mOutPtr[4]_i_1__3_n_5 ;
  wire \mOutPtr[5]_i_1_n_5 ;
  wire \mOutPtr[5]_i_2_n_5 ;
  wire \mOutPtr[5]_i_3_n_5 ;
  wire [5:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__4_n_5 ;
  wire \num_data_cnt[1]_i_1__5_n_5 ;
  wire \num_data_cnt[2]_i_1__5_n_5 ;
  wire \num_data_cnt[3]_i_1__4_n_5 ;
  wire \num_data_cnt[4]_i_1__3_n_5 ;
  wire \num_data_cnt[5]_i_1_n_5 ;
  wire \num_data_cnt[5]_i_2_n_5 ;
  wire \num_data_cnt[5]_i_3_n_5 ;
  wire [5:0]num_data_cnt_reg;
  wire [0:0]p_0_in;
  wire p_17_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire raddr112_in__1;
  wire \raddr[0]_i_1__3_n_5 ;
  wire \raddr[1]_i_1__5_n_5 ;
  wire \raddr[2]_i_1__3_n_5 ;
  wire \raddr[3]_i_1__3_n_5 ;
  wire \raddr[4]_i_1__0_n_5 ;
  wire \raddr[4]_i_2_n_5 ;
  wire \raddr[4]_i_4_n_5 ;
  wire [4:0]raddr_reg;

  bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(Q[2]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (C_0_WREADY),
        .\dout_reg[23]_0 (\dout_reg[23] ),
        .\dout_reg[35]_0 (\dout_reg[35] ),
        .\dout_reg[35]_1 (raddr_reg),
        .pop(pop),
        .sel(push));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(C_0_WREADY),
        .I1(Q[2]),
        .I2(\ap_CS_fsm[67]_i_2_n_5 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \ap_CS_fsm[67]_i_2 
       (.I0(Q[0]),
        .I1(\i_2_fu_208_reg[0] ),
        .I2(\ap_CS_fsm_reg[67] [4]),
        .I3(\ap_CS_fsm_reg[67] [8]),
        .I4(\ap_CS_fsm_reg[67] [7]),
        .O(\ap_CS_fsm[67]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(C_0_WREADY),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[70]_i_2 
       (.I0(\ap_CS_fsm_reg[67] [0]),
        .I1(\ap_CS_fsm_reg[67] [1]),
        .I2(\ap_CS_fsm_reg[67] [6]),
        .I3(\ap_CS_fsm_reg[67] [3]),
        .I4(\ap_CS_fsm_reg[67] [5]),
        .I5(\ap_CS_fsm_reg[67] [2]),
        .O(\i_2_fu_208_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \conservative_gen.num_beat_cnt[7]_i_1 
       (.I0(C_0_WREADY),
        .I1(Q[2]),
        .I2(p_0_in),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(local_CHN_WVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__5
       (.I0(empty_n_i_2__4_n_5),
        .I1(pop),
        .I2(Q[2]),
        .I3(C_0_WREADY),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__5_n_5));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[5]),
        .I5(mOutPtr_reg[4]),
        .O(empty_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    full_n_i_1__4
       (.I0(full_n_i_2__6_n_5),
        .I1(Q[2]),
        .I2(C_0_WREADY),
        .I3(p_4_in),
        .O(full_n_i_1__4_n_5));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    full_n_i_2__6
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[5]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n_i_2__6_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(C_0_WREADY),
        .S(SR));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_1
       (.I0(C_0_WREADY),
        .I1(Q[2]),
        .I2(\conservative_gen.num_beat_cnt_reg[7] ),
        .O(full_n_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_8
       (.I0(Q[2]),
        .I1(C_0_WREADY),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_4_reg_406[6]_i_1 
       (.I0(\ap_CS_fsm[67]_i_2_n_5 ),
        .I1(Q[2]),
        .I2(C_0_WREADY),
        .O(\ap_CS_fsm_reg[69] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_4_reg_406[6]_i_2 
       (.I0(C_0_WREADY),
        .I1(Q[2]),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(Q[2]),
        .I3(C_0_WREADY),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \mOutPtr[2]_i_1__5 
       (.I0(C_0_WREADY),
        .I1(Q[2]),
        .I2(pop),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFAE0051)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr_reg[1]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_1__3 
       (.I0(mOutPtr_reg[1]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_2__3 
       (.I0(C_0_WREADY),
        .I1(Q[2]),
        .I2(pop),
        .O(p_17_in));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[5]_i_1 
       (.I0(Q[2]),
        .I1(C_0_WREADY),
        .I2(pop),
        .O(\mOutPtr[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[5]_i_3_n_5 ),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[5]),
        .I4(mOutPtr_reg[4]),
        .O(\mOutPtr[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5D55555545444444)) 
    \mOutPtr[5]_i_3 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[0]),
        .I2(pop),
        .I3(Q[2]),
        .I4(C_0_WREADY),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[5]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_5 ),
        .D(\mOutPtr[2]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_5 ),
        .D(\mOutPtr[3]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_5 ),
        .D(\mOutPtr[4]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_5 ),
        .D(\mOutPtr[5]_i_2_n_5 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \num_data_cnt[1]_i_1__5 
       (.I0(num_data_cnt_reg[0]),
        .I1(p_4_in),
        .I2(Q[2]),
        .I3(C_0_WREADY),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \num_data_cnt[2]_i_1__5 
       (.I0(C_0_WREADY),
        .I1(Q[2]),
        .I2(p_4_in),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFAE0051)) 
    \num_data_cnt[3]_i_1__4 
       (.I0(num_data_cnt_reg[1]),
        .I1(push),
        .I2(p_4_in),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[3]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_1__3 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \num_data_cnt[4]_i_2__3 
       (.I0(C_0_WREADY),
        .I1(Q[2]),
        .I2(p_4_in),
        .O(num_data_cnt1__0));
  LUT3 #(
    .INIT(8'h78)) 
    \num_data_cnt[5]_i_1 
       (.I0(Q[2]),
        .I1(C_0_WREADY),
        .I2(p_4_in),
        .O(\num_data_cnt[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[5]_i_2 
       (.I0(num_data_cnt_reg[2]),
        .I1(\num_data_cnt[5]_i_3_n_5 ),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[5]),
        .I4(num_data_cnt_reg[4]),
        .O(\num_data_cnt[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5D55555545444444)) 
    \num_data_cnt[5]_i_3 
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[0]),
        .I2(p_4_in),
        .I3(Q[2]),
        .I4(C_0_WREADY),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[5]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_5 ),
        .D(\num_data_cnt[0]_i_1__4_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_5 ),
        .D(\num_data_cnt[1]_i_1__5_n_5 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_5 ),
        .D(\num_data_cnt[2]_i_1__5_n_5 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_5 ),
        .D(\num_data_cnt[3]_i_1__4_n_5 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_5 ),
        .D(\num_data_cnt[4]_i_1__3_n_5 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[5]_i_1_n_5 ),
        .D(\num_data_cnt[5]_i_2_n_5 ),
        .Q(num_data_cnt_reg[5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(C_0_WREADY),
        .I3(Q[2]),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[1]),
        .I1(p_17_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__3_n_5 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[4]_i_1__0 
       (.I0(raddr112_in__1),
        .I1(empty_n_reg_0),
        .I2(C_0_WREADY),
        .I3(Q[2]),
        .I4(pop),
        .O(\raddr[4]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[4]_i_2 
       (.I0(raddr_reg[1]),
        .I1(\raddr[4]_i_4_n_5 ),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[4]),
        .I4(raddr_reg[3]),
        .O(\raddr[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raddr[4]_i_3 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .O(raddr112_in__1));
  LUT6 #(
    .INIT(64'h00008000AAAAEAAA)) 
    \raddr[4]_i_4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(C_0_WREADY),
        .I3(Q[2]),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[4]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__0_n_5 ),
        .D(\raddr[0]_i_1__3_n_5 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__0_n_5 ),
        .D(\raddr[1]_i_1__5_n_5 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__0_n_5 ),
        .D(\raddr[2]_i_1__3_n_5 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__0_n_5 ),
        .D(\raddr[3]_i_1__3_n_5 ),
        .Q(raddr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__0_n_5 ),
        .D(\raddr[4]_i_2_n_5 ),
        .Q(raddr_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized2
   (push,
    \dout_reg[0] ,
    wrsp_ready,
    push__0,
    E,
    p_1_in,
    \dout_reg[0]_0 ,
    ap_clk,
    SR,
    next_wreq,
    local_CHN_AWREADY,
    \num_data_cnt_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    ost_resp_info,
    dout_vld_reg_1,
    Q,
    \num_data_cnt_reg[2]_0 ,
    ost_resp_valid);
  output push;
  output \dout_reg[0] ;
  output wrsp_ready;
  output push__0;
  output [0:0]E;
  output p_1_in;
  input [0:0]\dout_reg[0]_0 ;
  input ap_clk;
  input [0:0]SR;
  input next_wreq;
  input local_CHN_AWREADY;
  input \num_data_cnt_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input ost_resp_info;
  input [0:0]dout_vld_reg_1;
  input [0:0]Q;
  input \num_data_cnt_reg[2]_0 ;
  input ost_resp_valid;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_23;
  wire U_fifo_srl_n_24;
  wire U_fifo_srl_n_25;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_2__5_n_5;
  wire empty_n_reg_n_5;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire next_wreq;
  wire \num_data_cnt[0]_i_1__5_n_5 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[0]_0 ;
  wire \num_data_cnt_reg[2]_0 ;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire p_1_in;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1__4_n_5 ;
  wire [3:0]raddr_reg;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized2 U_fifo_srl
       (.D({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_6),
        .Q(raddr_reg),
        .SR(SR),
        .\ap_CS_fsm_reg[74] (E),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .dout_vld_reg(push__0),
        .dout_vld_reg_0(U_fifo_srl_n_23),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_24),
        .empty_n_reg_0(empty_n_reg_n_5),
        .empty_n_reg_1(empty_n_i_2__5_n_5),
        .full_n_reg(U_fifo_srl_n_25),
        .full_n_reg_0(wrsp_ready),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .\mOutPtr_reg[1] ({U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .next_wreq(next_wreq),
        .\num_data_cnt_reg[0] (\num_data_cnt_reg[0]_0 ),
        .\num_data_cnt_reg[1] ({U_fifo_srl_n_17,U_fifo_srl_n_18,U_fifo_srl_n_19,U_fifo_srl_n_20}),
        .\num_data_cnt_reg[2] (Q),
        .\num_data_cnt_reg[2]_0 (\num_data_cnt_reg[2]_0 ),
        .\num_data_cnt_reg[4] (num_data_cnt_reg),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .push(push),
        .\raddr_reg[0] (U_fifo_srl_n_11),
        .s_ready_t_reg(U_fifo_srl_n_16),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_24),
        .Q(wrsp_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__5
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_23),
        .Q(empty_n_reg_n_5),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_25),
        .Q(wrsp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_15),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_14),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_13),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_12),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(local_CHN_AWREADY),
        .I1(\num_data_cnt_reg[0]_0 ),
        .I2(wrsp_ready),
        .I3(wreq_valid),
        .O(push));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__5 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_16),
        .D(\num_data_cnt[0]_i_1__5_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_16),
        .D(U_fifo_srl_n_20),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_16),
        .D(U_fifo_srl_n_19),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_16),
        .D(U_fifo_srl_n_18),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_16),
        .D(U_fifo_srl_n_17),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(\raddr[0]_i_1__4_n_5 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized2_2
   (ost_resp_info,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ost_ctrl_valid,
    p_1_in,
    Q,
    wrsp_type,
    ursp_ready);
  output ost_resp_info;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ost_ctrl_valid;
  input p_1_in;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire empty_n_i_2__7_n_5;
  wire empty_n_reg_n_5;
  wire full_n1__4;
  wire full_n_i_1__8_n_5;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_1__8_n_5 ;
  wire \mOutPtr[3]_i_1__6_n_5 ;
  wire \mOutPtr[4]_i_1__5_n_5 ;
  wire \mOutPtr[4]_i_2__5_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__6_n_5 ;
  wire \num_data_cnt[1]_i_1__8_n_5 ;
  wire \num_data_cnt[2]_i_1__8_n_5 ;
  wire \num_data_cnt[3]_i_1__6_n_5 ;
  wire \num_data_cnt[4]_i_1__5_n_5 ;
  wire \num_data_cnt[4]_i_2__5_n_5 ;
  wire [4:0]num_data_cnt_reg;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire ost_resp_info;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire push;
  wire raddr118_out;
  wire \raddr[0]_i_1__5_n_5 ;
  wire \raddr[1]_i_1__7_n_5 ;
  wire \raddr[2]_i_1__5_n_5 ;
  wire \raddr[3]_i_1__5_n_5 ;
  wire \raddr[3]_i_2__4_n_5 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized2_3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_7),
        .empty_n_reg_0(empty_n_reg_n_5),
        .empty_n_reg_1(empty_n_i_2__7_n_5),
        .empty_n_reg_2(ost_ctrl_ready),
        .full_n_reg(U_fifo_srl_n_6),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_info(ost_resp_info),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_7),
        .Q(dout_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__7
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(empty_n_reg_n_5),
        .R(SR));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__8
       (.I0(full_n1__4),
        .I1(ost_ctrl_ready),
        .I2(dout_vld_reg_0),
        .I3(Q),
        .I4(p_1_in),
        .O(full_n_i_1__8_n_5));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__8
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[0]),
        .I5(num_data_cnt1__0),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__8 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__6 
       (.I0(mOutPtr_reg[1]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__5 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_1_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_5),
        .O(\mOutPtr[4]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(mOutPtr_reg[1]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__5_n_5 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_5),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_1_in),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_5 ),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_5 ),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_5 ),
        .D(\mOutPtr[2]_i_1__8_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_5 ),
        .D(\mOutPtr[3]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_5 ),
        .D(\mOutPtr[4]_i_2__5_n_5 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__8 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__6 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__6_n_5 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__5 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(dout_vld_reg_0),
        .I3(Q),
        .I4(p_1_in),
        .O(\num_data_cnt[4]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__5 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__5_n_5 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(p_1_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_5 ),
        .D(\num_data_cnt[0]_i_1__6_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_5 ),
        .D(\num_data_cnt[1]_i_1__8_n_5 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_5 ),
        .D(\num_data_cnt[2]_i_1__8_n_5 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_5 ),
        .D(\num_data_cnt[3]_i_1__6_n_5 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_5 ),
        .D(\num_data_cnt[4]_i_2__5_n_5 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__7 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_5),
        .I2(p_17_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__5 
       (.I0(p_17_in),
        .I1(empty_n_reg_n_5),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr[3]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[1]),
        .I1(p_17_in),
        .I2(empty_n_reg_n_5),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_5 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__3 
       (.I0(empty_n_reg_n_5),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_1_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__3 
       (.I0(p_1_in),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_n_5),
        .O(raddr118_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_5 ),
        .D(\raddr[0]_i_1__5_n_5 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_5 ),
        .D(\raddr[1]_i_1__7_n_5 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_5 ),
        .D(\raddr[2]_i_1__5_n_5 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_5 ),
        .D(\raddr[3]_i_2__4_n_5 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    ursp_ready,
    D,
    SR,
    ap_clk,
    Q,
    ap_start,
    push__0,
    E);
  output dout_vld_reg_0;
  output ursp_ready;
  output [1:0]D;
  input [0:0]SR;
  input ap_clk;
  input [2:0]Q;
  input ap_start;
  input push__0;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_start;
  wire dout_vld_i_1__7_n_5;
  wire dout_vld_reg_0;
  wire empty_n_i_1__7_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_1__5_n_5;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_2__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \num_data_cnt[0]_i_1__9_n_5 ;
  wire \num_data_cnt[1]_i_1__7_n_5 ;
  wire \num_data_cnt[2]_i_2__0_n_5 ;
  wire \num_data_cnt_reg_n_5_[0] ;
  wire \num_data_cnt_reg_n_5_[1] ;
  wire \num_data_cnt_reg_n_5_[2] ;
  wire p_17_in;
  wire pop;
  wire pop_dout__0;
  wire push__0;
  wire ursp_ready;

  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[74]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(dout_vld_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_5),
        .I1(dout_vld_reg_0),
        .I2(Q[2]),
        .O(dout_vld_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_5),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFDFF00FF0000)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_5),
        .O(empty_n_i_1__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    empty_n_i_2__6
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg_n_5),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_5),
        .Q(empty_n_reg_n_5),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBFFF00FF0000)) 
    full_n_i_1__5
       (.I0(\num_data_cnt_reg_n_5_[2] ),
        .I1(\num_data_cnt_reg_n_5_[1] ),
        .I2(\num_data_cnt_reg_n_5_[0] ),
        .I3(push__0),
        .I4(pop_dout__0),
        .I5(ursp_ready),
        .O(full_n_i_1__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__7
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .O(pop_dout__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(ursp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hB0FF4F004F00B0FF)) 
    \mOutPtr[1]_i_1__7 
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg_n_5),
        .I3(push__0),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \mOutPtr[2]_i_1__7 
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg_n_5),
        .I3(push__0),
        .O(\mOutPtr[2]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(p_17_in),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \mOutPtr[2]_i_4 
       (.I0(push__0),
        .I1(empty_n_reg_n_5),
        .I2(dout_vld_reg_0),
        .I3(Q[2]),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_5 ),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_5 ),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_5 ),
        .D(\mOutPtr[2]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__9 
       (.I0(\num_data_cnt_reg_n_5_[0] ),
        .O(\num_data_cnt[0]_i_1__9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h8F70708F)) 
    \num_data_cnt[1]_i_1__7 
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(push__0),
        .I3(\num_data_cnt_reg_n_5_[1] ),
        .I4(\num_data_cnt_reg_n_5_[0] ),
        .O(\num_data_cnt[1]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'hE777EEEE18881111)) 
    \num_data_cnt[2]_i_2__0 
       (.I0(\num_data_cnt_reg_n_5_[1] ),
        .I1(\num_data_cnt_reg_n_5_[0] ),
        .I2(Q[2]),
        .I3(dout_vld_reg_0),
        .I4(push__0),
        .I5(\num_data_cnt_reg_n_5_[2] ),
        .O(\num_data_cnt[2]_i_2__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[0]_i_1__9_n_5 ),
        .Q(\num_data_cnt_reg_n_5_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[1]_i_1__7_n_5 ),
        .Q(\num_data_cnt_reg_n_5_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[2]_i_2__0_n_5 ),
        .Q(\num_data_cnt_reg_n_5_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_fifo" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized4
   (full_n_reg_0,
    empty_n_reg_0,
    burst_valid,
    local_BURST_AWVALID__1,
    \dout_reg[63] ,
    SR,
    ap_clk,
    Q,
    p_6_in,
    empty_n_reg_1,
    pop,
    p_13_in,
    burst_handling,
    in);
  output full_n_reg_0;
  output empty_n_reg_0;
  output burst_valid;
  output local_BURST_AWVALID__1;
  output [61:0]\dout_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]Q;
  input p_6_in;
  input empty_n_reg_1;
  input pop;
  input p_13_in;
  input burst_handling;
  input [61:0]in;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_handling;
  wire burst_valid;
  wire [61:0]\dout_reg[63] ;
  wire dout_vld_i_1__9_n_5;
  wire empty_n_i_1__9_n_5;
  wire empty_n_i_2__8_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire full_n_i_1__6_n_5;
  wire full_n_reg_0;
  wire [61:0]in;
  wire local_BURST_AWVALID__1;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_1__6_n_5 ;
  wire \mOutPtr[3]_i_1__5_n_5 ;
  wire \mOutPtr[4]_i_1__4_n_5 ;
  wire \mOutPtr[4]_i_2__4_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__7_n_5 ;
  wire \num_data_cnt[1]_i_1__6_n_5 ;
  wire \num_data_cnt[2]_i_1__6_n_5 ;
  wire \num_data_cnt[3]_i_1__5_n_5 ;
  wire \num_data_cnt[4]_i_1__4_n_5 ;
  wire \num_data_cnt[4]_i_2__4_n_5 ;
  wire [4:0]num_data_cnt_reg;
  wire p_13_in;
  wire p_17_in;
  wire p_6_in;
  wire pop;
  wire push;
  wire raddr118_out;
  wire \raddr[0]_i_1__6_n_5 ;
  wire \raddr[1]_i_1__6_n_5 ;
  wire \raddr[2]_i_1__4_n_5 ;
  wire \raddr[3]_i_1__4_n_5 ;
  wire \raddr[3]_i_2__3_n_5 ;
  wire [3:0]raddr_reg;

  bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized4 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[63]_1 (full_n_reg_0),
        .\dout_reg[63]_2 (empty_n_reg_1),
        .in(in),
        .pop(pop),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_0),
        .I1(p_6_in),
        .I2(Q),
        .I3(burst_valid),
        .O(dout_vld_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_5),
        .Q(burst_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__9
       (.I0(empty_n_i_2__8_n_5),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_5),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__6
       (.I0(full_n1__4),
        .I1(full_n_reg_0),
        .I2(burst_valid),
        .I3(Q),
        .I4(p_6_in),
        .O(full_n_i_1__6_n_5));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__5
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[4]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[0]),
        .I5(num_data_cnt1__0),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_1),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \mOutPtr[2]_i_1__6 
       (.I0(empty_n_reg_1),
        .I1(full_n_reg_0),
        .I2(pop),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFAE0051)) 
    \mOutPtr[3]_i_1__5 
       (.I0(mOutPtr_reg[1]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__5_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_1),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(mOutPtr_reg[1]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__3 
       (.I0(empty_n_reg_1),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_5 ),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_5 ),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_5 ),
        .D(\mOutPtr[2]_i_1__6_n_5 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_5 ),
        .D(\mOutPtr[3]_i_1__5_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_5 ),
        .D(\mOutPtr[4]_i_2__4_n_5 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__7 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'h9555AAAA6AAA5555)) 
    \num_data_cnt[1]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .I1(burst_valid),
        .I2(Q),
        .I3(p_6_in),
        .I4(push),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__6 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__5 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__5_n_5 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_1),
        .I2(burst_valid),
        .I3(Q),
        .I4(p_6_in),
        .O(\num_data_cnt[4]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__4 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__4_n_5 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__3 
       (.I0(empty_n_reg_1),
        .I1(full_n_reg_0),
        .I2(p_6_in),
        .I3(Q),
        .I4(burst_valid),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_5 ),
        .D(\num_data_cnt[0]_i_1__7_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_5 ),
        .D(\num_data_cnt[1]_i_1__6_n_5 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_5 ),
        .D(\num_data_cnt[2]_i_1__6_n_5 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_5 ),
        .D(\num_data_cnt[3]_i_1__5_n_5 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__4_n_5 ),
        .D(\num_data_cnt[4]_i_2__4_n_5 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__6 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_17_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_0),
        .O(raddr118_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_5 ),
        .D(\raddr[0]_i_1__6_n_5 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_5 ),
        .D(\raddr[1]_i_1__6_n_5 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_5 ),
        .D(\raddr[2]_i_1__4_n_5 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_5 ),
        .D(\raddr[3]_i_2__3_n_5 ),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_2 
       (.I0(burst_handling),
        .I1(burst_valid),
        .I2(Q),
        .O(local_BURST_AWVALID__1));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    D,
    Q,
    E,
    p_15_in,
    \state_reg[0]_0 ,
    single_sect__18,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    \sect_cnt_reg[0] ,
    sect_cnt0,
    req_handling_reg,
    \sect_total_buf_reg[0] ,
    last_sect_reg,
    local_CHN_AWVALID,
    ost_ctrl_ready,
    \sect_total_buf_reg[0]_0 ,
    local_BURST_AWREADY,
    \sect_total_buf_reg[0]_1 ,
    \sect_total_buf_reg[0]_2 ,
    \sect_len_buf[3]_i_4__0_0 ,
    \data_p2_reg[81]_0 ,
    S,
    \sect_total_reg[5] ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output [51:0]D;
  output [62:0]Q;
  output [0:0]E;
  output p_15_in;
  output \state_reg[0]_0 ;
  output single_sect__18;
  output \state_reg[0]_1 ;
  output [0:0]\state_reg[0]_2 ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [7:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\sect_cnt_reg[0] ;
  input [50:0]sect_cnt0;
  input req_handling_reg;
  input \sect_total_buf_reg[0] ;
  input last_sect_reg;
  input local_CHN_AWVALID;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0]_0 ;
  input local_BURST_AWREADY;
  input \sect_total_buf_reg[0]_1 ;
  input \sect_total_buf_reg[0]_2 ;
  input [19:0]\sect_len_buf[3]_i_4__0_0 ;
  input [63:0]\data_p2_reg[81]_0 ;
  input [7:0]S;
  input [1:0]\sect_total_reg[5] ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire [51:0]D;
  wire [0:0]E;
  wire [62:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[10]_i_1__1_n_5 ;
  wire \data_p1[11]_i_1__1_n_5 ;
  wire \data_p1[12]_i_1__1_n_5 ;
  wire \data_p1[13]_i_1__1_n_5 ;
  wire \data_p1[14]_i_1__1_n_5 ;
  wire \data_p1[15]_i_1__1_n_5 ;
  wire \data_p1[16]_i_1__1_n_5 ;
  wire \data_p1[17]_i_1__1_n_5 ;
  wire \data_p1[18]_i_1__1_n_5 ;
  wire \data_p1[19]_i_1__1_n_5 ;
  wire \data_p1[20]_i_1__1_n_5 ;
  wire \data_p1[21]_i_1__1_n_5 ;
  wire \data_p1[22]_i_1__1_n_5 ;
  wire \data_p1[23]_i_1__1_n_5 ;
  wire \data_p1[24]_i_1__1_n_5 ;
  wire \data_p1[25]_i_1__1_n_5 ;
  wire \data_p1[26]_i_1__1_n_5 ;
  wire \data_p1[27]_i_1__1_n_5 ;
  wire \data_p1[28]_i_1__1_n_5 ;
  wire \data_p1[29]_i_1__1_n_5 ;
  wire \data_p1[2]_i_1__1_n_5 ;
  wire \data_p1[30]_i_1__1_n_5 ;
  wire \data_p1[31]_i_1__1_n_5 ;
  wire \data_p1[32]_i_1__1_n_5 ;
  wire \data_p1[33]_i_1__0_n_5 ;
  wire \data_p1[34]_i_1__0_n_5 ;
  wire \data_p1[35]_i_1__0_n_5 ;
  wire \data_p1[36]_i_1__0_n_5 ;
  wire \data_p1[37]_i_1__0_n_5 ;
  wire \data_p1[38]_i_1__0_n_5 ;
  wire \data_p1[39]_i_1__0_n_5 ;
  wire \data_p1[3]_i_1__2_n_5 ;
  wire \data_p1[40]_i_1__0_n_5 ;
  wire \data_p1[41]_i_1__0_n_5 ;
  wire \data_p1[42]_i_1__0_n_5 ;
  wire \data_p1[43]_i_1__0_n_5 ;
  wire \data_p1[44]_i_1__0_n_5 ;
  wire \data_p1[45]_i_1__0_n_5 ;
  wire \data_p1[46]_i_1__0_n_5 ;
  wire \data_p1[47]_i_1__0_n_5 ;
  wire \data_p1[48]_i_1__0_n_5 ;
  wire \data_p1[49]_i_1__0_n_5 ;
  wire \data_p1[4]_i_1__1_n_5 ;
  wire \data_p1[50]_i_1__0_n_5 ;
  wire \data_p1[51]_i_1__0_n_5 ;
  wire \data_p1[52]_i_1__0_n_5 ;
  wire \data_p1[53]_i_1__0_n_5 ;
  wire \data_p1[54]_i_1__0_n_5 ;
  wire \data_p1[55]_i_1__0_n_5 ;
  wire \data_p1[56]_i_1__0_n_5 ;
  wire \data_p1[57]_i_1__0_n_5 ;
  wire \data_p1[58]_i_1__0_n_5 ;
  wire \data_p1[59]_i_1__0_n_5 ;
  wire \data_p1[5]_i_1__1_n_5 ;
  wire \data_p1[60]_i_1__0_n_5 ;
  wire \data_p1[61]_i_1__0_n_5 ;
  wire \data_p1[62]_i_1__0_n_5 ;
  wire \data_p1[63]_i_1__1_n_5 ;
  wire \data_p1[6]_i_1__1_n_5 ;
  wire \data_p1[79]_i_1__0_n_5 ;
  wire \data_p1[7]_i_1__1_n_5 ;
  wire \data_p1[81]_i_2__0_n_5 ;
  wire \data_p1[8]_i_1__1_n_5 ;
  wire \data_p1[9]_i_1__1_n_5 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [7:0]\data_p1_reg[9]_0 ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [63:0]\data_p2_reg[81]_0 ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[30] ;
  wire \data_p2_reg_n_5_[31] ;
  wire \data_p2_reg_n_5_[32] ;
  wire \data_p2_reg_n_5_[33] ;
  wire \data_p2_reg_n_5_[34] ;
  wire \data_p2_reg_n_5_[35] ;
  wire \data_p2_reg_n_5_[36] ;
  wire \data_p2_reg_n_5_[37] ;
  wire \data_p2_reg_n_5_[38] ;
  wire \data_p2_reg_n_5_[39] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[40] ;
  wire \data_p2_reg_n_5_[41] ;
  wire \data_p2_reg_n_5_[42] ;
  wire \data_p2_reg_n_5_[43] ;
  wire \data_p2_reg_n_5_[44] ;
  wire \data_p2_reg_n_5_[45] ;
  wire \data_p2_reg_n_5_[46] ;
  wire \data_p2_reg_n_5_[47] ;
  wire \data_p2_reg_n_5_[48] ;
  wire \data_p2_reg_n_5_[49] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[50] ;
  wire \data_p2_reg_n_5_[51] ;
  wire \data_p2_reg_n_5_[52] ;
  wire \data_p2_reg_n_5_[53] ;
  wire \data_p2_reg_n_5_[54] ;
  wire \data_p2_reg_n_5_[55] ;
  wire \data_p2_reg_n_5_[56] ;
  wire \data_p2_reg_n_5_[57] ;
  wire \data_p2_reg_n_5_[58] ;
  wire \data_p2_reg_n_5_[59] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[60] ;
  wire \data_p2_reg_n_5_[61] ;
  wire \data_p2_reg_n_5_[62] ;
  wire \data_p2_reg_n_5_[63] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[79] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[81] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire last_sect_reg;
  wire load_p1;
  wire local_BURST_AWREADY;
  wire local_CHN_AWVALID;
  wire [1:0]next__0;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [17:17]p_1_in__0;
  wire read_req__0;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1__1_n_5;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_len_buf[3]_i_3__0_n_5 ;
  wire [19:0]\sect_len_buf[3]_i_4__0_0 ;
  wire \sect_len_buf[3]_i_4__0_n_5 ;
  wire \sect_len_buf[3]_i_5__0_n_5 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_buf_reg[0]_2 ;
  wire \sect_total_reg[13]_i_1__0_n_10 ;
  wire \sect_total_reg[13]_i_1__0_n_11 ;
  wire \sect_total_reg[13]_i_1__0_n_12 ;
  wire \sect_total_reg[13]_i_1__0_n_5 ;
  wire \sect_total_reg[13]_i_1__0_n_6 ;
  wire \sect_total_reg[13]_i_1__0_n_7 ;
  wire \sect_total_reg[13]_i_1__0_n_8 ;
  wire \sect_total_reg[13]_i_1__0_n_9 ;
  wire \sect_total_reg[19]_i_2__0_n_10 ;
  wire \sect_total_reg[19]_i_2__0_n_11 ;
  wire \sect_total_reg[19]_i_2__0_n_12 ;
  wire \sect_total_reg[19]_i_2__0_n_8 ;
  wire \sect_total_reg[19]_i_2__0_n_9 ;
  wire [1:0]\sect_total_reg[5] ;
  wire \sect_total_reg[5]_i_1__0_n_10 ;
  wire \sect_total_reg[5]_i_1__0_n_11 ;
  wire \sect_total_reg[5]_i_1__0_n_12 ;
  wire \sect_total_reg[5]_i_1__0_n_5 ;
  wire \sect_total_reg[5]_i_1__0_n_6 ;
  wire \sect_total_reg[5]_i_1__0_n_7 ;
  wire \sect_total_reg[5]_i_1__0_n_8 ;
  wire \sect_total_reg[5]_i_1__0_n_9 ;
  wire \sect_total_reg[5]_i_2__0_n_10 ;
  wire \sect_total_reg[5]_i_2__0_n_11 ;
  wire \sect_total_reg[5]_i_2__0_n_12 ;
  wire \sect_total_reg[5]_i_2__0_n_5 ;
  wire \sect_total_reg[5]_i_2__0_n_6 ;
  wire \sect_total_reg[5]_i_2__0_n_7 ;
  wire \sect_total_reg[5]_i_2__0_n_8 ;
  wire \sect_total_reg[5]_i_2__0_n_9 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_5 ;
  wire \state[1]_i_1__2_n_5 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [7:5]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [7:6]\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[5]_i_1__0_O_UNCONNECTED ;
  wire [7:0]\NLW_sect_total_reg[5]_i_2__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(local_CHN_AWVALID),
        .I1(read_req__0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(read_req__0),
        .I2(local_CHN_AWVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(p_15_in),
        .I1(single_sect__18),
        .I2(req_handling_reg),
        .I3(\sect_total_buf_reg[0] ),
        .O(read_req__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_5_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg_n_5_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_5_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_5_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[33]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_5_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[34]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_5_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[35]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_5_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[36]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_5_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[37]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_5_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[38]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_5_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[39]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[3]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_5_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[40]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_5_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[41]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_5_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[42]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_5_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[43]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_5_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[44]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_5_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[45]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_5_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[46]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_5_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[47]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_5_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[48]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_5_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[49]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_5_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[50]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_5_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[51]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_5_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[52]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_5_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[53]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_5_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[54]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_5_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[55]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_5_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[56]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_5_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[57]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_5_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[58]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_5_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[59]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_5_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[60]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_5_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[61]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_5_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[62]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__1 
       (.I0(\data_p2_reg_n_5_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[63]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__0 
       (.I0(\data_p2_reg_n_5_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[79]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[81]_i_1__0 
       (.I0(read_req__0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(local_CHN_AWVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2__0 
       (.I0(\data_p2_reg_n_5_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[81]_i_2__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_5 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_5 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_5 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_5 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_5 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_5 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_5 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_5 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_5 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_5 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_5 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_5 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_5 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_5 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_5 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_5 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_5 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_5 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_5 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_5 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_5 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_5 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_5 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_5 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_5 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_5 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_5 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_5 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_5 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_5 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_5 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_5 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_5 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_5 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_5 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_5 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_5 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_5 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_5 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_5 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_5 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_5 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_5 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_5 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_5 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_5 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_5 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_5 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_5 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_5 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_5 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_5 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_5 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_5 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_5 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_5 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_5 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_5 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_5 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_5 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_5 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__0_n_5 ),
        .Q(p_1_in__0),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_5 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(\data_p2_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(\data_p2_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(\data_p2_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(\data_p2_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(\data_p2_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(\data_p2_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(\data_p2_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(\data_p2_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(\data_p2_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(\data_p2_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(\data_p2_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(\data_p2_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(\data_p2_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(\data_p2_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(\data_p2_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(\data_p2_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(\data_p2_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(\data_p2_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(\data_p2_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(\data_p2_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(\data_p2_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(\data_p2_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(\data_p2_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(\data_p2_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(\data_p2_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(\data_p2_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(\data_p2_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(\data_p2_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(\data_p2_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(\data_p2_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(\data_p2_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(\data_p2_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(\data_p2_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(\data_p2_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(\data_p2_reg_n_5_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(\data_p2_reg_n_5_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[9]),
        .I1(Q[62]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[8]),
        .I1(Q[62]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[7]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[6]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[5]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[4]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_5__0
       (.I0(Q[3]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_6__0
       (.I0(Q[2]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_7__0
       (.I0(Q[1]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_8__0
       (.I0(Q[0]),
        .I1(Q[62]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    last_sect_i_1__0
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(ap_rst_n),
        .I3(last_sect_reg),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hCFCFCFFF88888888)) 
    req_handling_i_1__0
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(p_15_in),
        .I3(req_handling_reg),
        .I4(single_sect__18),
        .I5(\sect_total_buf_reg[0] ),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_AWVALID),
        .I2(read_req__0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_5),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0]_0 ),
        .I2(local_BURST_AWREADY),
        .I3(\sect_total_buf_reg[0]_1 ),
        .I4(\sect_total_buf_reg[0]_2 ),
        .I5(\sect_total_buf_reg[0] ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h80F7)) 
    \sect_cnt[0]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[10]),
        .I3(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[10]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[20]),
        .I3(sect_cnt0[9]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[11]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[21]),
        .I3(sect_cnt0[10]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[12]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[22]),
        .I3(sect_cnt0[11]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[13]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[23]),
        .I3(sect_cnt0[12]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[14]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[24]),
        .I3(sect_cnt0[13]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[15]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[25]),
        .I3(sect_cnt0[14]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[16]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[26]),
        .I3(sect_cnt0[15]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[17]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[27]),
        .I3(sect_cnt0[16]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[18]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[28]),
        .I3(sect_cnt0[17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[19]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[29]),
        .I3(sect_cnt0[18]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[1]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[11]),
        .I3(sect_cnt0[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[20]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[30]),
        .I3(sect_cnt0[19]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[21]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[31]),
        .I3(sect_cnt0[20]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[22]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[32]),
        .I3(sect_cnt0[21]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[23]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[33]),
        .I3(sect_cnt0[22]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[24]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[34]),
        .I3(sect_cnt0[23]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[25]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[35]),
        .I3(sect_cnt0[24]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[26]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[36]),
        .I3(sect_cnt0[25]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[27]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[37]),
        .I3(sect_cnt0[26]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[28]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[38]),
        .I3(sect_cnt0[27]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[29]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[39]),
        .I3(sect_cnt0[28]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[2]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[12]),
        .I3(sect_cnt0[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[30]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[40]),
        .I3(sect_cnt0[29]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[31]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[41]),
        .I3(sect_cnt0[30]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[32]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[42]),
        .I3(sect_cnt0[31]),
        .O(D[32]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[33]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[43]),
        .I3(sect_cnt0[32]),
        .O(D[33]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[34]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[44]),
        .I3(sect_cnt0[33]),
        .O(D[34]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[35]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[45]),
        .I3(sect_cnt0[34]),
        .O(D[35]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[36]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[46]),
        .I3(sect_cnt0[35]),
        .O(D[36]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[37]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[47]),
        .I3(sect_cnt0[36]),
        .O(D[37]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[38]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[48]),
        .I3(sect_cnt0[37]),
        .O(D[38]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[39]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[49]),
        .I3(sect_cnt0[38]),
        .O(D[39]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[3]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[13]),
        .I3(sect_cnt0[2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[40]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[50]),
        .I3(sect_cnt0[39]),
        .O(D[40]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[41]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[51]),
        .I3(sect_cnt0[40]),
        .O(D[41]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[42]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[52]),
        .I3(sect_cnt0[41]),
        .O(D[42]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[43]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[53]),
        .I3(sect_cnt0[42]),
        .O(D[43]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[44]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[54]),
        .I3(sect_cnt0[43]),
        .O(D[44]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[45]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[55]),
        .I3(sect_cnt0[44]),
        .O(D[45]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[46]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[56]),
        .I3(sect_cnt0[45]),
        .O(D[46]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[47]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[57]),
        .I3(sect_cnt0[46]),
        .O(D[47]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[48]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[58]),
        .I3(sect_cnt0[47]),
        .O(D[48]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[49]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[59]),
        .I3(sect_cnt0[48]),
        .O(D[49]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[4]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[14]),
        .I3(sect_cnt0[3]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[50]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[60]),
        .I3(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \sect_cnt[51]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(p_15_in),
        .O(E));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[51]_i_2__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[61]),
        .I3(sect_cnt0[50]),
        .O(D[51]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[5]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[15]),
        .I3(sect_cnt0[4]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[6]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[16]),
        .I3(sect_cnt0[5]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[7]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[17]),
        .I3(sect_cnt0[6]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[8]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[18]),
        .I3(sect_cnt0[7]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[9]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .I2(Q[19]),
        .I3(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_len_buf[3]_i_2__0 
       (.I0(\sect_len_buf[3]_i_4__0_0 [1]),
        .I1(\sect_len_buf[3]_i_4__0_0 [0]),
        .I2(\sect_len_buf[3]_i_4__0_0 [3]),
        .I3(\sect_len_buf[3]_i_4__0_0 [2]),
        .I4(\sect_len_buf[3]_i_3__0_n_5 ),
        .I5(\sect_len_buf[3]_i_4__0_n_5 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_3__0 
       (.I0(\sect_len_buf[3]_i_4__0_0 [4]),
        .I1(\sect_len_buf[3]_i_4__0_0 [5]),
        .I2(\sect_len_buf[3]_i_4__0_0 [6]),
        .I3(\sect_len_buf[3]_i_4__0_0 [7]),
        .I4(\sect_len_buf[3]_i_4__0_0 [9]),
        .I5(\sect_len_buf[3]_i_4__0_0 [8]),
        .O(\sect_len_buf[3]_i_3__0_n_5 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_len_buf[3]_i_4__0 
       (.I0(\sect_len_buf[3]_i_5__0_n_5 ),
        .I1(\sect_len_buf[3]_i_4__0_0 [12]),
        .I2(\sect_len_buf[3]_i_4__0_0 [13]),
        .I3(\sect_len_buf[3]_i_4__0_0 [10]),
        .I4(\sect_len_buf[3]_i_4__0_0 [11]),
        .O(\sect_len_buf[3]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_5__0 
       (.I0(\sect_len_buf[3]_i_4__0_0 [14]),
        .I1(\sect_len_buf[3]_i_4__0_0 [15]),
        .I2(\sect_len_buf[3]_i_4__0_0 [16]),
        .I3(\sect_len_buf[3]_i_4__0_0 [17]),
        .I4(\sect_len_buf[3]_i_4__0_0 [19]),
        .I5(\sect_len_buf[3]_i_4__0_0 [18]),
        .O(\sect_len_buf[3]_i_5__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_total[19]_i_1__0 
       (.I0(read_req__0),
        .I1(req_empty_n),
        .O(\state_reg[0]_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[13]_i_1__0 
       (.CI(\sect_total_reg[5]_i_1__0_n_5 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[13]_i_1__0_n_5 ,\sect_total_reg[13]_i_1__0_n_6 ,\sect_total_reg[13]_i_1__0_n_7 ,\sect_total_reg[13]_i_1__0_n_8 ,\sect_total_reg[13]_i_1__0_n_9 ,\sect_total_reg[13]_i_1__0_n_10 ,\sect_total_reg[13]_i_1__0_n_11 ,\sect_total_reg[13]_i_1__0_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [13:6]),
        .S({p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[13]_i_1__0_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [7:5],\sect_total_reg[19]_i_2__0_n_8 ,\sect_total_reg[19]_i_2__0_n_9 ,\sect_total_reg[19]_i_2__0_n_10 ,\sect_total_reg[19]_i_2__0_n_11 ,\sect_total_reg[19]_i_2__0_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED [7:6],\data_p1_reg[81]_0 [19:14]}),
        .S({1'b0,1'b0,p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_1__0 
       (.CI(\sect_total_reg[5]_i_2__0_n_5 ),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_1__0_n_5 ,\sect_total_reg[5]_i_1__0_n_6 ,\sect_total_reg[5]_i_1__0_n_7 ,\sect_total_reg[5]_i_1__0_n_8 ,\sect_total_reg[5]_i_1__0_n_9 ,\sect_total_reg[5]_i_1__0_n_10 ,\sect_total_reg[5]_i_1__0_n_11 ,\sect_total_reg[5]_i_1__0_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[62],Q[62]}),
        .O({\data_p1_reg[81]_0 [5:0],\NLW_sect_total_reg[5]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({p_1_in__0,p_1_in__0,Q[62],Q[62],Q[62],Q[62],\sect_total_reg[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sect_total_reg[5]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sect_total_reg[5]_i_2__0_n_5 ,\sect_total_reg[5]_i_2__0_n_6 ,\sect_total_reg[5]_i_2__0_n_7 ,\sect_total_reg[5]_i_2__0_n_8 ,\sect_total_reg[5]_i_2__0_n_9 ,\sect_total_reg[5]_i_2__0_n_10 ,\sect_total_reg[5]_i_2__0_n_11 ,\sect_total_reg[5]_i_2__0_n_12 }),
        .DI({Q[62],Q[62],Q[62],Q[62],Q[62],Q[62],Q[62],Q[62]}),
        .O(\NLW_sect_total_reg[5]_i_2__0_O_UNCONNECTED [7:0]),
        .S(S));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(read_req__0),
        .I3(local_CHN_AWVALID),
        .I4(req_empty_n),
        .O(\state[0]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(req_empty_n),
        .I1(state),
        .I2(read_req__0),
        .I3(local_CHN_AWVALID),
        .O(\state[1]_i_1__2_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_5 ),
        .Q(req_empty_n),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_5 ),
        .Q(state),
        .S(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    ap_rst_n_0,
    pop,
    Q,
    burst_handling0,
    p_6_in,
    p_13_in,
    pop_0,
    \data_p1_reg[3]_0 ,
    E,
    dout_vld_reg,
    \state_reg[0]_0 ,
    local_BUS_WVALID_reg,
    SR,
    ap_clk,
    ap_rst_n,
    burst_handling,
    local_BURST_AWREADY_0,
    ready_for_beat__0,
    local_CHN_WVALID,
    \dout_reg[0] ,
    local_CHN_BURST_WVALID,
    \raddr_reg[0] ,
    local_BURST_AWREADY,
    burst_valid,
    \dout_reg[63] ,
    dout_vld_reg_0,
    \num_beat_cnt_reg[7] ,
    \data_p2_reg[3]_0 ,
    local_BUS_WLAST_reg,
    m_axi_C_WREADY,
    m_axi_C_WLAST,
    \data_p2_reg[3]_1 );
  output s_ready_t_reg_0;
  output [0:0]ap_rst_n_0;
  output pop;
  output [0:0]Q;
  output burst_handling0;
  output p_6_in;
  output p_13_in;
  output pop_0;
  output [3:0]\data_p1_reg[3]_0 ;
  output [0:0]E;
  output dout_vld_reg;
  output \state_reg[0]_0 ;
  output local_BUS_WVALID_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input burst_handling;
  input local_BURST_AWREADY_0;
  input ready_for_beat__0;
  input local_CHN_WVALID;
  input \dout_reg[0] ;
  input local_CHN_BURST_WVALID;
  input \raddr_reg[0] ;
  input local_BURST_AWREADY;
  input burst_valid;
  input \dout_reg[63] ;
  input dout_vld_reg_0;
  input [7:0]\num_beat_cnt_reg[7] ;
  input [3:0]\data_p2_reg[3]_0 ;
  input local_BUS_WLAST_reg;
  input m_axi_C_WREADY;
  input m_axi_C_WLAST;
  input [0:0]\data_p2_reg[3]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_handling;
  wire burst_handling0;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_5 ;
  wire \data_p1[1]_i_1__0_n_5 ;
  wire \data_p1[2]_i_1__2_n_5 ;
  wire \data_p1[3]_i_2_n_5 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]\data_p2_reg[3]_0 ;
  wire [0:0]\data_p2_reg[3]_1 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \dout_reg[0] ;
  wire \dout_reg[63] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire load_p1;
  wire local_BURST_AWREADY;
  wire local_BURST_AWREADY_0;
  wire local_BUS_WLAST_i_3_n_5;
  wire local_BUS_WLAST_i_4_n_5;
  wire local_BUS_WLAST_reg;
  wire local_BUS_WVALID_reg;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_C_WLAST;
  wire m_axi_C_WREADY;
  wire [1:0]next__0;
  wire [7:0]\num_beat_cnt_reg[7] ;
  wire p_13_in;
  wire p_5_in;
  wire p_6_in;
  wire pop;
  wire pop_0;
  wire \raddr_reg[0] ;
  wire ready_for_beat__0;
  wire s_ready_t_i_1__2_n_5;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_5 ;
  wire \state[1]_i_1__1_n_5 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(local_CHN_BURST_WVALID),
        .I1(p_6_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(p_6_in),
        .I2(local_CHN_BURST_WVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(p_5_in),
        .I1(local_BURST_AWREADY_0),
        .I2(burst_handling),
        .O(p_6_in));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    burst_handling_i_1
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(p_6_in),
        .O(burst_handling0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_5_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_5_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[3]_i_1__1 
       (.I0(p_6_in),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(local_CHN_BURST_WVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[3]_0 [3]),
        .O(\data_p1[3]_i_2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_5 ),
        .Q(\data_p1_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_5 ),
        .Q(\data_p1_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_5 ),
        .Q(\data_p1_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_5 ),
        .Q(\data_p1_reg[3]_0 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \data_p2[67]_i_1 
       (.I0(Q),
        .I1(burst_valid),
        .I2(burst_handling),
        .I3(local_BURST_AWREADY_0),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA800FFFF00000000)) 
    \dout[35]_i_1 
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(ready_for_beat__0),
        .I4(local_CHN_WVALID),
        .I5(\dout_reg[0] ),
        .O(pop));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[63]_i_1 
       (.I0(p_6_in),
        .I1(Q),
        .I2(burst_valid),
        .I3(\dout_reg[63] ),
        .O(pop_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__5
       (.I0(pop),
        .I1(dout_vld_reg_0),
        .I2(local_CHN_WVALID),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    local_BUS_WLAST_i_1
       (.I0(p_5_in),
        .I1(local_BUS_WLAST_reg),
        .I2(m_axi_C_WREADY),
        .I3(m_axi_C_WLAST),
        .O(local_BUS_WVALID_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    local_BUS_WLAST_i_2
       (.I0(dout_vld_reg_0),
        .I1(\num_beat_cnt_reg[7] [6]),
        .I2(\num_beat_cnt_reg[7] [7]),
        .I3(local_BUS_WLAST_i_3_n_5),
        .I4(local_BUS_WLAST_i_4_n_5),
        .O(p_5_in));
  LUT4 #(
    .INIT(16'h6FF6)) 
    local_BUS_WLAST_i_3
       (.I0(\num_beat_cnt_reg[7] [2]),
        .I1(\data_p1_reg[3]_0 [2]),
        .I2(\num_beat_cnt_reg[7] [1]),
        .I3(\data_p1_reg[3]_0 [1]),
        .O(local_BUS_WLAST_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    local_BUS_WLAST_i_4
       (.I0(\data_p1_reg[3]_0 [3]),
        .I1(\num_beat_cnt_reg[7] [3]),
        .I2(\data_p1_reg[3]_0 [0]),
        .I3(\num_beat_cnt_reg[7] [0]),
        .I4(\num_beat_cnt_reg[7] [4]),
        .I5(\num_beat_cnt_reg[7] [5]),
        .O(local_BUS_WLAST_i_4_n_5));
  LUT6 #(
    .INIT(64'hA800A800FFFFA800)) 
    local_BUS_WVALID_i_1
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(local_CHN_WVALID),
        .I4(local_BUS_WLAST_reg),
        .I5(m_axi_C_WREADY),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \num_beat_cnt[7]_i_1 
       (.I0(p_5_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__2 
       (.I0(pop_0),
        .I1(\raddr_reg[0] ),
        .I2(local_BURST_AWREADY),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(local_CHN_BURST_WVALID),
        .I2(p_6_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_5),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_6_in),
        .I3(local_CHN_BURST_WVALID),
        .I4(Q),
        .O(\state[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(p_6_in),
        .I3(local_CHN_BURST_WVALID),
        .O(\state[1]_i_1__1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_5 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_5 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_reg_slice__parameterized1
   (local_BURST_AWREADY_0,
    ap_rst_n_0,
    dout_vld_reg,
    ap_rst_n_1,
    m_axi_C_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    local_CHN_WVALID,
    m_axi_C_WREADY,
    \num_beat_cnt_reg[0] ,
    burst_handling,
    Q,
    burst_valid,
    m_axi_C_AWREADY,
    local_BURST_AWVALID__1,
    D,
    E);
  output local_BURST_AWREADY_0;
  output ap_rst_n_0;
  output dout_vld_reg;
  output ap_rst_n_1;
  output m_axi_C_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_WVALID;
  input m_axi_C_WREADY;
  input \num_beat_cnt_reg[0] ;
  input burst_handling;
  input [0:0]Q;
  input burst_valid;
  input m_axi_C_AWREADY;
  input local_BURST_AWVALID__1;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire burst_handling;
  wire burst_valid;
  wire \data_p1[10]_i_1__2_n_5 ;
  wire \data_p1[11]_i_1__2_n_5 ;
  wire \data_p1[12]_i_1__2_n_5 ;
  wire \data_p1[13]_i_1__2_n_5 ;
  wire \data_p1[14]_i_1__2_n_5 ;
  wire \data_p1[15]_i_1__2_n_5 ;
  wire \data_p1[16]_i_1__2_n_5 ;
  wire \data_p1[17]_i_1__2_n_5 ;
  wire \data_p1[18]_i_1__2_n_5 ;
  wire \data_p1[19]_i_1__2_n_5 ;
  wire \data_p1[20]_i_1__2_n_5 ;
  wire \data_p1[21]_i_1__2_n_5 ;
  wire \data_p1[22]_i_1__2_n_5 ;
  wire \data_p1[23]_i_1__2_n_5 ;
  wire \data_p1[24]_i_1__2_n_5 ;
  wire \data_p1[25]_i_1__2_n_5 ;
  wire \data_p1[26]_i_1__2_n_5 ;
  wire \data_p1[27]_i_1__2_n_5 ;
  wire \data_p1[28]_i_1__2_n_5 ;
  wire \data_p1[29]_i_1__2_n_5 ;
  wire \data_p1[2]_i_1__3_n_5 ;
  wire \data_p1[30]_i_1__2_n_5 ;
  wire \data_p1[31]_i_1__2_n_5 ;
  wire \data_p1[32]_i_1__2_n_5 ;
  wire \data_p1[33]_i_1__1_n_5 ;
  wire \data_p1[34]_i_1__1_n_5 ;
  wire \data_p1[35]_i_1__1_n_5 ;
  wire \data_p1[36]_i_1__1_n_5 ;
  wire \data_p1[37]_i_1__1_n_5 ;
  wire \data_p1[38]_i_1__1_n_5 ;
  wire \data_p1[39]_i_1__1_n_5 ;
  wire \data_p1[3]_i_1__3_n_5 ;
  wire \data_p1[40]_i_1__1_n_5 ;
  wire \data_p1[41]_i_1__1_n_5 ;
  wire \data_p1[42]_i_1__1_n_5 ;
  wire \data_p1[43]_i_1__1_n_5 ;
  wire \data_p1[44]_i_1__1_n_5 ;
  wire \data_p1[45]_i_1__1_n_5 ;
  wire \data_p1[46]_i_1__1_n_5 ;
  wire \data_p1[47]_i_1__1_n_5 ;
  wire \data_p1[48]_i_1__1_n_5 ;
  wire \data_p1[49]_i_1__1_n_5 ;
  wire \data_p1[4]_i_1__2_n_5 ;
  wire \data_p1[50]_i_1__1_n_5 ;
  wire \data_p1[51]_i_1__1_n_5 ;
  wire \data_p1[52]_i_1__1_n_5 ;
  wire \data_p1[53]_i_1__1_n_5 ;
  wire \data_p1[54]_i_1__1_n_5 ;
  wire \data_p1[55]_i_1__1_n_5 ;
  wire \data_p1[56]_i_1__1_n_5 ;
  wire \data_p1[57]_i_1__1_n_5 ;
  wire \data_p1[58]_i_1__1_n_5 ;
  wire \data_p1[59]_i_1__1_n_5 ;
  wire \data_p1[5]_i_1__2_n_5 ;
  wire \data_p1[60]_i_1__1_n_5 ;
  wire \data_p1[61]_i_1__1_n_5 ;
  wire \data_p1[62]_i_1__1_n_5 ;
  wire \data_p1[63]_i_2_n_5 ;
  wire \data_p1[64]_i_1_n_5 ;
  wire \data_p1[65]_i_1_n_5 ;
  wire \data_p1[66]_i_1_n_5 ;
  wire \data_p1[67]_i_1_n_5 ;
  wire \data_p1[6]_i_1__2_n_5 ;
  wire \data_p1[7]_i_1__2_n_5 ;
  wire \data_p1[8]_i_1__2_n_5 ;
  wire \data_p1[9]_i_1__2_n_5 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[30] ;
  wire \data_p2_reg_n_5_[31] ;
  wire \data_p2_reg_n_5_[32] ;
  wire \data_p2_reg_n_5_[33] ;
  wire \data_p2_reg_n_5_[34] ;
  wire \data_p2_reg_n_5_[35] ;
  wire \data_p2_reg_n_5_[36] ;
  wire \data_p2_reg_n_5_[37] ;
  wire \data_p2_reg_n_5_[38] ;
  wire \data_p2_reg_n_5_[39] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[40] ;
  wire \data_p2_reg_n_5_[41] ;
  wire \data_p2_reg_n_5_[42] ;
  wire \data_p2_reg_n_5_[43] ;
  wire \data_p2_reg_n_5_[44] ;
  wire \data_p2_reg_n_5_[45] ;
  wire \data_p2_reg_n_5_[46] ;
  wire \data_p2_reg_n_5_[47] ;
  wire \data_p2_reg_n_5_[48] ;
  wire \data_p2_reg_n_5_[49] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[50] ;
  wire \data_p2_reg_n_5_[51] ;
  wire \data_p2_reg_n_5_[52] ;
  wire \data_p2_reg_n_5_[53] ;
  wire \data_p2_reg_n_5_[54] ;
  wire \data_p2_reg_n_5_[55] ;
  wire \data_p2_reg_n_5_[56] ;
  wire \data_p2_reg_n_5_[57] ;
  wire \data_p2_reg_n_5_[58] ;
  wire \data_p2_reg_n_5_[59] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[60] ;
  wire \data_p2_reg_n_5_[61] ;
  wire \data_p2_reg_n_5_[62] ;
  wire \data_p2_reg_n_5_[63] ;
  wire \data_p2_reg_n_5_[64] ;
  wire \data_p2_reg_n_5_[65] ;
  wire \data_p2_reg_n_5_[66] ;
  wire \data_p2_reg_n_5_[67] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire dout_vld_reg;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_CHN_WVALID;
  wire m_axi_C_AWREADY;
  wire m_axi_C_AWVALID;
  wire m_axi_C_WREADY;
  wire [1:0]next__0;
  wire \num_beat_cnt_reg[0] ;
  wire s_ready_t_i_1__3_n_5;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_5 ;
  wire \state[1]_i_1__4_n_5 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000800FF0000)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(Q),
        .I1(burst_valid),
        .I2(burst_handling),
        .I3(m_axi_C_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(local_BURST_AWREADY_0),
        .I1(m_axi_C_AWREADY),
        .I2(local_BURST_AWVALID__1),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_5_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_5_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg_n_5_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(\data_p2_reg_n_5_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_5_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(\data_p2_reg_n_5_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(\data_p2_reg_n_5_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(\data_p2_reg_n_5_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_5_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(\data_p2_reg_n_5_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(\data_p2_reg_n_5_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(\data_p2_reg_n_5_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_5_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(\data_p2_reg_n_5_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(\data_p2_reg_n_5_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(\data_p2_reg_n_5_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(\data_p2_reg_n_5_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(\data_p2_reg_n_5_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(\data_p2_reg_n_5_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_5_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(\data_p2_reg_n_5_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(\data_p2_reg_n_5_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(\data_p2_reg_n_5_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(\data_p2_reg_n_5_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(\data_p2_reg_n_5_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(\data_p2_reg_n_5_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(\data_p2_reg_n_5_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(\data_p2_reg_n_5_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(\data_p2_reg_n_5_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(\data_p2_reg_n_5_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(\data_p2_reg_n_5_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(\data_p2_reg_n_5_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(\data_p2_reg_n_5_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h0040FF4000000040)) 
    \data_p1[63]_i_1__0 
       (.I0(burst_handling),
        .I1(burst_valid),
        .I2(Q),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(m_axi_C_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_5_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_5_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_5_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_5_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_5_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__2_n_5 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_5 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_5 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_5 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_5 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_5 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_5 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_5 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_5 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_5 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_5_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_5_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_5_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_5_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \local_BUS_WDATA[23]_i_1 
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \local_BUS_WDATA[23]_i_2 
       (.I0(dout_vld_reg),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h8A8A8A0000000000)) 
    \num_beat_cnt[7]_i_2 
       (.I0(local_CHN_WVALID),
        .I1(m_axi_C_WREADY),
        .I2(\num_beat_cnt_reg[0] ),
        .I3(local_BURST_AWREADY_0),
        .I4(burst_handling),
        .I5(Q),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__3
       (.I0(local_BURST_AWVALID__1),
        .I1(m_axi_C_AWREADY),
        .I2(local_BURST_AWREADY_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_5),
        .Q(local_BURST_AWREADY_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(local_BURST_AWREADY_0),
        .I2(m_axi_C_AWREADY),
        .I3(local_BURST_AWVALID__1),
        .I4(m_axi_C_AWVALID),
        .O(\state[0]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hFDF5FDFDFDFDFDFD)) 
    \state[1]_i_1__4 
       (.I0(m_axi_C_AWVALID),
        .I1(state),
        .I2(m_axi_C_AWREADY),
        .I3(burst_handling),
        .I4(burst_valid),
        .I5(Q),
        .O(\state[1]_i_1__4_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_5 ),
        .Q(m_axi_C_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_5 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_reg_slice" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_1_in,
    m_axi_C_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_1_in;
  input m_axi_C_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_C_BVALID;
  wire [1:0]next__0;
  wire p_1_in;
  wire s_ready_t_i_1__4_n_5;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__3_n_5 ;
  wire \state[1]_i_1__3_n_5 ;
  wire \state_reg_n_5_[1] ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(m_axi_C_BVALID),
        .I1(p_1_in),
        .I2(state[0]),
        .I3(state[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(p_1_in),
        .I2(m_axi_C_BVALID),
        .I3(state[0]),
        .I4(state[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__4
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_C_BVALID),
        .I2(p_1_in),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__4_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_5),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(\state_reg_n_5_[1] ),
        .I1(s_ready_t_reg_0),
        .I2(p_1_in),
        .I3(m_axi_C_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(Q),
        .I1(\state_reg_n_5_[1] ),
        .I2(p_1_in),
        .I3(m_axi_C_BVALID),
        .O(\state[1]_i_1__3_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_5 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_5 ),
        .Q(\state_reg_n_5_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_srl
   (E,
    dout_vld_reg,
    D,
    \raddr_reg[0] ,
    \mOutPtr_reg[1] ,
    full_n_reg,
    \num_data_cnt_reg[1] ,
    DI,
    \dout_reg[3]_0 ,
    S,
    dout_vld_reg_0,
    empty_n_reg,
    s_ready_t_reg,
    full_n_reg_0,
    empty_n_reg_0,
    local_BURST_AWVALID,
    \conservative_gen.burst_valid ,
    empty_n_reg_1,
    Q,
    \mOutPtr_reg[4] ,
    \num_data_cnt_reg[4] ,
    \conservative_gen.local_BURST_WLEN_reg[3] ,
    push,
    C_0_WREADY,
    \conservative_gen.num_beat_cnt_reg[7] ,
    \conservative_gen.local_BURST_WVALID_reg ,
    local_BURST_WREADY,
    empty_n_reg_2,
    in,
    ap_clk,
    SR);
  output [0:0]E;
  output dout_vld_reg;
  output [2:0]D;
  output [0:0]\raddr_reg[0] ;
  output [3:0]\mOutPtr_reg[1] ;
  output [0:0]full_n_reg;
  output [3:0]\num_data_cnt_reg[1] ;
  output [5:0]DI;
  output [3:0]\dout_reg[3]_0 ;
  output [7:0]S;
  output dout_vld_reg_0;
  output empty_n_reg;
  output s_ready_t_reg;
  output full_n_reg_0;
  input empty_n_reg_0;
  input local_BURST_AWVALID;
  input \conservative_gen.burst_valid ;
  input empty_n_reg_1;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input [4:0]\num_data_cnt_reg[4] ;
  input [7:0]\conservative_gen.local_BURST_WLEN_reg[3] ;
  input push;
  input C_0_WREADY;
  input [0:0]\conservative_gen.num_beat_cnt_reg[7] ;
  input \conservative_gen.local_BURST_WVALID_reg ;
  input local_BURST_WREADY;
  input empty_n_reg_2;
  input [3:0]in;
  input ap_clk;
  input [0:0]SR;

  wire C_0_WREADY;
  wire [2:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.local_BURST_WLEN[3]_i_2_n_5 ;
  wire [7:0]\conservative_gen.local_BURST_WLEN_reg[3] ;
  wire \conservative_gen.local_BURST_WVALID_reg ;
  wire [0:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire [3:0]\dout_reg[3]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire full_n1__4;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire i__carry_i_17_n_5;
  wire i__carry_i_18_n_5;
  wire i__carry_i_19_n_5;
  wire i__carry_i_20_n_5;
  wire [3:0]in;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire [3:0]\mOutPtr_reg[1] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_5 ;
  wire \mem_reg[14][1]_srl15_n_5 ;
  wire \mem_reg[14][2]_srl15_n_5 ;
  wire \mem_reg[14][3]_srl15_n_5 ;
  wire num_data_cnt1__0;
  wire [3:0]\num_data_cnt_reg[1] ;
  wire [4:0]\num_data_cnt_reg[4] ;
  wire p_13_in;
  wire p_17_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr118_out;
  wire [0:0]\raddr_reg[0] ;
  wire s_ready_t_reg;

  LUT5 #(
    .INIT(32'h8A8A8A00)) 
    \conservative_gen.local_BURST_WLEN[3]_i_1 
       (.I0(\conservative_gen.burst_valid ),
        .I1(local_BURST_WREADY),
        .I2(\conservative_gen.local_BURST_WVALID_reg ),
        .I3(\conservative_gen.local_BURST_WLEN[3]_i_2_n_5 ),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [7]),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEFFFE)) 
    \conservative_gen.local_BURST_WLEN[3]_i_2 
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [6]),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I3(i__carry_i_19_n_5),
        .I4(\dout_reg[3]_0 [3]),
        .I5(\conservative_gen.local_BURST_WLEN_reg[3] [5]),
        .O(\conservative_gen.local_BURST_WLEN[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \conservative_gen.local_BURST_WVALID_i_1 
       (.I0(dout_vld_reg),
        .I1(local_BURST_WREADY),
        .I2(\conservative_gen.local_BURST_WVALID_reg ),
        .O(s_ready_t_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(dout_vld_reg),
        .I1(\conservative_gen.burst_valid ),
        .I2(empty_n_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_5 ),
        .Q(\dout_reg[3]_0 [0]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_5 ),
        .Q(\dout_reg[3]_0 [1]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_5 ),
        .Q(\dout_reg[3]_0 [2]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_5 ),
        .Q(\dout_reg[3]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_1),
        .I1(dout_vld_reg),
        .I2(\conservative_gen.burst_valid ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__3
       (.I0(empty_n_reg_2),
        .I1(dout_vld_reg),
        .I2(\conservative_gen.burst_valid ),
        .I3(empty_n_reg_1),
        .I4(empty_n_reg_0),
        .I5(local_BURST_AWVALID),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__9
       (.I0(full_n1__4),
        .I1(empty_n_reg_0),
        .I2(\conservative_gen.burst_valid ),
        .I3(dout_vld_reg),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(\num_data_cnt_reg[4] [3]),
        .I1(\num_data_cnt_reg[4] [4]),
        .I2(\num_data_cnt_reg[4] [2]),
        .I3(\num_data_cnt_reg[4] [1]),
        .I4(\num_data_cnt_reg[4] [0]),
        .I5(num_data_cnt1__0),
        .O(full_n1__4));
  LUT5 #(
    .INIT(32'h3C848484)) 
    i__carry_i_10
       (.I0(i__carry_i_17_n_5),
        .I1(dout_vld_reg),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [6]),
        .I3(\conservative_gen.num_beat_cnt_reg[7] ),
        .I4(C_0_WREADY),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h0FF0E010E010E010)) 
    i__carry_i_11
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .I1(i__carry_i_18_n_5),
        .I2(dout_vld_reg),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [5]),
        .I4(\conservative_gen.num_beat_cnt_reg[7] ),
        .I5(C_0_WREADY),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h5555AAAA80A82A02)) 
    i__carry_i_12
       (.I0(dout_vld_reg),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I2(i__carry_i_19_n_5),
        .I3(\dout_reg[3]_0 [3]),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .I5(push),
        .O(S[4]));
  LUT6 #(
    .INIT(64'hDD22288228822882)) 
    i__carry_i_13
       (.I0(dout_vld_reg),
        .I1(\dout_reg[3]_0 [3]),
        .I2(i__carry_i_19_n_5),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I4(\conservative_gen.num_beat_cnt_reg[7] ),
        .I5(C_0_WREADY),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hDD22288228822882)) 
    i__carry_i_14
       (.I0(dout_vld_reg),
        .I1(\dout_reg[3]_0 [2]),
        .I2(i__carry_i_20_n_5),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [2]),
        .I4(\conservative_gen.num_beat_cnt_reg[7] ),
        .I5(C_0_WREADY),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hDDDD222282882822)) 
    i__carry_i_15
       (.I0(dout_vld_reg),
        .I1(\dout_reg[3]_0 [1]),
        .I2(\dout_reg[3]_0 [0]),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [1]),
        .I5(push),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hC999F000)) 
    i__carry_i_16
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I1(\dout_reg[3]_0 [0]),
        .I2(\conservative_gen.num_beat_cnt_reg[7] ),
        .I3(C_0_WREADY),
        .I4(dout_vld_reg),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFFFFBBA)) 
    i__carry_i_17
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [5]),
        .I1(\dout_reg[3]_0 [3]),
        .I2(i__carry_i_19_n_5),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .O(i__carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    i__carry_i_18
       (.I0(\dout_reg[3]_0 [3]),
        .I1(i__carry_i_19_n_5),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .O(i__carry_i_18_n_5));
  LUT6 #(
    .INIT(64'h77F7557511510010)) 
    i__carry_i_19
       (.I0(\dout_reg[3]_0 [2]),
        .I1(\dout_reg[3]_0 [1]),
        .I2(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I3(\dout_reg[3]_0 [0]),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [1]),
        .I5(\conservative_gen.local_BURST_WLEN_reg[3] [2]),
        .O(i__carry_i_19_n_5));
  LUT5 #(
    .INIT(32'hF08080F0)) 
    i__carry_i_2
       (.I0(C_0_WREADY),
        .I1(\conservative_gen.num_beat_cnt_reg[7] ),
        .I2(dout_vld_reg),
        .I3(i__carry_i_17_n_5),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [6]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h5D04)) 
    i__carry_i_20
       (.I0(\dout_reg[3]_0 [1]),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I2(\dout_reg[3]_0 [0]),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [1]),
        .O(i__carry_i_20_n_5));
  LUT6 #(
    .INIT(64'hF0F0F080808080F0)) 
    i__carry_i_3
       (.I0(C_0_WREADY),
        .I1(\conservative_gen.num_beat_cnt_reg[7] ),
        .I2(dout_vld_reg),
        .I3(i__carry_i_18_n_5),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .I5(\conservative_gen.local_BURST_WLEN_reg[3] [5]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hFBBA0000AEEF0000)) 
    i__carry_i_4
       (.I0(push),
        .I1(\dout_reg[3]_0 [3]),
        .I2(i__carry_i_19_n_5),
        .I3(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I4(dout_vld_reg),
        .I5(\conservative_gen.local_BURST_WLEN_reg[3] [4]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h0F69696900000000)) 
    i__carry_i_5
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [3]),
        .I1(i__carry_i_19_n_5),
        .I2(\dout_reg[3]_0 [3]),
        .I3(C_0_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[7] ),
        .I5(dout_vld_reg),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h0F69696900000000)) 
    i__carry_i_6
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [2]),
        .I1(i__carry_i_20_n_5),
        .I2(\dout_reg[3]_0 [2]),
        .I3(C_0_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[7] ),
        .I5(dout_vld_reg),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h00FFA65900000000)) 
    i__carry_i_7
       (.I0(\conservative_gen.local_BURST_WLEN_reg[3] [1]),
        .I1(\conservative_gen.local_BURST_WLEN_reg[3] [0]),
        .I2(\dout_reg[3]_0 [0]),
        .I3(\dout_reg[3]_0 [1]),
        .I4(push),
        .I5(dout_vld_reg),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0CFFA200A2000000)) 
    i__carry_i_9
       (.I0(\conservative_gen.local_BURST_WLEN[3]_i_2_n_5 ),
        .I1(\conservative_gen.local_BURST_WVALID_reg ),
        .I2(local_BURST_WREADY),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.local_BURST_WLEN_reg[3] [7]),
        .I5(push),
        .O(S[7]));
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(local_BURST_AWVALID),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[1] [0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \mOutPtr[2]_i_1__2 
       (.I0(local_BURST_AWVALID),
        .I1(empty_n_reg_0),
        .I2(pop),
        .I3(\mOutPtr_reg[4] [0]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[1] [1]));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__1 
       (.I0(empty_n_reg_0),
        .I1(local_BURST_AWVALID),
        .I2(dout_vld_reg),
        .I3(\conservative_gen.burst_valid ),
        .I4(empty_n_reg_1),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [4]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__1 
       (.I0(local_BURST_AWVALID),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(\conservative_gen.burst_valid ),
        .I4(dout_vld_reg),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(local_BURST_AWVALID),
        .O(push_0));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_5 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__2 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(\conservative_gen.burst_valid ),
        .I2(dout_vld_reg),
        .I3(empty_n_reg_0),
        .I4(local_BURST_AWVALID),
        .I5(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[1] [0]));
  LUT6 #(
    .INIT(64'hD5FF2A00FF2A00D5)) 
    \num_data_cnt[2]_i_1__2 
       (.I0(push_0),
        .I1(dout_vld_reg),
        .I2(\conservative_gen.burst_valid ),
        .I3(\num_data_cnt_reg[4] [0]),
        .I4(\num_data_cnt_reg[4] [2]),
        .I5(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[1] [1]));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__2 
       (.I0(\num_data_cnt_reg[4] [1]),
        .I1(num_data_cnt1__0),
        .I2(\num_data_cnt_reg[4] [0]),
        .I3(\num_data_cnt_reg[4] [3]),
        .I4(\num_data_cnt_reg[4] [2]),
        .O(\num_data_cnt_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[4]_i_1__1 
       (.I0(empty_n_reg_0),
        .I1(local_BURST_AWVALID),
        .I2(\conservative_gen.burst_valid ),
        .I3(dout_vld_reg),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__1 
       (.I0(\num_data_cnt_reg[4] [1]),
        .I1(num_data_cnt1__0),
        .I2(\num_data_cnt_reg[4] [0]),
        .I3(\num_data_cnt_reg[4] [2]),
        .I4(\num_data_cnt_reg[4] [4]),
        .I5(\num_data_cnt_reg[4] [3]),
        .O(\num_data_cnt_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \num_data_cnt[4]_i_3__1 
       (.I0(local_BURST_AWVALID),
        .I1(empty_n_reg_0),
        .I2(dout_vld_reg),
        .I3(\conservative_gen.burst_valid ),
        .O(num_data_cnt1__0));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__2 
       (.I0(Q[0]),
        .I1(empty_n_reg_1),
        .I2(local_BURST_AWVALID),
        .I3(empty_n_reg_0),
        .I4(pop),
        .I5(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_17_in),
        .I1(empty_n_reg_1),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(Q[1]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_1),
        .I1(\conservative_gen.burst_valid ),
        .I2(dout_vld_reg),
        .I3(local_BURST_AWVALID),
        .I4(empty_n_reg_0),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \raddr[3]_i_4__0 
       (.I0(dout_vld_reg),
        .I1(\conservative_gen.burst_valid ),
        .I2(empty_n_reg_0),
        .I3(local_BURST_AWVALID),
        .I4(empty_n_reg_1),
        .O(raddr118_out));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized0
   (push_0,
    pop,
    \dout_reg[78]_0 ,
    \dout_reg[78]_1 ,
    \dout_reg[78]_2 ,
    Q,
    C_0_AWREADY,
    wrsp_ready,
    tmp_valid_reg,
    local_CHN_AWREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[61]_0 ,
    \dout_reg[78]_3 ,
    ap_clk,
    SR);
  output push_0;
  output pop;
  output [0:0]\dout_reg[78]_0 ;
  output [62:0]\dout_reg[78]_1 ;
  output \dout_reg[78]_2 ;
  input [0:0]Q;
  input C_0_AWREADY;
  input wrsp_ready;
  input tmp_valid_reg;
  input local_CHN_AWREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input [61:0]\dout_reg[61]_0 ;
  input [1:0]\dout_reg[78]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire C_0_AWREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [0:0]\dout_reg[78]_0 ;
  wire [62:0]\dout_reg[78]_1 ;
  wire \dout_reg[78]_2 ;
  wire [1:0]\dout_reg[78]_3 ;
  wire local_CHN_AWREADY;
  wire \mem_reg[2][0]_srl3_n_5 ;
  wire \mem_reg[2][10]_srl3_n_5 ;
  wire \mem_reg[2][11]_srl3_n_5 ;
  wire \mem_reg[2][12]_srl3_n_5 ;
  wire \mem_reg[2][13]_srl3_n_5 ;
  wire \mem_reg[2][14]_srl3_n_5 ;
  wire \mem_reg[2][15]_srl3_n_5 ;
  wire \mem_reg[2][16]_srl3_n_5 ;
  wire \mem_reg[2][17]_srl3_n_5 ;
  wire \mem_reg[2][18]_srl3_n_5 ;
  wire \mem_reg[2][19]_srl3_n_5 ;
  wire \mem_reg[2][1]_srl3_n_5 ;
  wire \mem_reg[2][20]_srl3_n_5 ;
  wire \mem_reg[2][21]_srl3_n_5 ;
  wire \mem_reg[2][22]_srl3_n_5 ;
  wire \mem_reg[2][23]_srl3_n_5 ;
  wire \mem_reg[2][24]_srl3_n_5 ;
  wire \mem_reg[2][25]_srl3_n_5 ;
  wire \mem_reg[2][26]_srl3_n_5 ;
  wire \mem_reg[2][27]_srl3_n_5 ;
  wire \mem_reg[2][28]_srl3_n_5 ;
  wire \mem_reg[2][29]_srl3_n_5 ;
  wire \mem_reg[2][2]_srl3_n_5 ;
  wire \mem_reg[2][30]_srl3_n_5 ;
  wire \mem_reg[2][31]_srl3_n_5 ;
  wire \mem_reg[2][32]_srl3_n_5 ;
  wire \mem_reg[2][33]_srl3_n_5 ;
  wire \mem_reg[2][34]_srl3_n_5 ;
  wire \mem_reg[2][35]_srl3_n_5 ;
  wire \mem_reg[2][36]_srl3_n_5 ;
  wire \mem_reg[2][37]_srl3_n_5 ;
  wire \mem_reg[2][38]_srl3_n_5 ;
  wire \mem_reg[2][39]_srl3_n_5 ;
  wire \mem_reg[2][3]_srl3_n_5 ;
  wire \mem_reg[2][40]_srl3_n_5 ;
  wire \mem_reg[2][41]_srl3_n_5 ;
  wire \mem_reg[2][42]_srl3_n_5 ;
  wire \mem_reg[2][43]_srl3_n_5 ;
  wire \mem_reg[2][44]_srl3_n_5 ;
  wire \mem_reg[2][45]_srl3_n_5 ;
  wire \mem_reg[2][46]_srl3_n_5 ;
  wire \mem_reg[2][47]_srl3_n_5 ;
  wire \mem_reg[2][48]_srl3_n_5 ;
  wire \mem_reg[2][49]_srl3_n_5 ;
  wire \mem_reg[2][4]_srl3_n_5 ;
  wire \mem_reg[2][50]_srl3_n_5 ;
  wire \mem_reg[2][51]_srl3_n_5 ;
  wire \mem_reg[2][52]_srl3_n_5 ;
  wire \mem_reg[2][53]_srl3_n_5 ;
  wire \mem_reg[2][54]_srl3_n_5 ;
  wire \mem_reg[2][55]_srl3_n_5 ;
  wire \mem_reg[2][56]_srl3_n_5 ;
  wire \mem_reg[2][57]_srl3_n_5 ;
  wire \mem_reg[2][58]_srl3_n_5 ;
  wire \mem_reg[2][59]_srl3_n_5 ;
  wire \mem_reg[2][5]_srl3_n_5 ;
  wire \mem_reg[2][60]_srl3_n_5 ;
  wire \mem_reg[2][61]_srl3_n_5 ;
  wire \mem_reg[2][6]_srl3_n_5 ;
  wire \mem_reg[2][78]_srl3_n_5 ;
  wire \mem_reg[2][7]_srl3_n_5 ;
  wire \mem_reg[2][8]_srl3_n_5 ;
  wire \mem_reg[2][9]_srl3_n_5 ;
  wire pop;
  wire push_0;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[78]_i_1__0 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(local_CHN_AWREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][0]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][10]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][11]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][12]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][13]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][14]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][15]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][16]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][17]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][18]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][19]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][1]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][20]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][21]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][22]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][23]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][24]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][25]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][26]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][27]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][28]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][29]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][2]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][30]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][31]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][32]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][33]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][34]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][35]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][36]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][37]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][38]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][39]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][3]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][40]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][41]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][42]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][43]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][44]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][45]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][46]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][47]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][48]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][49]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][4]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][50]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][51]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][52]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][53]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][54]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][55]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][56]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][57]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][58]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][59]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][5]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][60]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][61]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [61]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][6]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [6]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][78]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [62]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][7]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][8]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][9]_srl3_n_5 ),
        .Q(\dout_reg[78]_1 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][0]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[2][0]_srl3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[2][0]_srl3_i_1 
       (.I0(Q),
        .I1(C_0_AWREADY),
        .O(push_0));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][10]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[2][10]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][11]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[2][11]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][12]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[2][12]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][13]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[2][13]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][14]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[2][14]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][15]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[2][15]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][16]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[2][16]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][17]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[2][17]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][18]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[2][18]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][19]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[2][19]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][1]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[2][1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][20]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[2][20]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][21]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[2][21]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][22]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[2][22]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][23]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[2][23]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][24]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[2][24]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][25]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[2][25]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][26]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[2][26]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][27]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[2][27]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][28]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[2][28]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][29]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[2][29]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][2]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[2][2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][30]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[2][30]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][31]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[2][31]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][32]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[2][32]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][33]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[2][33]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][34]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[2][34]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][35]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[2][35]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][36]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[2][36]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][37]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[2][37]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][38]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[2][38]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][39]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[2][39]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][3]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[2][3]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][40]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[2][40]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][41]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[2][41]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][42]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[2][42]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][43]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[2][43]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][44]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[2][44]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][45]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[2][45]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][46]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[2][46]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][47]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[2][47]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][48]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[2][48]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][49]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[2][49]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][4]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[2][4]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][50]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[2][50]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][51]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[2][51]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][52]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[2][52]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][53]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[2][53]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][54]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[2][54]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][55]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[2][55]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][56]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[2][56]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][57]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[2][57]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][58]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[2][58]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][59]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[2][59]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][5]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[2][5]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][60]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[2][60]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][61]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[2][61]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][6]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[2][6]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][78]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][78]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[2][78]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][7]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[2][7]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][8]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[2][8]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][9]_srl3 
       (.A0(\dout_reg[78]_3 [0]),
        .A1(\dout_reg[78]_3 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[2][9]_srl3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1__0 
       (.I0(\dout_reg[78]_1 [62]),
        .O(\dout_reg[78]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1__0
       (.I0(\dout_reg[78]_1 [62]),
        .I1(\dout_reg[0]_0 ),
        .I2(wrsp_ready),
        .I3(tmp_valid_reg),
        .I4(local_CHN_AWREADY),
        .O(\dout_reg[78]_2 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized1
   (sel,
    \dout_reg[35]_0 ,
    Q,
    \dout_reg[0]_0 ,
    \dout_reg[23]_0 ,
    \dout_reg[35]_1 ,
    ap_clk,
    SR,
    pop);
  output sel;
  output [27:0]\dout_reg[35]_0 ;
  input [0:0]Q;
  input \dout_reg[0]_0 ;
  input [23:0]\dout_reg[23]_0 ;
  input [4:0]\dout_reg[35]_1 ;
  input ap_clk;
  input [0:0]SR;
  input pop;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [23:0]\dout_reg[23]_0 ;
  wire [27:0]\dout_reg[35]_0 ;
  wire [4:0]\dout_reg[35]_1 ;
  wire \mem_reg[30][0]_srl31_n_5 ;
  wire \mem_reg[30][10]_srl31_n_5 ;
  wire \mem_reg[30][11]_srl31_n_5 ;
  wire \mem_reg[30][12]_srl31_n_5 ;
  wire \mem_reg[30][13]_srl31_n_5 ;
  wire \mem_reg[30][14]_srl31_n_5 ;
  wire \mem_reg[30][15]_srl31_n_5 ;
  wire \mem_reg[30][16]_srl31_n_5 ;
  wire \mem_reg[30][17]_srl31_n_5 ;
  wire \mem_reg[30][18]_srl31_n_5 ;
  wire \mem_reg[30][19]_srl31_n_5 ;
  wire \mem_reg[30][1]_srl31_n_5 ;
  wire \mem_reg[30][20]_srl31_n_5 ;
  wire \mem_reg[30][21]_srl31_n_5 ;
  wire \mem_reg[30][22]_srl31_n_5 ;
  wire \mem_reg[30][23]_srl31_n_5 ;
  wire \mem_reg[30][2]_srl31_n_5 ;
  wire \mem_reg[30][32]_srl31_n_5 ;
  wire \mem_reg[30][33]_srl31_n_5 ;
  wire \mem_reg[30][34]_srl31_n_5 ;
  wire \mem_reg[30][35]_srl31_n_5 ;
  wire \mem_reg[30][3]_srl31_n_5 ;
  wire \mem_reg[30][4]_srl31_n_5 ;
  wire \mem_reg[30][5]_srl31_n_5 ;
  wire \mem_reg[30][6]_srl31_n_5 ;
  wire \mem_reg[30][7]_srl31_n_5 ;
  wire \mem_reg[30][8]_srl31_n_5 ;
  wire \mem_reg[30][9]_srl31_n_5 ;
  wire pop;
  wire sel;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][0]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][10]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][11]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][12]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][13]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][14]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][15]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][16]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][17]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][18]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][19]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][1]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][20]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][21]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][22]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][23]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [23]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][2]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [2]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][32]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [24]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][33]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [25]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][34]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [26]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][35]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [27]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][3]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][4]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][5]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][6]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][7]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][8]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][9]_srl31_n_5 ),
        .Q(\dout_reg[35]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [0]),
        .Q(\mem_reg[30][0]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[30][0]_srl31_i_1 
       (.I0(Q),
        .I1(\dout_reg[0]_0 ),
        .O(sel));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][10]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][10]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [10]),
        .Q(\mem_reg[30][10]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][11]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][11]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [11]),
        .Q(\mem_reg[30][11]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][12]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][12]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [12]),
        .Q(\mem_reg[30][12]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][13]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][13]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [13]),
        .Q(\mem_reg[30][13]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][14]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][14]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [14]),
        .Q(\mem_reg[30][14]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][15]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][15]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [15]),
        .Q(\mem_reg[30][15]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][16]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][16]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [16]),
        .Q(\mem_reg[30][16]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][17]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][17]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [17]),
        .Q(\mem_reg[30][17]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][18]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][18]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [18]),
        .Q(\mem_reg[30][18]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][19]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][19]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [19]),
        .Q(\mem_reg[30][19]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][1]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][1]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [1]),
        .Q(\mem_reg[30][1]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][20]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][20]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [20]),
        .Q(\mem_reg[30][20]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][21]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][21]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [21]),
        .Q(\mem_reg[30][21]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][22]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][22]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [22]),
        .Q(\mem_reg[30][22]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][23]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][23]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [23]),
        .Q(\mem_reg[30][23]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][2]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][2]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [2]),
        .Q(\mem_reg[30][2]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][32]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][32]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][32]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][33]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][33]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][33]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][34]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][34]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][34]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][35]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][35]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[30][35]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][3]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][3]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [3]),
        .Q(\mem_reg[30][3]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][4]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][4]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [4]),
        .Q(\mem_reg[30][4]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][5]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][5]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [5]),
        .Q(\mem_reg[30][5]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][6]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][6]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [6]),
        .Q(\mem_reg[30][6]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][7]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][7]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [7]),
        .Q(\mem_reg[30][7]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][8]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][8]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [8]),
        .Q(\mem_reg[30][8]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[30][9]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][9]_srl31 
       (.A(\dout_reg[35]_1 ),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[23]_0 [9]),
        .Q(\mem_reg[30][9]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized2
   (\dout_reg[0]_0 ,
    E,
    dout_vld_reg,
    D,
    \raddr_reg[0] ,
    \mOutPtr_reg[1] ,
    s_ready_t_reg,
    \num_data_cnt_reg[1] ,
    \ap_CS_fsm_reg[74] ,
    p_1_in,
    dout_vld_reg_0,
    empty_n_reg,
    full_n_reg,
    push,
    \dout_reg[0]_1 ,
    Q,
    ap_clk,
    SR,
    full_n_reg_0,
    next_wreq,
    wrsp_valid,
    empty_n_reg_0,
    \mOutPtr_reg[4] ,
    local_CHN_AWREADY,
    \num_data_cnt_reg[0] ,
    wreq_valid,
    \num_data_cnt_reg[4] ,
    dout_vld_reg_1,
    ost_resp_info,
    dout_vld_reg_2,
    \num_data_cnt_reg[2] ,
    \num_data_cnt_reg[2]_0 ,
    ost_resp_valid,
    empty_n_reg_1);
  output \dout_reg[0]_0 ;
  output [0:0]E;
  output dout_vld_reg;
  output [2:0]D;
  output [0:0]\raddr_reg[0] ;
  output [3:0]\mOutPtr_reg[1] ;
  output [0:0]s_ready_t_reg;
  output [3:0]\num_data_cnt_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[74] ;
  output p_1_in;
  output dout_vld_reg_0;
  output empty_n_reg;
  output full_n_reg;
  input push;
  input [0:0]\dout_reg[0]_1 ;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input full_n_reg_0;
  input next_wreq;
  input wrsp_valid;
  input empty_n_reg_0;
  input [4:0]\mOutPtr_reg[4] ;
  input local_CHN_AWREADY;
  input \num_data_cnt_reg[0] ;
  input wreq_valid;
  input [4:0]\num_data_cnt_reg[4] ;
  input dout_vld_reg_1;
  input ost_resp_info;
  input [0:0]dout_vld_reg_2;
  input [0:0]\num_data_cnt_reg[2] ;
  input \num_data_cnt_reg[2]_0 ;
  input ost_resp_valid;
  input empty_n_reg_1;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[74] ;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire full_n_reg;
  wire full_n_reg_0;
  wire local_CHN_AWREADY;
  wire [3:0]\mOutPtr_reg[1] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_5 ;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt_reg[0] ;
  wire [3:0]\num_data_cnt_reg[1] ;
  wire [0:0]\num_data_cnt_reg[2] ;
  wire \num_data_cnt_reg[2]_0 ;
  wire [4:0]\num_data_cnt_reg[4] ;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire raddr118_out;
  wire [0:0]\raddr_reg[0] ;
  wire [0:0]s_ready_t_reg;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__0 
       (.I0(dout_vld_reg_1),
        .I1(\dout_reg[0]_0 ),
        .I2(ost_resp_info),
        .I3(dout_vld_reg_2),
        .I4(wrsp_valid),
        .I5(empty_n_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_5 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_0),
        .I1(wrsp_valid),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(ost_resp_info),
        .I5(dout_vld_reg_2),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__6
       (.I0(empty_n_reg_1),
        .I1(dout_vld_reg),
        .I2(wrsp_valid),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(next_wreq),
        .O(dout_vld_reg_0));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__7
       (.I0(full_n1__4),
        .I1(full_n_reg_0),
        .I2(wrsp_valid),
        .I3(dout_vld_reg),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__4
       (.I0(\num_data_cnt_reg[4] [3]),
        .I1(\num_data_cnt_reg[4] [4]),
        .I2(\num_data_cnt_reg[4] [2]),
        .I3(\num_data_cnt_reg[4] [1]),
        .I4(\num_data_cnt_reg[4] [0]),
        .I5(num_data_cnt1__0),
        .O(full_n1__4));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[1] [1]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[2]_i_3 
       (.I0(wrsp_valid),
        .I1(dout_vld_reg_1),
        .I2(\dout_reg[0]_0 ),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_2),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(next_wreq),
        .I2(dout_vld_reg),
        .I3(wrsp_valid),
        .I4(empty_n_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [4]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(next_wreq),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(wrsp_valid),
        .I4(dout_vld_reg),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[0]_1 ),
        .Q(\mem_reg[14][0]_srl15_n_5 ));
  LUT6 #(
    .INIT(64'h95AAAAAA6A555555)) 
    \num_data_cnt[1]_i_1__4 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(wrsp_valid),
        .I2(dout_vld_reg),
        .I3(full_n_reg_0),
        .I4(next_wreq),
        .I5(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__4 
       (.I0(num_data_cnt1__0),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(\num_data_cnt_reg[4] [2]),
        .I3(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[1] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \num_data_cnt[2]_i_1__7 
       (.I0(dout_vld_reg),
        .I1(\num_data_cnt_reg[2] ),
        .I2(\num_data_cnt_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[74] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__3 
       (.I0(\num_data_cnt_reg[4] [1]),
        .I1(num_data_cnt1__0),
        .I2(\num_data_cnt_reg[4] [0]),
        .I3(\num_data_cnt_reg[4] [3]),
        .I4(\num_data_cnt_reg[4] [2]),
        .O(\num_data_cnt_reg[1] [2]));
  LUT6 #(
    .INIT(64'h4FFFB000B000B000)) 
    \num_data_cnt[4]_i_1__2 
       (.I0(local_CHN_AWREADY),
        .I1(\num_data_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .I3(wreq_valid),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__2 
       (.I0(\num_data_cnt_reg[4] [1]),
        .I1(num_data_cnt1__0),
        .I2(\num_data_cnt_reg[4] [0]),
        .I3(\num_data_cnt_reg[4] [2]),
        .I4(\num_data_cnt_reg[4] [4]),
        .I5(\num_data_cnt_reg[4] [3]),
        .O(\num_data_cnt_reg[1] [3]));
  LUT6 #(
    .INIT(64'h0000880888088808)) 
    \num_data_cnt[4]_i_3__2 
       (.I0(wreq_valid),
        .I1(full_n_reg_0),
        .I2(\num_data_cnt_reg[0] ),
        .I3(local_CHN_AWREADY),
        .I4(dout_vld_reg),
        .I5(wrsp_valid),
        .O(num_data_cnt1__0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__4 
       (.I0(Q[0]),
        .I1(empty_n_reg_0),
        .I2(p_17_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_17_in),
        .I1(empty_n_reg_0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_13_in),
        .I5(raddr118_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(Q[1]),
        .I1(p_17_in),
        .I2(empty_n_reg_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_0),
        .I1(wrsp_valid),
        .I2(dout_vld_reg),
        .I3(next_wreq),
        .I4(full_n_reg_0),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \raddr[3]_i_4__1 
       (.I0(dout_vld_reg),
        .I1(wrsp_valid),
        .I2(full_n_reg_0),
        .I3(next_wreq),
        .I4(empty_n_reg_0),
        .O(raddr118_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_1),
        .I2(ost_resp_info),
        .I3(ost_resp_valid),
        .O(p_1_in));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized2_3
   (ost_resp_info,
    full_n_reg,
    empty_n_reg,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2,
    ost_ctrl_valid);
  output ost_resp_info;
  output full_n_reg;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input empty_n_reg_0;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input ost_ctrl_valid;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire full_n_reg;
  wire \mem_reg[14][0]_srl15_n_5 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_info;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(ost_resp_info),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_5 ),
        .Q(ost_resp_info),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__8
       (.I0(empty_n_reg_0),
        .I1(wrsp_type),
        .I2(ursp_ready),
        .I3(ost_resp_info),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__8
       (.I0(empty_n_reg_1),
        .I1(pop),
        .I2(empty_n_reg_2),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_5 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_srl" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_srl__parameterized4
   (push,
    \dout_reg[63]_0 ,
    \dout_reg[63]_1 ,
    \dout_reg[63]_2 ,
    in,
    Q,
    ap_clk,
    SR,
    pop);
  output push;
  output [61:0]\dout_reg[63]_0 ;
  input \dout_reg[63]_1 ;
  input \dout_reg[63]_2 ;
  input [61:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [61:0]\dout_reg[63]_0 ;
  wire \dout_reg[63]_1 ;
  wire \dout_reg[63]_2 ;
  wire [61:0]in;
  wire \mem_reg[14][10]_srl15_n_5 ;
  wire \mem_reg[14][11]_srl15_n_5 ;
  wire \mem_reg[14][12]_srl15_n_5 ;
  wire \mem_reg[14][13]_srl15_n_5 ;
  wire \mem_reg[14][14]_srl15_n_5 ;
  wire \mem_reg[14][15]_srl15_n_5 ;
  wire \mem_reg[14][16]_srl15_n_5 ;
  wire \mem_reg[14][17]_srl15_n_5 ;
  wire \mem_reg[14][18]_srl15_n_5 ;
  wire \mem_reg[14][19]_srl15_n_5 ;
  wire \mem_reg[14][20]_srl15_n_5 ;
  wire \mem_reg[14][21]_srl15_n_5 ;
  wire \mem_reg[14][22]_srl15_n_5 ;
  wire \mem_reg[14][23]_srl15_n_5 ;
  wire \mem_reg[14][24]_srl15_n_5 ;
  wire \mem_reg[14][25]_srl15_n_5 ;
  wire \mem_reg[14][26]_srl15_n_5 ;
  wire \mem_reg[14][27]_srl15_n_5 ;
  wire \mem_reg[14][28]_srl15_n_5 ;
  wire \mem_reg[14][29]_srl15_n_5 ;
  wire \mem_reg[14][2]_srl15_n_5 ;
  wire \mem_reg[14][30]_srl15_n_5 ;
  wire \mem_reg[14][31]_srl15_n_5 ;
  wire \mem_reg[14][32]_srl15_n_5 ;
  wire \mem_reg[14][33]_srl15_n_5 ;
  wire \mem_reg[14][34]_srl15_n_5 ;
  wire \mem_reg[14][35]_srl15_n_5 ;
  wire \mem_reg[14][36]_srl15_n_5 ;
  wire \mem_reg[14][37]_srl15_n_5 ;
  wire \mem_reg[14][38]_srl15_n_5 ;
  wire \mem_reg[14][39]_srl15_n_5 ;
  wire \mem_reg[14][3]_srl15_n_5 ;
  wire \mem_reg[14][40]_srl15_n_5 ;
  wire \mem_reg[14][41]_srl15_n_5 ;
  wire \mem_reg[14][42]_srl15_n_5 ;
  wire \mem_reg[14][43]_srl15_n_5 ;
  wire \mem_reg[14][44]_srl15_n_5 ;
  wire \mem_reg[14][45]_srl15_n_5 ;
  wire \mem_reg[14][46]_srl15_n_5 ;
  wire \mem_reg[14][47]_srl15_n_5 ;
  wire \mem_reg[14][48]_srl15_n_5 ;
  wire \mem_reg[14][49]_srl15_n_5 ;
  wire \mem_reg[14][4]_srl15_n_5 ;
  wire \mem_reg[14][50]_srl15_n_5 ;
  wire \mem_reg[14][51]_srl15_n_5 ;
  wire \mem_reg[14][52]_srl15_n_5 ;
  wire \mem_reg[14][53]_srl15_n_5 ;
  wire \mem_reg[14][54]_srl15_n_5 ;
  wire \mem_reg[14][55]_srl15_n_5 ;
  wire \mem_reg[14][56]_srl15_n_5 ;
  wire \mem_reg[14][57]_srl15_n_5 ;
  wire \mem_reg[14][58]_srl15_n_5 ;
  wire \mem_reg[14][59]_srl15_n_5 ;
  wire \mem_reg[14][5]_srl15_n_5 ;
  wire \mem_reg[14][60]_srl15_n_5 ;
  wire \mem_reg[14][61]_srl15_n_5 ;
  wire \mem_reg[14][62]_srl15_n_5 ;
  wire \mem_reg[14][63]_srl15_n_5 ;
  wire \mem_reg[14][6]_srl15_n_5 ;
  wire \mem_reg[14][7]_srl15_n_5 ;
  wire \mem_reg[14][8]_srl15_n_5 ;
  wire \mem_reg[14][9]_srl15_n_5 ;
  wire pop;
  wire push;

  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [61]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_5 ),
        .Q(\dout_reg[63]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\dout_reg[63]_1 ),
        .I1(\dout_reg[63]_2 ),
        .O(push));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_5 ));
  (* srl_bus_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_5 ));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_store" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_store
   (wrsp_type,
    empty_n_reg,
    local_CHN_WVALID,
    dout_vld_reg,
    ursp_ready,
    local_CHN_AWVALID,
    local_CHN_BURST_WVALID,
    D,
    \ap_CS_fsm_reg[69] ,
    \i_2_fu_208_reg[0] ,
    E,
    \j_4_reg_406_reg[5] ,
    \ap_CS_fsm_reg[59] ,
    \j_1_fu_204_reg[0] ,
    p_1_in,
    tmp_valid_reg_0,
    \conservative_gen.local_BURST_WVALID_reg_0 ,
    \dout_reg[35] ,
    \tmp_len_reg[17]_0 ,
    \conservative_gen.local_BURST_WLEN_reg[3]_0 ,
    ap_clk,
    SR,
    dout_vld_reg_0,
    Q,
    ap_start,
    \ap_CS_fsm_reg[67] ,
    \i_2_fu_208_reg[0]_0 ,
    \i_2_fu_208_reg[0]_1 ,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_CHN_AWREADY,
    pop,
    p_4_in,
    ost_resp_info,
    dout_vld_reg_1,
    ost_resp_valid,
    in,
    \dout_reg[61] ,
    \dout_reg[23] );
  output wrsp_type;
  output empty_n_reg;
  output local_CHN_WVALID;
  output dout_vld_reg;
  output ursp_ready;
  output local_CHN_AWVALID;
  output local_CHN_BURST_WVALID;
  output [5:0]D;
  output [0:0]\ap_CS_fsm_reg[69] ;
  output \i_2_fu_208_reg[0] ;
  output [0:0]E;
  output [0:0]\j_4_reg_406_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[59] ;
  output \j_1_fu_204_reg[0] ;
  output p_1_in;
  output [0:0]tmp_valid_reg_0;
  output [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  output [27:0]\dout_reg[35] ;
  output [63:0]\tmp_len_reg[17]_0 ;
  output [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_0;
  input [8:0]Q;
  input ap_start;
  input [8:0]\ap_CS_fsm_reg[67] ;
  input [6:0]\i_2_fu_208_reg[0]_0 ;
  input [6:0]\i_2_fu_208_reg[0]_1 ;
  input local_BURST_AWVALID;
  input local_BURST_WREADY;
  input local_CHN_AWREADY;
  input pop;
  input p_4_in;
  input ost_resp_info;
  input [0:0]dout_vld_reg_1;
  input ost_resp_valid;
  input [3:0]in;
  input [61:0]\dout_reg[61] ;
  input [23:0]\dout_reg[23] ;

  wire C_0_WREADY;
  wire [5:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire \_inferred__2/i__carry_n_10 ;
  wire \_inferred__2/i__carry_n_11 ;
  wire \_inferred__2/i__carry_n_12 ;
  wire \_inferred__2/i__carry_n_13 ;
  wire \_inferred__2/i__carry_n_14 ;
  wire \_inferred__2/i__carry_n_15 ;
  wire \_inferred__2/i__carry_n_16 ;
  wire \_inferred__2/i__carry_n_17 ;
  wire \_inferred__2/i__carry_n_18 ;
  wire \_inferred__2/i__carry_n_19 ;
  wire \_inferred__2/i__carry_n_20 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__2/i__carry_n_7 ;
  wire \_inferred__2/i__carry_n_8 ;
  wire \_inferred__2/i__carry_n_9 ;
  wire [0:0]\ap_CS_fsm_reg[59] ;
  wire [8:0]\ap_CS_fsm_reg[67] ;
  wire [0:0]\ap_CS_fsm_reg[69] ;
  wire ap_clk;
  wire ap_start;
  wire buff_wdata_n_13;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire \conservative_gen.fifo_burst_n_10 ;
  wire \conservative_gen.fifo_burst_n_11 ;
  wire \conservative_gen.fifo_burst_n_12 ;
  wire \conservative_gen.fifo_burst_n_13 ;
  wire \conservative_gen.fifo_burst_n_14 ;
  wire \conservative_gen.fifo_burst_n_15 ;
  wire \conservative_gen.fifo_burst_n_16 ;
  wire \conservative_gen.fifo_burst_n_17 ;
  wire \conservative_gen.fifo_burst_n_18 ;
  wire \conservative_gen.fifo_burst_n_19 ;
  wire \conservative_gen.fifo_burst_n_20 ;
  wire \conservative_gen.fifo_burst_n_21 ;
  wire \conservative_gen.fifo_burst_n_22 ;
  wire \conservative_gen.fifo_burst_n_23 ;
  wire \conservative_gen.fifo_burst_n_24 ;
  wire \conservative_gen.fifo_burst_n_6 ;
  wire \conservative_gen.fifo_burst_n_7 ;
  wire \conservative_gen.fifo_burst_n_8 ;
  wire \conservative_gen.fifo_burst_n_9 ;
  wire [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  wire [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  wire [7:0]\conservative_gen.num_beat_cnt ;
  wire [23:0]\dout_reg[23] ;
  wire [27:0]\dout_reg[35] ;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wrsp_n_9;
  wire \i_2_fu_208_reg[0] ;
  wire [6:0]\i_2_fu_208_reg[0]_0 ;
  wire [6:0]\i_2_fu_208_reg[0]_1 ;
  wire [3:0]in;
  wire \j_1_fu_204_reg[0] ;
  wire [0:0]\j_4_reg_406_reg[5] ;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire local_CHN_AWREADY;
  wire local_CHN_AWVALID;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire next_wreq;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire [1:1]p_0_in;
  wire p_1_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire push_0;
  wire push__0;
  wire [17:17]tmp_len0;
  wire [63:0]\tmp_len_reg[17]_0 ;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire [14:14]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [7:7]\NLW__inferred__2/i__carry_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__2/i__carry 
       (.CI(buff_wdata_n_15),
        .CI_TOP(1'b0),
        .CO({\NLW__inferred__2/i__carry_CO_UNCONNECTED [7],\_inferred__2/i__carry_n_6 ,\_inferred__2/i__carry_n_7 ,\_inferred__2/i__carry_n_8 ,\_inferred__2/i__carry_n_9 ,\_inferred__2/i__carry_n_10 ,\_inferred__2/i__carry_n_11 ,\_inferred__2/i__carry_n_12 }),
        .DI({1'b0,\conservative_gen.fifo_burst_n_6 ,\conservative_gen.fifo_burst_n_7 ,\conservative_gen.fifo_burst_n_8 ,\conservative_gen.fifo_burst_n_9 ,\conservative_gen.fifo_burst_n_10 ,\conservative_gen.fifo_burst_n_11 ,buff_wdata_n_16}),
        .O({\_inferred__2/i__carry_n_13 ,\_inferred__2/i__carry_n_14 ,\_inferred__2/i__carry_n_15 ,\_inferred__2/i__carry_n_16 ,\_inferred__2/i__carry_n_17 ,\_inferred__2/i__carry_n_18 ,\_inferred__2/i__carry_n_19 ,\_inferred__2/i__carry_n_20 }),
        .S({\conservative_gen.fifo_burst_n_16 ,\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 ,\conservative_gen.fifo_burst_n_19 ,\conservative_gen.fifo_burst_n_20 ,\conservative_gen.fifo_burst_n_21 ,\conservative_gen.fifo_burst_n_22 ,\conservative_gen.fifo_burst_n_23 }));
  bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized1 buff_wdata
       (.C_0_WREADY(C_0_WREADY),
        .D(D[4:3]),
        .DI(buff_wdata_n_16),
        .E(E),
        .Q({Q[6:5],Q[3]}),
        .SR(SR),
        .\ap_CS_fsm_reg[67] (\ap_CS_fsm_reg[67] ),
        .\ap_CS_fsm_reg[69] (\ap_CS_fsm_reg[69] ),
        .ap_clk(ap_clk),
        .\conservative_gen.num_beat_cnt_reg[7] (\conservative_gen.num_beat_cnt [0]),
        .\dout_reg[23] (\dout_reg[23] ),
        .\dout_reg[35] (\dout_reg[35] ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(buff_wdata_n_13),
        .full_n_reg_1(buff_wdata_n_15),
        .\i_2_fu_208_reg[0] (\i_2_fu_208_reg[0] ),
        .local_CHN_WVALID(local_CHN_WVALID),
        .p_0_in(p_0_in),
        .p_4_in(p_4_in),
        .pop(pop),
        .push(push));
  bd_0_hls_inst_0_top_kernel_C_m_axi_fifo \conservative_gen.fifo_burst 
       (.C_0_WREADY(C_0_WREADY),
        .DI({\conservative_gen.fifo_burst_n_6 ,\conservative_gen.fifo_burst_n_7 ,\conservative_gen.fifo_burst_n_8 ,\conservative_gen.fifo_burst_n_9 ,\conservative_gen.fifo_burst_n_10 ,\conservative_gen.fifo_burst_n_11 }),
        .Q(\conservative_gen.num_beat_cnt ),
        .S({\conservative_gen.fifo_burst_n_16 ,\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 ,\conservative_gen.fifo_burst_n_19 ,\conservative_gen.fifo_burst_n_20 ,\conservative_gen.fifo_burst_n_21 ,\conservative_gen.fifo_burst_n_22 ,\conservative_gen.fifo_burst_n_23 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.local_BURST_WVALID_reg (local_CHN_BURST_WVALID),
        .\conservative_gen.num_beat_cnt_reg[7] (Q[6]),
        .\dout_reg[3] ({\conservative_gen.fifo_burst_n_12 ,\conservative_gen.fifo_burst_n_13 ,\conservative_gen.fifo_burst_n_14 ,\conservative_gen.fifo_burst_n_15 }),
        .in(in),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .p_0_in(p_0_in),
        .push(push),
        .s_ready_t_reg(\conservative_gen.fifo_burst_n_24 ));
  FDRE \conservative_gen.local_BURST_WLEN_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_15 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [0]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_14 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [1]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_13 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [2]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\conservative_gen.fifo_burst_n_12 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [3]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WVALID_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conservative_gen.fifo_burst_n_24 ),
        .Q(local_CHN_BURST_WVALID),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(buff_wdata_n_13),
        .D(\_inferred__2/i__carry_n_20 ),
        .Q(\conservative_gen.num_beat_cnt [0]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(buff_wdata_n_13),
        .D(\_inferred__2/i__carry_n_19 ),
        .Q(\conservative_gen.num_beat_cnt [1]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(buff_wdata_n_13),
        .D(\_inferred__2/i__carry_n_18 ),
        .Q(\conservative_gen.num_beat_cnt [2]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(buff_wdata_n_13),
        .D(\_inferred__2/i__carry_n_17 ),
        .Q(\conservative_gen.num_beat_cnt [3]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(buff_wdata_n_13),
        .D(\_inferred__2/i__carry_n_16 ),
        .Q(\conservative_gen.num_beat_cnt [4]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(buff_wdata_n_13),
        .D(\_inferred__2/i__carry_n_15 ),
        .Q(\conservative_gen.num_beat_cnt [5]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(buff_wdata_n_13),
        .D(\_inferred__2/i__carry_n_14 ),
        .Q(\conservative_gen.num_beat_cnt [6]),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(buff_wdata_n_13),
        .D(\_inferred__2/i__carry_n_13 ),
        .Q(\conservative_gen.num_beat_cnt [7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1 
       (.I0(local_CHN_BURST_WVALID),
        .I1(local_BURST_WREADY),
        .O(\conservative_gen.local_BURST_WVALID_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[81]_i_1__0 
       (.I0(local_CHN_AWVALID),
        .I1(local_CHN_AWREADY),
        .O(tmp_valid_reg_0));
  bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0 fifo_wreq
       (.D(D[2:1]),
        .Q({Q[4],Q[2:1]}),
        .SR(SR),
        .\ap_CS_fsm_reg[59] (\ap_CS_fsm_reg[59] ),
        .ap_clk(ap_clk),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[78] (tmp_len0),
        .\dout_reg[78]_0 ({wreq_len,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75}),
        .\dout_reg[78]_1 (fifo_wreq_n_76),
        .\i_2_fu_208_reg[0] (\i_2_fu_208_reg[0]_0 ),
        .\i_2_fu_208_reg[0]_0 (\i_2_fu_208_reg[0]_1 ),
        .\j_1_fu_204_reg[0] (\j_1_fu_204_reg[0] ),
        .\j_4_reg_406_reg[5] (\j_4_reg_406_reg[5] ),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .push(push_0),
        .tmp_valid_reg(local_CHN_AWVALID),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized2 fifo_wrsp
       (.E(fifo_wrsp_n_9),
        .Q(Q[8]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (wreq_len),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_1),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .\num_data_cnt_reg[0]_0 (local_CHN_AWVALID),
        .\num_data_cnt_reg[2]_0 (dout_vld_reg),
        .ost_resp_info(ost_resp_info),
        .ost_resp_valid(ost_resp_valid),
        .p_1_in(p_1_in),
        .push(push_0),
        .push__0(push__0),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[17]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[17]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[17]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[17]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[17]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[17]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[17]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[17]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[17]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[17]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[17]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[17]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[17]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[17]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[17]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[17]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[17]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[17]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[17]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[17]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[17]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[17]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[17]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[17]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[17]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_len_reg[17]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_len_reg[17]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_len_reg[17]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_len_reg[17]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_len_reg[17]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_len_reg[17]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_len_reg[17]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_len_reg[17]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_len_reg[17]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_len_reg[17]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_len_reg[17]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_len_reg[17]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_len_reg[17]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_len_reg[17]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_len_reg[17]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(\tmp_len_reg[17]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_len_reg[17]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_len_reg[17]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(\tmp_len_reg[17]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(\tmp_len_reg[17]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(\tmp_len_reg[17]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(\tmp_len_reg[17]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(\tmp_len_reg[17]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(\tmp_len_reg[17]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(\tmp_len_reg[17]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(\tmp_len_reg[17]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_len_reg[17]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(\tmp_len_reg[17]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(\tmp_len_reg[17]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(\tmp_len_reg[17]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(\tmp_len_reg[17]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_len_reg[17]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_len_reg[17]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_len_reg[17]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_len_reg[17]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [62]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0),
        .Q(\tmp_len_reg[17]_0 [63]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_76),
        .Q(local_CHN_AWVALID),
        .R(SR));
  bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized3 user_resp
       (.D({D[5],D[0]}),
        .E(fifo_wrsp_n_9),
        .Q({Q[8:7],Q[0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .dout_vld_reg_0(dout_vld_reg),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_throttle" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_throttle
   (local_BURST_AWREADY,
    s_ready_t_reg,
    local_BUS_WVALID_reg_0,
    m_axi_C_WLAST,
    E,
    pop,
    m_axi_C_AWVALID,
    dout_vld_reg,
    \data_p1_reg[67] ,
    m_axi_C_WDATA,
    m_axi_C_WSTRB,
    SR,
    ap_clk,
    ap_rst_n,
    local_CHN_WVALID,
    \dout_reg[0] ,
    local_CHN_BURST_WVALID,
    empty_n_reg,
    m_axi_C_WREADY,
    m_axi_C_AWREADY,
    \data_p2_reg[3] ,
    in,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3]_0 );
  output local_BURST_AWREADY;
  output s_ready_t_reg;
  output local_BUS_WVALID_reg_0;
  output m_axi_C_WLAST;
  output [0:0]E;
  output pop;
  output m_axi_C_AWVALID;
  output dout_vld_reg;
  output [65:0]\data_p1_reg[67] ;
  output [23:0]m_axi_C_WDATA;
  output [3:0]m_axi_C_WSTRB;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_WVALID;
  input \dout_reg[0] ;
  input local_CHN_BURST_WVALID;
  input empty_n_reg;
  input m_axi_C_WREADY;
  input m_axi_C_AWREADY;
  input [3:0]\data_p2_reg[3] ;
  input [61:0]in;
  input [0:0]\data_p2_reg[3]_0 ;
  input [27:0]\local_BUS_WSTRB_reg[3]_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_handling;
  wire burst_handling0;
  wire burst_valid;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire \fifo_burst_gen[0].fifo_req_n_10 ;
  wire \fifo_burst_gen[0].fifo_req_n_11 ;
  wire \fifo_burst_gen[0].fifo_req_n_12 ;
  wire \fifo_burst_gen[0].fifo_req_n_13 ;
  wire \fifo_burst_gen[0].fifo_req_n_14 ;
  wire \fifo_burst_gen[0].fifo_req_n_15 ;
  wire \fifo_burst_gen[0].fifo_req_n_16 ;
  wire \fifo_burst_gen[0].fifo_req_n_17 ;
  wire \fifo_burst_gen[0].fifo_req_n_18 ;
  wire \fifo_burst_gen[0].fifo_req_n_19 ;
  wire \fifo_burst_gen[0].fifo_req_n_20 ;
  wire \fifo_burst_gen[0].fifo_req_n_21 ;
  wire \fifo_burst_gen[0].fifo_req_n_22 ;
  wire \fifo_burst_gen[0].fifo_req_n_23 ;
  wire \fifo_burst_gen[0].fifo_req_n_24 ;
  wire \fifo_burst_gen[0].fifo_req_n_25 ;
  wire \fifo_burst_gen[0].fifo_req_n_26 ;
  wire \fifo_burst_gen[0].fifo_req_n_27 ;
  wire \fifo_burst_gen[0].fifo_req_n_28 ;
  wire \fifo_burst_gen[0].fifo_req_n_29 ;
  wire \fifo_burst_gen[0].fifo_req_n_30 ;
  wire \fifo_burst_gen[0].fifo_req_n_31 ;
  wire \fifo_burst_gen[0].fifo_req_n_32 ;
  wire \fifo_burst_gen[0].fifo_req_n_33 ;
  wire \fifo_burst_gen[0].fifo_req_n_34 ;
  wire \fifo_burst_gen[0].fifo_req_n_35 ;
  wire \fifo_burst_gen[0].fifo_req_n_36 ;
  wire \fifo_burst_gen[0].fifo_req_n_37 ;
  wire \fifo_burst_gen[0].fifo_req_n_38 ;
  wire \fifo_burst_gen[0].fifo_req_n_39 ;
  wire \fifo_burst_gen[0].fifo_req_n_40 ;
  wire \fifo_burst_gen[0].fifo_req_n_41 ;
  wire \fifo_burst_gen[0].fifo_req_n_42 ;
  wire \fifo_burst_gen[0].fifo_req_n_43 ;
  wire \fifo_burst_gen[0].fifo_req_n_44 ;
  wire \fifo_burst_gen[0].fifo_req_n_45 ;
  wire \fifo_burst_gen[0].fifo_req_n_46 ;
  wire \fifo_burst_gen[0].fifo_req_n_47 ;
  wire \fifo_burst_gen[0].fifo_req_n_48 ;
  wire \fifo_burst_gen[0].fifo_req_n_49 ;
  wire \fifo_burst_gen[0].fifo_req_n_50 ;
  wire \fifo_burst_gen[0].fifo_req_n_51 ;
  wire \fifo_burst_gen[0].fifo_req_n_52 ;
  wire \fifo_burst_gen[0].fifo_req_n_53 ;
  wire \fifo_burst_gen[0].fifo_req_n_54 ;
  wire \fifo_burst_gen[0].fifo_req_n_55 ;
  wire \fifo_burst_gen[0].fifo_req_n_56 ;
  wire \fifo_burst_gen[0].fifo_req_n_57 ;
  wire \fifo_burst_gen[0].fifo_req_n_58 ;
  wire \fifo_burst_gen[0].fifo_req_n_59 ;
  wire \fifo_burst_gen[0].fifo_req_n_6 ;
  wire \fifo_burst_gen[0].fifo_req_n_60 ;
  wire \fifo_burst_gen[0].fifo_req_n_61 ;
  wire \fifo_burst_gen[0].fifo_req_n_62 ;
  wire \fifo_burst_gen[0].fifo_req_n_63 ;
  wire \fifo_burst_gen[0].fifo_req_n_64 ;
  wire \fifo_burst_gen[0].fifo_req_n_65 ;
  wire \fifo_burst_gen[0].fifo_req_n_66 ;
  wire \fifo_burst_gen[0].fifo_req_n_67 ;
  wire \fifo_burst_gen[0].fifo_req_n_68 ;
  wire \fifo_burst_gen[0].fifo_req_n_69 ;
  wire \fifo_burst_gen[0].fifo_req_n_70 ;
  wire \fifo_burst_gen[0].fifo_req_n_9 ;
  wire [61:0]in;
  wire load_p2;
  wire local_BURST_AWREADY;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_BURST_WVALID;
  wire [27:0]\local_BUS_WSTRB_reg[3]_0 ;
  wire local_BUS_WVALID_reg_0;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_C_AWREADY;
  wire m_axi_C_AWVALID;
  wire [23:0]m_axi_C_WDATA;
  wire m_axi_C_WLAST;
  wire m_axi_C_WREADY;
  wire [3:0]m_axi_C_WSTRB;
  wire \num_beat_cnt[7]_i_4_n_5 ;
  wire [7:0]num_beat_cnt_reg;
  wire [7:0]p_0_in;
  wire p_13_in;
  wire p_6_in;
  wire pop;
  wire pop_0;
  wire ready_for_beat__0;
  wire rs_burst_n_13;
  wire rs_burst_n_14;
  wire rs_burst_n_15;
  wire rs_burst_n_16;
  wire rs_burst_n_19;
  wire rs_burst_n_20;
  wire rs_burst_n_6;
  wire rs_req_n_6;
  wire rs_req_n_8;
  wire s_ready_t_reg;

  FDRE burst_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(burst_handling0),
        .Q(burst_handling),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \dout[35]_i_2 
       (.I0(m_axi_C_WREADY),
        .I1(local_BUS_WVALID_reg_0),
        .O(ready_for_beat__0));
  bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized4 \fifo_burst_gen[0].fifo_req 
       (.Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\dout_reg[63] ({\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 ,\fifo_burst_gen[0].fifo_req_n_65 ,\fifo_burst_gen[0].fifo_req_n_66 ,\fifo_burst_gen[0].fifo_req_n_67 ,\fifo_burst_gen[0].fifo_req_n_68 ,\fifo_burst_gen[0].fifo_req_n_69 ,\fifo_burst_gen[0].fifo_req_n_70 }),
        .empty_n_reg_0(\fifo_burst_gen[0].fifo_req_n_6 ),
        .empty_n_reg_1(empty_n_reg),
        .full_n_reg_0(local_BURST_AWREADY),
        .in(in),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .p_13_in(p_13_in),
        .p_6_in(p_6_in),
        .pop(pop_0));
  FDRE \local_BUS_WDATA_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [0]),
        .Q(m_axi_C_WDATA[0]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[10] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [10]),
        .Q(m_axi_C_WDATA[10]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[11] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [11]),
        .Q(m_axi_C_WDATA[11]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[12] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [12]),
        .Q(m_axi_C_WDATA[12]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[13] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [13]),
        .Q(m_axi_C_WDATA[13]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[14] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [14]),
        .Q(m_axi_C_WDATA[14]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[15] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [15]),
        .Q(m_axi_C_WDATA[15]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[16] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [16]),
        .Q(m_axi_C_WDATA[16]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[17] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [17]),
        .Q(m_axi_C_WDATA[17]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[18] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [18]),
        .Q(m_axi_C_WDATA[18]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[19] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [19]),
        .Q(m_axi_C_WDATA[19]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [1]),
        .Q(m_axi_C_WDATA[1]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[20] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [20]),
        .Q(m_axi_C_WDATA[20]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[21] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [21]),
        .Q(m_axi_C_WDATA[21]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[22] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [22]),
        .Q(m_axi_C_WDATA[22]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[23] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [23]),
        .Q(m_axi_C_WDATA[23]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [2]),
        .Q(m_axi_C_WDATA[2]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [3]),
        .Q(m_axi_C_WDATA[3]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[4] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [4]),
        .Q(m_axi_C_WDATA[4]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[5] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [5]),
        .Q(m_axi_C_WDATA[5]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[6] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [6]),
        .Q(m_axi_C_WDATA[6]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[7] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [7]),
        .Q(m_axi_C_WDATA[7]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[8] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [8]),
        .Q(m_axi_C_WDATA[8]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WDATA_reg[9] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [9]),
        .Q(m_axi_C_WDATA[9]),
        .R(rs_req_n_6));
  FDRE local_BUS_WLAST_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_20),
        .Q(m_axi_C_WLAST),
        .R(SR));
  FDRE \local_BUS_WSTRB_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [24]),
        .Q(m_axi_C_WSTRB[0]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WSTRB_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [25]),
        .Q(m_axi_C_WSTRB[1]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WSTRB_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [26]),
        .Q(m_axi_C_WSTRB[2]),
        .R(rs_req_n_6));
  FDRE \local_BUS_WSTRB_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_8),
        .D(\local_BUS_WSTRB_reg[3]_0 [27]),
        .Q(m_axi_C_WSTRB[3]),
        .R(rs_req_n_6));
  FDRE local_BUS_WVALID_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_19),
        .Q(local_BUS_WVALID_reg_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_beat_cnt[0]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[1]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[2]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_beat_cnt[3]_i_1 
       (.I0(num_beat_cnt_reg[1]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[2]),
        .I3(num_beat_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_beat_cnt[4]_i_1 
       (.I0(num_beat_cnt_reg[2]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[3]),
        .I4(num_beat_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_beat_cnt[5]_i_1 
       (.I0(num_beat_cnt_reg[3]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[0]),
        .I3(num_beat_cnt_reg[2]),
        .I4(num_beat_cnt_reg[4]),
        .I5(num_beat_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[6]_i_1 
       (.I0(\num_beat_cnt[7]_i_4_n_5 ),
        .I1(num_beat_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[7]_i_3 
       (.I0(\num_beat_cnt[7]_i_4_n_5 ),
        .I1(num_beat_cnt_reg[6]),
        .I2(num_beat_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_beat_cnt[7]_i_4 
       (.I0(num_beat_cnt_reg[5]),
        .I1(num_beat_cnt_reg[3]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[0]),
        .I4(num_beat_cnt_reg[2]),
        .I5(num_beat_cnt_reg[4]),
        .O(\num_beat_cnt[7]_i_4_n_5 ));
  FDRE \num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(num_beat_cnt_reg[0]),
        .R(rs_burst_n_6));
  FDRE \num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(num_beat_cnt_reg[1]),
        .R(rs_burst_n_6));
  FDRE \num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(num_beat_cnt_reg[2]),
        .R(rs_burst_n_6));
  FDRE \num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(num_beat_cnt_reg[3]),
        .R(rs_burst_n_6));
  FDRE \num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(num_beat_cnt_reg[4]),
        .R(rs_burst_n_6));
  FDRE \num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(num_beat_cnt_reg[5]),
        .R(rs_burst_n_6));
  FDRE \num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(num_beat_cnt_reg[6]),
        .R(rs_burst_n_6));
  FDRE \num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(num_beat_cnt_reg[7]),
        .R(rs_burst_n_6));
  bd_0_hls_inst_0_top_kernel_C_m_axi_reg_slice__parameterized0 rs_burst
       (.E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_burst_n_6),
        .burst_handling(burst_handling),
        .burst_handling0(burst_handling0),
        .burst_valid(burst_valid),
        .\data_p1_reg[3]_0 ({rs_burst_n_13,rs_burst_n_14,rs_burst_n_15,rs_burst_n_16}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[3]_1 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[63] (\fifo_burst_gen[0].fifo_req_n_6 ),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(E),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BUS_WLAST_reg(local_BUS_WVALID_reg_0),
        .local_BUS_WVALID_reg(rs_burst_n_20),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_C_WLAST(m_axi_C_WLAST),
        .m_axi_C_WREADY(m_axi_C_WREADY),
        .\num_beat_cnt_reg[7] (num_beat_cnt_reg),
        .p_13_in(p_13_in),
        .p_6_in(p_6_in),
        .pop(pop),
        .pop_0(pop_0),
        .\raddr_reg[0] (empty_n_reg),
        .ready_for_beat__0(ready_for_beat__0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs_burst_n_19));
  bd_0_hls_inst_0_top_kernel_C_m_axi_reg_slice__parameterized1 rs_req
       (.D({rs_burst_n_13,rs_burst_n_14,rs_burst_n_15,rs_burst_n_16,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 ,\fifo_burst_gen[0].fifo_req_n_65 ,\fifo_burst_gen[0].fifo_req_n_66 ,\fifo_burst_gen[0].fifo_req_n_67 ,\fifo_burst_gen[0].fifo_req_n_68 ,\fifo_burst_gen[0].fifo_req_n_69 ,\fifo_burst_gen[0].fifo_req_n_70 }),
        .E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_6),
        .ap_rst_n_1(rs_req_n_8),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .dout_vld_reg(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_C_AWREADY(m_axi_C_AWREADY),
        .m_axi_C_AWVALID(m_axi_C_AWVALID),
        .m_axi_C_WREADY(m_axi_C_WREADY),
        .\num_beat_cnt_reg[0] (local_BUS_WVALID_reg_0));
endmodule

(* ORIG_REF_NAME = "top_kernel_C_m_axi_write" *) 
module bd_0_hls_inst_0_top_kernel_C_m_axi_write
   (ost_resp_info,
    SR,
    ost_resp_valid,
    local_CHN_AWREADY,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_BUS_WVALID_reg,
    m_axi_C_WLAST,
    s_ready_t_reg,
    p_4_in,
    pop,
    Q,
    m_axi_C_AWVALID,
    dout_vld_reg,
    \could_multi_bursts.burst_len_reg[3] ,
    \data_p1_reg[67] ,
    m_axi_C_WDATA,
    m_axi_C_WSTRB,
    ap_clk,
    ap_rst_n,
    local_CHN_WVALID,
    \dout_reg[0] ,
    local_CHN_BURST_WVALID,
    m_axi_C_WREADY,
    p_1_in,
    local_CHN_AWVALID,
    wrsp_type,
    ursp_ready,
    m_axi_C_BVALID,
    m_axi_C_AWREADY,
    D,
    \data_p2_reg[3] ,
    E,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3] );
  output ost_resp_info;
  output [0:0]SR;
  output ost_resp_valid;
  output local_CHN_AWREADY;
  output local_BURST_AWVALID;
  output local_BURST_WREADY;
  output local_BUS_WVALID_reg;
  output m_axi_C_WLAST;
  output s_ready_t_reg;
  output p_4_in;
  output pop;
  output [0:0]Q;
  output m_axi_C_AWVALID;
  output dout_vld_reg;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  output [65:0]\data_p1_reg[67] ;
  output [23:0]m_axi_C_WDATA;
  output [3:0]m_axi_C_WSTRB;
  input ap_clk;
  input ap_rst_n;
  input local_CHN_WVALID;
  input \dout_reg[0] ;
  input local_CHN_BURST_WVALID;
  input m_axi_C_WREADY;
  input p_1_in;
  input local_CHN_AWVALID;
  input wrsp_type;
  input ursp_ready;
  input m_axi_C_BVALID;
  input m_axi_C_AWREADY;
  input [63:0]D;
  input [3:0]\data_p2_reg[3] ;
  input [0:0]E;
  input [0:0]\data_p2_reg[3]_0 ;
  input [27:0]\local_BUS_WSTRB_reg[3] ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire [63:2]local_BURST_AWADDR;
  wire local_BURST_AWREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire [27:0]\local_BUS_WSTRB_reg[3] ;
  wire local_BUS_WVALID_reg;
  wire local_CHN_AWREADY;
  wire local_CHN_AWVALID;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_C_AWREADY;
  wire m_axi_C_AWVALID;
  wire m_axi_C_BVALID;
  wire [23:0]m_axi_C_WDATA;
  wire m_axi_C_WLAST;
  wire m_axi_C_WREADY;
  wire [3:0]m_axi_C_WSTRB;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire ost_resp_info;
  wire ost_resp_valid;
  wire p_1_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wrsp_type;

  bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized2_2 \fifo_resp_gen[0].fifo_resp 
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(ost_resp_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_info(ost_resp_info),
        .p_1_in(p_1_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  bd_0_hls_inst_0_top_kernel_C_m_axi_reg_slice__parameterized2 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_C_BVALID(m_axi_C_BVALID),
        .p_1_in(p_1_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter wreq_burst_conv
       (.D(D),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_len_reg[3] (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg (local_BURST_AWVALID),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .local_CHN_AWVALID(local_CHN_AWVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .s_ready_t_reg(local_CHN_AWREADY));
  bd_0_hls_inst_0_top_kernel_C_m_axi_throttle wreq_throttle
       (.E(p_4_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (\data_p2_reg[3] ),
        .\data_p2_reg[3]_0 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .dout_vld_reg(dout_vld_reg),
        .empty_n_reg(local_BURST_AWVALID),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .\local_BUS_WSTRB_reg[3]_0 (\local_BUS_WSTRB_reg[3] ),
        .local_BUS_WVALID_reg_0(local_BUS_WVALID_reg),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_C_AWREADY(m_axi_C_AWREADY),
        .m_axi_C_AWVALID(m_axi_C_AWVALID),
        .m_axi_C_WDATA(m_axi_C_WDATA),
        .m_axi_C_WLAST(m_axi_C_WLAST),
        .m_axi_C_WREADY(m_axi_C_WREADY),
        .m_axi_C_WSTRB(m_axi_C_WSTRB),
        .pop(pop),
        .s_ready_t_reg(local_BURST_WREADY));
endmodule

(* ORIG_REF_NAME = "top_kernel_control_s_axi" *) 
module bd_0_hls_inst_0_top_kernel_control_s_axi
   (D,
    ap_start,
    \ap_CS_fsm_reg[72] ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[10] ,
    SR,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    A_DRAM,
    C_DRAM,
    s_axi_control_RDATA,
    interrupt,
    Q,
    \ap_CS_fsm_reg[1] ,
    int_task_ap_done_reg_0,
    ap_clk,
    s_axi_control_AWADDR,
    C_0_BVALID,
    s_axi_control_WDATA,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID);
  output [0:0]D;
  output ap_start;
  output \ap_CS_fsm_reg[72] ;
  output \ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[10] ;
  output [0:0]SR;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [61:0]A_DRAM;
  output [61:0]C_DRAM;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [67:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]int_task_ap_done_reg_0;
  input ap_clk;
  input [3:0]s_axi_control_AWADDR;
  input C_0_BVALID;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [5:0]s_axi_control_ARADDR;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;

  wire [61:0]A_DRAM;
  wire C_0_BVALID;
  wire [61:0]C_DRAM;
  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [67:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_5_n_5 ;
  wire \ap_CS_fsm[62]_i_10_n_5 ;
  wire \ap_CS_fsm[62]_i_11_n_5 ;
  wire \ap_CS_fsm[62]_i_12_n_5 ;
  wire \ap_CS_fsm[62]_i_14_n_5 ;
  wire \ap_CS_fsm[62]_i_15_n_5 ;
  wire \ap_CS_fsm[62]_i_16_n_5 ;
  wire \ap_CS_fsm[62]_i_17_n_5 ;
  wire \ap_CS_fsm[62]_i_18_n_5 ;
  wire \ap_CS_fsm[62]_i_19_n_5 ;
  wire \ap_CS_fsm[62]_i_6_n_5 ;
  wire \ap_CS_fsm[62]_i_7_n_5 ;
  wire \ap_CS_fsm[62]_i_8_n_5 ;
  wire \ap_CS_fsm[62]_i_9_n_5 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[72] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire \int_A_DRAM[31]_i_1_n_5 ;
  wire \int_A_DRAM[63]_i_1_n_5 ;
  wire [31:0]int_A_DRAM_reg0;
  wire [31:0]int_A_DRAM_reg04_out;
  wire \int_A_DRAM_reg_n_5_[0] ;
  wire \int_A_DRAM_reg_n_5_[1] ;
  wire \int_C_DRAM[31]_i_1_n_5 ;
  wire \int_C_DRAM[63]_i_1_n_5 ;
  wire [31:0]int_C_DRAM_reg0;
  wire [31:0]int_C_DRAM_reg01_out;
  wire \int_C_DRAM_reg_n_5_[0] ;
  wire \int_C_DRAM_reg_n_5_[1] ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_ready_i_2_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_auto_restart_i_2_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_3_n_5;
  wire [0:0]int_task_ap_done_reg_0;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[15]_i_2_n_5 ;
  wire \rdata[16]_i_2_n_5 ;
  wire \rdata[17]_i_2_n_5 ;
  wire \rdata[18]_i_2_n_5 ;
  wire \rdata[19]_i_2_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[20]_i_2_n_5 ;
  wire \rdata[21]_i_2_n_5 ;
  wire \rdata[22]_i_2_n_5 ;
  wire \rdata[23]_i_2_n_5 ;
  wire \rdata[24]_i_2_n_5 ;
  wire \rdata[25]_i_2_n_5 ;
  wire \rdata[26]_i_2_n_5 ;
  wire \rdata[27]_i_2_n_5 ;
  wire \rdata[28]_i_2_n_5 ;
  wire \rdata[29]_i_2_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[30]_i_2_n_5 ;
  wire \rdata[31]_i_3_n_5 ;
  wire \rdata[31]_i_4_n_5 ;
  wire \rdata[31]_i_5_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_control_RVALID),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'hBABA303F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BVALID),
        .I3(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(int_task_ap_done_reg_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_control_BVALID),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'h8888888F88888888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[72] ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\ap_CS_fsm_reg[27] ),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(D));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(Q[26]),
        .I1(Q[54]),
        .I2(Q[59]),
        .I3(Q[25]),
        .I4(\ap_CS_fsm[1]_i_5_n_5 ),
        .O(\ap_CS_fsm_reg[27] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(Q[20]),
        .I1(Q[1]),
        .I2(Q[24]),
        .I3(Q[51]),
        .O(\ap_CS_fsm[1]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[62]_i_10 
       (.I0(Q[67]),
        .I1(Q[23]),
        .I2(Q[45]),
        .I3(Q[64]),
        .I4(\ap_CS_fsm[62]_i_19_n_5 ),
        .O(\ap_CS_fsm[62]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[62]_i_11 
       (.I0(Q[11]),
        .I1(Q[15]),
        .I2(Q[56]),
        .I3(Q[28]),
        .I4(Q[57]),
        .I5(Q[58]),
        .O(\ap_CS_fsm[62]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[62]_i_12 
       (.I0(Q[27]),
        .I1(Q[66]),
        .I2(Q[16]),
        .I3(Q[55]),
        .O(\ap_CS_fsm[62]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[62]_i_14 
       (.I0(Q[49]),
        .I1(Q[41]),
        .I2(Q[42]),
        .I3(Q[13]),
        .O(\ap_CS_fsm[62]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[62]_i_15 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(Q[31]),
        .I3(Q[32]),
        .O(\ap_CS_fsm[62]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[62]_i_16 
       (.I0(Q[62]),
        .I1(Q[63]),
        .I2(Q[4]),
        .I3(Q[37]),
        .I4(Q[12]),
        .I5(Q[14]),
        .O(\ap_CS_fsm[62]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[62]_i_17 
       (.I0(Q[50]),
        .I1(Q[22]),
        .I2(Q[3]),
        .I3(Q[60]),
        .O(\ap_CS_fsm[62]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[62]_i_18 
       (.I0(Q[48]),
        .I1(Q[38]),
        .I2(Q[21]),
        .I3(Q[40]),
        .O(\ap_CS_fsm[62]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[62]_i_19 
       (.I0(Q[36]),
        .I1(Q[7]),
        .I2(Q[35]),
        .I3(Q[61]),
        .O(\ap_CS_fsm[62]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[62]_i_2 
       (.I0(\ap_CS_fsm[62]_i_6_n_5 ),
        .I1(\ap_CS_fsm[62]_i_7_n_5 ),
        .I2(\ap_CS_fsm[62]_i_8_n_5 ),
        .I3(\ap_CS_fsm[62]_i_9_n_5 ),
        .I4(\ap_CS_fsm[62]_i_10_n_5 ),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[62]_i_3 
       (.I0(\ap_CS_fsm[62]_i_11_n_5 ),
        .I1(\ap_CS_fsm[62]_i_12_n_5 ),
        .I2(Q[65]),
        .I3(Q[19]),
        .I4(Q[46]),
        .I5(Q[34]),
        .O(\ap_CS_fsm_reg[72] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[62]_i_6 
       (.I0(Q[9]),
        .I1(Q[33]),
        .I2(Q[8]),
        .I3(Q[44]),
        .I4(\ap_CS_fsm[62]_i_14_n_5 ),
        .O(\ap_CS_fsm[62]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[62]_i_7 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[29]),
        .I3(Q[6]),
        .I4(\ap_CS_fsm[62]_i_15_n_5 ),
        .O(\ap_CS_fsm[62]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[62]_i_8 
       (.I0(\ap_CS_fsm[62]_i_16_n_5 ),
        .I1(\ap_CS_fsm[62]_i_17_n_5 ),
        .I2(Q[47]),
        .I3(Q[10]),
        .I4(Q[53]),
        .I5(Q[52]),
        .O(\ap_CS_fsm[62]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[62]_i_9 
       (.I0(Q[0]),
        .I1(Q[39]),
        .I2(Q[30]),
        .I3(Q[43]),
        .I4(\ap_CS_fsm[62]_i_18_n_5 ),
        .O(\ap_CS_fsm[62]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_4_in[7]),
        .I3(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_184[8]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_DRAM_reg_n_5_[0] ),
        .O(int_A_DRAM_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[8]),
        .O(int_A_DRAM_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[9]),
        .O(int_A_DRAM_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[10]),
        .O(int_A_DRAM_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[11]),
        .O(int_A_DRAM_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[12]),
        .O(int_A_DRAM_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[13]),
        .O(int_A_DRAM_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[14]),
        .O(int_A_DRAM_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[15]),
        .O(int_A_DRAM_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[16]),
        .O(int_A_DRAM_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[17]),
        .O(int_A_DRAM_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_A_DRAM_reg_n_5_[1] ),
        .O(int_A_DRAM_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[18]),
        .O(int_A_DRAM_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[19]),
        .O(int_A_DRAM_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[20]),
        .O(int_A_DRAM_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[21]),
        .O(int_A_DRAM_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[22]),
        .O(int_A_DRAM_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[23]),
        .O(int_A_DRAM_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[24]),
        .O(int_A_DRAM_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[25]),
        .O(int_A_DRAM_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[26]),
        .O(int_A_DRAM_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[27]),
        .O(int_A_DRAM_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[0]),
        .O(int_A_DRAM_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[28]),
        .O(int_A_DRAM_reg04_out[30]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_A_DRAM[31]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_A_DRAM[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[29]),
        .O(int_A_DRAM_reg04_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[30]),
        .O(int_A_DRAM_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[31]),
        .O(int_A_DRAM_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[32]),
        .O(int_A_DRAM_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[33]),
        .O(int_A_DRAM_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[34]),
        .O(int_A_DRAM_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[35]),
        .O(int_A_DRAM_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[36]),
        .O(int_A_DRAM_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[37]),
        .O(int_A_DRAM_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[1]),
        .O(int_A_DRAM_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[38]),
        .O(int_A_DRAM_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[39]),
        .O(int_A_DRAM_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[40]),
        .O(int_A_DRAM_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[41]),
        .O(int_A_DRAM_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[42]),
        .O(int_A_DRAM_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[43]),
        .O(int_A_DRAM_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[44]),
        .O(int_A_DRAM_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[45]),
        .O(int_A_DRAM_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[46]),
        .O(int_A_DRAM_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[47]),
        .O(int_A_DRAM_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[2]),
        .O(int_A_DRAM_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[48]),
        .O(int_A_DRAM_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[49]),
        .O(int_A_DRAM_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[50]),
        .O(int_A_DRAM_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[51]),
        .O(int_A_DRAM_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[52]),
        .O(int_A_DRAM_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(A_DRAM[53]),
        .O(int_A_DRAM_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[54]),
        .O(int_A_DRAM_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[55]),
        .O(int_A_DRAM_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[56]),
        .O(int_A_DRAM_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[57]),
        .O(int_A_DRAM_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[3]),
        .O(int_A_DRAM_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[58]),
        .O(int_A_DRAM_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[59]),
        .O(int_A_DRAM_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[60]),
        .O(int_A_DRAM_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_A_DRAM[63]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_A_DRAM[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(A_DRAM[61]),
        .O(int_A_DRAM_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[4]),
        .O(int_A_DRAM_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(A_DRAM[5]),
        .O(int_A_DRAM_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[6]),
        .O(int_A_DRAM_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_A_DRAM[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(A_DRAM[7]),
        .O(int_A_DRAM_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[0] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[0]),
        .Q(\int_A_DRAM_reg_n_5_[0] ),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[10] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[10]),
        .Q(A_DRAM[8]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[11] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[11]),
        .Q(A_DRAM[9]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[12] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[12]),
        .Q(A_DRAM[10]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[13] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[13]),
        .Q(A_DRAM[11]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[14] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[14]),
        .Q(A_DRAM[12]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[15] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[15]),
        .Q(A_DRAM[13]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[16] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[16]),
        .Q(A_DRAM[14]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[17] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[17]),
        .Q(A_DRAM[15]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[18] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[18]),
        .Q(A_DRAM[16]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[19] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[19]),
        .Q(A_DRAM[17]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[1] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[1]),
        .Q(\int_A_DRAM_reg_n_5_[1] ),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[20] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[20]),
        .Q(A_DRAM[18]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[21] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[21]),
        .Q(A_DRAM[19]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[22] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[22]),
        .Q(A_DRAM[20]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[23] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[23]),
        .Q(A_DRAM[21]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[24] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[24]),
        .Q(A_DRAM[22]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[25] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[25]),
        .Q(A_DRAM[23]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[26] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[26]),
        .Q(A_DRAM[24]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[27] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[27]),
        .Q(A_DRAM[25]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[28] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[28]),
        .Q(A_DRAM[26]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[29] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[29]),
        .Q(A_DRAM[27]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[2] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[2]),
        .Q(A_DRAM[0]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[30] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[30]),
        .Q(A_DRAM[28]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[31] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[31]),
        .Q(A_DRAM[29]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[32] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[0]),
        .Q(A_DRAM[30]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[33] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[1]),
        .Q(A_DRAM[31]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[34] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[2]),
        .Q(A_DRAM[32]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[35] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[3]),
        .Q(A_DRAM[33]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[36] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[4]),
        .Q(A_DRAM[34]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[37] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[5]),
        .Q(A_DRAM[35]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[38] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[6]),
        .Q(A_DRAM[36]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[39] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[7]),
        .Q(A_DRAM[37]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[3] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[3]),
        .Q(A_DRAM[1]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[40] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[8]),
        .Q(A_DRAM[38]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[41] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[9]),
        .Q(A_DRAM[39]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[42] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[10]),
        .Q(A_DRAM[40]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[43] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[11]),
        .Q(A_DRAM[41]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[44] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[12]),
        .Q(A_DRAM[42]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[45] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[13]),
        .Q(A_DRAM[43]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[46] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[14]),
        .Q(A_DRAM[44]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[47] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[15]),
        .Q(A_DRAM[45]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[48] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[16]),
        .Q(A_DRAM[46]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[49] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[17]),
        .Q(A_DRAM[47]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[4] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[4]),
        .Q(A_DRAM[2]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[50] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[18]),
        .Q(A_DRAM[48]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[51] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[19]),
        .Q(A_DRAM[49]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[52] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[20]),
        .Q(A_DRAM[50]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[53] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[21]),
        .Q(A_DRAM[51]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[54] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[22]),
        .Q(A_DRAM[52]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[55] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[23]),
        .Q(A_DRAM[53]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[56] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[24]),
        .Q(A_DRAM[54]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[57] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[25]),
        .Q(A_DRAM[55]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[58] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[26]),
        .Q(A_DRAM[56]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[59] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[27]),
        .Q(A_DRAM[57]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[5] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[5]),
        .Q(A_DRAM[3]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[60] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[28]),
        .Q(A_DRAM[58]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[61] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[29]),
        .Q(A_DRAM[59]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[62] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[30]),
        .Q(A_DRAM[60]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[63] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[63]_i_1_n_5 ),
        .D(int_A_DRAM_reg0[31]),
        .Q(A_DRAM[61]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[6] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[6]),
        .Q(A_DRAM[4]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[7] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[7]),
        .Q(A_DRAM[5]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[8] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[8]),
        .Q(A_DRAM[6]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_A_DRAM_reg[9] 
       (.C(ap_clk),
        .CE(\int_A_DRAM[31]_i_1_n_5 ),
        .D(int_A_DRAM_reg04_out[9]),
        .Q(A_DRAM[7]),
        .R(int_task_ap_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_C_DRAM_reg_n_5_[0] ),
        .O(int_C_DRAM_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[8]),
        .O(int_C_DRAM_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[9]),
        .O(int_C_DRAM_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[10]),
        .O(int_C_DRAM_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[11]),
        .O(int_C_DRAM_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[12]),
        .O(int_C_DRAM_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[13]),
        .O(int_C_DRAM_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[14]),
        .O(int_C_DRAM_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[15]),
        .O(int_C_DRAM_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[16]),
        .O(int_C_DRAM_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[17]),
        .O(int_C_DRAM_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_C_DRAM_reg_n_5_[1] ),
        .O(int_C_DRAM_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[18]),
        .O(int_C_DRAM_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[19]),
        .O(int_C_DRAM_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[20]),
        .O(int_C_DRAM_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[21]),
        .O(int_C_DRAM_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[22]),
        .O(int_C_DRAM_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[23]),
        .O(int_C_DRAM_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[24]),
        .O(int_C_DRAM_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[25]),
        .O(int_C_DRAM_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[26]),
        .O(int_C_DRAM_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[27]),
        .O(int_C_DRAM_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[0]),
        .O(int_C_DRAM_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[28]),
        .O(int_C_DRAM_reg01_out[30]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_C_DRAM[31]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_C_DRAM[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[29]),
        .O(int_C_DRAM_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[30]),
        .O(int_C_DRAM_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[31]),
        .O(int_C_DRAM_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[32]),
        .O(int_C_DRAM_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[33]),
        .O(int_C_DRAM_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[34]),
        .O(int_C_DRAM_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[35]),
        .O(int_C_DRAM_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[36]),
        .O(int_C_DRAM_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[37]),
        .O(int_C_DRAM_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[1]),
        .O(int_C_DRAM_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[38]),
        .O(int_C_DRAM_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[39]),
        .O(int_C_DRAM_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[40]),
        .O(int_C_DRAM_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[41]),
        .O(int_C_DRAM_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[42]),
        .O(int_C_DRAM_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[43]),
        .O(int_C_DRAM_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[44]),
        .O(int_C_DRAM_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[45]),
        .O(int_C_DRAM_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[46]),
        .O(int_C_DRAM_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[47]),
        .O(int_C_DRAM_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[2]),
        .O(int_C_DRAM_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[48]),
        .O(int_C_DRAM_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[49]),
        .O(int_C_DRAM_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[50]),
        .O(int_C_DRAM_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[51]),
        .O(int_C_DRAM_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[52]),
        .O(int_C_DRAM_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(C_DRAM[53]),
        .O(int_C_DRAM_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[54]),
        .O(int_C_DRAM_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[55]),
        .O(int_C_DRAM_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[56]),
        .O(int_C_DRAM_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[57]),
        .O(int_C_DRAM_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[3]),
        .O(int_C_DRAM_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[58]),
        .O(int_C_DRAM_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[59]),
        .O(int_C_DRAM_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[60]),
        .O(int_C_DRAM_reg0[30]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_C_DRAM[63]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_C_DRAM[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(C_DRAM[61]),
        .O(int_C_DRAM_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[4]),
        .O(int_C_DRAM_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(C_DRAM[5]),
        .O(int_C_DRAM_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[6]),
        .O(int_C_DRAM_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_DRAM[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(C_DRAM[7]),
        .O(int_C_DRAM_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[0]),
        .Q(\int_C_DRAM_reg_n_5_[0] ),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[10]),
        .Q(C_DRAM[8]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[11]),
        .Q(C_DRAM[9]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[12]),
        .Q(C_DRAM[10]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[13]),
        .Q(C_DRAM[11]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[14]),
        .Q(C_DRAM[12]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[15]),
        .Q(C_DRAM[13]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[16]),
        .Q(C_DRAM[14]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[17]),
        .Q(C_DRAM[15]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[18]),
        .Q(C_DRAM[16]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[19]),
        .Q(C_DRAM[17]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[1]),
        .Q(\int_C_DRAM_reg_n_5_[1] ),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[20]),
        .Q(C_DRAM[18]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[21]),
        .Q(C_DRAM[19]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[22]),
        .Q(C_DRAM[20]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[23]),
        .Q(C_DRAM[21]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[24]),
        .Q(C_DRAM[22]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[25]),
        .Q(C_DRAM[23]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[26]),
        .Q(C_DRAM[24]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[27]),
        .Q(C_DRAM[25]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[28]),
        .Q(C_DRAM[26]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[29]),
        .Q(C_DRAM[27]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[2]),
        .Q(C_DRAM[0]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[30]),
        .Q(C_DRAM[28]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[31]),
        .Q(C_DRAM[29]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[32] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[0]),
        .Q(C_DRAM[30]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[33] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[1]),
        .Q(C_DRAM[31]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[34] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[2]),
        .Q(C_DRAM[32]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[35] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[3]),
        .Q(C_DRAM[33]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[36] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[4]),
        .Q(C_DRAM[34]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[37] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[5]),
        .Q(C_DRAM[35]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[38] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[6]),
        .Q(C_DRAM[36]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[39] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[7]),
        .Q(C_DRAM[37]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[3]),
        .Q(C_DRAM[1]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[40] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[8]),
        .Q(C_DRAM[38]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[41] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[9]),
        .Q(C_DRAM[39]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[42] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[10]),
        .Q(C_DRAM[40]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[43] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[11]),
        .Q(C_DRAM[41]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[44] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[12]),
        .Q(C_DRAM[42]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[45] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[13]),
        .Q(C_DRAM[43]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[46] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[14]),
        .Q(C_DRAM[44]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[47] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[15]),
        .Q(C_DRAM[45]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[48] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[16]),
        .Q(C_DRAM[46]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[49] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[17]),
        .Q(C_DRAM[47]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[4]),
        .Q(C_DRAM[2]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[50] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[18]),
        .Q(C_DRAM[48]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[51] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[19]),
        .Q(C_DRAM[49]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[52] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[20]),
        .Q(C_DRAM[50]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[53] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[21]),
        .Q(C_DRAM[51]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[54] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[22]),
        .Q(C_DRAM[52]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[55] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[23]),
        .Q(C_DRAM[53]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[56] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[24]),
        .Q(C_DRAM[54]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[57] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[25]),
        .Q(C_DRAM[55]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[58] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[26]),
        .Q(C_DRAM[56]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[59] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[27]),
        .Q(C_DRAM[57]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[5]),
        .Q(C_DRAM[3]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[60] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[28]),
        .Q(C_DRAM[58]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[61] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[29]),
        .Q(C_DRAM[59]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[62] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[30]),
        .Q(C_DRAM[60]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[63] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[63]_i_1_n_5 ),
        .D(int_C_DRAM_reg0[31]),
        .Q(C_DRAM[61]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[6]),
        .Q(C_DRAM[4]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[7]),
        .Q(C_DRAM[5]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[8]),
        .Q(C_DRAM[6]),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_C_DRAM_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_DRAM[31]_i_1_n_5 ),
        .D(int_C_DRAM_reg01_out[9]),
        .Q(C_DRAM[7]),
        .R(int_task_ap_done_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'h75553000)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_5),
        .I1(p_4_in[7]),
        .I2(C_0_BVALID),
        .I3(Q[67]),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  LUT5 #(
    .INIT(32'h02000000)) 
    int_ap_ready_i_2
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .O(int_ap_ready_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(Q[67]),
        .I2(C_0_BVALID),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_auto_restart_i_2_n_5),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(p_4_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_auto_restart_i_2
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[4] ),
        .O(int_auto_restart_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_4_in[7]),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_auto_restart_i_2_n_5),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(int_task_ap_done_reg_0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_ier[1]_i_1 
       (.I0(\int_ier[1]_i_2_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_5_[2] ),
        .O(int_ier10_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in),
        .R(int_task_ap_done_reg_0));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(C_0_BVALID),
        .I4(Q[67]),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_isr[0]_i_2 
       (.I0(\int_ier[1]_i_2_n_5 ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(C_0_BVALID),
        .I4(Q[67]),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(int_task_ap_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(int_task_ap_done_i_3_n_5),
        .I4(\rdata[31]_i_4_n_5 ),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    int_task_ap_done_i_2
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_4_in[2]),
        .I3(auto_restart_status_reg_n_5),
        .I4(C_0_BVALID),
        .I5(Q[67]),
        .O(task_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_task_ap_done_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(int_task_ap_done_reg_0));
  LUT6 #(
    .INIT(64'h1011101010101010)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata[0]_i_2_n_5 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[0]_i_3_n_5 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'h000002000000AAAA)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_5 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(\int_C_DRAM_reg_n_5_[0] ),
        .I1(\int_isr_reg_n_5_[0] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(A_DRAM[30]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(int_gie_reg_n_5),
        .O(\rdata[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AAF0CC)) 
    \rdata[0]_i_4 
       (.I0(C_DRAM[30]),
        .I1(ap_start),
        .I2(\int_A_DRAM_reg_n_5_[0] ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[8]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[40]),
        .O(rdata[10]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[10]_i_2 
       (.I0(C_DRAM[40]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[8]),
        .O(\rdata[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[9]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[41]),
        .O(rdata[11]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[11]_i_2 
       (.I0(C_DRAM[41]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[9]),
        .O(\rdata[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[10]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[42]),
        .O(rdata[12]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[12]_i_2 
       (.I0(C_DRAM[42]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[10]),
        .O(\rdata[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[11]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[43]),
        .O(rdata[13]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[13]_i_2 
       (.I0(C_DRAM[43]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[11]),
        .O(\rdata[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[12]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[44]),
        .O(rdata[14]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[14]_i_2 
       (.I0(C_DRAM[44]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[12]),
        .O(\rdata[14]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[13]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[45]),
        .O(rdata[15]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[15]_i_2 
       (.I0(C_DRAM[45]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[13]),
        .O(\rdata[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[14]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[46]),
        .O(rdata[16]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[16]_i_2 
       (.I0(C_DRAM[46]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[14]),
        .O(\rdata[16]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[15]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[47]),
        .O(rdata[17]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[17]_i_2 
       (.I0(C_DRAM[47]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[15]),
        .O(\rdata[17]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[16]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[48]),
        .O(rdata[18]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[18]_i_2 
       (.I0(C_DRAM[48]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[16]),
        .O(\rdata[18]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_5_n_5 ),
        .I1(C_DRAM[17]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(A_DRAM[49]),
        .I4(\rdata[19]_i_2_n_5 ),
        .I5(\rdata[31]_i_4_n_5 ),
        .O(rdata[19]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[19]_i_2 
       (.I0(C_DRAM[49]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[17]),
        .O(\rdata[19]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h1011101010101010)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata[1]_i_2_n_5 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[1]_i_3_n_5 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'h000002000000AAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_5 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(p_0_in),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_3 
       (.I0(\int_C_DRAM_reg_n_5_[1] ),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(A_DRAM[31]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AAF0CC)) 
    \rdata[1]_i_4 
       (.I0(C_DRAM[31]),
        .I1(int_task_ap_done__0),
        .I2(\int_A_DRAM_reg_n_5_[1] ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[18]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[50]),
        .O(rdata[20]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[20]_i_2 
       (.I0(C_DRAM[50]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[18]),
        .O(\rdata[20]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_5_n_5 ),
        .I1(C_DRAM[19]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(A_DRAM[51]),
        .I4(\rdata[21]_i_2_n_5 ),
        .I5(\rdata[31]_i_4_n_5 ),
        .O(rdata[21]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[21]_i_2 
       (.I0(C_DRAM[51]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[19]),
        .O(\rdata[21]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[20]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[52]),
        .O(rdata[22]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[22]_i_2 
       (.I0(C_DRAM[52]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[20]),
        .O(\rdata[22]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[21]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[53]),
        .O(rdata[23]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[23]_i_2 
       (.I0(C_DRAM[53]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[21]),
        .O(\rdata[23]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[22]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[54]),
        .O(rdata[24]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[24]_i_2 
       (.I0(C_DRAM[54]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[22]),
        .O(\rdata[24]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[23]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[55]),
        .O(rdata[25]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[25]_i_2 
       (.I0(C_DRAM[55]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[23]),
        .O(\rdata[25]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[24]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[56]),
        .O(rdata[26]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[26]_i_2 
       (.I0(C_DRAM[56]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[24]),
        .O(\rdata[26]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[25]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[57]),
        .O(rdata[27]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[27]_i_2 
       (.I0(C_DRAM[57]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[25]),
        .O(\rdata[27]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[26]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[58]),
        .O(rdata[28]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[28]_i_2 
       (.I0(C_DRAM[58]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[26]),
        .O(\rdata[28]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_5_n_5 ),
        .I1(C_DRAM[27]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(A_DRAM[59]),
        .I4(\rdata[29]_i_2_n_5 ),
        .I5(\rdata[31]_i_4_n_5 ),
        .O(rdata[29]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[29]_i_2 
       (.I0(C_DRAM[59]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[27]),
        .O(\rdata[29]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(\rdata[2]_i_2_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[32]),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(A_DRAM[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(C_DRAM[32]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_4_in[2]),
        .O(\rdata[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[28]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[60]),
        .O(rdata[30]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[30]_i_2 
       (.I0(C_DRAM[60]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[28]),
        .O(\rdata[30]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[29]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[61]),
        .O(rdata[31]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[31]_i_3 
       (.I0(C_DRAM[61]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[29]),
        .O(\rdata[31]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(\rdata[3]_i_2_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[1]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[33]),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(A_DRAM[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(C_DRAM[33]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_ap_ready__0),
        .O(\rdata[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[34]),
        .O(rdata[4]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[4]_i_2 
       (.I0(C_DRAM[34]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[2]),
        .O(\rdata[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[3]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[35]),
        .O(rdata[5]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[5]_i_2 
       (.I0(C_DRAM[35]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[3]),
        .O(\rdata[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[36]),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[6]_i_2 
       (.I0(C_DRAM[36]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[4]),
        .O(\rdata[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(\rdata[7]_i_2_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[37]),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(A_DRAM[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(C_DRAM[37]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_4_in[7]),
        .O(\rdata[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[6]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[38]),
        .O(rdata[8]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[8]_i_2 
       (.I0(C_DRAM[38]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(A_DRAM[6]),
        .O(\rdata[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[31]_i_5_n_5 ),
        .I3(C_DRAM[7]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(A_DRAM[39]),
        .O(rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_2 
       (.I0(A_DRAM[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(C_DRAM[39]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(interrupt),
        .O(\rdata[9]_i_2_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "top_kernel_mul_24s_17s_41_1_1" *) 
module bd_0_hls_inst_0_top_kernel_mul_24s_17s_41_1_1
   (ap_clk_0,
    select_ln56_3_reg_1580,
    \ap_CS_fsm_reg[63] ,
    \ap_CS_fsm_reg[63]_0 ,
    \ap_CS_fsm_reg[63]_1 ,
    \ap_CS_fsm_reg[63]_2 ,
    \ap_CS_fsm_reg[63]_3 ,
    \ap_CS_fsm_reg[63]_4 ,
    \ap_CS_fsm_reg[63]_5 ,
    \ap_CS_fsm_reg[63]_6 ,
    \ap_CS_fsm_reg[63]_7 ,
    \ap_CS_fsm_reg[63]_8 ,
    \ap_CS_fsm_reg[63]_9 ,
    \ap_CS_fsm_reg[63]_10 ,
    \ap_CS_fsm_reg[63]_11 ,
    \ap_CS_fsm_reg[63]_12 ,
    \ap_CS_fsm_reg[63]_13 ,
    \ap_CS_fsm_reg[63]_14 ,
    \ap_CS_fsm_reg[63]_15 ,
    \ap_CS_fsm_reg[63]_16 ,
    \ap_CS_fsm_reg[63]_17 ,
    \ap_CS_fsm_reg[63]_18 ,
    \ap_CS_fsm_reg[63]_19 ,
    \ap_CS_fsm_reg[63]_20 ,
    \ap_CS_fsm_reg[63]_21 ,
    Q,
    ap_clk,
    q0,
    shl_ln_fu_924_p3);
  output ap_clk_0;
  output select_ln56_3_reg_1580;
  output \ap_CS_fsm_reg[63] ;
  output \ap_CS_fsm_reg[63]_0 ;
  output \ap_CS_fsm_reg[63]_1 ;
  output \ap_CS_fsm_reg[63]_2 ;
  output \ap_CS_fsm_reg[63]_3 ;
  output \ap_CS_fsm_reg[63]_4 ;
  output \ap_CS_fsm_reg[63]_5 ;
  output \ap_CS_fsm_reg[63]_6 ;
  output \ap_CS_fsm_reg[63]_7 ;
  output \ap_CS_fsm_reg[63]_8 ;
  output \ap_CS_fsm_reg[63]_9 ;
  output \ap_CS_fsm_reg[63]_10 ;
  output \ap_CS_fsm_reg[63]_11 ;
  output \ap_CS_fsm_reg[63]_12 ;
  output \ap_CS_fsm_reg[63]_13 ;
  output \ap_CS_fsm_reg[63]_14 ;
  output \ap_CS_fsm_reg[63]_15 ;
  output \ap_CS_fsm_reg[63]_16 ;
  output \ap_CS_fsm_reg[63]_17 ;
  output \ap_CS_fsm_reg[63]_18 ;
  output \ap_CS_fsm_reg[63]_19 ;
  output \ap_CS_fsm_reg[63]_20 ;
  output \ap_CS_fsm_reg[63]_21 ;
  input [1:0]Q;
  input ap_clk;
  input [23:0]q0;
  input [23:0]shl_ln_fu_924_p3;

  wire [1:0]Q;
  wire \ap_CS_fsm_reg[63] ;
  wire \ap_CS_fsm_reg[63]_0 ;
  wire \ap_CS_fsm_reg[63]_1 ;
  wire \ap_CS_fsm_reg[63]_10 ;
  wire \ap_CS_fsm_reg[63]_11 ;
  wire \ap_CS_fsm_reg[63]_12 ;
  wire \ap_CS_fsm_reg[63]_13 ;
  wire \ap_CS_fsm_reg[63]_14 ;
  wire \ap_CS_fsm_reg[63]_15 ;
  wire \ap_CS_fsm_reg[63]_16 ;
  wire \ap_CS_fsm_reg[63]_17 ;
  wire \ap_CS_fsm_reg[63]_18 ;
  wire \ap_CS_fsm_reg[63]_19 ;
  wire \ap_CS_fsm_reg[63]_2 ;
  wire \ap_CS_fsm_reg[63]_20 ;
  wire \ap_CS_fsm_reg[63]_21 ;
  wire \ap_CS_fsm_reg[63]_3 ;
  wire \ap_CS_fsm_reg[63]_4 ;
  wire \ap_CS_fsm_reg[63]_5 ;
  wire \ap_CS_fsm_reg[63]_6 ;
  wire \ap_CS_fsm_reg[63]_7 ;
  wire \ap_CS_fsm_reg[63]_8 ;
  wire \ap_CS_fsm_reg[63]_9 ;
  wire ap_clk;
  wire ap_clk_0;
  wire [40:37]mul_ln56_fu_1104_p2;
  wire [23:0]q0;
  wire select_ln56_3_reg_1580;
  wire \select_ln56_3_reg_1580[22]_i_2_n_5 ;
  wire \select_ln56_3_reg_1580[7]_i_3_n_5 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_10 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_11 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_12 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_13 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_14 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_15 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_16 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_17 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_18 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_19 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_20 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_5 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_6 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_7 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_8 ;
  wire \select_ln56_3_reg_1580_reg[15]_i_2_n_9 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_10 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_11 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_12 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_14 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_15 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_16 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_17 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_18 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_19 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_20 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_6 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_7 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_8 ;
  wire \select_ln56_3_reg_1580_reg[23]_i_3_n_9 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_10 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_11 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_12 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_13 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_14 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_15 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_16 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_17 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_18 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_19 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_20 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_5 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_6 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_7 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_8 ;
  wire \select_ln56_3_reg_1580_reg[7]_i_2_n_9 ;
  wire [16:0]sext_ln55_fu_988_p1;
  wire [23:0]shl_ln_fu_924_p3;
  wire [37:22]sub_ln52_fu_940_p2;
  wire tmp_20_fu_1157_p3;
  wire tmp_product_i_18_n_10;
  wire tmp_product_i_18_n_11;
  wire tmp_product_i_18_n_12;
  wire tmp_product_i_18_n_6;
  wire tmp_product_i_18_n_7;
  wire tmp_product_i_18_n_8;
  wire tmp_product_i_18_n_9;
  wire tmp_product_i_19_n_5;
  wire tmp_product_i_20_n_5;
  wire tmp_product_i_21_n_5;
  wire tmp_product_i_22_n_5;
  wire tmp_product_i_23_n_5;
  wire tmp_product_i_24_n_10;
  wire tmp_product_i_24_n_11;
  wire tmp_product_i_24_n_12;
  wire tmp_product_i_24_n_5;
  wire tmp_product_i_24_n_6;
  wire tmp_product_i_24_n_7;
  wire tmp_product_i_24_n_8;
  wire tmp_product_i_24_n_9;
  wire tmp_product_i_25_n_5;
  wire tmp_product_i_26_n_5;
  wire tmp_product_i_27_n_5;
  wire tmp_product_i_28_n_5;
  wire tmp_product_i_29_n_5;
  wire tmp_product_i_30_n_5;
  wire tmp_product_i_31_n_5;
  wire tmp_product_i_32_n_5;
  wire tmp_product_i_33_n_5;
  wire tmp_product_i_34_n_5;
  wire tmp_product_i_35_n_5;
  wire tmp_product_i_36_n_10;
  wire tmp_product_i_36_n_11;
  wire tmp_product_i_36_n_12;
  wire tmp_product_i_36_n_5;
  wire tmp_product_i_36_n_6;
  wire tmp_product_i_36_n_7;
  wire tmp_product_i_36_n_8;
  wire tmp_product_i_36_n_9;
  wire tmp_product_i_37_n_5;
  wire tmp_product_i_38_n_5;
  wire tmp_product_i_39_n_5;
  wire tmp_product_i_40_n_5;
  wire tmp_product_i_41_n_5;
  wire tmp_product_i_42_n_5;
  wire tmp_product_i_43_n_5;
  wire tmp_product_i_44_n_5;
  wire tmp_product_i_45_n_5;
  wire tmp_product_i_46_n_5;
  wire tmp_product_i_47_n_5;
  wire tmp_product_i_48_n_5;
  wire tmp_product_i_49_n_5;
  wire tmp_product_i_50_n_5;
  wire tmp_product_i_51_n_5;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [22:0]trunc_ln5_fu_1121_p4;
  wire zext_ln56_fu_1147_p1;
  wire [7:7]\NLW_select_ln56_3_reg_1580_reg[23]_i_3_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:41]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire [7:7]NLW_tmp_product_i_18_CO_UNCONNECTED;
  wire [7:0]NLW_tmp_product_i_36_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[0]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[7]_i_2_n_20 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[10]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[15]_i_2_n_18 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[11]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[15]_i_2_n_17 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[12]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[15]_i_2_n_16 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[13]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[15]_i_2_n_15 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[14]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[15]_i_2_n_14 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[15]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[15]_i_2_n_13 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[16]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[23]_i_3_n_20 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[17]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[23]_i_3_n_19 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[18]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[23]_i_3_n_18 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[19]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[23]_i_3_n_17 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[1]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[7]_i_2_n_19 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[20]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[23]_i_3_n_16 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[21]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[23]_i_3_n_15 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_20 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[22]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[23]_i_3_n_14 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_21 ));
  LUT6 #(
    .INIT(64'h222AAAAAAAAAAAA8)) 
    \select_ln56_3_reg_1580[22]_i_2 
       (.I0(Q[1]),
        .I1(mul_ln56_fu_1104_p2[40]),
        .I2(tmp_20_fu_1157_p3),
        .I3(mul_ln56_fu_1104_p2[37]),
        .I4(mul_ln56_fu_1104_p2[39]),
        .I5(mul_ln56_fu_1104_p2[38]),
        .O(\select_ln56_3_reg_1580[22]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \select_ln56_3_reg_1580[23]_i_1 
       (.I0(mul_ln56_fu_1104_p2[38]),
        .I1(mul_ln56_fu_1104_p2[39]),
        .I2(mul_ln56_fu_1104_p2[37]),
        .I3(tmp_20_fu_1157_p3),
        .I4(Q[1]),
        .I5(mul_ln56_fu_1104_p2[40]),
        .O(select_ln56_3_reg_1580));
  LUT5 #(
    .INIT(32'hFF7FFFFE)) 
    \select_ln56_3_reg_1580[23]_i_2 
       (.I0(mul_ln56_fu_1104_p2[38]),
        .I1(mul_ln56_fu_1104_p2[39]),
        .I2(mul_ln56_fu_1104_p2[37]),
        .I3(tmp_20_fu_1157_p3),
        .I4(mul_ln56_fu_1104_p2[40]),
        .O(ap_clk_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[2]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[7]_i_2_n_18 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[3]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[7]_i_2_n_17 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[4]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[7]_i_2_n_16 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[5]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[7]_i_2_n_15 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[6]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[7]_i_2_n_14 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[7]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[7]_i_2_n_13 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln56_3_reg_1580[7]_i_3 
       (.I0(trunc_ln5_fu_1121_p4[0]),
        .I1(zext_ln56_fu_1147_p1),
        .O(\select_ln56_3_reg_1580[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[8]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[15]_i_2_n_20 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln56_3_reg_1580[9]_i_1 
       (.I0(\select_ln56_3_reg_1580_reg[15]_i_2_n_19 ),
        .I1(\select_ln56_3_reg_1580[22]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[63]_8 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln56_3_reg_1580_reg[15]_i_2 
       (.CI(\select_ln56_3_reg_1580_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\select_ln56_3_reg_1580_reg[15]_i_2_n_5 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_6 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_7 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_8 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_9 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_10 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_11 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln56_3_reg_1580_reg[15]_i_2_n_13 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_14 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_15 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_16 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_17 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_18 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_19 ,\select_ln56_3_reg_1580_reg[15]_i_2_n_20 }),
        .S(trunc_ln5_fu_1121_p4[15:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln56_3_reg_1580_reg[23]_i_3 
       (.CI(\select_ln56_3_reg_1580_reg[15]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln56_3_reg_1580_reg[23]_i_3_CO_UNCONNECTED [7],\select_ln56_3_reg_1580_reg[23]_i_3_n_6 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_7 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_8 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_9 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_10 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_11 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_20_fu_1157_p3,\select_ln56_3_reg_1580_reg[23]_i_3_n_14 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_15 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_16 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_17 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_18 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_19 ,\select_ln56_3_reg_1580_reg[23]_i_3_n_20 }),
        .S({mul_ln56_fu_1104_p2[37],trunc_ln5_fu_1121_p4[22:16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln56_3_reg_1580_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\select_ln56_3_reg_1580_reg[7]_i_2_n_5 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_6 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_7 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_8 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_9 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_10 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_11 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,trunc_ln5_fu_1121_p4[0]}),
        .O({\select_ln56_3_reg_1580_reg[7]_i_2_n_13 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_14 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_15 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_16 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_17 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_18 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_19 ,\select_ln56_3_reg_1580_reg[7]_i_2_n_20 }),
        .S({trunc_ln5_fu_1121_p4[7:1],\select_ln56_3_reg_1580[7]_i_3_n_5 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({q0[23],q0[23],q0[23],q0[23],q0[23],q0[23],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sext_ln55_fu_988_p1[16],sext_ln55_fu_988_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:41],mul_ln56_fu_1104_p2,trunc_ln5_fu_1121_p4,zext_ln56_fu_1147_p1,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    tmp_product_i_1
       (.I0(shl_ln_fu_924_p3[23]),
        .I1(sub_ln52_fu_940_p2[37]),
        .I2(tmp_product_i_19_n_5),
        .O(sext_ln55_fu_988_p1[16]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    tmp_product_i_10
       (.I0(sub_ln52_fu_940_p2[29]),
        .I1(tmp_product_i_25_n_5),
        .I2(sub_ln52_fu_940_p2[28]),
        .I3(shl_ln_fu_924_p3[23]),
        .I4(shl_ln_fu_924_p3[15]),
        .O(sext_ln55_fu_988_p1[7]));
  LUT4 #(
    .INIT(16'h6F60)) 
    tmp_product_i_11
       (.I0(sub_ln52_fu_940_p2[28]),
        .I1(tmp_product_i_25_n_5),
        .I2(shl_ln_fu_924_p3[23]),
        .I3(shl_ln_fu_924_p3[14]),
        .O(sext_ln55_fu_988_p1[6]));
  LUT4 #(
    .INIT(16'h6F60)) 
    tmp_product_i_12
       (.I0(sub_ln52_fu_940_p2[27]),
        .I1(tmp_product_i_26_n_5),
        .I2(shl_ln_fu_924_p3[23]),
        .I3(shl_ln_fu_924_p3[13]),
        .O(sext_ln55_fu_988_p1[5]));
  LUT4 #(
    .INIT(16'h6F60)) 
    tmp_product_i_13
       (.I0(sub_ln52_fu_940_p2[26]),
        .I1(tmp_product_i_27_n_5),
        .I2(shl_ln_fu_924_p3[23]),
        .I3(shl_ln_fu_924_p3[12]),
        .O(sext_ln55_fu_988_p1[4]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    tmp_product_i_14
       (.I0(sub_ln52_fu_940_p2[25]),
        .I1(sub_ln52_fu_940_p2[23]),
        .I2(sub_ln52_fu_940_p2[22]),
        .I3(sub_ln52_fu_940_p2[24]),
        .I4(shl_ln_fu_924_p3[23]),
        .I5(shl_ln_fu_924_p3[11]),
        .O(sext_ln55_fu_988_p1[3]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    tmp_product_i_15
       (.I0(sub_ln52_fu_940_p2[24]),
        .I1(sub_ln52_fu_940_p2[22]),
        .I2(sub_ln52_fu_940_p2[23]),
        .I3(shl_ln_fu_924_p3[23]),
        .I4(shl_ln_fu_924_p3[10]),
        .O(sext_ln55_fu_988_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    tmp_product_i_16
       (.I0(sub_ln52_fu_940_p2[23]),
        .I1(sub_ln52_fu_940_p2[22]),
        .I2(shl_ln_fu_924_p3[23]),
        .I3(shl_ln_fu_924_p3[9]),
        .O(sext_ln55_fu_988_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(sub_ln52_fu_940_p2[22]),
        .I1(shl_ln_fu_924_p3[23]),
        .I2(shl_ln_fu_924_p3[8]),
        .O(sext_ln55_fu_988_p1[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_i_18
       (.CI(tmp_product_i_24_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product_i_18_CO_UNCONNECTED[7],tmp_product_i_18_n_6,tmp_product_i_18_n_7,tmp_product_i_18_n_8,tmp_product_i_18_n_9,tmp_product_i_18_n_10,tmp_product_i_18_n_11,tmp_product_i_18_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln52_fu_940_p2[37:30]),
        .S({tmp_product_i_28_n_5,tmp_product_i_29_n_5,tmp_product_i_30_n_5,tmp_product_i_31_n_5,tmp_product_i_32_n_5,tmp_product_i_33_n_5,tmp_product_i_34_n_5,tmp_product_i_35_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    tmp_product_i_19
       (.I0(sub_ln52_fu_940_p2[36]),
        .I1(sub_ln52_fu_940_p2[34]),
        .I2(tmp_product_i_21_n_5),
        .I3(sub_ln52_fu_940_p2[33]),
        .I4(sub_ln52_fu_940_p2[35]),
        .O(tmp_product_i_19_n_5));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h82)) 
    tmp_product_i_2
       (.I0(shl_ln_fu_924_p3[23]),
        .I1(tmp_product_i_19_n_5),
        .I2(sub_ln52_fu_940_p2[37]),
        .O(sext_ln55_fu_988_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_product_i_20
       (.I0(sub_ln52_fu_940_p2[35]),
        .I1(sub_ln52_fu_940_p2[33]),
        .I2(tmp_product_i_21_n_5),
        .I3(sub_ln52_fu_940_p2[34]),
        .O(tmp_product_i_20_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_product_i_21
       (.I0(sub_ln52_fu_940_p2[32]),
        .I1(sub_ln52_fu_940_p2[30]),
        .I2(sub_ln52_fu_940_p2[28]),
        .I3(tmp_product_i_25_n_5),
        .I4(sub_ln52_fu_940_p2[29]),
        .I5(sub_ln52_fu_940_p2[31]),
        .O(tmp_product_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_product_i_22
       (.I0(sub_ln52_fu_940_p2[31]),
        .I1(sub_ln52_fu_940_p2[29]),
        .I2(tmp_product_i_25_n_5),
        .I3(sub_ln52_fu_940_p2[28]),
        .I4(sub_ln52_fu_940_p2[30]),
        .O(tmp_product_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_product_i_23
       (.I0(sub_ln52_fu_940_p2[30]),
        .I1(sub_ln52_fu_940_p2[28]),
        .I2(tmp_product_i_25_n_5),
        .I3(sub_ln52_fu_940_p2[29]),
        .O(tmp_product_i_23_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_i_24
       (.CI(tmp_product_i_36_n_5),
        .CI_TOP(1'b0),
        .CO({tmp_product_i_24_n_5,tmp_product_i_24_n_6,tmp_product_i_24_n_7,tmp_product_i_24_n_8,tmp_product_i_24_n_9,tmp_product_i_24_n_10,tmp_product_i_24_n_11,tmp_product_i_24_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln52_fu_940_p2[29:22]),
        .S({tmp_product_i_37_n_5,tmp_product_i_38_n_5,tmp_product_i_39_n_5,tmp_product_i_40_n_5,tmp_product_i_41_n_5,tmp_product_i_42_n_5,tmp_product_i_43_n_5,tmp_product_i_44_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_product_i_25
       (.I0(sub_ln52_fu_940_p2[27]),
        .I1(sub_ln52_fu_940_p2[25]),
        .I2(sub_ln52_fu_940_p2[23]),
        .I3(sub_ln52_fu_940_p2[22]),
        .I4(sub_ln52_fu_940_p2[24]),
        .I5(sub_ln52_fu_940_p2[26]),
        .O(tmp_product_i_25_n_5));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_product_i_26
       (.I0(sub_ln52_fu_940_p2[26]),
        .I1(sub_ln52_fu_940_p2[24]),
        .I2(sub_ln52_fu_940_p2[22]),
        .I3(sub_ln52_fu_940_p2[23]),
        .I4(sub_ln52_fu_940_p2[25]),
        .O(tmp_product_i_26_n_5));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_product_i_27
       (.I0(sub_ln52_fu_940_p2[25]),
        .I1(sub_ln52_fu_940_p2[23]),
        .I2(sub_ln52_fu_940_p2[22]),
        .I3(sub_ln52_fu_940_p2[24]),
        .O(tmp_product_i_27_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_28
       (.I0(shl_ln_fu_924_p3[23]),
        .O(tmp_product_i_28_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_29
       (.I0(shl_ln_fu_924_p3[22]),
        .O(tmp_product_i_29_n_5));
  LUT4 #(
    .INIT(16'h6F60)) 
    tmp_product_i_3
       (.I0(sub_ln52_fu_940_p2[36]),
        .I1(tmp_product_i_20_n_5),
        .I2(shl_ln_fu_924_p3[23]),
        .I3(shl_ln_fu_924_p3[22]),
        .O(sext_ln55_fu_988_p1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_30
       (.I0(shl_ln_fu_924_p3[21]),
        .O(tmp_product_i_30_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_31
       (.I0(shl_ln_fu_924_p3[20]),
        .O(tmp_product_i_31_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_32
       (.I0(shl_ln_fu_924_p3[19]),
        .O(tmp_product_i_32_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_33
       (.I0(shl_ln_fu_924_p3[18]),
        .O(tmp_product_i_33_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_34
       (.I0(shl_ln_fu_924_p3[17]),
        .O(tmp_product_i_34_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_35
       (.I0(shl_ln_fu_924_p3[16]),
        .O(tmp_product_i_35_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_i_36
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_i_36_n_5,tmp_product_i_36_n_6,tmp_product_i_36_n_7,tmp_product_i_36_n_8,tmp_product_i_36_n_9,tmp_product_i_36_n_10,tmp_product_i_36_n_11,tmp_product_i_36_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_tmp_product_i_36_O_UNCONNECTED[7:0]),
        .S({tmp_product_i_45_n_5,tmp_product_i_46_n_5,tmp_product_i_47_n_5,tmp_product_i_48_n_5,tmp_product_i_49_n_5,tmp_product_i_50_n_5,tmp_product_i_51_n_5,shl_ln_fu_924_p3[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_37
       (.I0(shl_ln_fu_924_p3[15]),
        .O(tmp_product_i_37_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_38
       (.I0(shl_ln_fu_924_p3[14]),
        .O(tmp_product_i_38_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_39
       (.I0(shl_ln_fu_924_p3[13]),
        .O(tmp_product_i_39_n_5));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    tmp_product_i_4
       (.I0(sub_ln52_fu_940_p2[35]),
        .I1(sub_ln52_fu_940_p2[33]),
        .I2(tmp_product_i_21_n_5),
        .I3(sub_ln52_fu_940_p2[34]),
        .I4(shl_ln_fu_924_p3[23]),
        .I5(shl_ln_fu_924_p3[21]),
        .O(sext_ln55_fu_988_p1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_40
       (.I0(shl_ln_fu_924_p3[12]),
        .O(tmp_product_i_40_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_41
       (.I0(shl_ln_fu_924_p3[11]),
        .O(tmp_product_i_41_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_42
       (.I0(shl_ln_fu_924_p3[10]),
        .O(tmp_product_i_42_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_43
       (.I0(shl_ln_fu_924_p3[9]),
        .O(tmp_product_i_43_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_44
       (.I0(shl_ln_fu_924_p3[8]),
        .O(tmp_product_i_44_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_45
       (.I0(shl_ln_fu_924_p3[7]),
        .O(tmp_product_i_45_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_46
       (.I0(shl_ln_fu_924_p3[6]),
        .O(tmp_product_i_46_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_47
       (.I0(shl_ln_fu_924_p3[5]),
        .O(tmp_product_i_47_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_48
       (.I0(shl_ln_fu_924_p3[4]),
        .O(tmp_product_i_48_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_49
       (.I0(shl_ln_fu_924_p3[3]),
        .O(tmp_product_i_49_n_5));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    tmp_product_i_5
       (.I0(sub_ln52_fu_940_p2[34]),
        .I1(tmp_product_i_21_n_5),
        .I2(sub_ln52_fu_940_p2[33]),
        .I3(shl_ln_fu_924_p3[23]),
        .I4(shl_ln_fu_924_p3[20]),
        .O(sext_ln55_fu_988_p1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_50
       (.I0(shl_ln_fu_924_p3[2]),
        .O(tmp_product_i_50_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_51
       (.I0(shl_ln_fu_924_p3[1]),
        .O(tmp_product_i_51_n_5));
  LUT4 #(
    .INIT(16'h6F60)) 
    tmp_product_i_6
       (.I0(sub_ln52_fu_940_p2[33]),
        .I1(tmp_product_i_21_n_5),
        .I2(shl_ln_fu_924_p3[23]),
        .I3(shl_ln_fu_924_p3[19]),
        .O(sext_ln55_fu_988_p1[11]));
  LUT4 #(
    .INIT(16'h6F60)) 
    tmp_product_i_7
       (.I0(sub_ln52_fu_940_p2[32]),
        .I1(tmp_product_i_22_n_5),
        .I2(shl_ln_fu_924_p3[23]),
        .I3(shl_ln_fu_924_p3[18]),
        .O(sext_ln55_fu_988_p1[10]));
  LUT4 #(
    .INIT(16'h6F60)) 
    tmp_product_i_8
       (.I0(sub_ln52_fu_940_p2[31]),
        .I1(tmp_product_i_23_n_5),
        .I2(shl_ln_fu_924_p3[23]),
        .I3(shl_ln_fu_924_p3[17]),
        .O(sext_ln55_fu_988_p1[9]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    tmp_product_i_9
       (.I0(sub_ln52_fu_940_p2[30]),
        .I1(sub_ln52_fu_940_p2[28]),
        .I2(tmp_product_i_25_n_5),
        .I3(sub_ln52_fu_940_p2[29]),
        .I4(shl_ln_fu_924_p3[23]),
        .I5(shl_ln_fu_924_p3[16]),
        .O(sext_ln55_fu_988_p1[8]));
endmodule

(* ORIG_REF_NAME = "top_kernel_sdiv_38ns_24s_38_42_seq_1" *) 
module bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_seq_1
   (select_ln38_1_fu_838_p3,
    \r_stage_reg[0] ,
    ap_clk,
    q0,
    conv_i366_reg_1478,
    Q);
  output [23:0]select_ln38_1_fu_838_p3;
  input [0:0]\r_stage_reg[0] ;
  input ap_clk;
  input [23:0]q0;
  input [23:0]conv_i366_reg_1478;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire [23:0]conv_i366_reg_1478;
  wire \dividend0_reg_n_5_[14] ;
  wire \dividend0_reg_n_5_[15] ;
  wire \dividend0_reg_n_5_[16] ;
  wire \dividend0_reg_n_5_[17] ;
  wire \dividend0_reg_n_5_[18] ;
  wire \dividend0_reg_n_5_[19] ;
  wire \dividend0_reg_n_5_[20] ;
  wire \dividend0_reg_n_5_[21] ;
  wire \dividend0_reg_n_5_[22] ;
  wire \dividend0_reg_n_5_[23] ;
  wire \dividend0_reg_n_5_[24] ;
  wire \dividend0_reg_n_5_[25] ;
  wire \dividend0_reg_n_5_[26] ;
  wire \dividend0_reg_n_5_[27] ;
  wire \dividend0_reg_n_5_[28] ;
  wire \dividend0_reg_n_5_[29] ;
  wire \dividend0_reg_n_5_[30] ;
  wire \dividend0_reg_n_5_[31] ;
  wire \dividend0_reg_n_5_[32] ;
  wire \dividend0_reg_n_5_[33] ;
  wire \dividend0_reg_n_5_[34] ;
  wire \dividend0_reg_n_5_[35] ;
  wire \dividend0_reg_n_5_[36] ;
  wire \divisor0_reg_n_5_[0] ;
  wire \divisor0_reg_n_5_[10] ;
  wire \divisor0_reg_n_5_[11] ;
  wire \divisor0_reg_n_5_[12] ;
  wire \divisor0_reg_n_5_[13] ;
  wire \divisor0_reg_n_5_[14] ;
  wire \divisor0_reg_n_5_[15] ;
  wire \divisor0_reg_n_5_[16] ;
  wire \divisor0_reg_n_5_[17] ;
  wire \divisor0_reg_n_5_[18] ;
  wire \divisor0_reg_n_5_[19] ;
  wire \divisor0_reg_n_5_[1] ;
  wire \divisor0_reg_n_5_[20] ;
  wire \divisor0_reg_n_5_[21] ;
  wire \divisor0_reg_n_5_[22] ;
  wire \divisor0_reg_n_5_[2] ;
  wire \divisor0_reg_n_5_[3] ;
  wire \divisor0_reg_n_5_[4] ;
  wire \divisor0_reg_n_5_[5] ;
  wire \divisor0_reg_n_5_[6] ;
  wire \divisor0_reg_n_5_[7] ;
  wire \divisor0_reg_n_5_[8] ;
  wire \divisor0_reg_n_5_[9] ;
  wire done0;
  wire [37:0]grp_fu_741_p2;
  wire icmp_ln38_fu_776_p2;
  wire p_0_in;
  wire p_1_in;
  wire [23:0]q0;
  wire [0:0]\r_stage_reg[0] ;
  wire ram_reg_bram_0_i_33_n_5;
  wire ram_reg_bram_0_i_36_n_5;
  wire ram_reg_bram_0_i_37_n_5;
  wire ram_reg_bram_0_i_38_n_5;
  wire ram_reg_bram_0_i_39_n_5;
  wire ram_reg_bram_0_i_40_n_5;
  wire [23:0]select_ln38_1_fu_838_p3;
  wire start0;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_10;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_11;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_12;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_13;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_14;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_15;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_16;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_17;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_18;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_19;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_20;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_21;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_22;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_23;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_24;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_25;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_26;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_27;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_28;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_29;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_30;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_31;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_32;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_33;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_34;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_35;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_36;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_37;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_38;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_39;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_40;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_41;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_42;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_43;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_6;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_7;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_8;
  wire top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_9;

  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[0]),
        .Q(\dividend0_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[1]),
        .Q(\dividend0_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[2]),
        .Q(\dividend0_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[3]),
        .Q(\dividend0_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[4]),
        .Q(\dividend0_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[5]),
        .Q(\dividend0_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[6]),
        .Q(\dividend0_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[7]),
        .Q(\dividend0_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[8]),
        .Q(\dividend0_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[9]),
        .Q(\dividend0_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[10]),
        .Q(\dividend0_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[11]),
        .Q(\dividend0_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[12]),
        .Q(\dividend0_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[13]),
        .Q(\dividend0_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[14]),
        .Q(\dividend0_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[15]),
        .Q(\dividend0_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[16]),
        .Q(\dividend0_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[17]),
        .Q(\dividend0_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[18]),
        .Q(\dividend0_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[19]),
        .Q(\dividend0_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[20]),
        .Q(\dividend0_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[21]),
        .Q(\dividend0_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \dividend0_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[22]),
        .Q(\dividend0_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \dividend0_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(q0[23]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[0]),
        .Q(\divisor0_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[10]),
        .Q(\divisor0_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[11]),
        .Q(\divisor0_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[12]),
        .Q(\divisor0_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[13]),
        .Q(\divisor0_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[14]),
        .Q(\divisor0_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[15]),
        .Q(\divisor0_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[16]),
        .Q(\divisor0_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[17]),
        .Q(\divisor0_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[18]),
        .Q(\divisor0_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[19]),
        .Q(\divisor0_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[1]),
        .Q(\divisor0_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[20]),
        .Q(\divisor0_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[21]),
        .Q(\divisor0_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[22]),
        .Q(\divisor0_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[23]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[2]),
        .Q(\divisor0_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[3]),
        .Q(\divisor0_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[4]),
        .Q(\divisor0_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[5]),
        .Q(\divisor0_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[6]),
        .Q(\divisor0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[7]),
        .Q(\divisor0_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[8]),
        .Q(\divisor0_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(conv_i366_reg_1478[9]),
        .Q(\divisor0_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_43),
        .Q(grp_fu_741_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_33),
        .Q(grp_fu_741_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_32),
        .Q(grp_fu_741_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_31),
        .Q(grp_fu_741_p2[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_30),
        .Q(grp_fu_741_p2[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_29),
        .Q(grp_fu_741_p2[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_28),
        .Q(grp_fu_741_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_27),
        .Q(grp_fu_741_p2[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_26),
        .Q(grp_fu_741_p2[17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_25),
        .Q(grp_fu_741_p2[18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_24),
        .Q(grp_fu_741_p2[19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_42),
        .Q(grp_fu_741_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_23),
        .Q(grp_fu_741_p2[20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_22),
        .Q(grp_fu_741_p2[21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_21),
        .Q(grp_fu_741_p2[22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_20),
        .Q(grp_fu_741_p2[23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_19),
        .Q(grp_fu_741_p2[24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_18),
        .Q(grp_fu_741_p2[25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_17),
        .Q(grp_fu_741_p2[26]),
        .R(1'b0));
  FDRE \quot_reg[27] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_16),
        .Q(grp_fu_741_p2[27]),
        .R(1'b0));
  FDRE \quot_reg[28] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_15),
        .Q(grp_fu_741_p2[28]),
        .R(1'b0));
  FDRE \quot_reg[29] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_14),
        .Q(grp_fu_741_p2[29]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_41),
        .Q(grp_fu_741_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[30] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_13),
        .Q(grp_fu_741_p2[30]),
        .R(1'b0));
  FDRE \quot_reg[31] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_12),
        .Q(grp_fu_741_p2[31]),
        .R(1'b0));
  FDRE \quot_reg[32] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_11),
        .Q(grp_fu_741_p2[32]),
        .R(1'b0));
  FDRE \quot_reg[33] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_10),
        .Q(grp_fu_741_p2[33]),
        .R(1'b0));
  FDRE \quot_reg[34] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_9),
        .Q(grp_fu_741_p2[34]),
        .R(1'b0));
  FDRE \quot_reg[35] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_8),
        .Q(grp_fu_741_p2[35]),
        .R(1'b0));
  FDRE \quot_reg[36] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_7),
        .Q(grp_fu_741_p2[36]),
        .R(1'b0));
  FDRE \quot_reg[37] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_6),
        .Q(grp_fu_741_p2[37]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_40),
        .Q(grp_fu_741_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_39),
        .Q(grp_fu_741_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_38),
        .Q(grp_fu_741_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_37),
        .Q(grp_fu_741_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_36),
        .Q(grp_fu_741_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_35),
        .Q(grp_fu_741_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_34),
        .Q(grp_fu_741_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_13__1
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[15]),
        .O(select_ln38_1_fu_838_p3[15]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_14__1
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[14]),
        .O(select_ln38_1_fu_838_p3[14]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_15__1
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[13]),
        .O(select_ln38_1_fu_838_p3[13]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[12]),
        .O(select_ln38_1_fu_838_p3[12]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[11]),
        .O(select_ln38_1_fu_838_p3[11]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[10]),
        .O(select_ln38_1_fu_838_p3[10]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[9]),
        .O(select_ln38_1_fu_838_p3[9]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_20
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[8]),
        .O(select_ln38_1_fu_838_p3[8]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[7]),
        .O(select_ln38_1_fu_838_p3[7]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[6]),
        .O(select_ln38_1_fu_838_p3[6]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[5]),
        .O(select_ln38_1_fu_838_p3[5]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[4]),
        .O(select_ln38_1_fu_838_p3[4]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[3]),
        .O(select_ln38_1_fu_838_p3[3]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[2]),
        .O(select_ln38_1_fu_838_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[1]),
        .O(select_ln38_1_fu_838_p3[1]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[0]),
        .O(select_ln38_1_fu_838_p3[0]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[17]),
        .O(select_ln38_1_fu_838_p3[17]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[16]),
        .O(select_ln38_1_fu_838_p3[16]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_bram_0_i_33
       (.I0(ram_reg_bram_0_i_36_n_5),
        .I1(ram_reg_bram_0_i_37_n_5),
        .I2(ram_reg_bram_0_i_38_n_5),
        .I3(grp_fu_741_p2[23]),
        .I4(grp_fu_741_p2[37]),
        .O(ram_reg_bram_0_i_33_n_5));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_0_i_39_n_5),
        .I1(ram_reg_bram_0_i_40_n_5),
        .I2(grp_fu_741_p2[30]),
        .I3(grp_fu_741_p2[31]),
        .I4(grp_fu_741_p2[28]),
        .I5(grp_fu_741_p2[29]),
        .O(icmp_ln38_fu_776_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_36
       (.I0(grp_fu_741_p2[37]),
        .I1(grp_fu_741_p2[36]),
        .I2(grp_fu_741_p2[33]),
        .I3(grp_fu_741_p2[32]),
        .I4(grp_fu_741_p2[35]),
        .I5(grp_fu_741_p2[34]),
        .O(ram_reg_bram_0_i_36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_37
       (.I0(grp_fu_741_p2[26]),
        .I1(grp_fu_741_p2[27]),
        .I2(grp_fu_741_p2[24]),
        .I3(grp_fu_741_p2[25]),
        .O(ram_reg_bram_0_i_37_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_38
       (.I0(grp_fu_741_p2[30]),
        .I1(grp_fu_741_p2[31]),
        .I2(grp_fu_741_p2[28]),
        .I3(grp_fu_741_p2[29]),
        .O(ram_reg_bram_0_i_38_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_39
       (.I0(grp_fu_741_p2[37]),
        .I1(grp_fu_741_p2[36]),
        .I2(grp_fu_741_p2[33]),
        .I3(grp_fu_741_p2[32]),
        .I4(grp_fu_741_p2[35]),
        .I5(grp_fu_741_p2[34]),
        .O(ram_reg_bram_0_i_39_n_5));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_bram_0_i_40
       (.I0(grp_fu_741_p2[26]),
        .I1(grp_fu_741_p2[27]),
        .I2(grp_fu_741_p2[24]),
        .I3(grp_fu_741_p2[25]),
        .O(ram_reg_bram_0_i_40_n_5));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h54)) 
    ram_reg_bram_10_i_2
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(grp_fu_741_p2[23]),
        .I2(grp_fu_741_p2[37]),
        .O(select_ln38_1_fu_838_p3[23]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_10_i_3
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[22]),
        .O(select_ln38_1_fu_838_p3[22]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_8_i_4__1
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[21]),
        .O(select_ln38_1_fu_838_p3[21]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_8_i_5
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[20]),
        .O(select_ln38_1_fu_838_p3[20]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_8_i_6
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[19]),
        .O(select_ln38_1_fu_838_p3[19]));
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    ram_reg_bram_8_i_7
       (.I0(ram_reg_bram_0_i_33_n_5),
        .I1(icmp_ln38_fu_776_p2),
        .I2(grp_fu_741_p2[23]),
        .I3(grp_fu_741_p2[37]),
        .I4(grp_fu_741_p2[18]),
        .O(select_ln38_1_fu_838_p3[18]));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(start0),
        .R(1'b0));
  bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u
       (.D(\dividend0_reg_n_5_[14] ),
        .E(start0),
        .O274({top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_6,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_7,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_8,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_9,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_10,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_11,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_12,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_13,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_14,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_15,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_16,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_17,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_18,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_19,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_20,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_21,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_22,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_23,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_24,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_25,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_26,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_27,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_28,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_29,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_30,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_31,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_32,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_33,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_34,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_35,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_36,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_37,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_38,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_39,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_40,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_41,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_42,top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u_n_43}),
        .ap_clk(ap_clk),
        .\dividend0_reg[15]_0 (\dividend0_reg_n_5_[15] ),
        .\dividend0_reg[16]_0 (\dividend0_reg_n_5_[16] ),
        .\dividend0_reg[17]_0 (\dividend0_reg_n_5_[17] ),
        .\dividend0_reg[18]_0 (\dividend0_reg_n_5_[18] ),
        .\dividend0_reg[19]_0 (\dividend0_reg_n_5_[19] ),
        .\dividend0_reg[20]_0 (\dividend0_reg_n_5_[20] ),
        .\dividend0_reg[21]_0 (\dividend0_reg_n_5_[21] ),
        .\dividend0_reg[22]_0 (\dividend0_reg_n_5_[22] ),
        .\dividend0_reg[23]_0 (\dividend0_reg_n_5_[23] ),
        .\dividend0_reg[24]_0 (\dividend0_reg_n_5_[24] ),
        .\dividend0_reg[25]_0 (\dividend0_reg_n_5_[25] ),
        .\dividend0_reg[26]_0 (\dividend0_reg_n_5_[26] ),
        .\dividend0_reg[27]_0 (\dividend0_reg_n_5_[27] ),
        .\dividend0_reg[28]_0 (\dividend0_reg_n_5_[28] ),
        .\dividend0_reg[29]_0 (\dividend0_reg_n_5_[29] ),
        .\dividend0_reg[30]_0 (\dividend0_reg_n_5_[30] ),
        .\dividend0_reg[31]_0 (\dividend0_reg_n_5_[31] ),
        .\dividend0_reg[32]_0 (\dividend0_reg_n_5_[32] ),
        .\dividend0_reg[33]_0 (\dividend0_reg_n_5_[33] ),
        .\dividend0_reg[34]_0 (\dividend0_reg_n_5_[34] ),
        .\dividend0_reg[35]_0 (\dividend0_reg_n_5_[35] ),
        .\dividend0_reg[36]_0 (\dividend0_reg_n_5_[36] ),
        .\divisor0_reg[0]_0 (\divisor0_reg_n_5_[0] ),
        .\divisor0_reg[10]_0 (\divisor0_reg_n_5_[10] ),
        .\divisor0_reg[11]_0 (\divisor0_reg_n_5_[11] ),
        .\divisor0_reg[12]_0 (\divisor0_reg_n_5_[12] ),
        .\divisor0_reg[13]_0 (\divisor0_reg_n_5_[13] ),
        .\divisor0_reg[14]_0 (\divisor0_reg_n_5_[14] ),
        .\divisor0_reg[15]_0 (\divisor0_reg_n_5_[15] ),
        .\divisor0_reg[16]_0 (\divisor0_reg_n_5_[16] ),
        .\divisor0_reg[17]_0 (\divisor0_reg_n_5_[17] ),
        .\divisor0_reg[18]_0 (\divisor0_reg_n_5_[18] ),
        .\divisor0_reg[19]_0 (\divisor0_reg_n_5_[19] ),
        .\divisor0_reg[1]_0 (\divisor0_reg_n_5_[1] ),
        .\divisor0_reg[20]_0 (\divisor0_reg_n_5_[20] ),
        .\divisor0_reg[21]_0 (\divisor0_reg_n_5_[21] ),
        .\divisor0_reg[22]_0 (\divisor0_reg_n_5_[22] ),
        .\divisor0_reg[2]_0 (\divisor0_reg_n_5_[2] ),
        .\divisor0_reg[3]_0 (\divisor0_reg_n_5_[3] ),
        .\divisor0_reg[4]_0 (\divisor0_reg_n_5_[4] ),
        .\divisor0_reg[5]_0 (\divisor0_reg_n_5_[5] ),
        .\divisor0_reg[6]_0 (\divisor0_reg_n_5_[6] ),
        .\divisor0_reg[7]_0 (\divisor0_reg_n_5_[7] ),
        .\divisor0_reg[8]_0 (\divisor0_reg_n_5_[8] ),
        .\divisor0_reg[9]_0 (\divisor0_reg_n_5_[9] ),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .\r_stage_reg[0]_0 (\r_stage_reg[0] ),
        .\r_stage_reg[38]_0 (done0));
endmodule

(* ORIG_REF_NAME = "top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq" *) 
module bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq
   (\r_stage_reg[38]_0 ,
    O274,
    E,
    ap_clk,
    \r_stage_reg[0]_0 ,
    D,
    \divisor0_reg[0]_0 ,
    \dividend0_reg[15]_0 ,
    \dividend0_reg[16]_0 ,
    \dividend0_reg[17]_0 ,
    \dividend0_reg[18]_0 ,
    \dividend0_reg[19]_0 ,
    \dividend0_reg[20]_0 ,
    \dividend0_reg[21]_0 ,
    \dividend0_reg[22]_0 ,
    \dividend0_reg[23]_0 ,
    \dividend0_reg[24]_0 ,
    \dividend0_reg[25]_0 ,
    \dividend0_reg[26]_0 ,
    \dividend0_reg[27]_0 ,
    \dividend0_reg[28]_0 ,
    \dividend0_reg[29]_0 ,
    \dividend0_reg[30]_0 ,
    \dividend0_reg[31]_0 ,
    \dividend0_reg[32]_0 ,
    \dividend0_reg[33]_0 ,
    \dividend0_reg[34]_0 ,
    \dividend0_reg[35]_0 ,
    \dividend0_reg[36]_0 ,
    p_1_in,
    \divisor0_reg[1]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 ,
    \divisor0_reg[7]_0 ,
    \divisor0_reg[8]_0 ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[10]_0 ,
    \divisor0_reg[11]_0 ,
    \divisor0_reg[12]_0 ,
    \divisor0_reg[13]_0 ,
    \divisor0_reg[14]_0 ,
    \divisor0_reg[15]_0 ,
    \divisor0_reg[16]_0 ,
    \divisor0_reg[17]_0 ,
    \divisor0_reg[18]_0 ,
    \divisor0_reg[19]_0 ,
    \divisor0_reg[20]_0 ,
    \divisor0_reg[21]_0 ,
    \divisor0_reg[22]_0 ,
    p_0_in);
  output [0:0]\r_stage_reg[38]_0 ;
  output [37:0]O274;
  input [0:0]E;
  input ap_clk;
  input [0:0]\r_stage_reg[0]_0 ;
  input [0:0]D;
  input [0:0]\divisor0_reg[0]_0 ;
  input \dividend0_reg[15]_0 ;
  input \dividend0_reg[16]_0 ;
  input \dividend0_reg[17]_0 ;
  input \dividend0_reg[18]_0 ;
  input \dividend0_reg[19]_0 ;
  input \dividend0_reg[20]_0 ;
  input \dividend0_reg[21]_0 ;
  input \dividend0_reg[22]_0 ;
  input \dividend0_reg[23]_0 ;
  input \dividend0_reg[24]_0 ;
  input \dividend0_reg[25]_0 ;
  input \dividend0_reg[26]_0 ;
  input \dividend0_reg[27]_0 ;
  input \dividend0_reg[28]_0 ;
  input \dividend0_reg[29]_0 ;
  input \dividend0_reg[30]_0 ;
  input \dividend0_reg[31]_0 ;
  input \dividend0_reg[32]_0 ;
  input \dividend0_reg[33]_0 ;
  input \dividend0_reg[34]_0 ;
  input \dividend0_reg[35]_0 ;
  input \dividend0_reg[36]_0 ;
  input p_1_in;
  input \divisor0_reg[1]_0 ;
  input \divisor0_reg[2]_0 ;
  input \divisor0_reg[3]_0 ;
  input \divisor0_reg[4]_0 ;
  input \divisor0_reg[5]_0 ;
  input \divisor0_reg[6]_0 ;
  input \divisor0_reg[7]_0 ;
  input \divisor0_reg[8]_0 ;
  input \divisor0_reg[9]_0 ;
  input \divisor0_reg[10]_0 ;
  input \divisor0_reg[11]_0 ;
  input \divisor0_reg[12]_0 ;
  input \divisor0_reg[13]_0 ;
  input \divisor0_reg[14]_0 ;
  input \divisor0_reg[15]_0 ;
  input \divisor0_reg[16]_0 ;
  input \divisor0_reg[17]_0 ;
  input \divisor0_reg[18]_0 ;
  input \divisor0_reg[19]_0 ;
  input \divisor0_reg[20]_0 ;
  input \divisor0_reg[21]_0 ;
  input \divisor0_reg[22]_0 ;
  input p_0_in;

  wire [0:0]D;
  wire [0:0]E;
  wire [37:0]O274;
  wire ap_clk;
  wire cal_tmp_carry__0_i_10_n_5;
  wire cal_tmp_carry__0_i_11_n_5;
  wire cal_tmp_carry__0_i_12_n_5;
  wire cal_tmp_carry__0_i_13_n_5;
  wire cal_tmp_carry__0_i_14_n_5;
  wire cal_tmp_carry__0_i_15_n_5;
  wire cal_tmp_carry__0_i_16_n_5;
  wire cal_tmp_carry__0_i_9_n_5;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_12;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_18;
  wire cal_tmp_carry__0_n_19;
  wire cal_tmp_carry__0_n_20;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_10_n_5;
  wire cal_tmp_carry__1_i_11_n_5;
  wire cal_tmp_carry__1_i_12_n_5;
  wire cal_tmp_carry__1_i_13_n_5;
  wire cal_tmp_carry__1_i_14_n_5;
  wire cal_tmp_carry__1_i_15_n_5;
  wire cal_tmp_carry__1_i_16_n_5;
  wire cal_tmp_carry__1_i_9_n_5;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_12;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_18;
  wire cal_tmp_carry__1_n_19;
  wire cal_tmp_carry__1_n_20;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_1_n_5;
  wire cal_tmp_carry__2_i_2_n_5;
  wire cal_tmp_carry__2_i_3_n_5;
  wire cal_tmp_carry__2_i_4_n_5;
  wire cal_tmp_carry__2_i_5_n_5;
  wire cal_tmp_carry__2_i_6_n_5;
  wire cal_tmp_carry__2_i_7_n_5;
  wire cal_tmp_carry__2_i_8_n_5;
  wire cal_tmp_carry__2_n_10;
  wire cal_tmp_carry__2_n_11;
  wire cal_tmp_carry__2_n_12;
  wire cal_tmp_carry__2_n_13;
  wire cal_tmp_carry__2_n_14;
  wire cal_tmp_carry__2_n_15;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_18;
  wire cal_tmp_carry__2_n_19;
  wire cal_tmp_carry__2_n_20;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry__3_i_1_n_5;
  wire cal_tmp_carry__3_i_2_n_5;
  wire cal_tmp_carry__3_i_3_n_5;
  wire cal_tmp_carry__3_i_4_n_5;
  wire cal_tmp_carry__3_i_5_n_5;
  wire cal_tmp_carry__3_i_6_n_5;
  wire cal_tmp_carry__3_n_10;
  wire cal_tmp_carry__3_n_11;
  wire cal_tmp_carry__3_n_12;
  wire cal_tmp_carry__3_n_16;
  wire cal_tmp_carry__3_n_17;
  wire cal_tmp_carry__3_n_18;
  wire cal_tmp_carry__3_n_19;
  wire cal_tmp_carry__3_n_20;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__3_n_9;
  wire cal_tmp_carry_i_10_n_5;
  wire cal_tmp_carry_i_11_n_5;
  wire cal_tmp_carry_i_12_n_5;
  wire cal_tmp_carry_i_13_n_5;
  wire cal_tmp_carry_i_14_n_5;
  wire cal_tmp_carry_i_15_n_5;
  wire cal_tmp_carry_i_16_n_5;
  wire cal_tmp_carry_i_9_n_5;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_12;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_18;
  wire cal_tmp_carry_n_19;
  wire cal_tmp_carry_n_20;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire \dividend0[22]_i_10_n_5 ;
  wire \dividend0[22]_i_11_n_5 ;
  wire \dividend0[22]_i_3_n_5 ;
  wire \dividend0[22]_i_4_n_5 ;
  wire \dividend0[22]_i_5_n_5 ;
  wire \dividend0[22]_i_6_n_5 ;
  wire \dividend0[22]_i_7_n_5 ;
  wire \dividend0[22]_i_8_n_5 ;
  wire \dividend0[22]_i_9_n_5 ;
  wire \dividend0[30]_i_10_n_5 ;
  wire \dividend0[30]_i_3_n_5 ;
  wire \dividend0[30]_i_4_n_5 ;
  wire \dividend0[30]_i_5_n_5 ;
  wire \dividend0[30]_i_6_n_5 ;
  wire \dividend0[30]_i_7_n_5 ;
  wire \dividend0[30]_i_8_n_5 ;
  wire \dividend0[30]_i_9_n_5 ;
  wire \dividend0[37]_i_3_n_5 ;
  wire \dividend0[37]_i_4_n_5 ;
  wire \dividend0[37]_i_5_n_5 ;
  wire \dividend0[37]_i_6_n_5 ;
  wire \dividend0[37]_i_7_n_5 ;
  wire \dividend0[37]_i_8_n_5 ;
  wire \dividend0[37]_i_9_n_5 ;
  wire \dividend0_reg[15]_0 ;
  wire \dividend0_reg[16]_0 ;
  wire \dividend0_reg[17]_0 ;
  wire \dividend0_reg[18]_0 ;
  wire \dividend0_reg[19]_0 ;
  wire \dividend0_reg[20]_0 ;
  wire \dividend0_reg[21]_0 ;
  wire \dividend0_reg[22]_0 ;
  wire \dividend0_reg[22]_i_2_n_10 ;
  wire \dividend0_reg[22]_i_2_n_11 ;
  wire \dividend0_reg[22]_i_2_n_12 ;
  wire \dividend0_reg[22]_i_2_n_5 ;
  wire \dividend0_reg[22]_i_2_n_6 ;
  wire \dividend0_reg[22]_i_2_n_7 ;
  wire \dividend0_reg[22]_i_2_n_8 ;
  wire \dividend0_reg[22]_i_2_n_9 ;
  wire \dividend0_reg[23]_0 ;
  wire \dividend0_reg[24]_0 ;
  wire \dividend0_reg[25]_0 ;
  wire \dividend0_reg[26]_0 ;
  wire \dividend0_reg[27]_0 ;
  wire \dividend0_reg[28]_0 ;
  wire \dividend0_reg[29]_0 ;
  wire \dividend0_reg[30]_0 ;
  wire \dividend0_reg[30]_i_2_n_10 ;
  wire \dividend0_reg[30]_i_2_n_11 ;
  wire \dividend0_reg[30]_i_2_n_12 ;
  wire \dividend0_reg[30]_i_2_n_5 ;
  wire \dividend0_reg[30]_i_2_n_6 ;
  wire \dividend0_reg[30]_i_2_n_7 ;
  wire \dividend0_reg[30]_i_2_n_8 ;
  wire \dividend0_reg[30]_i_2_n_9 ;
  wire \dividend0_reg[31]_0 ;
  wire \dividend0_reg[32]_0 ;
  wire \dividend0_reg[33]_0 ;
  wire \dividend0_reg[34]_0 ;
  wire \dividend0_reg[35]_0 ;
  wire \dividend0_reg[36]_0 ;
  wire \dividend0_reg[37]_i_2_n_10 ;
  wire \dividend0_reg[37]_i_2_n_11 ;
  wire \dividend0_reg[37]_i_2_n_12 ;
  wire \dividend0_reg[37]_i_2_n_7 ;
  wire \dividend0_reg[37]_i_2_n_8 ;
  wire \dividend0_reg[37]_i_2_n_9 ;
  wire \dividend0_reg_n_5_[14] ;
  wire \dividend0_reg_n_5_[15] ;
  wire \dividend0_reg_n_5_[16] ;
  wire \dividend0_reg_n_5_[17] ;
  wire \dividend0_reg_n_5_[18] ;
  wire \dividend0_reg_n_5_[19] ;
  wire \dividend0_reg_n_5_[20] ;
  wire \dividend0_reg_n_5_[21] ;
  wire \dividend0_reg_n_5_[22] ;
  wire \dividend0_reg_n_5_[23] ;
  wire \dividend0_reg_n_5_[24] ;
  wire \dividend0_reg_n_5_[25] ;
  wire \dividend0_reg_n_5_[26] ;
  wire \dividend0_reg_n_5_[27] ;
  wire \dividend0_reg_n_5_[28] ;
  wire \dividend0_reg_n_5_[29] ;
  wire \dividend0_reg_n_5_[30] ;
  wire \dividend0_reg_n_5_[31] ;
  wire \dividend0_reg_n_5_[32] ;
  wire \dividend0_reg_n_5_[33] ;
  wire \dividend0_reg_n_5_[34] ;
  wire \dividend0_reg_n_5_[35] ;
  wire \dividend0_reg_n_5_[36] ;
  wire \dividend0_reg_n_5_[37] ;
  wire [37:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_5 ;
  wire \dividend_tmp[11]_i_1_n_5 ;
  wire \dividend_tmp[12]_i_1_n_5 ;
  wire \dividend_tmp[13]_i_1_n_5 ;
  wire \dividend_tmp[14]_i_1_n_5 ;
  wire \dividend_tmp[15]_i_1_n_5 ;
  wire \dividend_tmp[16]_i_1_n_5 ;
  wire \dividend_tmp[17]_i_1_n_5 ;
  wire \dividend_tmp[18]_i_1_n_5 ;
  wire \dividend_tmp[19]_i_1_n_5 ;
  wire \dividend_tmp[1]_i_1_n_5 ;
  wire \dividend_tmp[20]_i_1_n_5 ;
  wire \dividend_tmp[21]_i_1_n_5 ;
  wire \dividend_tmp[22]_i_1_n_5 ;
  wire \dividend_tmp[23]_i_1_n_5 ;
  wire \dividend_tmp[24]_i_1_n_5 ;
  wire \dividend_tmp[25]_i_1_n_5 ;
  wire \dividend_tmp[26]_i_1_n_5 ;
  wire \dividend_tmp[27]_i_1_n_5 ;
  wire \dividend_tmp[28]_i_1_n_5 ;
  wire \dividend_tmp[29]_i_1_n_5 ;
  wire \dividend_tmp[2]_i_1_n_5 ;
  wire \dividend_tmp[30]_i_1_n_5 ;
  wire \dividend_tmp[31]_i_1_n_5 ;
  wire \dividend_tmp[32]_i_1_n_5 ;
  wire \dividend_tmp[33]_i_1_n_5 ;
  wire \dividend_tmp[34]_i_1_n_5 ;
  wire \dividend_tmp[35]_i_1_n_5 ;
  wire \dividend_tmp[36]_i_1_n_5 ;
  wire \dividend_tmp[37]_i_1_n_5 ;
  wire \dividend_tmp[3]_i_1_n_5 ;
  wire \dividend_tmp[4]_i_1_n_5 ;
  wire \dividend_tmp[5]_i_1_n_5 ;
  wire \dividend_tmp[6]_i_1_n_5 ;
  wire \dividend_tmp[7]_i_1_n_5 ;
  wire \dividend_tmp[8]_i_1_n_5 ;
  wire \dividend_tmp[9]_i_1_n_5 ;
  wire [0:0]dividend_tmp_gen;
  wire [37:15]dividend_u;
  wire [37:15]dividend_u0;
  wire \divisor0[16]_i_10_n_5 ;
  wire \divisor0[16]_i_3_n_5 ;
  wire \divisor0[16]_i_4_n_5 ;
  wire \divisor0[16]_i_5_n_5 ;
  wire \divisor0[16]_i_6_n_5 ;
  wire \divisor0[16]_i_7_n_5 ;
  wire \divisor0[16]_i_8_n_5 ;
  wire \divisor0[16]_i_9_n_5 ;
  wire \divisor0[23]_i_3_n_5 ;
  wire \divisor0[23]_i_4_n_5 ;
  wire \divisor0[23]_i_5_n_5 ;
  wire \divisor0[23]_i_6_n_5 ;
  wire \divisor0[23]_i_7_n_5 ;
  wire \divisor0[23]_i_8_n_5 ;
  wire \divisor0[23]_i_9_n_5 ;
  wire \divisor0[8]_i_10_n_5 ;
  wire \divisor0[8]_i_11_n_5 ;
  wire \divisor0[8]_i_3_n_5 ;
  wire \divisor0[8]_i_4_n_5 ;
  wire \divisor0[8]_i_5_n_5 ;
  wire \divisor0[8]_i_6_n_5 ;
  wire \divisor0[8]_i_7_n_5 ;
  wire \divisor0[8]_i_8_n_5 ;
  wire \divisor0[8]_i_9_n_5 ;
  wire [0:0]\divisor0_reg[0]_0 ;
  wire \divisor0_reg[10]_0 ;
  wire \divisor0_reg[11]_0 ;
  wire \divisor0_reg[12]_0 ;
  wire \divisor0_reg[13]_0 ;
  wire \divisor0_reg[14]_0 ;
  wire \divisor0_reg[15]_0 ;
  wire \divisor0_reg[16]_0 ;
  wire \divisor0_reg[16]_i_2_n_10 ;
  wire \divisor0_reg[16]_i_2_n_11 ;
  wire \divisor0_reg[16]_i_2_n_12 ;
  wire \divisor0_reg[16]_i_2_n_5 ;
  wire \divisor0_reg[16]_i_2_n_6 ;
  wire \divisor0_reg[16]_i_2_n_7 ;
  wire \divisor0_reg[16]_i_2_n_8 ;
  wire \divisor0_reg[16]_i_2_n_9 ;
  wire \divisor0_reg[17]_0 ;
  wire \divisor0_reg[18]_0 ;
  wire \divisor0_reg[19]_0 ;
  wire \divisor0_reg[1]_0 ;
  wire \divisor0_reg[20]_0 ;
  wire \divisor0_reg[21]_0 ;
  wire \divisor0_reg[22]_0 ;
  wire \divisor0_reg[23]_i_2_n_10 ;
  wire \divisor0_reg[23]_i_2_n_11 ;
  wire \divisor0_reg[23]_i_2_n_12 ;
  wire \divisor0_reg[23]_i_2_n_7 ;
  wire \divisor0_reg[23]_i_2_n_8 ;
  wire \divisor0_reg[23]_i_2_n_9 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg[7]_0 ;
  wire \divisor0_reg[8]_0 ;
  wire \divisor0_reg[8]_i_2_n_10 ;
  wire \divisor0_reg[8]_i_2_n_11 ;
  wire \divisor0_reg[8]_i_2_n_12 ;
  wire \divisor0_reg[8]_i_2_n_5 ;
  wire \divisor0_reg[8]_i_2_n_6 ;
  wire \divisor0_reg[8]_i_2_n_7 ;
  wire \divisor0_reg[8]_i_2_n_8 ;
  wire \divisor0_reg[8]_i_2_n_9 ;
  wire \divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_5_[0] ;
  wire \divisor0_reg_n_5_[10] ;
  wire \divisor0_reg_n_5_[11] ;
  wire \divisor0_reg_n_5_[12] ;
  wire \divisor0_reg_n_5_[13] ;
  wire \divisor0_reg_n_5_[14] ;
  wire \divisor0_reg_n_5_[15] ;
  wire \divisor0_reg_n_5_[16] ;
  wire \divisor0_reg_n_5_[17] ;
  wire \divisor0_reg_n_5_[18] ;
  wire \divisor0_reg_n_5_[19] ;
  wire \divisor0_reg_n_5_[1] ;
  wire \divisor0_reg_n_5_[20] ;
  wire \divisor0_reg_n_5_[21] ;
  wire \divisor0_reg_n_5_[22] ;
  wire \divisor0_reg_n_5_[23] ;
  wire \divisor0_reg_n_5_[2] ;
  wire \divisor0_reg_n_5_[3] ;
  wire \divisor0_reg_n_5_[4] ;
  wire \divisor0_reg_n_5_[5] ;
  wire \divisor0_reg_n_5_[6] ;
  wire \divisor0_reg_n_5_[7] ;
  wire \divisor0_reg_n_5_[8] ;
  wire \divisor0_reg_n_5_[9] ;
  wire [23:1]divisor_u;
  wire [23:1]divisor_u0;
  wire p_0_in;
  wire p_0_in_0;
  wire p_1_in;
  wire p_1_in0;
  wire p_2_out0;
  wire \quot[15]_i_2_n_5 ;
  wire \quot[15]_i_3_n_5 ;
  wire \quot[15]_i_4_n_5 ;
  wire \quot[15]_i_5_n_5 ;
  wire \quot[15]_i_6_n_5 ;
  wire \quot[15]_i_7_n_5 ;
  wire \quot[15]_i_8_n_5 ;
  wire \quot[15]_i_9_n_5 ;
  wire \quot[23]_i_2_n_5 ;
  wire \quot[23]_i_3_n_5 ;
  wire \quot[23]_i_4_n_5 ;
  wire \quot[23]_i_5_n_5 ;
  wire \quot[23]_i_6_n_5 ;
  wire \quot[23]_i_7_n_5 ;
  wire \quot[23]_i_8_n_5 ;
  wire \quot[23]_i_9_n_5 ;
  wire \quot[31]_i_2_n_5 ;
  wire \quot[31]_i_3_n_5 ;
  wire \quot[31]_i_4_n_5 ;
  wire \quot[31]_i_5_n_5 ;
  wire \quot[31]_i_6_n_5 ;
  wire \quot[31]_i_7_n_5 ;
  wire \quot[31]_i_8_n_5 ;
  wire \quot[31]_i_9_n_5 ;
  wire \quot[37]_i_2_n_5 ;
  wire \quot[37]_i_3_n_5 ;
  wire \quot[37]_i_4_n_5 ;
  wire \quot[37]_i_5_n_5 ;
  wire \quot[37]_i_6_n_5 ;
  wire \quot[37]_i_7_n_5 ;
  wire \quot[7]_i_2_n_5 ;
  wire \quot[7]_i_3_n_5 ;
  wire \quot[7]_i_4_n_5 ;
  wire \quot[7]_i_5_n_5 ;
  wire \quot[7]_i_6_n_5 ;
  wire \quot[7]_i_7_n_5 ;
  wire \quot[7]_i_8_n_5 ;
  wire \quot[7]_i_9_n_5 ;
  wire \quot_reg[15]_i_1_n_10 ;
  wire \quot_reg[15]_i_1_n_11 ;
  wire \quot_reg[15]_i_1_n_12 ;
  wire \quot_reg[15]_i_1_n_5 ;
  wire \quot_reg[15]_i_1_n_6 ;
  wire \quot_reg[15]_i_1_n_7 ;
  wire \quot_reg[15]_i_1_n_8 ;
  wire \quot_reg[15]_i_1_n_9 ;
  wire \quot_reg[23]_i_1_n_10 ;
  wire \quot_reg[23]_i_1_n_11 ;
  wire \quot_reg[23]_i_1_n_12 ;
  wire \quot_reg[23]_i_1_n_5 ;
  wire \quot_reg[23]_i_1_n_6 ;
  wire \quot_reg[23]_i_1_n_7 ;
  wire \quot_reg[23]_i_1_n_8 ;
  wire \quot_reg[23]_i_1_n_9 ;
  wire \quot_reg[31]_i_1_n_10 ;
  wire \quot_reg[31]_i_1_n_11 ;
  wire \quot_reg[31]_i_1_n_12 ;
  wire \quot_reg[31]_i_1_n_5 ;
  wire \quot_reg[31]_i_1_n_6 ;
  wire \quot_reg[31]_i_1_n_7 ;
  wire \quot_reg[31]_i_1_n_8 ;
  wire \quot_reg[31]_i_1_n_9 ;
  wire \quot_reg[37]_i_1_n_10 ;
  wire \quot_reg[37]_i_1_n_11 ;
  wire \quot_reg[37]_i_1_n_12 ;
  wire \quot_reg[37]_i_1_n_8 ;
  wire \quot_reg[37]_i_1_n_9 ;
  wire \quot_reg[7]_i_1_n_10 ;
  wire \quot_reg[7]_i_1_n_11 ;
  wire \quot_reg[7]_i_1_n_12 ;
  wire \quot_reg[7]_i_1_n_5 ;
  wire \quot_reg[7]_i_1_n_6 ;
  wire \quot_reg[7]_i_1_n_7 ;
  wire \quot_reg[7]_i_1_n_8 ;
  wire \quot_reg[7]_i_1_n_9 ;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire [0:0]\r_stage_reg[38]_0 ;
  wire \r_stage_reg_n_5_[0] ;
  wire \r_stage_reg_n_5_[10] ;
  wire \r_stage_reg_n_5_[11] ;
  wire \r_stage_reg_n_5_[12] ;
  wire \r_stage_reg_n_5_[13] ;
  wire \r_stage_reg_n_5_[14] ;
  wire \r_stage_reg_n_5_[15] ;
  wire \r_stage_reg_n_5_[16] ;
  wire \r_stage_reg_n_5_[17] ;
  wire \r_stage_reg_n_5_[18] ;
  wire \r_stage_reg_n_5_[19] ;
  wire \r_stage_reg_n_5_[1] ;
  wire \r_stage_reg_n_5_[20] ;
  wire \r_stage_reg_n_5_[21] ;
  wire \r_stage_reg_n_5_[22] ;
  wire \r_stage_reg_n_5_[23] ;
  wire \r_stage_reg_n_5_[24] ;
  wire \r_stage_reg_n_5_[25] ;
  wire \r_stage_reg_n_5_[26] ;
  wire \r_stage_reg_n_5_[27] ;
  wire \r_stage_reg_n_5_[28] ;
  wire \r_stage_reg_n_5_[29] ;
  wire \r_stage_reg_n_5_[2] ;
  wire \r_stage_reg_n_5_[30] ;
  wire \r_stage_reg_n_5_[31] ;
  wire \r_stage_reg_n_5_[32] ;
  wire \r_stage_reg_n_5_[33] ;
  wire \r_stage_reg_n_5_[34] ;
  wire \r_stage_reg_n_5_[35] ;
  wire \r_stage_reg_n_5_[36] ;
  wire \r_stage_reg_n_5_[37] ;
  wire \r_stage_reg_n_5_[3] ;
  wire \r_stage_reg_n_5_[4] ;
  wire \r_stage_reg_n_5_[5] ;
  wire \r_stage_reg_n_5_[6] ;
  wire \r_stage_reg_n_5_[7] ;
  wire \r_stage_reg_n_5_[8] ;
  wire \r_stage_reg_n_5_[9] ;
  wire [36:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_5 ;
  wire \remd_tmp[10]_i_1_n_5 ;
  wire \remd_tmp[11]_i_1_n_5 ;
  wire \remd_tmp[12]_i_1_n_5 ;
  wire \remd_tmp[13]_i_1_n_5 ;
  wire \remd_tmp[14]_i_1_n_5 ;
  wire \remd_tmp[15]_i_1_n_5 ;
  wire \remd_tmp[16]_i_1_n_5 ;
  wire \remd_tmp[17]_i_1_n_5 ;
  wire \remd_tmp[18]_i_1_n_5 ;
  wire \remd_tmp[19]_i_1_n_5 ;
  wire \remd_tmp[1]_i_1_n_5 ;
  wire \remd_tmp[20]_i_1_n_5 ;
  wire \remd_tmp[21]_i_1_n_5 ;
  wire \remd_tmp[22]_i_1_n_5 ;
  wire \remd_tmp[23]_i_1_n_5 ;
  wire \remd_tmp[24]_i_1_n_5 ;
  wire \remd_tmp[25]_i_1_n_5 ;
  wire \remd_tmp[26]_i_1_n_5 ;
  wire \remd_tmp[27]_i_1_n_5 ;
  wire \remd_tmp[28]_i_1_n_5 ;
  wire \remd_tmp[29]_i_1_n_5 ;
  wire \remd_tmp[2]_i_1_n_5 ;
  wire \remd_tmp[30]_i_1_n_5 ;
  wire \remd_tmp[31]_i_1_n_5 ;
  wire \remd_tmp[32]_i_1_n_5 ;
  wire \remd_tmp[33]_i_1_n_5 ;
  wire \remd_tmp[34]_i_1_n_5 ;
  wire \remd_tmp[35]_i_1_n_5 ;
  wire \remd_tmp[36]_i_1_n_5 ;
  wire \remd_tmp[3]_i_1_n_5 ;
  wire \remd_tmp[4]_i_1_n_5 ;
  wire \remd_tmp[5]_i_1_n_5 ;
  wire \remd_tmp[6]_i_1_n_5 ;
  wire \remd_tmp[7]_i_1_n_5 ;
  wire \remd_tmp[8]_i_1_n_5 ;
  wire \remd_tmp[9]_i_1_n_5 ;
  wire [22:0]remd_tmp_mux;
  wire [1:1]sign_i;
  wire [7:6]NLW_cal_tmp_carry__3_CO_UNCONNECTED;
  wire [7:5]NLW_cal_tmp_carry__3_O_UNCONNECTED;
  wire [7:6]\NLW_dividend0_reg[37]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_dividend0_reg[37]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_divisor0_reg[23]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_divisor0_reg[23]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_quot_reg[37]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_quot_reg[37]_i_1_O_UNCONNECTED ;

  CARRY8 cal_tmp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9,cal_tmp_carry_n_10,cal_tmp_carry_n_11,cal_tmp_carry_n_12}),
        .DI({remd_tmp_mux[6:0],p_1_in0}),
        .O({cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16,cal_tmp_carry_n_17,cal_tmp_carry_n_18,cal_tmp_carry_n_19,cal_tmp_carry_n_20}),
        .S({cal_tmp_carry_i_9_n_5,cal_tmp_carry_i_10_n_5,cal_tmp_carry_i_11_n_5,cal_tmp_carry_i_12_n_5,cal_tmp_carry_i_13_n_5,cal_tmp_carry_i_14_n_5,cal_tmp_carry_i_15_n_5,cal_tmp_carry_i_16_n_5}));
  CARRY8 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_5),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9,cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11,cal_tmp_carry__0_n_12}),
        .DI(remd_tmp_mux[14:7]),
        .O({cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16,cal_tmp_carry__0_n_17,cal_tmp_carry__0_n_18,cal_tmp_carry__0_n_19,cal_tmp_carry__0_n_20}),
        .S({cal_tmp_carry__0_i_9_n_5,cal_tmp_carry__0_i_10_n_5,cal_tmp_carry__0_i_11_n_5,cal_tmp_carry__0_i_12_n_5,cal_tmp_carry__0_i_13_n_5,cal_tmp_carry__0_i_14_n_5,cal_tmp_carry__0_i_15_n_5,cal_tmp_carry__0_i_16_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[14]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_10
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[13]),
        .I2(\divisor0_reg_n_5_[14] ),
        .O(cal_tmp_carry__0_i_10_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_11
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[12]),
        .I2(\divisor0_reg_n_5_[13] ),
        .O(cal_tmp_carry__0_i_11_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_12
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[11]),
        .I2(\divisor0_reg_n_5_[12] ),
        .O(cal_tmp_carry__0_i_12_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_13
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[10]),
        .I2(\divisor0_reg_n_5_[11] ),
        .O(cal_tmp_carry__0_i_13_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_14
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_5_[10] ),
        .O(cal_tmp_carry__0_i_14_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_15
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_5_[9] ),
        .O(cal_tmp_carry__0_i_15_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_16
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_5_[8] ),
        .O(cal_tmp_carry__0_i_16_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[11]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_5
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_6
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_7
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_8
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_9
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[14]),
        .I2(\divisor0_reg_n_5_[15] ),
        .O(cal_tmp_carry__0_i_9_n_5));
  CARRY8 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9,cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11,cal_tmp_carry__1_n_12}),
        .DI(remd_tmp_mux[22:15]),
        .O({cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16,cal_tmp_carry__1_n_17,cal_tmp_carry__1_n_18,cal_tmp_carry__1_n_19,cal_tmp_carry__1_n_20}),
        .S({cal_tmp_carry__1_i_9_n_5,cal_tmp_carry__1_i_10_n_5,cal_tmp_carry__1_i_11_n_5,cal_tmp_carry__1_i_12_n_5,cal_tmp_carry__1_i_13_n_5,cal_tmp_carry__1_i_14_n_5,cal_tmp_carry__1_i_15_n_5,cal_tmp_carry__1_i_16_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[22]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_10
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[21]),
        .I2(\divisor0_reg_n_5_[22] ),
        .O(cal_tmp_carry__1_i_10_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_11
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[20]),
        .I2(\divisor0_reg_n_5_[21] ),
        .O(cal_tmp_carry__1_i_11_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_12
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[19]),
        .I2(\divisor0_reg_n_5_[20] ),
        .O(cal_tmp_carry__1_i_12_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_13
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[18]),
        .I2(\divisor0_reg_n_5_[19] ),
        .O(cal_tmp_carry__1_i_13_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_14
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[17]),
        .I2(\divisor0_reg_n_5_[18] ),
        .O(cal_tmp_carry__1_i_14_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_15
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[16]),
        .I2(\divisor0_reg_n_5_[17] ),
        .O(cal_tmp_carry__1_i_15_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_16
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[15]),
        .I2(\divisor0_reg_n_5_[16] ),
        .O(cal_tmp_carry__1_i_16_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[21]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[20]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[19]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_5
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[18]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_6
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[17]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_7
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[16]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_8
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[15]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_9
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[22]),
        .I2(\divisor0_reg_n_5_[23] ),
        .O(cal_tmp_carry__1_i_9_n_5));
  CARRY8 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9,cal_tmp_carry__2_n_10,cal_tmp_carry__2_n_11,cal_tmp_carry__2_n_12}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_13,cal_tmp_carry__2_n_14,cal_tmp_carry__2_n_15,cal_tmp_carry__2_n_16,cal_tmp_carry__2_n_17,cal_tmp_carry__2_n_18,cal_tmp_carry__2_n_19,cal_tmp_carry__2_n_20}),
        .S({cal_tmp_carry__2_i_1_n_5,cal_tmp_carry__2_i_2_n_5,cal_tmp_carry__2_i_3_n_5,cal_tmp_carry__2_i_4_n_5,cal_tmp_carry__2_i_5_n_5,cal_tmp_carry__2_i_6_n_5,cal_tmp_carry__2_i_7_n_5,cal_tmp_carry__2_i_8_n_5}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[30]),
        .O(cal_tmp_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[29]),
        .O(cal_tmp_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[28]),
        .O(cal_tmp_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[27]),
        .O(cal_tmp_carry__2_i_4_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[26]),
        .O(cal_tmp_carry__2_i_5_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_6
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__2_i_6_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_7
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__2_i_7_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_8
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__2_i_8_n_5));
  CARRY8 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_cal_tmp_carry__3_CO_UNCONNECTED[7:6],dividend_tmp_gen,cal_tmp_carry__3_n_8,cal_tmp_carry__3_n_9,cal_tmp_carry__3_n_10,cal_tmp_carry__3_n_11,cal_tmp_carry__3_n_12}),
        .DI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__3_O_UNCONNECTED[7],p_0_in_0,NLW_cal_tmp_carry__3_O_UNCONNECTED[5],cal_tmp_carry__3_n_16,cal_tmp_carry__3_n_17,cal_tmp_carry__3_n_18,cal_tmp_carry__3_n_19,cal_tmp_carry__3_n_20}),
        .S({1'b0,1'b1,cal_tmp_carry__3_i_1_n_5,cal_tmp_carry__3_i_2_n_5,cal_tmp_carry__3_i_3_n_5,cal_tmp_carry__3_i_4_n_5,cal_tmp_carry__3_i_5_n_5,cal_tmp_carry__3_i_6_n_5}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[36]),
        .O(cal_tmp_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[35]),
        .O(cal_tmp_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[34]),
        .O(cal_tmp_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[33]),
        .O(cal_tmp_carry__3_i_4_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_5
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[32]),
        .O(cal_tmp_carry__3_i_5_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_6
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[31]),
        .O(cal_tmp_carry__3_i_6_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[6]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_10
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_5_[6] ),
        .O(cal_tmp_carry_i_10_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_11
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_5_[5] ),
        .O(cal_tmp_carry_i_11_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_12
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_5_[4] ),
        .O(cal_tmp_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_13
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_5_[3] ),
        .O(cal_tmp_carry_i_13_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_14
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_5_[2] ),
        .O(cal_tmp_carry_i_14_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_15
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_5_[1] ),
        .O(cal_tmp_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_16
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(dividend_tmp[37]),
        .I2(\dividend0_reg_n_5_[37] ),
        .I3(\divisor0_reg_n_5_[0] ),
        .O(cal_tmp_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[3]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_5
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_6
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_7
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8
       (.I0(\dividend0_reg_n_5_[37] ),
        .I1(dividend_tmp[37]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_9
       (.I0(\r_stage_reg_n_5_[0] ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_5_[7] ),
        .O(cal_tmp_carry_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[15]_i_1 
       (.I0(dividend_u0[15]),
        .I1(p_1_in),
        .I2(\dividend0_reg[15]_0 ),
        .O(dividend_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[16]_i_1 
       (.I0(dividend_u0[16]),
        .I1(p_1_in),
        .I2(\dividend0_reg[16]_0 ),
        .O(dividend_u[16]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[17]_i_1 
       (.I0(dividend_u0[17]),
        .I1(p_1_in),
        .I2(\dividend0_reg[17]_0 ),
        .O(dividend_u[17]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[18]_i_1 
       (.I0(dividend_u0[18]),
        .I1(p_1_in),
        .I2(\dividend0_reg[18]_0 ),
        .O(dividend_u[18]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[19]_i_1 
       (.I0(dividend_u0[19]),
        .I1(p_1_in),
        .I2(\dividend0_reg[19]_0 ),
        .O(dividend_u[19]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[20]_i_1 
       (.I0(dividend_u0[20]),
        .I1(p_1_in),
        .I2(\dividend0_reg[20]_0 ),
        .O(dividend_u[20]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[21]_i_1 
       (.I0(dividend_u0[21]),
        .I1(p_1_in),
        .I2(\dividend0_reg[21]_0 ),
        .O(dividend_u[21]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[22]_i_1 
       (.I0(dividend_u0[22]),
        .I1(p_1_in),
        .I2(\dividend0_reg[22]_0 ),
        .O(dividend_u[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_10 
       (.I0(\dividend0_reg[16]_0 ),
        .O(\dividend0[22]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_11 
       (.I0(\dividend0_reg[15]_0 ),
        .O(\dividend0[22]_i_11_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_3 
       (.I0(D),
        .O(\dividend0[22]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_4 
       (.I0(\dividend0_reg[22]_0 ),
        .O(\dividend0[22]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_5 
       (.I0(\dividend0_reg[21]_0 ),
        .O(\dividend0[22]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_6 
       (.I0(\dividend0_reg[20]_0 ),
        .O(\dividend0[22]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_7 
       (.I0(\dividend0_reg[19]_0 ),
        .O(\dividend0[22]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_8 
       (.I0(\dividend0_reg[18]_0 ),
        .O(\dividend0[22]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[22]_i_9 
       (.I0(\dividend0_reg[17]_0 ),
        .O(\dividend0[22]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[23]_i_1 
       (.I0(dividend_u0[23]),
        .I1(p_1_in),
        .I2(\dividend0_reg[23]_0 ),
        .O(dividend_u[23]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[24]_i_1 
       (.I0(dividend_u0[24]),
        .I1(p_1_in),
        .I2(\dividend0_reg[24]_0 ),
        .O(dividend_u[24]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[25]_i_1 
       (.I0(dividend_u0[25]),
        .I1(p_1_in),
        .I2(\dividend0_reg[25]_0 ),
        .O(dividend_u[25]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[26]_i_1 
       (.I0(dividend_u0[26]),
        .I1(p_1_in),
        .I2(\dividend0_reg[26]_0 ),
        .O(dividend_u[26]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[27]_i_1 
       (.I0(dividend_u0[27]),
        .I1(p_1_in),
        .I2(\dividend0_reg[27]_0 ),
        .O(dividend_u[27]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[28]_i_1 
       (.I0(dividend_u0[28]),
        .I1(p_1_in),
        .I2(\dividend0_reg[28]_0 ),
        .O(dividend_u[28]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[29]_i_1 
       (.I0(dividend_u0[29]),
        .I1(p_1_in),
        .I2(\dividend0_reg[29]_0 ),
        .O(dividend_u[29]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[30]_i_1 
       (.I0(dividend_u0[30]),
        .I1(p_1_in),
        .I2(\dividend0_reg[30]_0 ),
        .O(dividend_u[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[30]_i_10 
       (.I0(\dividend0_reg[23]_0 ),
        .O(\dividend0[30]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[30]_i_3 
       (.I0(\dividend0_reg[30]_0 ),
        .O(\dividend0[30]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[30]_i_4 
       (.I0(\dividend0_reg[29]_0 ),
        .O(\dividend0[30]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[30]_i_5 
       (.I0(\dividend0_reg[28]_0 ),
        .O(\dividend0[30]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[30]_i_6 
       (.I0(\dividend0_reg[27]_0 ),
        .O(\dividend0[30]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[30]_i_7 
       (.I0(\dividend0_reg[26]_0 ),
        .O(\dividend0[30]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[30]_i_8 
       (.I0(\dividend0_reg[25]_0 ),
        .O(\dividend0[30]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[30]_i_9 
       (.I0(\dividend0_reg[24]_0 ),
        .O(\dividend0[30]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[31]_i_1 
       (.I0(dividend_u0[31]),
        .I1(p_1_in),
        .I2(\dividend0_reg[31]_0 ),
        .O(dividend_u[31]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[32]_i_1 
       (.I0(dividend_u0[32]),
        .I1(p_1_in),
        .I2(\dividend0_reg[32]_0 ),
        .O(dividend_u[32]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[33]_i_1 
       (.I0(dividend_u0[33]),
        .I1(p_1_in),
        .I2(\dividend0_reg[33]_0 ),
        .O(dividend_u[33]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[34]_i_1 
       (.I0(dividend_u0[34]),
        .I1(p_1_in),
        .I2(\dividend0_reg[34]_0 ),
        .O(dividend_u[34]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[35]_i_1 
       (.I0(dividend_u0[35]),
        .I1(p_1_in),
        .I2(\dividend0_reg[35]_0 ),
        .O(dividend_u[35]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[36]_i_1 
       (.I0(dividend_u0[36]),
        .I1(p_1_in),
        .I2(\dividend0_reg[36]_0 ),
        .O(dividend_u[36]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[37]_i_1 
       (.I0(p_1_in),
        .I1(dividend_u0[37]),
        .O(dividend_u[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[37]_i_3 
       (.I0(p_1_in),
        .O(\dividend0[37]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[37]_i_4 
       (.I0(\dividend0_reg[36]_0 ),
        .O(\dividend0[37]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[37]_i_5 
       (.I0(\dividend0_reg[35]_0 ),
        .O(\dividend0[37]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[37]_i_6 
       (.I0(\dividend0_reg[34]_0 ),
        .O(\dividend0[37]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[37]_i_7 
       (.I0(\dividend0_reg[33]_0 ),
        .O(\dividend0[37]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[37]_i_8 
       (.I0(\dividend0_reg[32]_0 ),
        .O(\dividend0[37]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[37]_i_9 
       (.I0(\dividend0_reg[31]_0 ),
        .O(\dividend0[37]_i_9_n_5 ));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(\dividend0_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[15]),
        .Q(\dividend0_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[16]),
        .Q(\dividend0_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[17]),
        .Q(\dividend0_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[18]),
        .Q(\dividend0_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[19]),
        .Q(\dividend0_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[20]),
        .Q(\dividend0_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[21]),
        .Q(\dividend0_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[22]),
        .Q(\dividend0_reg_n_5_[22] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \dividend0_reg[22]_i_2 
       (.CI(\dividend0[22]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\dividend0_reg[22]_i_2_n_5 ,\dividend0_reg[22]_i_2_n_6 ,\dividend0_reg[22]_i_2_n_7 ,\dividend0_reg[22]_i_2_n_8 ,\dividend0_reg[22]_i_2_n_9 ,\dividend0_reg[22]_i_2_n_10 ,\dividend0_reg[22]_i_2_n_11 ,\dividend0_reg[22]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[22:15]),
        .S({\dividend0[22]_i_4_n_5 ,\dividend0[22]_i_5_n_5 ,\dividend0[22]_i_6_n_5 ,\dividend0[22]_i_7_n_5 ,\dividend0[22]_i_8_n_5 ,\dividend0[22]_i_9_n_5 ,\dividend0[22]_i_10_n_5 ,\dividend0[22]_i_11_n_5 }));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[23]),
        .Q(\dividend0_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[24]),
        .Q(\dividend0_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[25]),
        .Q(\dividend0_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[26]),
        .Q(\dividend0_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[27]),
        .Q(\dividend0_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[28]),
        .Q(\dividend0_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[29]),
        .Q(\dividend0_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[30]),
        .Q(\dividend0_reg_n_5_[30] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \dividend0_reg[30]_i_2 
       (.CI(\dividend0_reg[22]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\dividend0_reg[30]_i_2_n_5 ,\dividend0_reg[30]_i_2_n_6 ,\dividend0_reg[30]_i_2_n_7 ,\dividend0_reg[30]_i_2_n_8 ,\dividend0_reg[30]_i_2_n_9 ,\dividend0_reg[30]_i_2_n_10 ,\dividend0_reg[30]_i_2_n_11 ,\dividend0_reg[30]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[30:23]),
        .S({\dividend0[30]_i_3_n_5 ,\dividend0[30]_i_4_n_5 ,\dividend0[30]_i_5_n_5 ,\dividend0[30]_i_6_n_5 ,\dividend0[30]_i_7_n_5 ,\dividend0[30]_i_8_n_5 ,\dividend0[30]_i_9_n_5 ,\dividend0[30]_i_10_n_5 }));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[31]),
        .Q(\dividend0_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[32]),
        .Q(\dividend0_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[33]),
        .Q(\dividend0_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[34]),
        .Q(\dividend0_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[35]),
        .Q(\dividend0_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \dividend0_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[36]),
        .Q(\dividend0_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \dividend0_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[37]),
        .Q(\dividend0_reg_n_5_[37] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \dividend0_reg[37]_i_2 
       (.CI(\dividend0_reg[30]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dividend0_reg[37]_i_2_CO_UNCONNECTED [7:6],\dividend0_reg[37]_i_2_n_7 ,\dividend0_reg[37]_i_2_n_8 ,\dividend0_reg[37]_i_2_n_9 ,\dividend0_reg[37]_i_2_n_10 ,\dividend0_reg[37]_i_2_n_11 ,\dividend0_reg[37]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[37]_i_2_O_UNCONNECTED [7],dividend_u0[37:31]}),
        .S({1'b0,\dividend0[37]_i_3_n_5 ,\dividend0[37]_i_4_n_5 ,\dividend0[37]_i_5_n_5 ,\dividend0[37]_i_6_n_5 ,\dividend0[37]_i_7_n_5 ,\dividend0[37]_i_8_n_5 ,\dividend0[37]_i_9_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1 
       (.I0(dividend_tmp[9]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1 
       (.I0(dividend_tmp[10]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1 
       (.I0(dividend_tmp[11]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1 
       (.I0(dividend_tmp[12]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1 
       (.I0(dividend_tmp[13]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_5_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_5_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_5_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[17]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_5_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[18]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_5_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[19]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_5_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[20]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_5_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[21]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_5_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[22]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_5_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[23]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_5_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[24]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_5_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[25]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_5_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[26]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend0_reg_n_5_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[27]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend0_reg_n_5_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[28]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend0_reg_n_5_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[29]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend0_reg_n_5_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[30]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend0_reg_n_5_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[32]_i_1 
       (.I0(\dividend0_reg_n_5_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[32]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[33]_i_1 
       (.I0(\dividend0_reg_n_5_[32] ),
        .I1(dividend_tmp[32]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[33]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[34]_i_1 
       (.I0(\dividend0_reg_n_5_[33] ),
        .I1(dividend_tmp[33]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[34]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[35]_i_1 
       (.I0(\dividend0_reg_n_5_[34] ),
        .I1(dividend_tmp[34]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[35]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[36]_i_1 
       (.I0(\dividend0_reg_n_5_[35] ),
        .I1(dividend_tmp[35]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[36]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[37]_i_1 
       (.I0(\dividend0_reg_n_5_[36] ),
        .I1(dividend_tmp[36]),
        .I2(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[37]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1 
       (.I0(dividend_tmp[4]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1 
       (.I0(dividend_tmp[5]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1 
       (.I0(dividend_tmp[6]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1 
       (.I0(dividend_tmp[7]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1 
       (.I0(dividend_tmp[8]),
        .I1(\r_stage_reg_n_5_[0] ),
        .O(\dividend_tmp[9]_i_1_n_5 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dividend_tmp_gen),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_5 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_5 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_5 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_5 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_5 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_5 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_5 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_5 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_5 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_5 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_5 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_5 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_5 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_5 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_5 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_5 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_5 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_5 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_5 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_5 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_5 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_5 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_5 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_5 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[32]_i_1_n_5 ),
        .Q(dividend_tmp[32]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[33]_i_1_n_5 ),
        .Q(dividend_tmp[33]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[34]_i_1_n_5 ),
        .Q(dividend_tmp[34]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[35]_i_1_n_5 ),
        .Q(dividend_tmp[35]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[36]_i_1_n_5 ),
        .Q(dividend_tmp[36]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[37]_i_1_n_5 ),
        .Q(dividend_tmp[37]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_5 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_5 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_5 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_5 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_5 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_5 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_5 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[10]_i_1 
       (.I0(divisor_u0[10]),
        .I1(p_0_in),
        .I2(\divisor0_reg[10]_0 ),
        .O(divisor_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[11]_i_1 
       (.I0(divisor_u0[11]),
        .I1(p_0_in),
        .I2(\divisor0_reg[11]_0 ),
        .O(divisor_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[12]_i_1 
       (.I0(divisor_u0[12]),
        .I1(p_0_in),
        .I2(\divisor0_reg[12]_0 ),
        .O(divisor_u[12]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[13]_i_1 
       (.I0(divisor_u0[13]),
        .I1(p_0_in),
        .I2(\divisor0_reg[13]_0 ),
        .O(divisor_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[14]_i_1 
       (.I0(divisor_u0[14]),
        .I1(p_0_in),
        .I2(\divisor0_reg[14]_0 ),
        .O(divisor_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[15]_i_1 
       (.I0(divisor_u0[15]),
        .I1(p_0_in),
        .I2(\divisor0_reg[15]_0 ),
        .O(divisor_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[16]_i_1 
       (.I0(divisor_u0[16]),
        .I1(p_0_in),
        .I2(\divisor0_reg[16]_0 ),
        .O(divisor_u[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_10 
       (.I0(\divisor0_reg[9]_0 ),
        .O(\divisor0[16]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_3 
       (.I0(\divisor0_reg[16]_0 ),
        .O(\divisor0[16]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_4 
       (.I0(\divisor0_reg[15]_0 ),
        .O(\divisor0[16]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_5 
       (.I0(\divisor0_reg[14]_0 ),
        .O(\divisor0[16]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_6 
       (.I0(\divisor0_reg[13]_0 ),
        .O(\divisor0[16]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_7 
       (.I0(\divisor0_reg[12]_0 ),
        .O(\divisor0[16]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_8 
       (.I0(\divisor0_reg[11]_0 ),
        .O(\divisor0[16]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_9 
       (.I0(\divisor0_reg[10]_0 ),
        .O(\divisor0[16]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[17]_i_1 
       (.I0(divisor_u0[17]),
        .I1(p_0_in),
        .I2(\divisor0_reg[17]_0 ),
        .O(divisor_u[17]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[18]_i_1 
       (.I0(divisor_u0[18]),
        .I1(p_0_in),
        .I2(\divisor0_reg[18]_0 ),
        .O(divisor_u[18]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[19]_i_1 
       (.I0(divisor_u0[19]),
        .I1(p_0_in),
        .I2(\divisor0_reg[19]_0 ),
        .O(divisor_u[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[1]_i_1 
       (.I0(divisor_u0[1]),
        .I1(p_0_in),
        .I2(\divisor0_reg[1]_0 ),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[20]_i_1 
       (.I0(divisor_u0[20]),
        .I1(p_0_in),
        .I2(\divisor0_reg[20]_0 ),
        .O(divisor_u[20]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[21]_i_1 
       (.I0(divisor_u0[21]),
        .I1(p_0_in),
        .I2(\divisor0_reg[21]_0 ),
        .O(divisor_u[21]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[22]_i_1 
       (.I0(divisor_u0[22]),
        .I1(p_0_in),
        .I2(\divisor0_reg[22]_0 ),
        .O(divisor_u[22]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \divisor0[23]_i_1 
       (.I0(p_0_in),
        .I1(divisor_u0[23]),
        .O(divisor_u[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[23]_i_3 
       (.I0(p_0_in),
        .O(\divisor0[23]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[23]_i_4 
       (.I0(\divisor0_reg[22]_0 ),
        .O(\divisor0[23]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[23]_i_5 
       (.I0(\divisor0_reg[21]_0 ),
        .O(\divisor0[23]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[23]_i_6 
       (.I0(\divisor0_reg[20]_0 ),
        .O(\divisor0[23]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[23]_i_7 
       (.I0(\divisor0_reg[19]_0 ),
        .O(\divisor0[23]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[23]_i_8 
       (.I0(\divisor0_reg[18]_0 ),
        .O(\divisor0[23]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[23]_i_9 
       (.I0(\divisor0_reg[17]_0 ),
        .O(\divisor0[23]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[2]_i_1 
       (.I0(divisor_u0[2]),
        .I1(p_0_in),
        .I2(\divisor0_reg[2]_0 ),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[3]_i_1 
       (.I0(divisor_u0[3]),
        .I1(p_0_in),
        .I2(\divisor0_reg[3]_0 ),
        .O(divisor_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[4]_i_1 
       (.I0(divisor_u0[4]),
        .I1(p_0_in),
        .I2(\divisor0_reg[4]_0 ),
        .O(divisor_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[5]_i_1 
       (.I0(divisor_u0[5]),
        .I1(p_0_in),
        .I2(\divisor0_reg[5]_0 ),
        .O(divisor_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[6]_i_1 
       (.I0(divisor_u0[6]),
        .I1(p_0_in),
        .I2(\divisor0_reg[6]_0 ),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[7]_i_1 
       (.I0(divisor_u0[7]),
        .I1(p_0_in),
        .I2(\divisor0_reg[7]_0 ),
        .O(divisor_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[8]_i_1 
       (.I0(divisor_u0[8]),
        .I1(p_0_in),
        .I2(\divisor0_reg[8]_0 ),
        .O(divisor_u[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_10 
       (.I0(\divisor0_reg[2]_0 ),
        .O(\divisor0[8]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_11 
       (.I0(\divisor0_reg[1]_0 ),
        .O(\divisor0[8]_i_11_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_3 
       (.I0(\divisor0_reg[0]_0 ),
        .O(\divisor0[8]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_4 
       (.I0(\divisor0_reg[8]_0 ),
        .O(\divisor0[8]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_5 
       (.I0(\divisor0_reg[7]_0 ),
        .O(\divisor0[8]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_6 
       (.I0(\divisor0_reg[6]_0 ),
        .O(\divisor0[8]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_7 
       (.I0(\divisor0_reg[5]_0 ),
        .O(\divisor0[8]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_8 
       (.I0(\divisor0_reg[4]_0 ),
        .O(\divisor0[8]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_9 
       (.I0(\divisor0_reg[3]_0 ),
        .O(\divisor0[8]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[9]_i_1 
       (.I0(divisor_u0[9]),
        .I1(p_0_in),
        .I2(\divisor0_reg[9]_0 ),
        .O(divisor_u[9]));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[0]_0 ),
        .Q(\divisor0_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[10]),
        .Q(\divisor0_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[11]),
        .Q(\divisor0_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[12]),
        .Q(\divisor0_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[13]),
        .Q(\divisor0_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[14]),
        .Q(\divisor0_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[15]),
        .Q(\divisor0_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[16]),
        .Q(\divisor0_reg_n_5_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \divisor0_reg[16]_i_2 
       (.CI(\divisor0_reg[8]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\divisor0_reg[16]_i_2_n_5 ,\divisor0_reg[16]_i_2_n_6 ,\divisor0_reg[16]_i_2_n_7 ,\divisor0_reg[16]_i_2_n_8 ,\divisor0_reg[16]_i_2_n_9 ,\divisor0_reg[16]_i_2_n_10 ,\divisor0_reg[16]_i_2_n_11 ,\divisor0_reg[16]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[16:9]),
        .S({\divisor0[16]_i_3_n_5 ,\divisor0[16]_i_4_n_5 ,\divisor0[16]_i_5_n_5 ,\divisor0[16]_i_6_n_5 ,\divisor0[16]_i_7_n_5 ,\divisor0[16]_i_8_n_5 ,\divisor0[16]_i_9_n_5 ,\divisor0[16]_i_10_n_5 }));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[17]),
        .Q(\divisor0_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[18]),
        .Q(\divisor0_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[19]),
        .Q(\divisor0_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[1]),
        .Q(\divisor0_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[20]),
        .Q(\divisor0_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[21]),
        .Q(\divisor0_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[22]),
        .Q(\divisor0_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[23]),
        .Q(\divisor0_reg_n_5_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \divisor0_reg[23]_i_2 
       (.CI(\divisor0_reg[16]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_divisor0_reg[23]_i_2_CO_UNCONNECTED [7:6],\divisor0_reg[23]_i_2_n_7 ,\divisor0_reg[23]_i_2_n_8 ,\divisor0_reg[23]_i_2_n_9 ,\divisor0_reg[23]_i_2_n_10 ,\divisor0_reg[23]_i_2_n_11 ,\divisor0_reg[23]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divisor0_reg[23]_i_2_O_UNCONNECTED [7],divisor_u0[23:17]}),
        .S({1'b0,\divisor0[23]_i_3_n_5 ,\divisor0[23]_i_4_n_5 ,\divisor0[23]_i_5_n_5 ,\divisor0[23]_i_6_n_5 ,\divisor0[23]_i_7_n_5 ,\divisor0[23]_i_8_n_5 ,\divisor0[23]_i_9_n_5 }));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[2]),
        .Q(\divisor0_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[3]),
        .Q(\divisor0_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[4]),
        .Q(\divisor0_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[5]),
        .Q(\divisor0_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[6]),
        .Q(\divisor0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[7]),
        .Q(\divisor0_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[8]),
        .Q(\divisor0_reg_n_5_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \divisor0_reg[8]_i_2 
       (.CI(\divisor0[8]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\divisor0_reg[8]_i_2_n_5 ,\divisor0_reg[8]_i_2_n_6 ,\divisor0_reg[8]_i_2_n_7 ,\divisor0_reg[8]_i_2_n_8 ,\divisor0_reg[8]_i_2_n_9 ,\divisor0_reg[8]_i_2_n_10 ,\divisor0_reg[8]_i_2_n_11 ,\divisor0_reg[8]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[8:1]),
        .S({\divisor0[8]_i_4_n_5 ,\divisor0[8]_i_5_n_5 ,\divisor0[8]_i_6_n_5 ,\divisor0[8]_i_7_n_5 ,\divisor0[8]_i_8_n_5 ,\divisor0[8]_i_9_n_5 ,\divisor0[8]_i_10_n_5 ,\divisor0[8]_i_11_n_5 }));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[9]),
        .Q(\divisor0_reg_n_5_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[15]),
        .O(\quot[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[14]),
        .O(\quot[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[13]),
        .O(\quot[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[12]),
        .O(\quot[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_6 
       (.I0(p_2_out0),
        .I1(dividend_tmp[11]),
        .O(\quot[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_7 
       (.I0(p_2_out0),
        .I1(dividend_tmp[10]),
        .O(\quot[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_8 
       (.I0(p_2_out0),
        .I1(dividend_tmp[9]),
        .O(\quot[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_9 
       (.I0(p_2_out0),
        .I1(dividend_tmp[8]),
        .O(\quot[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[23]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[23]),
        .O(\quot[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[23]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[22]),
        .O(\quot[23]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[23]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[21]),
        .O(\quot[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[23]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[20]),
        .O(\quot[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[23]_i_6 
       (.I0(p_2_out0),
        .I1(dividend_tmp[19]),
        .O(\quot[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[23]_i_7 
       (.I0(p_2_out0),
        .I1(dividend_tmp[18]),
        .O(\quot[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[23]_i_8 
       (.I0(p_2_out0),
        .I1(dividend_tmp[17]),
        .O(\quot[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[23]_i_9 
       (.I0(p_2_out0),
        .I1(dividend_tmp[16]),
        .O(\quot[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[31]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[31]),
        .O(\quot[31]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[31]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[30]),
        .O(\quot[31]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[31]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[29]),
        .O(\quot[31]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[31]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[28]),
        .O(\quot[31]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[31]_i_6 
       (.I0(p_2_out0),
        .I1(dividend_tmp[27]),
        .O(\quot[31]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[31]_i_7 
       (.I0(p_2_out0),
        .I1(dividend_tmp[26]),
        .O(\quot[31]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[31]_i_8 
       (.I0(p_2_out0),
        .I1(dividend_tmp[25]),
        .O(\quot[31]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[31]_i_9 
       (.I0(p_2_out0),
        .I1(dividend_tmp[24]),
        .O(\quot[31]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[37]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[37]),
        .O(\quot[37]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[37]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[36]),
        .O(\quot[37]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[37]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[35]),
        .O(\quot[37]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[37]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[34]),
        .O(\quot[37]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[37]_i_6 
       (.I0(p_2_out0),
        .I1(dividend_tmp[33]),
        .O(\quot[37]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[37]_i_7 
       (.I0(p_2_out0),
        .I1(dividend_tmp[32]),
        .O(\quot[37]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[7]),
        .O(\quot[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[6]),
        .O(\quot[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[5]),
        .O(\quot[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[4]),
        .O(\quot[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_6 
       (.I0(p_2_out0),
        .I1(dividend_tmp[3]),
        .O(\quot[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_7 
       (.I0(p_2_out0),
        .I1(dividend_tmp[2]),
        .O(\quot[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_8 
       (.I0(p_2_out0),
        .I1(dividend_tmp[1]),
        .O(\quot[7]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \quot[7]_i_9 
       (.I0(dividend_tmp[0]),
        .O(\quot[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \quot_reg[15]_i_1 
       (.CI(\quot_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\quot_reg[15]_i_1_n_5 ,\quot_reg[15]_i_1_n_6 ,\quot_reg[15]_i_1_n_7 ,\quot_reg[15]_i_1_n_8 ,\quot_reg[15]_i_1_n_9 ,\quot_reg[15]_i_1_n_10 ,\quot_reg[15]_i_1_n_11 ,\quot_reg[15]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(O274[15:8]),
        .S({\quot[15]_i_2_n_5 ,\quot[15]_i_3_n_5 ,\quot[15]_i_4_n_5 ,\quot[15]_i_5_n_5 ,\quot[15]_i_6_n_5 ,\quot[15]_i_7_n_5 ,\quot[15]_i_8_n_5 ,\quot[15]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \quot_reg[23]_i_1 
       (.CI(\quot_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\quot_reg[23]_i_1_n_5 ,\quot_reg[23]_i_1_n_6 ,\quot_reg[23]_i_1_n_7 ,\quot_reg[23]_i_1_n_8 ,\quot_reg[23]_i_1_n_9 ,\quot_reg[23]_i_1_n_10 ,\quot_reg[23]_i_1_n_11 ,\quot_reg[23]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(O274[23:16]),
        .S({\quot[23]_i_2_n_5 ,\quot[23]_i_3_n_5 ,\quot[23]_i_4_n_5 ,\quot[23]_i_5_n_5 ,\quot[23]_i_6_n_5 ,\quot[23]_i_7_n_5 ,\quot[23]_i_8_n_5 ,\quot[23]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \quot_reg[31]_i_1 
       (.CI(\quot_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\quot_reg[31]_i_1_n_5 ,\quot_reg[31]_i_1_n_6 ,\quot_reg[31]_i_1_n_7 ,\quot_reg[31]_i_1_n_8 ,\quot_reg[31]_i_1_n_9 ,\quot_reg[31]_i_1_n_10 ,\quot_reg[31]_i_1_n_11 ,\quot_reg[31]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(O274[31:24]),
        .S({\quot[31]_i_2_n_5 ,\quot[31]_i_3_n_5 ,\quot[31]_i_4_n_5 ,\quot[31]_i_5_n_5 ,\quot[31]_i_6_n_5 ,\quot[31]_i_7_n_5 ,\quot[31]_i_8_n_5 ,\quot[31]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \quot_reg[37]_i_1 
       (.CI(\quot_reg[31]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_quot_reg[37]_i_1_CO_UNCONNECTED [7:5],\quot_reg[37]_i_1_n_8 ,\quot_reg[37]_i_1_n_9 ,\quot_reg[37]_i_1_n_10 ,\quot_reg[37]_i_1_n_11 ,\quot_reg[37]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_quot_reg[37]_i_1_O_UNCONNECTED [7:6],O274[37:32]}),
        .S({1'b0,1'b0,\quot[37]_i_2_n_5 ,\quot[37]_i_3_n_5 ,\quot[37]_i_4_n_5 ,\quot[37]_i_5_n_5 ,\quot[37]_i_6_n_5 ,\quot[37]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \quot_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\quot_reg[7]_i_1_n_5 ,\quot_reg[7]_i_1_n_6 ,\quot_reg[7]_i_1_n_7 ,\quot_reg[7]_i_1_n_8 ,\quot_reg[7]_i_1_n_9 ,\quot_reg[7]_i_1_n_10 ,\quot_reg[7]_i_1_n_11 ,\quot_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_out0}),
        .O(O274[7:0]),
        .S({\quot[7]_i_2_n_5 ,\quot[7]_i_3_n_5 ,\quot[7]_i_4_n_5 ,\quot[7]_i_5_n_5 ,\quot[7]_i_6_n_5 ,\quot[7]_i_7_n_5 ,\quot[7]_i_8_n_5 ,\quot[7]_i_9_n_5 }));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_5_[0] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[9] ),
        .Q(\r_stage_reg_n_5_[10] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[10] ),
        .Q(\r_stage_reg_n_5_[11] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[11] ),
        .Q(\r_stage_reg_n_5_[12] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[12] ),
        .Q(\r_stage_reg_n_5_[13] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[13] ),
        .Q(\r_stage_reg_n_5_[14] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[14] ),
        .Q(\r_stage_reg_n_5_[15] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[15] ),
        .Q(\r_stage_reg_n_5_[16] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[16] ),
        .Q(\r_stage_reg_n_5_[17] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[17] ),
        .Q(\r_stage_reg_n_5_[18] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[18] ),
        .Q(\r_stage_reg_n_5_[19] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[0] ),
        .Q(\r_stage_reg_n_5_[1] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[19] ),
        .Q(\r_stage_reg_n_5_[20] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[20] ),
        .Q(\r_stage_reg_n_5_[21] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[21] ),
        .Q(\r_stage_reg_n_5_[22] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[22] ),
        .Q(\r_stage_reg_n_5_[23] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[23] ),
        .Q(\r_stage_reg_n_5_[24] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[24] ),
        .Q(\r_stage_reg_n_5_[25] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[25] ),
        .Q(\r_stage_reg_n_5_[26] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[26] ),
        .Q(\r_stage_reg_n_5_[27] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[27] ),
        .Q(\r_stage_reg_n_5_[28] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[28] ),
        .Q(\r_stage_reg_n_5_[29] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[1] ),
        .Q(\r_stage_reg_n_5_[2] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[29] ),
        .Q(\r_stage_reg_n_5_[30] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[30] ),
        .Q(\r_stage_reg_n_5_[31] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[31] ),
        .Q(\r_stage_reg_n_5_[32] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[32] ),
        .Q(\r_stage_reg_n_5_[33] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[33] ),
        .Q(\r_stage_reg_n_5_[34] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[34] ),
        .Q(\r_stage_reg_n_5_[35] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[35] ),
        .Q(\r_stage_reg_n_5_[36] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[36] ),
        .Q(\r_stage_reg_n_5_[37] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[37] ),
        .Q(\r_stage_reg[38]_0 ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[2] ),
        .Q(\r_stage_reg_n_5_[3] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[3] ),
        .Q(\r_stage_reg_n_5_[4] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[4] ),
        .Q(\r_stage_reg_n_5_[5] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[5] ),
        .Q(\r_stage_reg_n_5_[6] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[6] ),
        .Q(\r_stage_reg_n_5_[7] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[7] ),
        .Q(\r_stage_reg_n_5_[8] ),
        .R(\r_stage_reg[0]_0 ));
  FDRE \r_stage_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_5_[8] ),
        .Q(\r_stage_reg_n_5_[9] ),
        .R(\r_stage_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_5_[37] ),
        .I1(dividend_tmp[37]),
        .I2(\r_stage_reg_n_5_[0] ),
        .I3(p_0_in_0),
        .I4(cal_tmp_carry_n_20),
        .O(\remd_tmp[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_18),
        .O(\remd_tmp[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_16),
        .O(\remd_tmp[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_15),
        .O(\remd_tmp[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_14),
        .O(\remd_tmp[14]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_13),
        .O(\remd_tmp[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_20),
        .O(\remd_tmp[16]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_19),
        .O(\remd_tmp[17]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_18),
        .O(\remd_tmp[18]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[19]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_19),
        .O(\remd_tmp[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_16),
        .O(\remd_tmp[20]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_15),
        .O(\remd_tmp[21]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_14),
        .O(\remd_tmp[22]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_13),
        .O(\remd_tmp[23]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_20),
        .O(\remd_tmp[24]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_19),
        .O(\remd_tmp[25]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_18),
        .O(\remd_tmp[26]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[27]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_16),
        .O(\remd_tmp[28]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_15),
        .O(\remd_tmp[29]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_18),
        .O(\remd_tmp[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_14),
        .O(\remd_tmp[30]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(remd_tmp[30]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_13),
        .O(\remd_tmp[31]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[32]_i_1 
       (.I0(remd_tmp[31]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_20),
        .O(\remd_tmp[32]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[33]_i_1 
       (.I0(remd_tmp[32]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_19),
        .O(\remd_tmp[33]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[34]_i_1 
       (.I0(remd_tmp[33]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_18),
        .O(\remd_tmp[34]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[35]_i_1 
       (.I0(remd_tmp[34]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_17),
        .O(\remd_tmp[35]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[36]_i_1 
       (.I0(remd_tmp[35]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_16),
        .O(\remd_tmp[36]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_17),
        .O(\remd_tmp[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_16),
        .O(\remd_tmp[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_15),
        .O(\remd_tmp[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_14),
        .O(\remd_tmp[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_13),
        .O(\remd_tmp[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_20),
        .O(\remd_tmp[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_5_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_19),
        .O(\remd_tmp[9]_i_1_n_5 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_5 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_5 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_5 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_5 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_5 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_5 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_5 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_5 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_5 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_5 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_5 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_5 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_5 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_5 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_5 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_5 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_5 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_5 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_5 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_5 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_5 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_5 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_5 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_5 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_5 ),
        .Q(remd_tmp[31]),
        .R(1'b0));
  FDRE \remd_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[32]_i_1_n_5 ),
        .Q(remd_tmp[32]),
        .R(1'b0));
  FDRE \remd_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[33]_i_1_n_5 ),
        .Q(remd_tmp[33]),
        .R(1'b0));
  FDRE \remd_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[34]_i_1_n_5 ),
        .Q(remd_tmp[34]),
        .R(1'b0));
  FDRE \remd_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[35]_i_1_n_5 ),
        .Q(remd_tmp[35]),
        .R(1'b0));
  FDRE \remd_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[36]_i_1_n_5 ),
        .Q(remd_tmp[36]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_5 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_5 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_5 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_5 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_5 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_5 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_5 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sign0[1]_i_1 
       (.I0(p_0_in),
        .I1(p_1_in),
        .O(sign_i));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(sign_i),
        .Q(p_2_out0),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
