ARM GAS  /tmp/ccgZMiGy.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"spi.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_SPI4_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_SPI4_Init
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_SPI4_Init:
  25              	.LFB343:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * @file    spi.c
   4:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/spi.c ****   *          of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/spi.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/spi.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi4;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI4 init function */
  30:Core/Src/spi.c **** void MX_SPI4_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 0
ARM GAS  /tmp/ccgZMiGy.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   hspi4.Instance = SPI4;
  36              		.loc 1 33 0
  37 0002 1348     		ldr	r0, .L5
  38 0004 134B     		ldr	r3, .L5+4
  39 0006 0360     		str	r3, [r0]
  34:Core/Src/spi.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
  40              		.loc 1 34 0
  41 0008 4FF48003 		mov	r3, #4194304
  42 000c 4360     		str	r3, [r0, #4]
  35:Core/Src/spi.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
  43              		.loc 1 35 0
  44 000e 0023     		movs	r3, #0
  45 0010 8360     		str	r3, [r0, #8]
  36:Core/Src/spi.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
  46              		.loc 1 36 0
  47 0012 0322     		movs	r2, #3
  48 0014 C260     		str	r2, [r0, #12]
  37:Core/Src/spi.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
  49              		.loc 1 37 0
  50 0016 0361     		str	r3, [r0, #16]
  38:Core/Src/spi.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
  51              		.loc 1 38 0
  52 0018 4361     		str	r3, [r0, #20]
  39:Core/Src/spi.c ****   hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
  53              		.loc 1 39 0
  54 001a 4FF00052 		mov	r2, #536870912
  55 001e 8261     		str	r2, [r0, #24]
  40:Core/Src/spi.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  56              		.loc 1 40 0
  57 0020 C361     		str	r3, [r0, #28]
  41:Core/Src/spi.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
  58              		.loc 1 41 0
  59 0022 0362     		str	r3, [r0, #32]
  42:Core/Src/spi.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
  60              		.loc 1 42 0
  61 0024 4362     		str	r3, [r0, #36]
  43:Core/Src/spi.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  62              		.loc 1 43 0
  63 0026 8362     		str	r3, [r0, #40]
  44:Core/Src/spi.c ****   hspi4.Init.CRCPolynomial = 0x0;
  64              		.loc 1 44 0
  65 0028 C362     		str	r3, [r0, #44]
  45:Core/Src/spi.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  66              		.loc 1 45 0
  67 002a 4FF08042 		mov	r2, #1073741824
  68 002e 4263     		str	r2, [r0, #52]
  46:Core/Src/spi.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  69              		.loc 1 46 0
ARM GAS  /tmp/ccgZMiGy.s 			page 3


  70 0030 8363     		str	r3, [r0, #56]
  47:Core/Src/spi.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  71              		.loc 1 47 0
  72 0032 C363     		str	r3, [r0, #60]
  48:Core/Src/spi.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  73              		.loc 1 48 0
  74 0034 0364     		str	r3, [r0, #64]
  49:Core/Src/spi.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  75              		.loc 1 49 0
  76 0036 4364     		str	r3, [r0, #68]
  50:Core/Src/spi.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  77              		.loc 1 50 0
  78 0038 8364     		str	r3, [r0, #72]
  51:Core/Src/spi.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  79              		.loc 1 51 0
  80 003a C364     		str	r3, [r0, #76]
  52:Core/Src/spi.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  81              		.loc 1 52 0
  82 003c 0365     		str	r3, [r0, #80]
  53:Core/Src/spi.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  83              		.loc 1 53 0
  84 003e 4365     		str	r3, [r0, #84]
  54:Core/Src/spi.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  85              		.loc 1 54 0
  86 0040 8365     		str	r3, [r0, #88]
  55:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
  87              		.loc 1 55 0
  88 0042 FFF7FEFF 		bl	HAL_SPI_Init
  89              	.LVL0:
  90 0046 00B9     		cbnz	r0, .L4
  91              	.L1:
  56:Core/Src/spi.c ****   {
  57:Core/Src/spi.c ****     Error_Handler();
  58:Core/Src/spi.c ****   }
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  92              		.loc 1 60 0
  93 0048 08BD     		pop	{r3, pc}
  94              	.L4:
  57:Core/Src/spi.c ****   }
  95              		.loc 1 57 0
  96 004a FFF7FEFF 		bl	Error_Handler
  97              	.LVL1:
  98              		.loc 1 60 0
  99 004e FBE7     		b	.L1
 100              	.L6:
 101              		.align	2
 102              	.L5:
 103 0050 00000000 		.word	hspi4
 104 0054 00340140 		.word	1073820672
 105              		.cfi_endproc
 106              	.LFE343:
 108              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 109              		.align	1
 110              		.global	HAL_SPI_MspInit
 111              		.syntax unified
 112              		.thumb
ARM GAS  /tmp/ccgZMiGy.s 			page 4


 113              		.thumb_func
 114              		.fpu fpv5-d16
 116              	HAL_SPI_MspInit:
 117              	.LFB344:
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 118              		.loc 1 63 0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 32
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              	.LVL2:
 123 0000 00B5     		push	{lr}
 124              	.LCFI1:
 125              		.cfi_def_cfa_offset 4
 126              		.cfi_offset 14, -4
 127 0002 89B0     		sub	sp, sp, #36
 128              	.LCFI2:
 129              		.cfi_def_cfa_offset 40
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 130              		.loc 1 65 0
 131 0004 0023     		movs	r3, #0
 132 0006 0393     		str	r3, [sp, #12]
 133 0008 0493     		str	r3, [sp, #16]
 134 000a 0593     		str	r3, [sp, #20]
 135 000c 0693     		str	r3, [sp, #24]
 136 000e 0793     		str	r3, [sp, #28]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI4)
 137              		.loc 1 66 0
 138 0010 0268     		ldr	r2, [r0]
 139 0012 154B     		ldr	r3, .L11
 140 0014 9A42     		cmp	r2, r3
 141 0016 02D0     		beq	.L10
 142              	.LVL3:
 143              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI4_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI4 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI4_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
  76:Core/Src/spi.c ****     PE2     ------> SPI4_SCK
  77:Core/Src/spi.c ****     PE4     ------> SPI4_NSS
  78:Core/Src/spi.c ****     PE5     ------> SPI4_MISO
  79:Core/Src/spi.c ****     PE6     ------> SPI4_MOSI
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|SPI4_NCS_FLASH_Pin|GPIO_PIN_5|GPIO_PIN_6;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
  87:Core/Src/spi.c **** 
ARM GAS  /tmp/ccgZMiGy.s 			page 5


  88:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_MspInit 1 */
  89:Core/Src/spi.c **** 
  90:Core/Src/spi.c ****   /* USER CODE END SPI4_MspInit 1 */
  91:Core/Src/spi.c ****   }
  92:Core/Src/spi.c **** }
 144              		.loc 1 92 0
 145 0018 09B0     		add	sp, sp, #36
 146              	.LCFI3:
 147              		.cfi_remember_state
 148              		.cfi_def_cfa_offset 4
 149              		@ sp needed
 150 001a 5DF804FB 		ldr	pc, [sp], #4
 151              	.LVL4:
 152              	.L10:
 153              	.LCFI4:
 154              		.cfi_restore_state
 155              	.LBB2:
  72:Core/Src/spi.c **** 
 156              		.loc 1 72 0
 157 001e 134B     		ldr	r3, .L11+4
 158 0020 D3F8F020 		ldr	r2, [r3, #240]
 159 0024 42F40052 		orr	r2, r2, #8192
 160 0028 C3F8F020 		str	r2, [r3, #240]
 161 002c D3F8F020 		ldr	r2, [r3, #240]
 162 0030 02F40052 		and	r2, r2, #8192
 163 0034 0192     		str	r2, [sp, #4]
 164 0036 019A     		ldr	r2, [sp, #4]
 165              	.LBE2:
 166              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 167              		.loc 1 74 0
 168 0038 D3F8E020 		ldr	r2, [r3, #224]
 169 003c 42F01002 		orr	r2, r2, #16
 170 0040 C3F8E020 		str	r2, [r3, #224]
 171 0044 D3F8E030 		ldr	r3, [r3, #224]
 172 0048 03F01003 		and	r3, r3, #16
 173 004c 0293     		str	r3, [sp, #8]
 174 004e 029B     		ldr	r3, [sp, #8]
 175              	.LBE3:
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 81 0
 177 0050 7423     		movs	r3, #116
 178 0052 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 82 0
 180 0054 0223     		movs	r3, #2
 181 0056 0493     		str	r3, [sp, #16]
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 182              		.loc 1 85 0
 183 0058 0523     		movs	r3, #5
 184 005a 0793     		str	r3, [sp, #28]
  86:Core/Src/spi.c **** 
 185              		.loc 1 86 0
 186 005c 03A9     		add	r1, sp, #12
 187 005e 0448     		ldr	r0, .L11+8
 188              	.LVL5:
 189 0060 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccgZMiGy.s 			page 6


 190              	.LVL6:
 191              		.loc 1 92 0
 192 0064 D8E7     		b	.L7
 193              	.L12:
 194 0066 00BF     		.align	2
 195              	.L11:
 196 0068 00340140 		.word	1073820672
 197 006c 00440258 		.word	1476543488
 198 0070 00100258 		.word	1476530176
 199              		.cfi_endproc
 200              	.LFE344:
 202              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 203              		.align	1
 204              		.global	HAL_SPI_MspDeInit
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu fpv5-d16
 210              	HAL_SPI_MspDeInit:
 211              	.LFB345:
  93:Core/Src/spi.c **** 
  94:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  95:Core/Src/spi.c **** {
 212              		.loc 1 95 0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              	.LVL7:
 217 0000 08B5     		push	{r3, lr}
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 3, -8
 221              		.cfi_offset 14, -4
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c ****   if(spiHandle->Instance==SPI4)
 222              		.loc 1 97 0
 223 0002 0268     		ldr	r2, [r0]
 224 0004 074B     		ldr	r3, .L17
 225 0006 9A42     		cmp	r2, r3
 226 0008 00D0     		beq	.L16
 227              	.LVL8:
 228              	.L13:
  98:Core/Src/spi.c ****   {
  99:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_MspDeInit 0 */
 100:Core/Src/spi.c **** 
 101:Core/Src/spi.c ****   /* USER CODE END SPI4_MspDeInit 0 */
 102:Core/Src/spi.c ****     /* Peripheral clock disable */
 103:Core/Src/spi.c ****     __HAL_RCC_SPI4_CLK_DISABLE();
 104:Core/Src/spi.c **** 
 105:Core/Src/spi.c ****     /**SPI4 GPIO Configuration
 106:Core/Src/spi.c ****     PE2     ------> SPI4_SCK
 107:Core/Src/spi.c ****     PE4     ------> SPI4_NSS
 108:Core/Src/spi.c ****     PE5     ------> SPI4_MISO
 109:Core/Src/spi.c ****     PE6     ------> SPI4_MOSI
 110:Core/Src/spi.c ****     */
 111:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|SPI4_NCS_FLASH_Pin|GPIO_PIN_5|GPIO_PIN_6);
 112:Core/Src/spi.c **** 
ARM GAS  /tmp/ccgZMiGy.s 			page 7


 113:Core/Src/spi.c ****   /* USER CODE BEGIN SPI4_MspDeInit 1 */
 114:Core/Src/spi.c **** 
 115:Core/Src/spi.c ****   /* USER CODE END SPI4_MspDeInit 1 */
 116:Core/Src/spi.c ****   }
 117:Core/Src/spi.c **** }
 229              		.loc 1 117 0
 230 000a 08BD     		pop	{r3, pc}
 231              	.LVL9:
 232              	.L16:
 103:Core/Src/spi.c **** 
 233              		.loc 1 103 0
 234 000c 064A     		ldr	r2, .L17+4
 235 000e D2F8F030 		ldr	r3, [r2, #240]
 236 0012 23F40053 		bic	r3, r3, #8192
 237 0016 C2F8F030 		str	r3, [r2, #240]
 111:Core/Src/spi.c **** 
 238              		.loc 1 111 0
 239 001a 7421     		movs	r1, #116
 240 001c 0348     		ldr	r0, .L17+8
 241              	.LVL10:
 242 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 243              	.LVL11:
 244              		.loc 1 117 0
 245 0022 F2E7     		b	.L13
 246              	.L18:
 247              		.align	2
 248              	.L17:
 249 0024 00340140 		.word	1073820672
 250 0028 00440258 		.word	1476543488
 251 002c 00100258 		.word	1476530176
 252              		.cfi_endproc
 253              	.LFE345:
 255              		.comm	hspi4,136,4
 256              		.text
 257              	.Letext0:
 258              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 259              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 260              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 261              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 262              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 263              		.file 7 "/usr/include/newlib/sys/lock.h"
 264              		.file 8 "/usr/include/newlib/sys/_types.h"
 265              		.file 9 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 266              		.file 10 "/usr/include/newlib/sys/reent.h"
 267              		.file 11 "/usr/include/newlib/math.h"
 268              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 269              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 270              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 271              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 272              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 273              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 274              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 275              		.file 19 "Core/Inc/spi.h"
 276              		.file 20 "Core/Inc/main.h"
ARM GAS  /tmp/ccgZMiGy.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccgZMiGy.s:17     .text.MX_SPI4_Init:0000000000000000 $t
     /tmp/ccgZMiGy.s:24     .text.MX_SPI4_Init:0000000000000000 MX_SPI4_Init
     /tmp/ccgZMiGy.s:103    .text.MX_SPI4_Init:0000000000000050 $d
                            *COM*:0000000000000088 hspi4
     /tmp/ccgZMiGy.s:109    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccgZMiGy.s:116    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccgZMiGy.s:196    .text.HAL_SPI_MspInit:0000000000000068 $d
     /tmp/ccgZMiGy.s:203    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccgZMiGy.s:210    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccgZMiGy.s:249    .text.HAL_SPI_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
