<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>9.058</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>9.058</CP_FINAL>
    <CP_ROUTE>9.058</CP_ROUTE>
    <CP_SYNTH>7.958</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>0.942</SLACK_FINAL>
    <SLACK_ROUTE>0.942</SLACK_ROUTE>
    <SLACK_SYNTH>2.042</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>0.942</WNS_FINAL>
    <WNS_ROUTE>0.942</WNS_ROUTE>
    <WNS_SYNTH>2.042</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>43</BRAM>
      <CLB>0</CLB>
      <DSP>79</DSP>
      <FF>14834</FF>
      <LATCH>0</LATCH>
      <LUT>11365</LUT>
      <SLICE>5203</SLICE>
      <SRL>1365</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <SLICE>13300</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="filter_kernel" DISPNAME="inst" RTLNAME="filter_kernel">
      <SubModules count="27">control_r_s_axi_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987 grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049 grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060 grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032 grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041 grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907 grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922 grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939 line_buffer_1_U line_buffer_2_U line_buffer_3_U line_buffer_4_U line_buffer_5_U line_buffer_6_U line_buffer_7_U line_buffer_8_U line_buffer_U mul_31ns_31ns_62_1_1_U167 mul_32ns_31ns_63_1_1_U168 mul_32s_32s_32_1_1_U169 mul_64ns_64ns_128_3_1_U170</SubModules>
      <Resources BRAM="43" DSP="79" FF="14834" LUT="11365"/>
      <LocalResources DSP="2" FF="4780" LUT="1553"/>
    </RtlModule>
    <RtlModule CELL="inst/control_r_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_r_s_axi" DISPNAME="control_r_s_axi_U" RTLNAME="filter_kernel_control_r_s_axi">
      <Resources FF="169" LUT="139"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="filter_kernel_control_s_axi">
      <Resources FF="248" LUT="267"/>
      <LocalResources FF="184" LUT="187"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/gmem0_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="gmem0_m_axi" DISPNAME="gmem0_m_axi_U" RTLNAME="filter_kernel_gmem0_m_axi">
      <Resources BRAM="15" FF="835" LUT="472"/>
      <BindNode BINDTYPE="adapter" BRAM="15" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/gmem1_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="gmem1_m_axi" DISPNAME="gmem1_m_axi_U" RTLNAME="filter_kernel_gmem1_m_axi">
      <Resources BRAM="19" FF="1883" LUT="2783"/>
      <BindNode BINDTYPE="adapter" BRAM="23" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11" DISPNAME="grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955" RTLNAME="filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_61s_32s_61_3_1_U39</SubModules>
      <Resources DSP="7" FF="495" LUT="284"/>
      <LocalResources FF="459" LUT="230"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955/mul_61s_32s_61_3_1_U39" DEPTH="2" TYPE="resource" MODULENAME="mul_61s_32s_61_3_1" DISPNAME="mul_61s_32s_61_3_1_U39" RTLNAME="filter_kernel_mul_61s_32s_61_3_1">
      <Resources DSP="7" FF="34" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="7" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_61s_32s_61_3_1_U39" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_VITIS_LOOP_147_14" DISPNAME="grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970" RTLNAME="filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_147_14">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="28" LUT="183"/>
      <LocalResources FF="26" LUT="136"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="47"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_VITIS_LOOP_160_15" DISPNAME="grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987" RTLNAME="filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_160_15">
      <SubModules count="29">fadd_32ns_32ns_32_4_full_dsp_1_U71 fadd_32ns_32ns_32_4_full_dsp_1_U72 fadd_32ns_32ns_32_4_full_dsp_1_U73 fadd_32ns_32ns_32_4_full_dsp_1_U74 fadd_32ns_32ns_32_4_full_dsp_1_U75 fadd_32ns_32ns_32_4_full_dsp_1_U76 fadd_32ns_32ns_32_4_full_dsp_1_U77 fadd_32ns_32ns_32_4_full_dsp_1_U78 fadd_32ns_32ns_32_4_full_dsp_1_U79 fdiv_32ns_32ns_32_12_no_dsp_1_U89 flow_control_loop_pipe_sequential_init_U fmul_32ns_32ns_32_4_max_dsp_1_U80 fmul_32ns_32ns_32_4_max_dsp_1_U81 fmul_32ns_32ns_32_4_max_dsp_1_U82 fmul_32ns_32ns_32_4_max_dsp_1_U83 fmul_32ns_32ns_32_4_max_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fmul_32ns_32ns_32_4_max_dsp_1_U86 fmul_32ns_32ns_32_4_max_dsp_1_U87 fmul_32ns_32ns_32_4_max_dsp_1_U88 uitofp_32ns_32_4_no_dsp_1_U90 uitofp_32ns_32_4_no_dsp_1_U91 uitofp_32ns_32_4_no_dsp_1_U92 uitofp_32ns_32_4_no_dsp_1_U93 uitofp_32ns_32_4_no_dsp_1_U94 uitofp_32ns_32_4_no_dsp_1_U95 uitofp_32ns_32_4_no_dsp_1_U96 uitofp_32ns_32_4_no_dsp_1_U97 uitofp_32ns_32_4_no_dsp_1_U98</SubModules>
      <Resources DSP="45" FF="4680" LUT="3568"/>
      <LocalResources FF="1052" LUT="268"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U71" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U71" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="132" LUT="166"/>
      <LocalResources FF="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U71" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U72" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="199" LUT="176"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U73" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U73" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="199" LUT="176"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U73" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U74" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U74" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="199" LUT="176"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U74" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U75" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U75" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="199" LUT="176"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U75" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U76" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U76" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="199" LUT="176"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U76" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U77" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U77" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="199" LUT="176"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U77" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U78" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U78" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="199" LUT="176"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U78" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fadd_32ns_32ns_32_4_full_dsp_1_U79" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U79" RTLNAME="filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="199" LUT="176"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U79" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fdiv_32ns_32ns_32_12_no_dsp_1_U89" DEPTH="2" TYPE="resource" MODULENAME="fdiv_32ns_32ns_32_12_no_dsp_1" DISPNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U89" RTLNAME="filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1">
      <Resources FF="532" LUT="767"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_160_15" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U89" SOURCE="filter_kernel.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="dc" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U80" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U80" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="106" LUT="72"/>
      <LocalResources FF="59"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U80" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U81" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U81" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="104" LUT="72"/>
      <LocalResources FF="57"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U81" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U82" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U82" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="106" LUT="72"/>
      <LocalResources FF="59"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U82" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U83" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U83" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="104" LUT="72"/>
      <LocalResources FF="57"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U83" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_s" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U84" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U84" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="106" LUT="72"/>
      <LocalResources FF="59"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U84" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_1_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U85" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U85" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="104" LUT="72"/>
      <LocalResources FF="57"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U85" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_2_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U86" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U86" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="106" LUT="72"/>
      <LocalResources FF="59"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U86" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U87" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U87" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="104" LUT="72"/>
      <LocalResources FF="57"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U87" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_1_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/fmul_32ns_32ns_32_4_max_dsp_1_U88" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_4_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" RTLNAME="filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1">
      <Resources DSP="3" FF="106" LUT="72"/>
      <LocalResources FF="59"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_2_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U90" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U90" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="48" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U90" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U91" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U91" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="46" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U91" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_1" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U92" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U92" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="48" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U92" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_2" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U93" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U93" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="46" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U93" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_s" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U94" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U94" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="48" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U94" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_1_1" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U95" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U95" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="46" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U95" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_2_1" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U96" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U96" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="48" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U96" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_3" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U97" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U97" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="46" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U97" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_1_2" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987/uitofp_32ns_32_4_no_dsp_1_U98" DEPTH="2" TYPE="resource" MODULENAME="uitofp_32ns_32_4_no_dsp_1" DISPNAME="uitofp_32ns_32_4_no_dsp_1_U98" RTLNAME="filter_kernel_uitofp_32ns_32_4_no_dsp_1">
      <Resources FF="48" LUT="32"/>
      <LocalResources FF="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U98" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_2_2" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_VITIS_LOOP_188_18" DISPNAME="grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049" RTLNAME="filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_188_18">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="162" LUT="240"/>
      <LocalResources FF="160" LUT="89"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="151"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_VITIS_LOOP_204_19" DISPNAME="grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060" RTLNAME="filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_204_19">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="192" LUT="334"/>
      <LocalResources FF="190" LUT="81"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="253"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_VITIS_LOOP_222_20" DISPNAME="grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032" RTLNAME="filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_222_20">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="175" LUT="272"/>
      <LocalResources FF="173" LUT="87"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="185"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_VITIS_LOOP_237_21" DISPNAME="grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041" RTLNAME="filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="199" LUT="374"/>
      <LocalResources FF="197" LUT="138"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="236"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_VITIS_LOOP_48_1" DISPNAME="grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907" RTLNAME="filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_48_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="302" LUT="20"/>
      <LocalResources FF="300" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" DISPNAME="grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922" RTLNAME="filter_kernel_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="214" LUT="131"/>
      <LocalResources FF="212" LUT="125"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939" DEPTH="1" TYPE="function" MODULENAME="filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" DISPNAME="grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939" RTLNAME="filter_kernel_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="370" LUT="245"/>
      <LocalResources FF="368" LUT="235"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="filter_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="10"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_1_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_1_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_1_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_2_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_2_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_2_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_3_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_3_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_3_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_4_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_4_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_4_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_5_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_5_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_5_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_6_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_6_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_6_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_7_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_7_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_7_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_8_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_8_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_8_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/line_buffer_U" DEPTH="1" TYPE="resource" MODULENAME="line_buffer_RAM_AUTO_1R1W" DISPNAME="line_buffer_U" RTLNAME="filter_kernel_line_buffer_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="35"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_31ns_31ns_62_1_1_U167" DEPTH="1" TYPE="resource" MODULENAME="mul_31ns_31ns_62_1_1" DISPNAME="mul_31ns_31ns_62_1_1_U167" RTLNAME="filter_kernel_mul_31ns_31ns_62_1_1">
      <Resources DSP="2" LUT="123"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U167" SOURCE="filter_kernel.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32ns_31ns_63_1_1_U168" DEPTH="1" TYPE="resource" MODULENAME="mul_32ns_31ns_63_1_1" DISPNAME="mul_32ns_31ns_63_1_1_U168" RTLNAME="filter_kernel_mul_32ns_31ns_63_1_1">
      <Resources DSP="4" LUT="46"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_31ns_63_1_1_U168" SOURCE="filter_kernel.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="bound67" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_1_1_U169" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_1_1" DISPNAME="mul_32s_32s_32_1_1_U169" RTLNAME="filter_kernel_mul_32s_32s_32_1_1">
      <Resources DSP="3" LUT="47"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U169" SOURCE="filter_kernel.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U169" SOURCE="filter_kernel.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln216" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U169" SOURCE="filter_kernel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_64ns_64ns_128_3_1_U170" DEPTH="1" TYPE="resource" MODULENAME="mul_64ns_64ns_128_3_1" DISPNAME="mul_64ns_64ns_128_3_1_U170" RTLNAME="filter_kernel_mul_64ns_64ns_128_3_1">
      <Resources DSP="16" FF="102" LUT="252"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="2" LOOP="read_line" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_3_1_U170" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln114" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="8.811" DATAPATH_LOGIC_DELAY="5.361" DATAPATH_NET_DELAY="3.450" ENDPOINT_PIN="tmp_19_reg_3920_reg[0]/D" LOGIC_LEVELS="7" MAX_FANOUT="42" SLACK="0.942" STARTPOINT_PIN="ap_CS_fsm_reg[68]/C">
      <CELL NAME="ap_CS_fsm_reg[68]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2318"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/tmp_product__0_i_11" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="filter_kernel.v" LINE_NUMBER="1407" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/tmp_product__1" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="tmp_19_reg_3920_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2914"/>
      <MODULE_INSTANCES>mul_32s_32s_32_1_1_U169 gmem1_m_axi_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="8.951" DATAPATH_LOGIC_DELAY="0.438" DATAPATH_NET_DELAY="8.513" ENDPOINT_PIN="output_axie4_data_0_lcssa_reg_887_reg[113]/D" LOGIC_LEVELS="1" MAX_FANOUT="165" SLACK="1.008" STARTPOINT_PIN="ap_CS_fsm_reg[43]/C">
      <CELL NAME="ap_CS_fsm_reg[43]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2318"/>
      <CELL NAME="gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[113]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="filter_kernel.v" LINE_NUMBER="2525" MODULE_INSTNAME="gmem1_m_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="output_axie4_data_0_lcssa_reg_887_reg[113]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2526"/>
      <MODULE_INSTANCES>mul_32s_32s_32_1_1_U169 gmem1_m_axi_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="8.710" DATAPATH_LOGIC_DELAY="5.361" DATAPATH_NET_DELAY="3.349" ENDPOINT_PIN="reg_1225_reg[27]/D" LOGIC_LEVELS="7" MAX_FANOUT="42" SLACK="1.018" STARTPOINT_PIN="ap_CS_fsm_reg[68]/C">
      <CELL NAME="ap_CS_fsm_reg[68]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2318"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/tmp_product__0_i_11" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="filter_kernel.v" LINE_NUMBER="1407" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/tmp_product__1" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/reg_1225[19]_i_4" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="filter_kernel_mul_32s_32s_32_1_1.v" LINE_NUMBER="44" MODULE_INSTNAME="mul_32s_32s_32_1_1_U169" IS_FUNCINST="0"/>
      <CELL NAME="reg_1225_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2858"/>
      <MODULE_INSTANCES>mul_32s_32s_32_1_1_U169 gmem1_m_axi_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="8.904" DATAPATH_LOGIC_DELAY="0.438" DATAPATH_NET_DELAY="8.466" ENDPOINT_PIN="output_axie4_data_0_lcssa_reg_887_reg[49]/D" LOGIC_LEVELS="1" MAX_FANOUT="165" SLACK="1.057" STARTPOINT_PIN="ap_CS_fsm_reg[43]/C">
      <CELL NAME="ap_CS_fsm_reg[43]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2318"/>
      <CELL NAME="gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[49]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="filter_kernel.v" LINE_NUMBER="2525" MODULE_INSTNAME="gmem1_m_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="output_axie4_data_0_lcssa_reg_887_reg[49]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2526"/>
      <MODULE_INSTANCES>mul_32s_32s_32_1_1_U169 gmem1_m_axi_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="8.938" DATAPATH_LOGIC_DELAY="0.438" DATAPATH_NET_DELAY="8.500" ENDPOINT_PIN="output_axie4_data_0_lcssa_reg_887_reg[32]/D" LOGIC_LEVELS="1" MAX_FANOUT="165" SLACK="1.061" STARTPOINT_PIN="ap_CS_fsm_reg[43]/C">
      <CELL NAME="ap_CS_fsm_reg[43]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2318"/>
      <CELL NAME="gmem1_m_axi_U/store_unit_0/fifo_wreq/output_axie4_data_0_lcssa_reg_887[32]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="filter_kernel.v" LINE_NUMBER="2525" MODULE_INSTNAME="gmem1_m_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="output_axie4_data_0_lcssa_reg_887_reg[32]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="filter_kernel.v" LINE_NUMBER="2526"/>
      <MODULE_INSTANCES>mul_32s_32s_32_1_1_U169 gmem1_m_axi_U</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/filter_kernel_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/filter_kernel_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/filter_kernel_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/filter_kernel_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/filter_kernel_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/filter_kernel_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/filter_kernel_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/filter_kernel_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Feb 26 23:29:16 -0600 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="image_kernel"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-3"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

