Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 07 09:56:55 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodule_timing_summary_routed.rpt -rpx topmodule_timing_summary_routed.rpx
| Design       : topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: URCVR/CLKENB3/enb_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.350        0.000                      0                 1379        0.151        0.000                      0                 1379        4.500        0.000                       0                   759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.350        0.000                      0                 1379        0.151        0.000                      0                 1379        4.500        0.000                       0                   759  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 URCVR/d4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/d4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.580ns (8.728%)  route 6.065ns (91.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.692     5.294    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  URCVR/d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  URCVR/d4_reg/Q
                         net (fo=67, routed)          6.065    11.816    URCVR/COR_BIT/data_m_receiver_OBUF[5]
    SLICE_X3Y122         LUT6 (Prop_lut6_I5_O)        0.124    11.940 r  URCVR/COR_BIT/d4_i_1/O
                         net (fo=1, routed)           0.000    11.940    URCVR/COR_BIT_n_4
    SLICE_X3Y122         FDRE                                         r  URCVR/d4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575    14.997    URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  URCVR/d4_reg/C
                         clock pessimism              0.297    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)        0.031    15.290    URCVR/d4_reg
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[27][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 1.650ns (26.466%)  route 4.585ns (73.534%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.667     9.092    FIFO/mem[17][7]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.322     9.414 f  FIFO/mem[16][7]_i_2/O
                         net (fo=9, routed)           0.850    10.264    FIFO/mem[16][7]_i_2_n_0
    SLICE_X9Y132         LUT6 (Prop_lut6_I5_O)        0.332    10.596 r  FIFO/mem[27][7]_i_1/O
                         net (fo=8, routed)           0.932    11.528    FIFO/mem[27][7]_i_1_n_0
    SLICE_X7Y128         FDRE                                         r  FIFO/mem_reg[27][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.575    14.997    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  FIFO/mem_reg[27][6]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X7Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.016    FIFO/mem_reg[27][6]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[27][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.650ns (27.446%)  route 4.362ns (72.554%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.667     9.092    FIFO/mem[17][7]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.322     9.414 f  FIFO/mem[16][7]_i_2/O
                         net (fo=9, routed)           0.850    10.264    FIFO/mem[16][7]_i_2_n_0
    SLICE_X9Y132         LUT6 (Prop_lut6_I5_O)        0.332    10.596 r  FIFO/mem[27][7]_i_1/O
                         net (fo=8, routed)           0.709    11.305    FIFO/mem[27][7]_i_1_n_0
    SLICE_X9Y128         FDRE                                         r  FIFO/mem_reg[27][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.496    14.918    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  FIFO/mem_reg[27][2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y128         FDRE (Setup_fdre_C_CE)      -0.205    14.937    FIFO/mem_reg[27][2]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[27][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.650ns (27.446%)  route 4.362ns (72.554%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.667     9.092    FIFO/mem[17][7]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.322     9.414 f  FIFO/mem[16][7]_i_2/O
                         net (fo=9, routed)           0.850    10.264    FIFO/mem[16][7]_i_2_n_0
    SLICE_X9Y132         LUT6 (Prop_lut6_I5_O)        0.332    10.596 r  FIFO/mem[27][7]_i_1/O
                         net (fo=8, routed)           0.709    11.305    FIFO/mem[27][7]_i_1_n_0
    SLICE_X9Y128         FDRE                                         r  FIFO/mem_reg[27][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.496    14.918    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  FIFO/mem_reg[27][5]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X9Y128         FDRE (Setup_fdre_C_CE)      -0.205    14.937    FIFO/mem_reg[27][5]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.643ns (27.393%)  route 4.355ns (72.607%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.539     8.964    FIFO/mem[17][7]_i_2_n_0
    SLICE_X6Y125         LUT3 (Prop_lut3_I1_O)        0.319     9.283 f  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.930    10.213    FIFO/mem[0][7]_i_2_n_0
    SLICE_X7Y124         LUT5 (Prop_lut5_I0_O)        0.328    10.541 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.750    11.291    FIFO/mem[9][7]_i_1_n_0
    SLICE_X11Y125        FDRE                                         r  FIFO/mem_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.494    14.916    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  FIFO/mem_reg[9][1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.935    FIFO/mem_reg[9][1]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.643ns (27.393%)  route 4.355ns (72.607%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.539     8.964    FIFO/mem[17][7]_i_2_n_0
    SLICE_X6Y125         LUT3 (Prop_lut3_I1_O)        0.319     9.283 f  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.930    10.213    FIFO/mem[0][7]_i_2_n_0
    SLICE_X7Y124         LUT5 (Prop_lut5_I0_O)        0.328    10.541 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.750    11.291    FIFO/mem[9][7]_i_1_n_0
    SLICE_X11Y125        FDRE                                         r  FIFO/mem_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.494    14.916    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  FIFO/mem_reg[9][2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.935    FIFO/mem_reg[9][2]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.643ns (27.393%)  route 4.355ns (72.607%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.539     8.964    FIFO/mem[17][7]_i_2_n_0
    SLICE_X6Y125         LUT3 (Prop_lut3_I1_O)        0.319     9.283 f  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.930    10.213    FIFO/mem[0][7]_i_2_n_0
    SLICE_X7Y124         LUT5 (Prop_lut5_I0_O)        0.328    10.541 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.750    11.291    FIFO/mem[9][7]_i_1_n_0
    SLICE_X11Y125        FDRE                                         r  FIFO/mem_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.494    14.916    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  FIFO/mem_reg[9][5]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.935    FIFO/mem_reg[9][5]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.643ns (27.393%)  route 4.355ns (72.607%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.539     8.964    FIFO/mem[17][7]_i_2_n_0
    SLICE_X6Y125         LUT3 (Prop_lut3_I1_O)        0.319     9.283 f  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.930    10.213    FIFO/mem[0][7]_i_2_n_0
    SLICE_X7Y124         LUT5 (Prop_lut5_I0_O)        0.328    10.541 r  FIFO/mem[9][7]_i_1/O
                         net (fo=8, routed)           0.750    11.291    FIFO/mem[9][7]_i_1_n_0
    SLICE_X11Y125        FDRE                                         r  FIFO/mem_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.494    14.916    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  FIFO/mem_reg[9][6]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.935    FIFO/mem_reg[9][6]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[5][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.643ns (27.307%)  route 4.374ns (72.693%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.539     8.964    FIFO/mem[17][7]_i_2_n_0
    SLICE_X6Y125         LUT3 (Prop_lut3_I1_O)        0.319     9.283 f  FIFO/mem[0][7]_i_2/O
                         net (fo=16, routed)          0.790    10.073    FIFO/mem[0][7]_i_2_n_0
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.328    10.401 r  FIFO/mem[5][7]_i_1/O
                         net (fo=8, routed)           0.909    11.310    FIFO/mem[5][7]_i_1_n_0
    SLICE_X7Y126         FDRE                                         r  FIFO/mem_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.572    14.994    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  FIFO/mem_reg[5][6]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X7Y126         FDRE (Setup_fdre_C_CE)      -0.205    15.013    FIFO/mem_reg[5][6]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 FIFO/rp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem_reg[27][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 1.650ns (27.404%)  route 4.371ns (72.596%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.691     5.293    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  FIFO/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  FIFO/rp_reg[2]/Q
                         net (fo=11, routed)          0.811     6.523    FIFO/rp_reg__0[2]
    SLICE_X4Y124         LUT4 (Prop_lut4_I2_O)        0.299     6.822 r  FIFO/mem[17][7]_i_6/O
                         net (fo=1, routed)           0.669     7.491    FIFO/mem[17][7]_i_6_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  FIFO/mem[17][7]_i_4/O
                         net (fo=2, routed)           0.656     8.271    FIFO/mem[17][7]_i_4_n_0
    SLICE_X5Y124         LUT4 (Prop_lut4_I0_O)        0.154     8.425 f  FIFO/mem[17][7]_i_2/O
                         net (fo=12, routed)          0.667     9.092    FIFO/mem[17][7]_i_2_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.322     9.414 f  FIFO/mem[16][7]_i_2/O
                         net (fo=9, routed)           0.850    10.264    FIFO/mem[16][7]_i_2_n_0
    SLICE_X9Y132         LUT6 (Prop_lut6_I5_O)        0.332    10.596 r  FIFO/mem[27][7]_i_1/O
                         net (fo=8, routed)           0.718    11.314    FIFO/mem[27][7]_i_1_n_0
    SLICE_X7Y131         FDRE                                         r  FIFO/mem_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.577    14.999    FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  FIFO/mem_reg[27][0]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X7Y131         FDRE (Setup_fdre_C_CE)      -0.205    15.018    FIFO/mem_reg[27][0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 TRANS/CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/CLKENB/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.484    TRANS/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y134        FDRE                                         r  TRANS/CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  TRANS/CLKENB/q_reg[2]/Q
                         net (fo=14, routed)          0.099     1.725    TRANS/CLKENB/q[2]
    SLICE_X10Y134        LUT6 (Prop_lut6_I4_O)        0.045     1.770 r  TRANS/CLKENB/q[6]_i_1__7/O
                         net (fo=1, routed)           0.000     1.770    TRANS/CLKENB/q_0[6]
    SLICE_X10Y134        FDRE                                         r  TRANS/CLKENB/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.834     1.999    TRANS/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y134        FDRE                                         r  TRANS/CLKENB/q_reg[6]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.121     1.618    TRANS/CLKENB/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 URCVR/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.169%)  route 0.108ns (36.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.563     1.482    URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  URCVR/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  URCVR/CLKENB/q_reg[5]/Q
                         net (fo=9, routed)           0.108     1.732    URCVR/CLKENB/q_1[5]
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  URCVR/CLKENB/q[8]_i_1__4/O
                         net (fo=1, routed)           0.000     1.777    URCVR/CLKENB/q[8]
    SLICE_X8Y117         FDRE                                         r  URCVR/CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.832     1.997    URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  URCVR/CLKENB/q_reg[8]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.121     1.616    URCVR/CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 URCVR/CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/CLKENB/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.563     1.482    URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  URCVR/CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  URCVR/CLKENB/q_reg[5]/Q
                         net (fo=9, routed)           0.110     1.734    URCVR/CLKENB/q_1[5]
    SLICE_X8Y117         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  URCVR/CLKENB/q[7]_i_1__4/O
                         net (fo=1, routed)           0.000     1.779    URCVR/CLKENB/q[7]
    SLICE_X8Y117         FDRE                                         r  URCVR/CLKENB/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.832     1.997    URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y117         FDRE                                         r  URCVR/CLKENB/q_reg[7]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.121     1.616    URCVR/CLKENB/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 URCVR/COR_PREAM/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_PREAM/shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.590     1.509    URCVR/COR_PREAM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  URCVR/COR_PREAM/shreg_reg[0]/Q
                         net (fo=3, routed)           0.115     1.766    URCVR/COR_PREAM/shreg[0]
    SLICE_X0Y118         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.862     2.027    URCVR/COR_PREAM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  URCVR/COR_PREAM/shreg_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.070     1.594    URCVR/COR_PREAM/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 URCVR/COR_SFD/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/COR_SFD/shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.509%)  route 0.118ns (45.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.588     1.507    URCVR/COR_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  URCVR/COR_SFD/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  URCVR/COR_SFD/shreg_reg[0]/Q
                         net (fo=3, routed)           0.118     1.766    URCVR/COR_SFD/shreg_reg_n_0_[0]
    SLICE_X7Y119         FDRE                                         r  URCVR/COR_SFD/shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.857     2.023    URCVR/COR_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y119         FDRE                                         r  URCVR/COR_SFD/shreg_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X7Y119         FDRE (Hold_fdre_C_D)         0.070     1.592    URCVR/COR_SFD/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/COUNTER_PARM/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.594     1.513    DISPCTL/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  DISPCTL/CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DISPCTL/CLKENB/enb_reg/Q
                         net (fo=3, routed)           0.109     1.763    DISPCTL/COUNTER_PARM/enb
    SLICE_X0Y115         LUT4 (Prop_lut4_I2_O)        0.049     1.812 r  DISPCTL/COUNTER_PARM/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    DISPCTL/COUNTER_PARM/q[2]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.865     2.030    DISPCTL/COUNTER_PARM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[2]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.107     1.633    DISPCTL/COUNTER_PARM/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 TRANS/CLKENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/CLKENB/enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.484    TRANS/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y134        FDRE                                         r  TRANS/CLKENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  TRANS/CLKENB/q_reg[1]/Q
                         net (fo=14, routed)          0.133     1.758    TRANS/CLKENB/q[1]
    SLICE_X10Y134        LUT5 (Prop_lut5_I2_O)        0.045     1.803 r  TRANS/CLKENB/enb_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    TRANS/CLKENB/enb
    SLICE_X10Y134        FDRE                                         r  TRANS/CLKENB/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.834     1.999    TRANS/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y134        FDRE                                         r  TRANS/CLKENB/enb_reg/C
                         clock pessimism             -0.501     1.497    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.120     1.617    TRANS/CLKENB/enb_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 URCVR/CLKENB4/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URCVR/CLKENB4/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.876%)  route 0.135ns (42.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.590     1.509    URCVR/CLKENB4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  URCVR/CLKENB4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  URCVR/CLKENB4/q_reg[2]/Q
                         net (fo=8, routed)           0.135     1.786    URCVR/CLKENB4/q_reg_n_0_[2]
    SLICE_X2Y119         LUT6 (Prop_lut6_I4_O)        0.045     1.831 r  URCVR/CLKENB4/q[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.831    URCVR/CLKENB4/q[6]
    SLICE_X2Y119         FDRE                                         r  URCVR/CLKENB4/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.860     2.026    URCVR/CLKENB4/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  URCVR/CLKENB4/q_reg[6]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120     1.643    URCVR/CLKENB4/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/COUNTER_PARM/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.594     1.513    DISPCTL/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  DISPCTL/CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DISPCTL/CLKENB/enb_reg/Q
                         net (fo=3, routed)           0.108     1.762    DISPCTL/COUNTER_PARM/enb
    SLICE_X0Y115         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  DISPCTL/COUNTER_PARM/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    DISPCTL/COUNTER_PARM/q[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.865     2.030    DISPCTL/COUNTER_PARM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[0]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091     1.617    DISPCTL/COUNTER_PARM/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DISPCTL/CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPCTL/COUNTER_PARM/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.594     1.513    DISPCTL/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  DISPCTL/CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DISPCTL/CLKENB/enb_reg/Q
                         net (fo=3, routed)           0.109     1.763    DISPCTL/COUNTER_PARM/enb
    SLICE_X0Y115         LUT3 (Prop_lut3_I1_O)        0.045     1.808 r  DISPCTL/COUNTER_PARM/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    DISPCTL/COUNTER_PARM/q[1]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.865     2.030    DISPCTL/COUNTER_PARM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  DISPCTL/COUNTER_PARM/q_reg[1]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.092     1.618    DISPCTL/COUNTER_PARM/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y121    CLKENBEIGHT/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y125    FIFO/mem_reg[14][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y125    FIFO/mem_reg[15][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y126   FIFO/mem_reg[15][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y126   FIFO/mem_reg[15][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y126   FIFO/mem_reg[15][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y126   FIFO/mem_reg[15][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y126   FIFO/mem_reg[15][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y125    FIFO/mem_reg[15][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y133   FIFO/mem_reg[17][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    FIFO/mem_reg[34][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y133   FIFO/mem_reg[17][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y134    FIFO/mem_reg[29][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y134    FIFO/mem_reg[29][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y134    FIFO/mem_reg[29][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FIFO/mem_reg[20][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FIFO/mem_reg[20][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FIFO/mem_reg[20][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FIFO/mem_reg[20][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y121    CLKENBEIGHT/enb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   FIFO/mem_reg[15][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   FIFO/mem_reg[15][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   FIFO/mem_reg[15][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   FIFO/mem_reg[15][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126   FIFO/mem_reg[15][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y128    FIFO/mem_reg[46][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y128    FIFO/mem_reg[46][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y128    FIFO/mem_reg[46][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    FIFO/mem_reg[55][0]/C



