
260110_softrobot_tempfan_v3.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e738  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e88  0801ea08  0801ea08  0001fa08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801f890  0801f890  00020890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801f898  0801f898  00020898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801f89c  0801f89c  0002089c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0801f8a0  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RAM_D2       0000000c  240001dc  0801fa7c  000211dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00014044  240001e8  0801fa88  000211e8  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  2401422c  0801fa88  0002122c  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000211e8  2**0
                  CONTENTS, READONLY
 11 .debug_info   000401ba  00000000  00000000  00021216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00007898  00000000  00000000  000613d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002c00  00000000  00000000  00068c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000223f  00000000  00000000  0006b868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e962  00000000  00000000  0006daa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003b5cb  00000000  00000000  000ac409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00183aef  00000000  00000000  000e79d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0026b4c3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000d460  00000000  00000000  0026b508  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000059  00000000  00000000  00278968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e8 	.word	0x240001e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801e9f0 	.word	0x0801e9f0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001ec 	.word	0x240001ec
 800030c:	0801e9f0 	.word	0x0801e9f0

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9c0 	b.w	8000af0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	468e      	mov	lr, r1
 8000800:	4604      	mov	r4, r0
 8000802:	4688      	mov	r8, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4617      	mov	r7, r2
 800080c:	d962      	bls.n	80008d4 <__udivmoddi4+0xdc>
 800080e:	fab2 f682 	clz	r6, r2
 8000812:	b14e      	cbz	r6, 8000828 <__udivmoddi4+0x30>
 8000814:	f1c6 0320 	rsb	r3, r6, #32
 8000818:	fa01 f806 	lsl.w	r8, r1, r6
 800081c:	fa20 f303 	lsr.w	r3, r0, r3
 8000820:	40b7      	lsls	r7, r6
 8000822:	ea43 0808 	orr.w	r8, r3, r8
 8000826:	40b4      	lsls	r4, r6
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	fa1f fc87 	uxth.w	ip, r7
 8000830:	fbb8 f1fe 	udiv	r1, r8, lr
 8000834:	0c23      	lsrs	r3, r4, #16
 8000836:	fb0e 8811 	mls	r8, lr, r1, r8
 800083a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800083e:	fb01 f20c 	mul.w	r2, r1, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d909      	bls.n	800085a <__udivmoddi4+0x62>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f101 30ff 	add.w	r0, r1, #4294967295
 800084c:	f080 80ea 	bcs.w	8000a24 <__udivmoddi4+0x22c>
 8000850:	429a      	cmp	r2, r3
 8000852:	f240 80e7 	bls.w	8000a24 <__udivmoddi4+0x22c>
 8000856:	3902      	subs	r1, #2
 8000858:	443b      	add	r3, r7
 800085a:	1a9a      	subs	r2, r3, r2
 800085c:	b2a3      	uxth	r3, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800086a:	fb00 fc0c 	mul.w	ip, r0, ip
 800086e:	459c      	cmp	ip, r3
 8000870:	d909      	bls.n	8000886 <__udivmoddi4+0x8e>
 8000872:	18fb      	adds	r3, r7, r3
 8000874:	f100 32ff 	add.w	r2, r0, #4294967295
 8000878:	f080 80d6 	bcs.w	8000a28 <__udivmoddi4+0x230>
 800087c:	459c      	cmp	ip, r3
 800087e:	f240 80d3 	bls.w	8000a28 <__udivmoddi4+0x230>
 8000882:	443b      	add	r3, r7
 8000884:	3802      	subs	r0, #2
 8000886:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088a:	eba3 030c 	sub.w	r3, r3, ip
 800088e:	2100      	movs	r1, #0
 8000890:	b11d      	cbz	r5, 800089a <__udivmoddi4+0xa2>
 8000892:	40f3      	lsrs	r3, r6
 8000894:	2200      	movs	r2, #0
 8000896:	e9c5 3200 	strd	r3, r2, [r5]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d905      	bls.n	80008ae <__udivmoddi4+0xb6>
 80008a2:	b10d      	cbz	r5, 80008a8 <__udivmoddi4+0xb0>
 80008a4:	e9c5 0100 	strd	r0, r1, [r5]
 80008a8:	2100      	movs	r1, #0
 80008aa:	4608      	mov	r0, r1
 80008ac:	e7f5      	b.n	800089a <__udivmoddi4+0xa2>
 80008ae:	fab3 f183 	clz	r1, r3
 80008b2:	2900      	cmp	r1, #0
 80008b4:	d146      	bne.n	8000944 <__udivmoddi4+0x14c>
 80008b6:	4573      	cmp	r3, lr
 80008b8:	d302      	bcc.n	80008c0 <__udivmoddi4+0xc8>
 80008ba:	4282      	cmp	r2, r0
 80008bc:	f200 8105 	bhi.w	8000aca <__udivmoddi4+0x2d2>
 80008c0:	1a84      	subs	r4, r0, r2
 80008c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008c6:	2001      	movs	r0, #1
 80008c8:	4690      	mov	r8, r2
 80008ca:	2d00      	cmp	r5, #0
 80008cc:	d0e5      	beq.n	800089a <__udivmoddi4+0xa2>
 80008ce:	e9c5 4800 	strd	r4, r8, [r5]
 80008d2:	e7e2      	b.n	800089a <__udivmoddi4+0xa2>
 80008d4:	2a00      	cmp	r2, #0
 80008d6:	f000 8090 	beq.w	80009fa <__udivmoddi4+0x202>
 80008da:	fab2 f682 	clz	r6, r2
 80008de:	2e00      	cmp	r6, #0
 80008e0:	f040 80a4 	bne.w	8000a2c <__udivmoddi4+0x234>
 80008e4:	1a8a      	subs	r2, r1, r2
 80008e6:	0c03      	lsrs	r3, r0, #16
 80008e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008ec:	b280      	uxth	r0, r0
 80008ee:	b2bc      	uxth	r4, r7
 80008f0:	2101      	movs	r1, #1
 80008f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000902:	429a      	cmp	r2, r3
 8000904:	d907      	bls.n	8000916 <__udivmoddi4+0x11e>
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	f10c 38ff 	add.w	r8, ip, #4294967295
 800090c:	d202      	bcs.n	8000914 <__udivmoddi4+0x11c>
 800090e:	429a      	cmp	r2, r3
 8000910:	f200 80e0 	bhi.w	8000ad4 <__udivmoddi4+0x2dc>
 8000914:	46c4      	mov	ip, r8
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	fbb3 f2fe 	udiv	r2, r3, lr
 800091c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000920:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000924:	fb02 f404 	mul.w	r4, r2, r4
 8000928:	429c      	cmp	r4, r3
 800092a:	d907      	bls.n	800093c <__udivmoddi4+0x144>
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000932:	d202      	bcs.n	800093a <__udivmoddi4+0x142>
 8000934:	429c      	cmp	r4, r3
 8000936:	f200 80ca 	bhi.w	8000ace <__udivmoddi4+0x2d6>
 800093a:	4602      	mov	r2, r0
 800093c:	1b1b      	subs	r3, r3, r4
 800093e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000942:	e7a5      	b.n	8000890 <__udivmoddi4+0x98>
 8000944:	f1c1 0620 	rsb	r6, r1, #32
 8000948:	408b      	lsls	r3, r1
 800094a:	fa22 f706 	lsr.w	r7, r2, r6
 800094e:	431f      	orrs	r7, r3
 8000950:	fa0e f401 	lsl.w	r4, lr, r1
 8000954:	fa20 f306 	lsr.w	r3, r0, r6
 8000958:	fa2e fe06 	lsr.w	lr, lr, r6
 800095c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000960:	4323      	orrs	r3, r4
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	fa1f fc87 	uxth.w	ip, r7
 800096a:	fbbe f0f9 	udiv	r0, lr, r9
 800096e:	0c1c      	lsrs	r4, r3, #16
 8000970:	fb09 ee10 	mls	lr, r9, r0, lr
 8000974:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000978:	fb00 fe0c 	mul.w	lr, r0, ip
 800097c:	45a6      	cmp	lr, r4
 800097e:	fa02 f201 	lsl.w	r2, r2, r1
 8000982:	d909      	bls.n	8000998 <__udivmoddi4+0x1a0>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f100 3aff 	add.w	sl, r0, #4294967295
 800098a:	f080 809c 	bcs.w	8000ac6 <__udivmoddi4+0x2ce>
 800098e:	45a6      	cmp	lr, r4
 8000990:	f240 8099 	bls.w	8000ac6 <__udivmoddi4+0x2ce>
 8000994:	3802      	subs	r0, #2
 8000996:	443c      	add	r4, r7
 8000998:	eba4 040e 	sub.w	r4, r4, lr
 800099c:	fa1f fe83 	uxth.w	lr, r3
 80009a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80009a4:	fb09 4413 	mls	r4, r9, r3, r4
 80009a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80009ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b0:	45a4      	cmp	ip, r4
 80009b2:	d908      	bls.n	80009c6 <__udivmoddi4+0x1ce>
 80009b4:	193c      	adds	r4, r7, r4
 80009b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80009ba:	f080 8082 	bcs.w	8000ac2 <__udivmoddi4+0x2ca>
 80009be:	45a4      	cmp	ip, r4
 80009c0:	d97f      	bls.n	8000ac2 <__udivmoddi4+0x2ca>
 80009c2:	3b02      	subs	r3, #2
 80009c4:	443c      	add	r4, r7
 80009c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009ca:	eba4 040c 	sub.w	r4, r4, ip
 80009ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80009d2:	4564      	cmp	r4, ip
 80009d4:	4673      	mov	r3, lr
 80009d6:	46e1      	mov	r9, ip
 80009d8:	d362      	bcc.n	8000aa0 <__udivmoddi4+0x2a8>
 80009da:	d05f      	beq.n	8000a9c <__udivmoddi4+0x2a4>
 80009dc:	b15d      	cbz	r5, 80009f6 <__udivmoddi4+0x1fe>
 80009de:	ebb8 0203 	subs.w	r2, r8, r3
 80009e2:	eb64 0409 	sbc.w	r4, r4, r9
 80009e6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ea:	fa22 f301 	lsr.w	r3, r2, r1
 80009ee:	431e      	orrs	r6, r3
 80009f0:	40cc      	lsrs	r4, r1
 80009f2:	e9c5 6400 	strd	r6, r4, [r5]
 80009f6:	2100      	movs	r1, #0
 80009f8:	e74f      	b.n	800089a <__udivmoddi4+0xa2>
 80009fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009fe:	0c01      	lsrs	r1, r0, #16
 8000a00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a04:	b280      	uxth	r0, r0
 8000a06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	4638      	mov	r0, r7
 8000a0e:	463c      	mov	r4, r7
 8000a10:	46b8      	mov	r8, r7
 8000a12:	46be      	mov	lr, r7
 8000a14:	2620      	movs	r6, #32
 8000a16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a1a:	eba2 0208 	sub.w	r2, r2, r8
 8000a1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a22:	e766      	b.n	80008f2 <__udivmoddi4+0xfa>
 8000a24:	4601      	mov	r1, r0
 8000a26:	e718      	b.n	800085a <__udivmoddi4+0x62>
 8000a28:	4610      	mov	r0, r2
 8000a2a:	e72c      	b.n	8000886 <__udivmoddi4+0x8e>
 8000a2c:	f1c6 0220 	rsb	r2, r6, #32
 8000a30:	fa2e f302 	lsr.w	r3, lr, r2
 8000a34:	40b7      	lsls	r7, r6
 8000a36:	40b1      	lsls	r1, r6
 8000a38:	fa20 f202 	lsr.w	r2, r0, r2
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	430a      	orrs	r2, r1
 8000a42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a46:	b2bc      	uxth	r4, r7
 8000a48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a4c:	0c11      	lsrs	r1, r2, #16
 8000a4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a52:	fb08 f904 	mul.w	r9, r8, r4
 8000a56:	40b0      	lsls	r0, r6
 8000a58:	4589      	cmp	r9, r1
 8000a5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a5e:	b280      	uxth	r0, r0
 8000a60:	d93e      	bls.n	8000ae0 <__udivmoddi4+0x2e8>
 8000a62:	1879      	adds	r1, r7, r1
 8000a64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a68:	d201      	bcs.n	8000a6e <__udivmoddi4+0x276>
 8000a6a:	4589      	cmp	r9, r1
 8000a6c:	d81f      	bhi.n	8000aae <__udivmoddi4+0x2b6>
 8000a6e:	eba1 0109 	sub.w	r1, r1, r9
 8000a72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a76:	fb09 f804 	mul.w	r8, r9, r4
 8000a7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a7e:	b292      	uxth	r2, r2
 8000a80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a84:	4542      	cmp	r2, r8
 8000a86:	d229      	bcs.n	8000adc <__udivmoddi4+0x2e4>
 8000a88:	18ba      	adds	r2, r7, r2
 8000a8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a8e:	d2c4      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a90:	4542      	cmp	r2, r8
 8000a92:	d2c2      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a94:	f1a9 0102 	sub.w	r1, r9, #2
 8000a98:	443a      	add	r2, r7
 8000a9a:	e7be      	b.n	8000a1a <__udivmoddi4+0x222>
 8000a9c:	45f0      	cmp	r8, lr
 8000a9e:	d29d      	bcs.n	80009dc <__udivmoddi4+0x1e4>
 8000aa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000aa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000aa8:	3801      	subs	r0, #1
 8000aaa:	46e1      	mov	r9, ip
 8000aac:	e796      	b.n	80009dc <__udivmoddi4+0x1e4>
 8000aae:	eba7 0909 	sub.w	r9, r7, r9
 8000ab2:	4449      	add	r1, r9
 8000ab4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ab8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000abc:	fb09 f804 	mul.w	r8, r9, r4
 8000ac0:	e7db      	b.n	8000a7a <__udivmoddi4+0x282>
 8000ac2:	4673      	mov	r3, lr
 8000ac4:	e77f      	b.n	80009c6 <__udivmoddi4+0x1ce>
 8000ac6:	4650      	mov	r0, sl
 8000ac8:	e766      	b.n	8000998 <__udivmoddi4+0x1a0>
 8000aca:	4608      	mov	r0, r1
 8000acc:	e6fd      	b.n	80008ca <__udivmoddi4+0xd2>
 8000ace:	443b      	add	r3, r7
 8000ad0:	3a02      	subs	r2, #2
 8000ad2:	e733      	b.n	800093c <__udivmoddi4+0x144>
 8000ad4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ad8:	443b      	add	r3, r7
 8000ada:	e71c      	b.n	8000916 <__udivmoddi4+0x11e>
 8000adc:	4649      	mov	r1, r9
 8000ade:	e79c      	b.n	8000a1a <__udivmoddi4+0x222>
 8000ae0:	eba1 0109 	sub.w	r1, r1, r9
 8000ae4:	46c4      	mov	ip, r8
 8000ae6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aea:	fb09 f804 	mul.w	r8, r9, r4
 8000aee:	e7c4      	b.n	8000a7a <__udivmoddi4+0x282>

08000af0 <__aeabi_idiv0>:
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08c      	sub	sp, #48	@ 0x30
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000afa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b06:	463b      	mov	r3, r7
 8000b08:	2224      	movs	r2, #36	@ 0x24
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f01a f8f7 	bl	801ad00 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b12:	4b5c      	ldr	r3, [pc, #368]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b14:	4a5c      	ldr	r2, [pc, #368]	@ (8000c88 <MX_ADC1_Init+0x194>)
 8000b16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000b18:	4b5a      	ldr	r3, [pc, #360]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b1a:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000b1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000b20:	4b58      	ldr	r3, [pc, #352]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b26:	4b57      	ldr	r3, [pc, #348]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b2c:	4b55      	ldr	r3, [pc, #340]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b2e:	2208      	movs	r2, #8
 8000b30:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b32:	4b54      	ldr	r3, [pc, #336]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b38:	4b52      	ldr	r3, [pc, #328]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 8000b3e:	4b51      	ldr	r3, [pc, #324]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b40:	2206      	movs	r2, #6
 8000b42:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b44:	4b4f      	ldr	r3, [pc, #316]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 8000b4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b4e:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 8000b52:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b54:	4b4b      	ldr	r3, [pc, #300]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000b5c:	4b49      	ldr	r3, [pc, #292]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b5e:	2203      	movs	r2, #3
 8000b60:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b62:	4b48      	ldr	r3, [pc, #288]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b68:	4b46      	ldr	r3, [pc, #280]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = ENABLE;
 8000b6e:	4b45      	ldr	r3, [pc, #276]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 16;
 8000b76:	4b43      	ldr	r3, [pc, #268]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b78:	2210      	movs	r2, #16
 8000b7a:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000b7c:	4b41      	ldr	r3, [pc, #260]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000b82:	4b40      	ldr	r3, [pc, #256]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000b88:	4b3e      	ldr	r3, [pc, #248]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	655a      	str	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b8e:	483d      	ldr	r0, [pc, #244]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b90:	f005 fafa 	bl	8006188 <HAL_ADC_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000b9a:	f002 fa0f 	bl	8002fbc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4836      	ldr	r0, [pc, #216]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000baa:	f006 ff45 	bl	8007a38 <HAL_ADCEx_MultiModeConfigChannel>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000bb4:	f002 fa02 	bl	8002fbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000bb8:	4b34      	ldr	r3, [pc, #208]	@ (8000c8c <MX_ADC1_Init+0x198>)
 8000bba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bbc:	2306      	movs	r3, #6
 8000bbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000bc0:	2305      	movs	r3, #5
 8000bc2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bc4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000bc8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd8:	463b      	mov	r3, r7
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4829      	ldr	r0, [pc, #164]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bde:	f005 fdcb 	bl	8006778 <HAL_ADC_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000be8:	f002 f9e8 	bl	8002fbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000bec:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <MX_ADC1_Init+0x19c>)
 8000bee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bf0:	230c      	movs	r3, #12
 8000bf2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4822      	ldr	r0, [pc, #136]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bfa:	f005 fdbd 	bl	8006778 <HAL_ADC_ConfigChannel>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000c04:	f002 f9da 	bl	8002fbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000c08:	4b22      	ldr	r3, [pc, #136]	@ (8000c94 <MX_ADC1_Init+0x1a0>)
 8000c0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c0c:	2312      	movs	r3, #18
 8000c0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c10:	463b      	mov	r3, r7
 8000c12:	4619      	mov	r1, r3
 8000c14:	481b      	ldr	r0, [pc, #108]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c16:	f005 fdaf 	bl	8006778 <HAL_ADC_ConfigChannel>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8000c20:	f002 f9cc 	bl	8002fbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <MX_ADC1_Init+0x1a4>)
 8000c26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c28:	2318      	movs	r3, #24
 8000c2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2c:	463b      	mov	r3, r7
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4814      	ldr	r0, [pc, #80]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c32:	f005 fda1 	bl	8006778 <HAL_ADC_ConfigChannel>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8000c3c:	f002 f9be 	bl	8002fbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c40:	4b16      	ldr	r3, [pc, #88]	@ (8000c9c <MX_ADC1_Init+0x1a8>)
 8000c42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c48:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c50:	f005 fd92 	bl	8006778 <HAL_ADC_ConfigChannel>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8000c5a:	f002 f9af 	bl	8002fbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <MX_ADC1_Init+0x1ac>)
 8000c60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000c62:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000c66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c68:	463b      	mov	r3, r7
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4805      	ldr	r0, [pc, #20]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c6e:	f005 fd83 	bl	8006778 <HAL_ADC_ConfigChannel>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 8000c78:	f002 f9a0 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	3730      	adds	r7, #48	@ 0x30
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000204 	.word	0x24000204
 8000c88:	40022000 	.word	0x40022000
 8000c8c:	2a000400 	.word	0x2a000400
 8000c90:	2e300800 	.word	0x2e300800
 8000c94:	47520000 	.word	0x47520000
 8000c98:	3ac04000 	.word	0x3ac04000
 8000c9c:	3ef08000 	.word	0x3ef08000
 8000ca0:	4b840000 	.word	0x4b840000

08000ca4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b0ba      	sub	sp, #232	@ 0xe8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 0318 	add.w	r3, r7, #24
 8000cc0:	22b8      	movs	r2, #184	@ 0xb8
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f01a f81b 	bl	801ad00 <memset>
  if(adcHandle->Instance==ADC1)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a53      	ldr	r2, [pc, #332]	@ (8000e1c <HAL_ADC_MspInit+0x178>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	f040 809e 	bne.w	8000e12 <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cd6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000cf6:	23c0      	movs	r3, #192	@ 0xc0
 8000cf8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d08:	f107 0318 	add.w	r3, r7, #24
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f00e fc07 	bl	800f520 <HAL_RCCEx_PeriphCLKConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000d18:	f002 f950 	bl	8002fbc <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d1c:	4b40      	ldr	r3, [pc, #256]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d22:	4a3f      	ldr	r2, [pc, #252]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d24:	f043 0320 	orr.w	r3, r3, #32
 8000d28:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d32:	f003 0320 	and.w	r3, r3, #32
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3a:	4b39      	ldr	r3, [pc, #228]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	4a37      	ldr	r2, [pc, #220]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d42:	f043 0304 	orr.w	r3, r3, #4
 8000d46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4a:	4b35      	ldr	r3, [pc, #212]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d58:	4b31      	ldr	r3, [pc, #196]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5e:	4a30      	ldr	r2, [pc, #192]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_INP17
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d76:	2303      	movs	r3, #3
 8000d78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4825      	ldr	r0, [pc, #148]	@ (8000e24 <HAL_ADC_MspInit+0x180>)
 8000d90:	f00a ffe6 	bl	800bd60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000d94:	231e      	movs	r3, #30
 8000d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000daa:	4619      	mov	r1, r3
 8000dac:	481e      	ldr	r0, [pc, #120]	@ (8000e28 <HAL_ADC_MspInit+0x184>)
 8000dae:	f00a ffd7 	bl	800bd60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000db2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000db4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e30 <HAL_ADC_MspInit+0x18c>)
 8000db6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000db8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dba:	2209      	movs	r2, #9
 8000dbc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc4:	4b19      	ldr	r3, [pc, #100]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dca:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dcc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dd0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dd2:	4b16      	ldr	r3, [pc, #88]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dd8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000ddc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000de0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000de4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000de8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000df0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df8:	f007 f858 	bl	8007eac <HAL_DMA_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 8000e02:	f002 f8db 	bl	8002fbc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e0c:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e12:	bf00      	nop
 8000e14:	37e8      	adds	r7, #232	@ 0xe8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40022000 	.word	0x40022000
 8000e20:	58024400 	.word	0x58024400
 8000e24:	58020800 	.word	0x58020800
 8000e28:	58020000 	.word	0x58020000
 8000e2c:	24000274 	.word	0x24000274
 8000e30:	40020010 	.word	0x40020010

08000e34 <Comm_Init>:
static int32_t Comm_TransmitFrame(const uint8_t *data, uint16_t length);

/* ========== Public Functions ========== */

void Comm_Init(UART_HandleTypeDef *huart)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	6078      	str	r0, [r7, #4]
    if (huart == NULL) {
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d108      	bne.n	8000e54 <Comm_Init+0x20>
        REPORT_ERROR_MSG("NULL UART handle");
 8000e42:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <Comm_Init+0x3c>)
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2300      	movs	r3, #0
 8000e48:	222b      	movs	r2, #43	@ 0x2b
 8000e4a:	490a      	ldr	r1, [pc, #40]	@ (8000e74 <Comm_Init+0x40>)
 8000e4c:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <Comm_Init+0x44>)
 8000e4e:	f000 fded 	bl	8001a2c <ReportError>
        return;
 8000e52:	e00a      	b.n	8000e6a <Comm_Init+0x36>
    }

    comm_huart = huart;
 8000e54:	4a09      	ldr	r2, [pc, #36]	@ (8000e7c <Comm_Init+0x48>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6013      	str	r3, [r2, #0]

    memset(&telem_frame, 0, sizeof(TelemetryFrame_t));
 8000e5a:	2282      	movs	r2, #130	@ 0x82
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4808      	ldr	r0, [pc, #32]	@ (8000e80 <Comm_Init+0x4c>)
 8000e60:	f019 ff4e 	bl	801ad00 <memset>

    REPORT_INFO_MSG("Comm Protocol Initialized (RTOS)");
 8000e64:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <Comm_Init+0x50>)
 8000e66:	f000 fe39 	bl	8001adc <LogFifo_Push>
}
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	0801ea24 	.word	0x0801ea24
 8000e74:	0801ea08 	.word	0x0801ea08
 8000e78:	0801f1a8 	.word	0x0801f1a8
 8000e7c:	240002ec 	.word	0x240002ec
 8000e80:	240002f0 	.word	0x240002f0
 8000e84:	0801ea38 	.word	0x0801ea38

08000e88 <Comm_SendTelemetry>:
/**
 * @brief     
 * @note TelemetryTask ,  uartTxMutex    
 */
int32_t Comm_SendTelemetry(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <Comm_SendTelemetry+0x40>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d102      	bne.n	8000e9c <Comm_SendTelemetry+0x14>
        return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9a:	e011      	b.n	8000ec0 <Comm_SendTelemetry+0x38>
    }

    //   
    Comm_BuildTelemetryFrame(&telem_frame);
 8000e9c:	480b      	ldr	r0, [pc, #44]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000e9e:	f000 fbb9 	bl	8001614 <Comm_BuildTelemetryFrame>

    // CRC  (CRC  )
    uint16_t crc = Comm_CalculateCRC16((uint8_t*)&telem_frame,
 8000ea2:	2180      	movs	r1, #128	@ 0x80
 8000ea4:	4809      	ldr	r0, [pc, #36]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000ea6:	f000 fcb9 	bl	800181c <Comm_CalculateCRC16>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
                                        sizeof(TelemetryFrame_t) - 2);
    telem_frame.crc16 = crc;
 8000eae:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80

    // UART 
    return Comm_TransmitFrame((uint8_t*)&telem_frame, sizeof(TelemetryFrame_t));
 8000eb6:	2182      	movs	r1, #130	@ 0x82
 8000eb8:	4804      	ldr	r0, [pc, #16]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eba:	f000 fc89 	bl	80017d0 <Comm_TransmitFrame>
 8000ebe:	4603      	mov	r3, r0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	240002ec 	.word	0x240002ec
 8000ecc:	240002f0 	.word	0x240002f0

08000ed0 <Comm_SendTelemetry_Safe>:
/**
 * @brief   (mutex  )
 * @note    
 */
int32_t Comm_SendTelemetry_Safe(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <Comm_SendTelemetry_Safe+0x48>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d102      	bne.n	8000ee4 <Comm_SendTelemetry_Safe+0x14>
        return -1;
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	e014      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2132      	movs	r1, #50	@ 0x32
 8000eea:	4618      	mov	r0, r3
 8000eec:	f015 f9fa 	bl	80162e4 <osMutexAcquire>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d109      	bne.n	8000f0a <Comm_SendTelemetry_Safe+0x3a>
        int32_t result = Comm_SendTelemetry();
 8000ef6:	f7ff ffc7 	bl	8000e88 <Comm_SendTelemetry>
 8000efa:	6078      	str	r0, [r7, #4]
        osMutexRelease(uartTxMutexHandle);
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f015 fa3a 	bl	801637a <osMutexRelease>
        return result;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	e001      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    return -1;  // Mutex timeout
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	240002ec 	.word	0x240002ec
 8000f1c:	24002578 	.word	0x24002578

08000f20 <Comm_ParseCommand>:
/**
 * @brief   
 * @note CommandTask 
 */
int32_t Comm_ParseCommand(const char *cmd_str, ParsedCommand_t *result)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b092      	sub	sp, #72	@ 0x48
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
    if (cmd_str == NULL || result == NULL) {
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <Comm_ParseCommand+0x16>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d102      	bne.n	8000f3c <Comm_ParseCommand+0x1c>
        return -1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	e1b7      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    memset(result, 0, sizeof(ParsedCommand_t));
 8000f3c:	2214      	movs	r2, #20
 8000f3e:	2100      	movs	r1, #0
 8000f40:	6838      	ldr	r0, [r7, #0]
 8000f42:	f019 fedd 	bl	801ad00 <memset>
    result->valid = false;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	741a      	strb	r2, [r3, #16]
    result->channel = 0xFF;
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	22ff      	movs	r2, #255	@ 0xff
 8000f50:	705a      	strb	r2, [r3, #1]

    char cmd_name[16] = {0};
 8000f52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
    char ch_str[8] = {0};
 8000f60:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]

    if (sscanf(cmd_str, "%15s", cmd_name) != 1) {
 8000f6a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f6e:	461a      	mov	r2, r3
 8000f70:	49b5      	ldr	r1, [pc, #724]	@ (8001248 <Comm_ParseCommand+0x328>)
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f019 fd82 	bl	801aa7c <siscanf>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d002      	beq.n	8000f84 <Comm_ParseCommand+0x64>
        return -1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e193      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    if (strcmp(cmd_name, "MODE") == 0) {
 8000f84:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f88:	49b0      	ldr	r1, [pc, #704]	@ (800124c <Comm_ParseCommand+0x32c>)
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff f9c0 	bl	8000310 <strcmp>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d179      	bne.n	800108a <Comm_ParseCommand+0x16a>
        char mode_str[16];
        int ch;

        if (sscanf(cmd_str, "MODE %d %15s %f", &ch, mode_str, &result->param1) == 3) {
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	f107 0118 	add.w	r1, r7, #24
 8000f9e:	f107 0214 	add.w	r2, r7, #20
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	49aa      	ldr	r1, [pc, #680]	@ (8001250 <Comm_ParseCommand+0x330>)
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f019 fd67 	bl	801aa7c <siscanf>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	f040 8179 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_MODE;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	705a      	strb	r2, [r3, #1]

            if (strcmp(mode_str, "DISABLED") == 0 || strcmp(mode_str, "0") == 0) {
 8000fc4:	f107 0318 	add.w	r3, r7, #24
 8000fc8:	49a2      	ldr	r1, [pc, #648]	@ (8001254 <Comm_ParseCommand+0x334>)
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff f9a0 	bl	8000310 <strcmp>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d008      	beq.n	8000fe8 <Comm_ParseCommand+0xc8>
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	499f      	ldr	r1, [pc, #636]	@ (8001258 <Comm_ParseCommand+0x338>)
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff f997 	bl	8000310 <strcmp>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d104      	bne.n	8000ff2 <Comm_ParseCommand+0xd2>
                result->param2 = CTRL_MODE_DISABLED;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	e046      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "OPEN") == 0 || strcmp(mode_str, "1") == 0) {
 8000ff2:	f107 0318 	add.w	r3, r7, #24
 8000ff6:	4999      	ldr	r1, [pc, #612]	@ (800125c <Comm_ParseCommand+0x33c>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f989 	bl	8000310 <strcmp>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d008      	beq.n	8001016 <Comm_ParseCommand+0xf6>
 8001004:	f107 0318 	add.w	r3, r7, #24
 8001008:	4995      	ldr	r1, [pc, #596]	@ (8001260 <Comm_ParseCommand+0x340>)
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff f980 	bl	8000310 <strcmp>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d104      	bne.n	8001020 <Comm_ParseCommand+0x100>
                result->param2 = CTRL_MODE_OPEN_LOOP;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	e02f      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "TEMP") == 0 || strcmp(mode_str, "2") == 0) {
 8001020:	f107 0318 	add.w	r3, r7, #24
 8001024:	498f      	ldr	r1, [pc, #572]	@ (8001264 <Comm_ParseCommand+0x344>)
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f972 	bl	8000310 <strcmp>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d008      	beq.n	8001044 <Comm_ParseCommand+0x124>
 8001032:	f107 0318 	add.w	r3, r7, #24
 8001036:	498c      	ldr	r1, [pc, #560]	@ (8001268 <Comm_ParseCommand+0x348>)
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f969 	bl	8000310 <strcmp>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d104      	bne.n	800104e <Comm_ParseCommand+0x12e>
                result->param2 = CTRL_MODE_TEMP_CONTROL;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	e018      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "FORCE") == 0 || strcmp(mode_str, "3") == 0) {
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4986      	ldr	r1, [pc, #536]	@ (800126c <Comm_ParseCommand+0x34c>)
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f95b 	bl	8000310 <strcmp>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <Comm_ParseCommand+0x152>
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	4982      	ldr	r1, [pc, #520]	@ (8001270 <Comm_ParseCommand+0x350>)
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff f952 	bl	8000310 <strcmp>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d103      	bne.n	800107a <Comm_ParseCommand+0x15a>
                result->param2 = CTRL_MODE_FORCE_CONTROL;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	4a7f      	ldr	r2, [pc, #508]	@ (8001274 <Comm_ParseCommand+0x354>)
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	e002      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else {
                return -1;
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	e115      	b.n	80012ac <Comm_ParseCommand+0x38c>
            }
            result->valid = true;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	2201      	movs	r2, #1
 8001084:	741a      	strb	r2, [r3, #16]
            return 0;
 8001086:	2300      	movs	r3, #0
 8001088:	e110      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PWM") == 0) {
 800108a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800108e:	497a      	ldr	r1, [pc, #488]	@ (8001278 <Comm_ParseCommand+0x358>)
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f93d 	bl	8000310 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d117      	bne.n	80010cc <Comm_ParseCommand+0x1ac>
        int ch;
        if (sscanf(cmd_str, "PWM %d %f", &ch, &result->param1) == 2) {
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	3304      	adds	r3, #4
 80010a0:	f107 0210 	add.w	r2, r7, #16
 80010a4:	4975      	ldr	r1, [pc, #468]	@ (800127c <Comm_ParseCommand+0x35c>)
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f019 fce8 	bl	801aa7c <siscanf>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	f040 80fa 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_PWM;
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	2201      	movs	r2, #1
 80010c6:	741a      	strb	r2, [r3, #16]
            return 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	e0ef      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PID") == 0) {
 80010cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010d0:	496b      	ldr	r1, [pc, #428]	@ (8001280 <Comm_ParseCommand+0x360>)
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff f91c 	bl	8000310 <strcmp>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d11f      	bne.n	800111e <Comm_ParseCommand+0x1fe>
        int ch;
        if (sscanf(cmd_str, "PID %d %f %f %f", &ch,
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	1d18      	adds	r0, r3, #4
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	3308      	adds	r3, #8
 80010e6:	683a      	ldr	r2, [r7, #0]
 80010e8:	320c      	adds	r2, #12
 80010ea:	f107 010c 	add.w	r1, r7, #12
 80010ee:	9201      	str	r2, [sp, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	4963      	ldr	r1, [pc, #396]	@ (8001284 <Comm_ParseCommand+0x364>)
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f019 fcbf 	bl	801aa7c <siscanf>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b04      	cmp	r3, #4
 8001102:	f040 80d1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
                   &result->param1, &result->param2, &result->param3) == 4) {
            result->cmd_id = CMD_PID;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2202      	movs	r2, #2
 800110a:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	2201      	movs	r2, #1
 8001118:	741a      	strb	r2, [r3, #16]
            return 0;
 800111a:	2300      	movs	r3, #0
 800111c:	e0c6      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STOP") == 0) {
 800111e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001122:	4959      	ldr	r1, [pc, #356]	@ (8001288 <Comm_ParseCommand+0x368>)
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f8f3 	bl	8000310 <strcmp>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d128      	bne.n	8001182 <Comm_ParseCommand+0x262>
        if (sscanf(cmd_str, "STOP %7s", ch_str) == 1) {
 8001130:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001134:	461a      	mov	r2, r3
 8001136:	4955      	ldr	r1, [pc, #340]	@ (800128c <Comm_ParseCommand+0x36c>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f019 fc9f 	bl	801aa7c <siscanf>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	f040 80b1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_STOP;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2203      	movs	r2, #3
 800114a:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 800114c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001150:	494f      	ldr	r1, [pc, #316]	@ (8001290 <Comm_ParseCommand+0x370>)
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff f8dc 	bl	8000310 <strcmp>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d103      	bne.n	8001166 <Comm_ParseCommand+0x246>
                result->channel = 0xFF;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	22ff      	movs	r2, #255	@ 0xff
 8001162:	705a      	strb	r2, [r3, #1]
 8001164:	e008      	b.n	8001178 <Comm_ParseCommand+0x258>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800116a:	4618      	mov	r0, r3
 800116c:	f018 fb7c 	bl	8019868 <atoi>
 8001170:	4603      	mov	r3, r0
 8001172:	b2da      	uxtb	r2, r3
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	2201      	movs	r2, #1
 800117c:	741a      	strb	r2, [r3, #16]
            return 0;
 800117e:	2300      	movs	r3, #0
 8001180:	e094      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "FAN") == 0) {
 8001182:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001186:	4943      	ldr	r1, [pc, #268]	@ (8001294 <Comm_ParseCommand+0x374>)
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f8c1 	bl	8000310 <strcmp>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d116      	bne.n	80011c2 <Comm_ParseCommand+0x2a2>
        int ch;
        if (sscanf(cmd_str, "FAN %d %f", &ch, &result->param1) == 2) {
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3304      	adds	r3, #4
 8001198:	f107 0208 	add.w	r2, r7, #8
 800119c:	493e      	ldr	r1, [pc, #248]	@ (8001298 <Comm_ParseCommand+0x378>)
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f019 fc6c 	bl	801aa7c <siscanf>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d17e      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_FAN;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2204      	movs	r2, #4
 80011ae:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2201      	movs	r2, #1
 80011bc:	741a      	strb	r2, [r3, #16]
            return 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	e074      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "RESET") == 0) {
 80011c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011c6:	4935      	ldr	r1, [pc, #212]	@ (800129c <Comm_ParseCommand+0x37c>)
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f8a1 	bl	8000310 <strcmp>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d127      	bne.n	8001224 <Comm_ParseCommand+0x304>
        if (sscanf(cmd_str, "RESET %7s", ch_str) == 1) {
 80011d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d8:	461a      	mov	r2, r3
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Comm_ParseCommand+0x380>)
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f019 fc4d 	bl	801aa7c <siscanf>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d15f      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_RESET;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2205      	movs	r2, #5
 80011ec:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 80011ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f2:	4927      	ldr	r1, [pc, #156]	@ (8001290 <Comm_ParseCommand+0x370>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f88b 	bl	8000310 <strcmp>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d103      	bne.n	8001208 <Comm_ParseCommand+0x2e8>
                result->channel = 0xFF;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	22ff      	movs	r2, #255	@ 0xff
 8001204:	705a      	strb	r2, [r3, #1]
 8001206:	e008      	b.n	800121a <Comm_ParseCommand+0x2fa>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001208:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800120c:	4618      	mov	r0, r3
 800120e:	f018 fb2b 	bl	8019868 <atoi>
 8001212:	4603      	mov	r3, r0
 8001214:	b2da      	uxtb	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	2201      	movs	r2, #1
 800121e:	741a      	strb	r2, [r3, #16]
            return 0;
 8001220:	2300      	movs	r3, #0
 8001222:	e043      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STATUS") == 0) {
 8001224:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001228:	491e      	ldr	r1, [pc, #120]	@ (80012a4 <Comm_ParseCommand+0x384>)
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f870 	bl	8000310 <strcmp>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d138      	bne.n	80012a8 <Comm_ParseCommand+0x388>
        result->cmd_id = CMD_STATUS;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2206      	movs	r2, #6
 800123a:	701a      	strb	r2, [r3, #0]
        result->valid = true;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	741a      	strb	r2, [r3, #16]
        return 0;
 8001242:	2300      	movs	r3, #0
 8001244:	e032      	b.n	80012ac <Comm_ParseCommand+0x38c>
 8001246:	bf00      	nop
 8001248:	0801ea5c 	.word	0x0801ea5c
 800124c:	0801ea64 	.word	0x0801ea64
 8001250:	0801ea6c 	.word	0x0801ea6c
 8001254:	0801ea7c 	.word	0x0801ea7c
 8001258:	0801ea88 	.word	0x0801ea88
 800125c:	0801ea8c 	.word	0x0801ea8c
 8001260:	0801ea94 	.word	0x0801ea94
 8001264:	0801ea98 	.word	0x0801ea98
 8001268:	0801eaa0 	.word	0x0801eaa0
 800126c:	0801eaa4 	.word	0x0801eaa4
 8001270:	0801eaac 	.word	0x0801eaac
 8001274:	40400000 	.word	0x40400000
 8001278:	0801eab0 	.word	0x0801eab0
 800127c:	0801eab4 	.word	0x0801eab4
 8001280:	0801eac0 	.word	0x0801eac0
 8001284:	0801eac4 	.word	0x0801eac4
 8001288:	0801ead4 	.word	0x0801ead4
 800128c:	0801eadc 	.word	0x0801eadc
 8001290:	0801eae8 	.word	0x0801eae8
 8001294:	0801eaec 	.word	0x0801eaec
 8001298:	0801eaf0 	.word	0x0801eaf0
 800129c:	0801eafc 	.word	0x0801eafc
 80012a0:	0801eb04 	.word	0x0801eb04
 80012a4:	0801eb10 	.word	0x0801eb10
    }

    return -1;
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3740      	adds	r7, #64	@ 0x40
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <Comm_ExecuteCommand>:
/**
 * @brief   (RTOS )
 * @note CommandTask ,  mutex  
 */
int32_t Comm_ExecuteCommand(const ParsedCommand_t *cmd)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    if (cmd == NULL || !cmd->valid) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d006      	beq.n	80012d0 <Comm_ExecuteCommand+0x1c>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7c1b      	ldrb	r3, [r3, #16]
 80012c6:	f083 0301 	eor.w	r3, r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d002      	beq.n	80012d6 <Comm_ExecuteCommand+0x22>
        return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
 80012d4:	e156      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
    }

    int32_t result = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]

    switch (cmd->cmd_id) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b06      	cmp	r3, #6
 80012e0:	f200 8148 	bhi.w	8001574 <Comm_ExecuteCommand+0x2c0>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <Comm_ExecuteCommand+0x38>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001309 	.word	0x08001309
 80012f0:	080013bb 	.word	0x080013bb
 80012f4:	08001405 	.word	0x08001405
 80012f8:	08001463 	.word	0x08001463
 80012fc:	080014ab 	.word	0x080014ab
 8001300:	080014f3 	.word	0x080014f3
 8001304:	0800156f 	.word	0x0800156f
        case CMD_MODE:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	785b      	ldrb	r3, [r3, #1]
 800130c:	2b05      	cmp	r3, #5
 800130e:	d902      	bls.n	8001316 <Comm_ExecuteCommand+0x62>
                return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	e136      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // SMA  mutex 
            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001316:	4b9d      	ldr	r3, [pc, #628]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2164      	movs	r1, #100	@ 0x64
 800131c:	4618      	mov	r0, r3
 800131e:	f014 ffe1 	bl	80162e4 <osMutexAcquire>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d144      	bne.n	80013b2 <Comm_ExecuteCommand+0xfe>
                if (SMA_SetMode(cmd->channel, (SMA_ControlMode_t)cmd->param2) != 0) {
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	785a      	ldrb	r2, [r3, #1]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001336:	edc7 7a00 	vstr	s15, [r7]
 800133a:	783b      	ldrb	r3, [r7, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f002 fda7 	bl	8003e94 <SMA_SetMode>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <Comm_ExecuteCommand+0xa0>
                    result = -1;
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	e028      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                } else {
                    if (cmd->param2 == CTRL_MODE_TEMP_CONTROL) {
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a02 	vldr	s15, [r3, #8]
 800135a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800135e:	eef4 7a47 	vcmp.f32	s15, s14
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	d10a      	bne.n	800137e <Comm_ExecuteCommand+0xca>
                        SMA_SetTargetTemp(cmd->channel, cmd->param1);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	785a      	ldrb	r2, [r3, #1]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	4610      	mov	r0, r2
 8001378:	f002 fe38 	bl	8003fec <SMA_SetTargetTemp>
 800137c:	e013      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                    } else if (cmd->param2 == CTRL_MODE_FORCE_CONTROL) {
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	edd3 7a02 	vldr	s15, [r3, #8]
 8001384:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001388:	eef4 7a47 	vcmp.f32	s15, s14
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	d109      	bne.n	80013a6 <Comm_ExecuteCommand+0xf2>
                        SMA_SetTargetForce(cmd->channel, cmd->param1);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	785a      	ldrb	r2, [r3, #1]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a01 	vldr	s15, [r3, #4]
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	4610      	mov	r0, r2
 80013a2:	f002 fe79 	bl	8004098 <SMA_SetTargetForce>
                    }
                }
                osMutexRelease(smaChannelMutexHandle);
 80013a6:	4b79      	ldr	r3, [pc, #484]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f014 ffe5 	bl	801637a <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013b0:	e0e7      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	60fb      	str	r3, [r7, #12]
            break;
 80013b8:	e0e3      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PWM:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	785b      	ldrb	r3, [r3, #1]
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d902      	bls.n	80013c8 <Comm_ExecuteCommand+0x114>
                return -1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	e0dd      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80013c8:	4b70      	ldr	r3, [pc, #448]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2164      	movs	r1, #100	@ 0x64
 80013ce:	4618      	mov	r0, r3
 80013d0:	f014 ff88 	bl	80162e4 <osMutexAcquire>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d110      	bne.n	80013fc <Comm_ExecuteCommand+0x148>
                result = SMA_SetPWM(cmd->channel, cmd->param1);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	785a      	ldrb	r2, [r3, #1]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	4610      	mov	r0, r2
 80013ea:	f002 fd9b 	bl	8003f24 <SMA_SetPWM>
 80013ee:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 80013f0:	4b66      	ldr	r3, [pc, #408]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f014 ffc0 	bl	801637a <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013fa:	e0c2      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	60fb      	str	r3, [r7, #12]
            break;
 8001402:	e0be      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PID:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	785b      	ldrb	r3, [r3, #1]
 8001408:	2b05      	cmp	r3, #5
 800140a:	d902      	bls.n	8001412 <Comm_ExecuteCommand+0x15e>
                return -1;
 800140c:	f04f 33ff 	mov.w	r3, #4294967295
 8001410:	e0b8      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001412:	4b5e      	ldr	r3, [pc, #376]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2164      	movs	r1, #100	@ 0x64
 8001418:	4618      	mov	r0, r3
 800141a:	f014 ff63 	bl	80162e4 <osMutexAcquire>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d11a      	bne.n	800145a <Comm_ExecuteCommand+0x1a6>
                result = SMA_SetPIDGains(cmd->channel, cmd->param1, cmd->param2, cmd->param3);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	785a      	ldrb	r2, [r3, #1]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	ed93 7a02 	vldr	s14, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	edd3 6a03 	vldr	s13, [r3, #12]
 800143a:	eeb0 1a66 	vmov.f32	s2, s13
 800143e:	eef0 0a47 	vmov.f32	s1, s14
 8001442:	eeb0 0a67 	vmov.f32	s0, s15
 8001446:	4610      	mov	r0, r2
 8001448:	f002 fe70 	bl	800412c <SMA_SetPIDGains>
 800144c:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 800144e:	4b4f      	ldr	r3, [pc, #316]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f014 ff91 	bl	801637a <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 8001458:	e093      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	60fb      	str	r3, [r7, #12]
            break;
 8001460:	e08f      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_STOP:
            //   mutex 
            if (cmd->channel == 0xFF) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	785b      	ldrb	r3, [r3, #1]
 8001466:	2bff      	cmp	r3, #255	@ 0xff
 8001468:	d102      	bne.n	8001470 <Comm_ExecuteCommand+0x1bc>
                SMA_EmergencyStop();
 800146a:	f002 ff69 	bl	8004340 <SMA_EmergencyStop>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 800146e:	e085      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	785b      	ldrb	r3, [r3, #1]
 8001474:	2b05      	cmp	r3, #5
 8001476:	d814      	bhi.n	80014a2 <Comm_ExecuteCommand+0x1ee>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001478:	4b44      	ldr	r3, [pc, #272]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2164      	movs	r1, #100	@ 0x64
 800147e:	4618      	mov	r0, r3
 8001480:	f014 ff30 	bl	80162e4 <osMutexAcquire>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d178      	bne.n	800157c <Comm_ExecuteCommand+0x2c8>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	785b      	ldrb	r3, [r3, #1]
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f002 fcff 	bl	8003e94 <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 8001496:	4b3d      	ldr	r3, [pc, #244]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f014 ff6d 	bl	801637a <osMutexRelease>
            break;
 80014a0:	e06c      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
                result = -1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	60fb      	str	r3, [r7, #12]
            break;
 80014a8:	e068      	b.n	800157c <Comm_ExecuteCommand+0x2c8>

        case CMD_FAN:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d902      	bls.n	80014b8 <Comm_ExecuteCommand+0x204>
                return -1;
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
 80014b6:	e065      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // I2C mutex  ( )
            if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 80014b8:	4b35      	ldr	r3, [pc, #212]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2164      	movs	r1, #100	@ 0x64
 80014be:	4618      	mov	r0, r3
 80014c0:	f014 ff10 	bl	80162e4 <osMutexAcquire>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10f      	bne.n	80014ea <Comm_ExecuteCommand+0x236>
                Fan6_SetDuty(cmd->channel, cmd->param1);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	785a      	ldrb	r2, [r3, #1]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	4610      	mov	r0, r2
 80014da:	f000 fdab 	bl	8002034 <Fan6_SetDuty>
                osMutexRelease(i2cMutexHandle);
 80014de:	4b2c      	ldr	r3, [pc, #176]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f014 ff49 	bl	801637a <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80014e8:	e04b      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80014ea:	f04f 33ff 	mov.w	r3, #4294967295
 80014ee:	60fb      	str	r3, [r7, #12]
            break;
 80014f0:	e047      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_RESET:
            if (cmd->channel == 0xFF) {
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	2bff      	cmp	r3, #255	@ 0xff
 80014f8:	d11c      	bne.n	8001534 <Comm_ExecuteCommand+0x280>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80014fa:	4b24      	ldr	r3, [pc, #144]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2164      	movs	r1, #100	@ 0x64
 8001500:	4618      	mov	r0, r3
 8001502:	f014 feef 	bl	80162e4 <osMutexAcquire>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d139      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	72fb      	strb	r3, [r7, #11]
 8001510:	e007      	b.n	8001522 <Comm_ExecuteCommand+0x26e>
                        SMA_SetMode(i, SMA_MODE_DISABLED);
 8001512:	7afb      	ldrb	r3, [r7, #11]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f002 fcbc 	bl	8003e94 <SMA_SetMode>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800151c:	7afb      	ldrb	r3, [r7, #11]
 800151e:	3301      	adds	r3, #1
 8001520:	72fb      	strb	r3, [r7, #11]
 8001522:	7afb      	ldrb	r3, [r7, #11]
 8001524:	2b05      	cmp	r3, #5
 8001526:	d9f4      	bls.n	8001512 <Comm_ExecuteCommand+0x25e>
                    }
                    osMutexRelease(smaChannelMutexHandle);
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f014 ff24 	bl	801637a <osMutexRelease>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 8001532:	e025      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	785b      	ldrb	r3, [r3, #1]
 8001538:	2b05      	cmp	r3, #5
 800153a:	d814      	bhi.n	8001566 <Comm_ExecuteCommand+0x2b2>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2164      	movs	r1, #100	@ 0x64
 8001542:	4618      	mov	r0, r3
 8001544:	f014 fece 	bl	80162e4 <osMutexAcquire>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d118      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	785b      	ldrb	r3, [r3, #1]
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f002 fc9d 	bl	8003e94 <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f014 ff0b 	bl	801637a <osMutexRelease>
            break;
 8001564:	e00c      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
                result = -1;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	60fb      	str	r3, [r7, #12]
            break;
 800156c:	e008      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>

        case CMD_STATUS:
            //   
            Comm_SendTelemetry_Safe();
 800156e:	f7ff fcaf 	bl	8000ed0 <Comm_SendTelemetry_Safe>
            break;
 8001572:	e006      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        default:
            result = -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	60fb      	str	r3, [r7, #12]
            break;
 800157a:	e002      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 800157c:	bf00      	nop
 800157e:	e000      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 8001580:	bf00      	nop
    }

    return result;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	24002574 	.word	0x24002574
 8001590:	2400257c 	.word	0x2400257c

08001594 <Comm_SendResponse>:
/**
 * @brief   
 * @note mutex  
 */
void Comm_SendResponse(const char *format, ...)
{
 8001594:	b40f      	push	{r0, r1, r2, r3}
 8001596:	b590      	push	{r4, r7, lr}
 8001598:	b0a3      	sub	sp, #140	@ 0x8c
 800159a:	af00      	add	r7, sp, #0
    if (comm_huart == NULL || format == NULL) {
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <Comm_SendResponse+0x78>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d02c      	beq.n	80015fe <Comm_SendResponse+0x6a>
 80015a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d028      	beq.n	80015fe <Comm_SendResponse+0x6a>
        return;
    }

    char buffer[128];
    va_list args;
    va_start(args, format);
 80015ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015b0:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80015b2:	f107 0008 	add.w	r0, r7, #8
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80015bc:	2180      	movs	r1, #128	@ 0x80
 80015be:	f019 fafd 	bl	801abbc <vsniprintf>
    va_end(args);

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2132      	movs	r1, #50	@ 0x32
 80015c8:	4618      	mov	r0, r3
 80015ca:	f014 fe8b 	bl	80162e4 <osMutexAcquire>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d115      	bne.n	8001600 <Comm_SendResponse+0x6c>
        HAL_UART_Transmit(comm_huart, (uint8_t*)buffer, strlen(buffer), 100);
 80015d4:	4b0d      	ldr	r3, [pc, #52]	@ (800160c <Comm_SendResponse+0x78>)
 80015d6:	681c      	ldr	r4, [r3, #0]
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fef7 	bl	80003d0 <strlen>
 80015e2:	4603      	mov	r3, r0
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	f107 0108 	add.w	r1, r7, #8
 80015ea:	2364      	movs	r3, #100	@ 0x64
 80015ec:	4620      	mov	r0, r4
 80015ee:	f011 fef1 	bl	80133d4 <HAL_UART_Transmit>
        osMutexRelease(uartTxMutexHandle);
 80015f2:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f014 febf 	bl	801637a <osMutexRelease>
 80015fc:	e000      	b.n	8001600 <Comm_SendResponse+0x6c>
        return;
 80015fe:	bf00      	nop
    }
}
 8001600:	378c      	adds	r7, #140	@ 0x8c
 8001602:	46bd      	mov	sp, r7
 8001604:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001608:	b004      	add	sp, #16
 800160a:	4770      	bx	lr
 800160c:	240002ec 	.word	0x240002ec
 8001610:	24002578 	.word	0x24002578

08001614 <Comm_BuildTelemetryFrame>:
}

/* ========== Private Functions ========== */

static void Comm_BuildTelemetryFrame(TelemetryFrame_t *frame)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    if (frame == NULL) {
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80d2 	beq.w	80017c8 <Comm_BuildTelemetryFrame+0x1b4>
        return;
    }

    frame->header[0] = TELEM_HEADER_BYTE1;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	22aa      	movs	r2, #170	@ 0xaa
 8001628:	701a      	strb	r2, [r3, #0]
    frame->header[1] = TELEM_HEADER_BYTE2;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2255      	movs	r2, #85	@ 0x55
 800162e:	705a      	strb	r2, [r3, #1]
    frame->timestamp_ms = HAL_GetTick();
 8001630:	f004 fa4e 	bl	8005ad0 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f8c3 2002 	str.w	r2, [r3, #2]

    // 6  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800163c:	2300      	movs	r3, #0
 800163e:	75fb      	strb	r3, [r7, #23]
 8001640:	e052      	b.n	80016e8 <Comm_BuildTelemetryFrame+0xd4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001642:	7dfb      	ldrb	r3, [r7, #23]
 8001644:	2b04      	cmp	r3, #4
 8001646:	d002      	beq.n	800164e <Comm_BuildTelemetryFrame+0x3a>
 8001648:	7dfb      	ldrb	r3, [r7, #23]
 800164a:	2b05      	cmp	r3, #5
 800164c:	d13d      	bne.n	80016ca <Comm_BuildTelemetryFrame+0xb6>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 800164e:	7dfb      	ldrb	r3, [r7, #23]
 8001650:	4618      	mov	r0, r3
 8001652:	f002 fedd 	bl	8004410 <SMA_GetChannelState>
 8001656:	60b8      	str	r0, [r7, #8]
            if (ch != NULL) {
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d040      	beq.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
                frame->actuator[i].current_temp = ch->current_temp;
 800165e:	7dfb      	ldrb	r3, [r7, #23]
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	6891      	ldr	r1, [r2, #8]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	011b      	lsls	r3, r3, #4
 8001668:	4413      	add	r3, r2
 800166a:	3306      	adds	r3, #6
 800166c:	460a      	mov	r2, r1
 800166e:	601a      	str	r2, [r3, #0]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	781b      	ldrb	r3, [r3, #0]
                                                   ch->target_temp : ch->target_force;
 8001674:	2b02      	cmp	r3, #2
 8001676:	d102      	bne.n	800167e <Comm_BuildTelemetryFrame+0x6a>
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	e001      	b.n	8001682 <Comm_BuildTelemetryFrame+0x6e>
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	691b      	ldr	r3, [r3, #16]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001682:	7dfa      	ldrb	r2, [r7, #23]
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	440a      	add	r2, r1
 800168a:	320a      	adds	r2, #10
 800168c:	6013      	str	r3, [r2, #0]
                frame->actuator[i].pwm_duty = ch->pwm_duty;
 800168e:	7dfb      	ldrb	r3, [r7, #23]
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	68d1      	ldr	r1, [r2, #12]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	4413      	add	r3, r2
 800169a:	3308      	adds	r3, #8
 800169c:	3306      	adds	r3, #6
 800169e:	460a      	mov	r2, r1
 80016a0:	601a      	str	r2, [r3, #0]
                frame->actuator[i].control_mode = (uint8_t)ch->mode;
 80016a2:	7dfb      	ldrb	r3, [r7, #23]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	7811      	ldrb	r1, [r2, #0]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	4413      	add	r3, r2
 80016ae:	3312      	adds	r3, #18
 80016b0:	460a      	mov	r2, r1
 80016b2:	701a      	strb	r2, [r3, #0]
                frame->actuator[i].fault_flag = ch->overtemp_flag;
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	f892 1034 	ldrb.w	r1, [r2, #52]	@ 0x34
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	4413      	add	r3, r2
 80016c2:	3313      	adds	r3, #19
 80016c4:	460a      	mov	r2, r1
 80016c6:	701a      	strb	r2, [r3, #0]
        if (IS_CHANNEL_ENABLED(i)) {
 80016c8:	e00a      	b.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
            }
        } else {
            memset(&frame->actuator[i], 0, sizeof(ActuatorStatus_t));
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	3306      	adds	r3, #6
 80016d4:	2210      	movs	r2, #16
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f019 fb11 	bl	801ad00 <memset>
 80016de:	e000      	b.n	80016e2 <Comm_BuildTelemetryFrame+0xce>
        if (IS_CHANNEL_ENABLED(i)) {
 80016e0:	bf00      	nop
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80016e2:	7dfb      	ldrb	r3, [r7, #23]
 80016e4:	3301      	adds	r3, #1
 80016e6:	75fb      	strb	r3, [r7, #23]
 80016e8:	7dfb      	ldrb	r3, [r7, #23]
 80016ea:	2b05      	cmp	r3, #5
 80016ec:	d9a9      	bls.n	8001642 <Comm_BuildTelemetryFrame+0x2e>
        }
    }

    //  
#if CAN_SENSORS_ENABLE
    const SensorData_t *sensor = Sensor_GetData();
 80016ee:	f002 f9c9 	bl	8003a84 <Sensor_GetData>
 80016f2:	6138      	str	r0, [r7, #16]
    if (sensor != NULL) {
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d029      	beq.n	800174e <Comm_BuildTelemetryFrame+0x13a>
        //  (4)
        for (uint8_t i = 0; i < SENSOR_FORCE_CH; i++) {
 80016fa:	2300      	movs	r3, #0
 80016fc:	75bb      	strb	r3, [r7, #22]
 80016fe:	e00d      	b.n	800171c <Comm_BuildTelemetryFrame+0x108>
            frame->force_sensor[i] = sensor->can.pwr[i];
 8001700:	7db9      	ldrb	r1, [r7, #22]
 8001702:	7dbb      	ldrb	r3, [r7, #22]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	3330      	adds	r3, #48	@ 0x30
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	460a      	mov	r2, r1
 8001714:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < SENSOR_FORCE_CH; i++) {
 8001716:	7dbb      	ldrb	r3, [r7, #22]
 8001718:	3301      	adds	r3, #1
 800171a:	75bb      	strb	r3, [r7, #22]
 800171c:	7dbb      	ldrb	r3, [r7, #22]
 800171e:	2b03      	cmp	r3, #3
 8001720:	d9ee      	bls.n	8001700 <Comm_BuildTelemetryFrame+0xec>
        }
        //  (5, ID 0x101~0x105 =  1~5)
        for (uint8_t i = 0; i < SENSOR_DISP_CH; i++) {
 8001722:	2300      	movs	r3, #0
 8001724:	757b      	strb	r3, [r7, #21]
 8001726:	e00f      	b.n	8001748 <Comm_BuildTelemetryFrame+0x134>
            frame->displacement[i] = sensor->can.displacement[i + 1];
 8001728:	7d7b      	ldrb	r3, [r7, #21]
 800172a:	1c59      	adds	r1, r3, #1
 800172c:	7d7b      	ldrb	r3, [r7, #21]
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	310c      	adds	r1, #12
 8001732:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	3334      	adds	r3, #52	@ 0x34
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	460a      	mov	r2, r1
 8001740:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < SENSOR_DISP_CH; i++) {
 8001742:	7d7b      	ldrb	r3, [r7, #21]
 8001744:	3301      	adds	r3, #1
 8001746:	757b      	strb	r3, [r7, #21]
 8001748:	7d7b      	ldrb	r3, [r7, #21]
 800174a:	2b04      	cmp	r3, #4
 800174c:	d9ec      	bls.n	8001728 <Comm_BuildTelemetryFrame+0x114>
    memset(frame->force_sensor, 0, sizeof(frame->force_sensor));
    memset(frame->displacement, 0, sizeof(frame->displacement));
#endif

    //  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800174e:	2300      	movs	r3, #0
 8001750:	753b      	strb	r3, [r7, #20]
 8001752:	e031      	b.n	80017b8 <Comm_BuildTelemetryFrame+0x1a4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001754:	7d3b      	ldrb	r3, [r7, #20]
 8001756:	2b04      	cmp	r3, #4
 8001758:	d002      	beq.n	8001760 <Comm_BuildTelemetryFrame+0x14c>
 800175a:	7d3b      	ldrb	r3, [r7, #20]
 800175c:	2b05      	cmp	r3, #5
 800175e:	d122      	bne.n	80017a6 <Comm_BuildTelemetryFrame+0x192>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 8001760:	7d3b      	ldrb	r3, [r7, #20]
 8001762:	4618      	mov	r0, r3
 8001764:	f002 fe54 	bl	8004410 <SMA_GetChannelState>
 8001768:	60f8      	str	r0, [r7, #12]
            if (ch != NULL) {
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d013      	beq.n	8001798 <Comm_BuildTelemetryFrame+0x184>
                frame->fan_duty[i] = (uint8_t)(ch->fan_duty + 0.5f);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001776:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800177a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800177e:	7d3b      	ldrb	r3, [r7, #20]
 8001780:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001784:	edc7 7a00 	vstr	s15, [r7]
 8001788:	783a      	ldrb	r2, [r7, #0]
 800178a:	b2d1      	uxtb	r1, r2
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4413      	add	r3, r2
 8001790:	460a      	mov	r2, r1
 8001792:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        if (IS_CHANNEL_ENABLED(i)) {
 8001796:	e00c      	b.n	80017b2 <Comm_BuildTelemetryFrame+0x19e>
            } else {
                frame->fan_duty[i] = 0;
 8001798:	7d3b      	ldrb	r3, [r7, #20]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        if (IS_CHANNEL_ENABLED(i)) {
 80017a4:	e005      	b.n	80017b2 <Comm_BuildTelemetryFrame+0x19e>
            }
        } else {
            frame->fan_duty[i] = 0;
 80017a6:	7d3b      	ldrb	r3, [r7, #20]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80017b2:	7d3b      	ldrb	r3, [r7, #20]
 80017b4:	3301      	adds	r3, #1
 80017b6:	753b      	strb	r3, [r7, #20]
 80017b8:	7d3b      	ldrb	r3, [r7, #20]
 80017ba:	2b05      	cmp	r3, #5
 80017bc:	d9ca      	bls.n	8001754 <Comm_BuildTelemetryFrame+0x140>
        }
    }

    frame->system_state = 0;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80017c6:	e000      	b.n	80017ca <Comm_BuildTelemetryFrame+0x1b6>
        return;
 80017c8:	bf00      	nop
}
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <Comm_TransmitFrame>:

static int32_t Comm_TransmitFrame(const uint8_t *data, uint16_t length)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	807b      	strh	r3, [r7, #2]
    if (comm_huart == NULL || data == NULL) {
 80017dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <Comm_TransmitFrame+0x48>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d002      	beq.n	80017ea <Comm_TransmitFrame+0x1a>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d102      	bne.n	80017f0 <Comm_TransmitFrame+0x20>
        return -1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
 80017ee:	e00f      	b.n	8001810 <Comm_TransmitFrame+0x40>
    }

    HAL_StatusTypeDef status = HAL_UART_Transmit(comm_huart, (uint8_t*)data,
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <Comm_TransmitFrame+0x48>)
 80017f2:	6818      	ldr	r0, [r3, #0]
 80017f4:	887a      	ldrh	r2, [r7, #2]
 80017f6:	2364      	movs	r3, #100	@ 0x64
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	f011 fdeb 	bl	80133d4 <HAL_UART_Transmit>
 80017fe:	4603      	mov	r3, r0
 8001800:	73fb      	strb	r3, [r7, #15]
                                                   length, 100);

    return (status == HAL_OK) ? 0 : -1;
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d101      	bne.n	800180c <Comm_TransmitFrame+0x3c>
 8001808:	2300      	movs	r3, #0
 800180a:	e001      	b.n	8001810 <Comm_TransmitFrame+0x40>
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001810:	4618      	mov	r0, r3
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	240002ec 	.word	0x240002ec

0800181c <Comm_CalculateCRC16>:

uint16_t Comm_CalculateCRC16(const uint8_t *data, uint16_t length)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001828:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800182c:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 800182e:	2300      	movs	r3, #0
 8001830:	81bb      	strh	r3, [r7, #12]
 8001832:	e028      	b.n	8001886 <Comm_CalculateCRC16+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8001834:	89bb      	ldrh	r3, [r7, #12]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b21b      	sxth	r3, r3
 800183e:	021b      	lsls	r3, r3, #8
 8001840:	b21a      	sxth	r2, r3
 8001842:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001846:	4053      	eors	r3, r2
 8001848:	b21b      	sxth	r3, r3
 800184a:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 800184c:	2300      	movs	r3, #0
 800184e:	72fb      	strb	r3, [r7, #11]
 8001850:	e013      	b.n	800187a <Comm_CalculateCRC16+0x5e>
            if (crc & 0x8000) {
 8001852:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001856:	2b00      	cmp	r3, #0
 8001858:	da09      	bge.n	800186e <Comm_CalculateCRC16+0x52>
                crc = (crc << 1) ^ 0x1021;
 800185a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	b21a      	sxth	r2, r3
 8001862:	f241 0321 	movw	r3, #4129	@ 0x1021
 8001866:	4053      	eors	r3, r2
 8001868:	b21b      	sxth	r3, r3
 800186a:	81fb      	strh	r3, [r7, #14]
 800186c:	e002      	b.n	8001874 <Comm_CalculateCRC16+0x58>
            } else {
                crc = crc << 1;
 800186e:	89fb      	ldrh	r3, [r7, #14]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001874:	7afb      	ldrb	r3, [r7, #11]
 8001876:	3301      	adds	r3, #1
 8001878:	72fb      	strb	r3, [r7, #11]
 800187a:	7afb      	ldrb	r3, [r7, #11]
 800187c:	2b07      	cmp	r3, #7
 800187e:	d9e8      	bls.n	8001852 <Comm_CalculateCRC16+0x36>
    for (uint16_t i = 0; i < length; i++) {
 8001880:	89bb      	ldrh	r3, [r7, #12]
 8001882:	3301      	adds	r3, #1
 8001884:	81bb      	strh	r3, [r7, #12]
 8001886:	89ba      	ldrh	r2, [r7, #12]
 8001888:	887b      	ldrh	r3, [r7, #2]
 800188a:	429a      	cmp	r2, r3
 800188c:	d3d2      	bcc.n	8001834 <Comm_CalculateCRC16+0x18>
            }
        }
    }

    return crc;
 800188e:	89fb      	ldrh	r3, [r7, #14]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <__io_putchar>:
//    }
//    return DataIdx;
//}

int __io_putchar(int ch)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	if(HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)&ch, 1, 10) != HAL_OK)
 80018a4:	1d39      	adds	r1, r7, #4
 80018a6:	230a      	movs	r3, #10
 80018a8:	2201      	movs	r2, #1
 80018aa:	4807      	ldr	r0, [pc, #28]	@ (80018c8 <__io_putchar+0x2c>)
 80018ac:	f011 fd92 	bl	80133d4 <HAL_UART_Transmit>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d002      	beq.n	80018bc <__io_putchar+0x20>
		return -1;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ba:	e000      	b.n	80018be <__io_putchar+0x22>
	return ch;
 80018bc:	687b      	ldr	r3, [r7, #4]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	24002c58 	.word	0x24002c58

080018cc <__io_getchar>:

int __io_getchar(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
	char data[4];
	uint8_t ch, len = 1;
 80018d2:	2301      	movs	r3, #1
 80018d4:	73fb      	strb	r3, [r7, #15]

	while(HAL_UART_Receive(UART_DEBUG_ADD, &ch, 1, 10) != HAL_OK);
 80018d6:	bf00      	nop
 80018d8:	1df9      	adds	r1, r7, #7
 80018da:	230a      	movs	r3, #10
 80018dc:	2201      	movs	r2, #1
 80018de:	481e      	ldr	r0, [pc, #120]	@ (8001958 <__io_getchar+0x8c>)
 80018e0:	f011 fe06 	bl	80134f0 <HAL_UART_Receive>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1f6      	bne.n	80018d8 <__io_getchar+0xc>

	memset(data, 0x00, 4);
 80018ea:	f107 0308 	add.w	r3, r7, #8
 80018ee:	2204      	movs	r2, #4
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f019 fa04 	bl	801ad00 <memset>
	switch(ch)
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80018fc:	d012      	beq.n	8001924 <__io_getchar+0x58>
 80018fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8001900:	dc19      	bgt.n	8001936 <__io_getchar+0x6a>
 8001902:	2b0d      	cmp	r3, #13
 8001904:	d005      	beq.n	8001912 <__io_getchar+0x46>
 8001906:	2b0d      	cmp	r3, #13
 8001908:	dc15      	bgt.n	8001936 <__io_getchar+0x6a>
 800190a:	2b08      	cmp	r3, #8
 800190c:	d00a      	beq.n	8001924 <__io_getchar+0x58>
 800190e:	2b0a      	cmp	r3, #10
 8001910:	d111      	bne.n	8001936 <__io_getchar+0x6a>
	{
		case '\r':
		case '\n':
			len = 2;
 8001912:	2302      	movs	r3, #2
 8001914:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\r\n");
 8001916:	f107 0308 	add.w	r3, r7, #8
 800191a:	4910      	ldr	r1, [pc, #64]	@ (800195c <__io_getchar+0x90>)
 800191c:	4618      	mov	r0, r3
 800191e:	f019 f88b 	bl	801aa38 <siprintf>
			break;
 8001922:	e00b      	b.n	800193c <__io_getchar+0x70>

		case '\b':
		case 0x7F:
			len = 3;
 8001924:	2303      	movs	r3, #3
 8001926:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\b \b");
 8001928:	f107 0308 	add.w	r3, r7, #8
 800192c:	490c      	ldr	r1, [pc, #48]	@ (8001960 <__io_getchar+0x94>)
 800192e:	4618      	mov	r0, r3
 8001930:	f019 f882 	bl	801aa38 <siprintf>
			break;
 8001934:	e002      	b.n	800193c <__io_getchar+0x70>

		default:
			data[0] = ch;
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	723b      	strb	r3, [r7, #8]
			break;
 800193a:	bf00      	nop
	}
	HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)data, len, 10);
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	b29a      	uxth	r2, r3
 8001940:	f107 0108 	add.w	r1, r7, #8
 8001944:	230a      	movs	r3, #10
 8001946:	4804      	ldr	r0, [pc, #16]	@ (8001958 <__io_getchar+0x8c>)
 8001948:	f011 fd44 	bl	80133d4 <HAL_UART_Transmit>
	return ch;
 800194c:	79fb      	ldrb	r3, [r7, #7]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	24002c58 	.word	0x24002c58
 800195c:	0801eb18 	.word	0x0801eb18
 8001960:	0801eb1c 	.word	0x0801eb1c

08001964 <DWT_Init>:

//---------------------------------------------------------------------------------------------------------------------------------------------
void DWT_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001968:	4b1f      	ldr	r3, [pc, #124]	@ (80019e8 <DWT_Init+0x84>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	4a1e      	ldr	r2, [pc, #120]	@ (80019e8 <DWT_Init+0x84>)
 800196e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001972:	60d3      	str	r3, [r2, #12]

	DWT->LAR = 0xC5ACCE55;
 8001974:	4b1d      	ldr	r3, [pc, #116]	@ (80019ec <DWT_Init+0x88>)
 8001976:	4a1e      	ldr	r2, [pc, #120]	@ (80019f0 <DWT_Init+0x8c>)
 8001978:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
	
    DWT->CYCCNT = 0;
 800197c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <DWT_Init+0x88>)
 800197e:	2200      	movs	r2, #0
 8001980:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001982:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <DWT_Init+0x88>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a19      	ldr	r2, [pc, #100]	@ (80019ec <DWT_Init+0x88>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800198e:	f3bf 8f4f 	dsb	sy
}
 8001992:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001994:	f3bf 8f6f 	isb	sy
}
 8001998:	bf00      	nop
//	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; /* Disable counter */

	__DSB(); __ISB();
//	sysclk = HAL_RCC_GetSysClockFreq();
	sysclk         = SystemCoreClock;
 800199a:	4b16      	ldr	r3, [pc, #88]	@ (80019f4 <DWT_Init+0x90>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a16      	ldr	r2, [pc, #88]	@ (80019f8 <DWT_Init+0x94>)
 80019a0:	6013      	str	r3, [r2, #0]
	cycles_per_us = sysclk/1000000.0f;
 80019a2:	4b15      	ldr	r3, [pc, #84]	@ (80019f8 <DWT_Init+0x94>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	ee07 3a90 	vmov	s15, r3
 80019aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019ae:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80019fc <DWT_Init+0x98>
 80019b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019b6:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <DWT_Init+0x9c>)
 80019b8:	edc3 7a00 	vstr	s15, [r3]
	us_per_cycles = 1000000.0f/sysclk;
 80019bc:	4b0e      	ldr	r3, [pc, #56]	@ (80019f8 <DWT_Init+0x94>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019c8:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80019fc <DWT_Init+0x98>
 80019cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a04 <DWT_Init+0xa0>)
 80019d2:	edc3 7a00 	vstr	s15, [r3]

	printf("SYSCLK = %lu Hz\r\n", sysclk);
 80019d6:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <DWT_Init+0x94>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4619      	mov	r1, r3
 80019dc:	480a      	ldr	r0, [pc, #40]	@ (8001a08 <DWT_Init+0xa4>)
 80019de:	f018 fec9 	bl	801a774 <iprintf>
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	e000edf0 	.word	0xe000edf0
 80019ec:	e0001000 	.word	0xe0001000
 80019f0:	c5acce55 	.word	0xc5acce55
 80019f4:	24000000 	.word	0x24000000
 80019f8:	24000374 	.word	0x24000374
 80019fc:	49742400 	.word	0x49742400
 8001a00:	24000378 	.word	0x24000378
 8001a04:	2400037c 	.word	0x2400037c
 8001a08:	0801eb20 	.word	0x0801eb20

08001a0c <RegisterErrorCallback>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
//   
void RegisterErrorCallback(ErrorCallback callback)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
    error_callback = callback;
 8001a14:	4a04      	ldr	r2, [pc, #16]	@ (8001a28 <RegisterErrorCallback+0x1c>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6013      	str	r3, [r2, #0]
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	24000380 	.word	0x24000380

08001a2c <ReportError>:

//   
void ReportError(const char *func, const char *file, uint32_t line, uint32_t error_code, const char *message)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08a      	sub	sp, #40	@ 0x28
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
 8001a38:	603b      	str	r3, [r7, #0]
    if (error_callback != NULL) {
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <ReportError+0x40>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00f      	beq.n	8001a62 <ReportError+0x36>
        ErrorInfo error_info = {
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	61bb      	str	r3, [r7, #24]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	623b      	str	r3, [r7, #32]
 8001a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a54:	627b      	str	r3, [r7, #36]	@ 0x24
            .file_name = file,
            .line_number = line,
            .error_code = error_code,
            .error_message = message
        };
        error_callback(&error_info);
 8001a56:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <ReportError+0x40>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f107 0214 	add.w	r2, r7, #20
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4798      	blx	r3
    }
}
 8001a62:	bf00      	nop
 8001a64:	3728      	adds	r7, #40	@ 0x28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	24000380 	.word	0x24000380

08001a70 <MyErrorCallback>:

void MyErrorCallback(ErrorInfo *error_info)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
    printf("Error!!\r\nFunction: %s\r\n", error_info->function_name);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4807      	ldr	r0, [pc, #28]	@ (8001a9c <MyErrorCallback+0x2c>)
 8001a80:	f018 fe78 	bl	801a774 <iprintf>
    printf("File: %s, Line: %lu\r\n", error_info->file_name, error_info->line_number);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6859      	ldr	r1, [r3, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4804      	ldr	r0, [pc, #16]	@ (8001aa0 <MyErrorCallback+0x30>)
 8001a90:	f018 fe70 	bl	801a774 <iprintf>
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	0801eb58 	.word	0x0801eb58
 8001aa0:	0801eb70 	.word	0x0801eb70

08001aa4 <LogFifo_Init>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
// FIFO  
void LogFifo_Init(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
    log_fifo.head = 0;
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <LogFifo_Init+0x34>)
 8001aaa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001aae:	461a      	mov	r2, r3
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	6013      	str	r3, [r2, #0]
    log_fifo.tail = 0;
 8001ab4:	4b08      	ldr	r3, [pc, #32]	@ (8001ad8 <LogFifo_Init+0x34>)
 8001ab6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001aba:	461a      	mov	r2, r3
 8001abc:	2300      	movs	r3, #0
 8001abe:	6053      	str	r3, [r2, #4]
    log_fifo.count = 0;
 8001ac0:	4b05      	ldr	r3, [pc, #20]	@ (8001ad8 <LogFifo_Init+0x34>)
 8001ac2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	2300      	movs	r3, #0
 8001aca:	6093      	str	r3, [r2, #8]
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	24000384 	.word	0x24000384

08001adc <LogFifo_Push>:

// FIFO   (ISR )
int LogFifo_Push(const char *msg)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
    if (log_fifo.count >= LOG_BUFFER_SIZE)
 8001ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b60 <LogFifo_Push+0x84>)
 8001ae6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	2b3f      	cmp	r3, #63	@ 0x3f
 8001aee:	d902      	bls.n	8001af6 <LogFifo_Push+0x1a>
	{
        return -1; //    ( )
 8001af0:	f04f 33ff 	mov.w	r3, #4294967295
 8001af4:	e030      	b.n	8001b58 <LogFifo_Push+0x7c>
//    strncpy(log_fifo.buffer[log_fifo.head], msg, MAX_LOG_MSG_LEN - 1);
//    log_fifo.buffer[log_fifo.head][MAX_LOG_MSG_LEN - 1] = '\0'; // Null  

    //     ,   
    size_t copy_len;
    copy_len = strnlen(msg, (size_t)(MAX_LOG_MSG_LEN - 1));
 8001af6:	217f      	movs	r1, #127	@ 0x7f
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f019 f909 	bl	801ad10 <strnlen>
 8001afe:	60f8      	str	r0, [r7, #12]
    memcpy(log_fifo.buffer[log_fifo.head], msg, copy_len);
 8001b00:	4b17      	ldr	r3, [pc, #92]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b02:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	01db      	lsls	r3, r3, #7
 8001b0a:	4a15      	ldr	r2, [pc, #84]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b0c:	4413      	add	r3, r2
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	6879      	ldr	r1, [r7, #4]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f019 f9dd 	bl	801aed2 <memcpy>
    log_fifo.buffer[log_fifo.head][copy_len] = '\0';
 8001b18:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b1a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0f      	ldr	r2, [pc, #60]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b22:	01db      	lsls	r3, r3, #7
 8001b24:	441a      	add	r2, r3
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	4413      	add	r3, r2
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	701a      	strb	r2, [r3, #0]
    
    log_fifo.head = (log_fifo.head + 1U) % LOG_BUFFER_SIZE;
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b30:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	3301      	adds	r3, #1
 8001b38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b3c:	4a08      	ldr	r2, [pc, #32]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b3e:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b42:	6013      	str	r3, [r2, #0]
    log_fifo.count++;
 8001b44:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b46:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	4a04      	ldr	r2, [pc, #16]	@ (8001b60 <LogFifo_Push+0x84>)
 8001b50:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b54:	6093      	str	r3, [r2, #8]
	
    return 0;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	24000384 	.word	0x24000384

08001b64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba0 <MX_DMA_Init+0x3c>)
 8001b6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b70:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba0 <MX_DMA_Init+0x3c>)
 8001b72:	f043 0301 	orr.w	r3, r3, #1
 8001b76:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001b7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <MX_DMA_Init+0x3c>)
 8001b7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	607b      	str	r3, [r7, #4]
 8001b86:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2106      	movs	r1, #6
 8001b8c:	200b      	movs	r0, #11
 8001b8e:	f006 f8ed 	bl	8007d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001b92:	200b      	movs	r0, #11
 8001b94:	f006 f904 	bl	8007da0 <HAL_NVIC_EnableIRQ>

}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	58024400 	.word	0x58024400

08001ba4 <emc_pwm_base_hz>:
    {EMC2303_ADDR_IC2, 1u},
    {EMC2303_ADDR_IC2, 2u}
};

static inline uint32_t emc_pwm_base_hz(emc_pwm_base_t b)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	71fb      	strb	r3, [r7, #7]
    switch (b)
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d00c      	beq.n	8001bce <emc_pwm_base_hz+0x2a>
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	dc0d      	bgt.n	8001bd4 <emc_pwm_base_hz+0x30>
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d002      	beq.n	8001bc2 <emc_pwm_base_hz+0x1e>
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d003      	beq.n	8001bc8 <emc_pwm_base_hz+0x24>
 8001bc0:	e008      	b.n	8001bd4 <emc_pwm_base_hz+0x30>
    {
        case EMC_PWM_BASE_26k:
            return 26000u;
 8001bc2:	f246 5390 	movw	r3, #26000	@ 0x6590
 8001bc6:	e007      	b.n	8001bd8 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_19k5:
            return 19531u;
 8001bc8:	f644 434b 	movw	r3, #19531	@ 0x4c4b
 8001bcc:	e004      	b.n	8001bd8 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_4k882:
            return 4882u;
 8001bce:	f241 3312 	movw	r3, #4882	@ 0x1312
 8001bd2:	e001      	b.n	8001bd8 <emc_pwm_base_hz+0x34>
        default:
            return 2441u;
 8001bd4:	f640 1389 	movw	r3, #2441	@ 0x989
    }
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <emc2303_ch_base>:

static inline uint8_t emc2303_ch_base(uint8_t ch0_2)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
	return (uint8_t)(0x30u + 0x10u * ch0_2);
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	3303      	adds	r3, #3
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	011b      	lsls	r3, r3, #4
 8001bf6:	b2db      	uxtb	r3, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <emc_w8>:

/* ===== Lowlevel I2C helpers (use extern hi2c4) ===== */
static void emc_w8(uint8_t addr7, uint8_t reg, uint8_t val)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af04      	add	r7, sp, #16
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	71bb      	strb	r3, [r7, #6]
 8001c12:	4613      	mov	r3, r2
 8001c14:	717b      	strb	r3, [r7, #5]
    if (HAL_I2C_Mem_Write(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	b299      	uxth	r1, r3
 8001c1e:	79bb      	ldrb	r3, [r7, #6]
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	230a      	movs	r3, #10
 8001c24:	9302      	str	r3, [sp, #8]
 8001c26:	2301      	movs	r3, #1
 8001c28:	9301      	str	r3, [sp, #4]
 8001c2a:	1d7b      	adds	r3, r7, #5
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	2301      	movs	r3, #1
 8001c30:	4808      	ldr	r0, [pc, #32]	@ (8001c54 <emc_w8+0x50>)
 8001c32:	f00a fb31 	bl	800c298 <HAL_I2C_Mem_Write>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <emc_w8+0x48>
        {REPORT_ERROR();}
 8001c3c:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <emc_w8+0x54>)
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	2300      	movs	r3, #0
 8001c42:	2250      	movs	r2, #80	@ 0x50
 8001c44:	4905      	ldr	r1, [pc, #20]	@ (8001c5c <emc_w8+0x58>)
 8001c46:	4806      	ldr	r0, [pc, #24]	@ (8001c60 <emc_w8+0x5c>)
 8001c48:	f7ff fef0 	bl	8001a2c <ReportError>
}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	24002584 	.word	0x24002584
 8001c58:	0801ebd0 	.word	0x0801ebd0
 8001c5c:	0801ebb8 	.word	0x0801ebb8
 8001c60:	0801f1c0 	.word	0x0801f1c0

08001c64 <emc_r8>:

static void emc_r8(uint8_t addr7, uint8_t reg, uint8_t *val)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af04      	add	r7, sp, #16
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	603a      	str	r2, [r7, #0]
 8001c6e:	71fb      	strb	r3, [r7, #7]
 8001c70:	460b      	mov	r3, r1
 8001c72:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Read(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	b299      	uxth	r1, r3
 8001c7c:	79bb      	ldrb	r3, [r7, #6]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	230a      	movs	r3, #10
 8001c82:	9302      	str	r3, [sp, #8]
 8001c84:	2301      	movs	r3, #1
 8001c86:	9301      	str	r3, [sp, #4]
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	4809      	ldr	r0, [pc, #36]	@ (8001cb4 <emc_r8+0x50>)
 8001c90:	f00a fc16 	bl	800c4c0 <HAL_I2C_Mem_Read>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d007      	beq.n	8001caa <emc_r8+0x46>
        {REPORT_ERROR();}
 8001c9a:	4b07      	ldr	r3, [pc, #28]	@ (8001cb8 <emc_r8+0x54>)
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	2256      	movs	r2, #86	@ 0x56
 8001ca2:	4906      	ldr	r1, [pc, #24]	@ (8001cbc <emc_r8+0x58>)
 8001ca4:	4806      	ldr	r0, [pc, #24]	@ (8001cc0 <emc_r8+0x5c>)
 8001ca6:	f7ff fec1 	bl	8001a2c <ReportError>
}
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	24002584 	.word	0x24002584
 8001cb8:	0801ebd0 	.word	0x0801ebd0
 8001cbc:	0801ebb8 	.word	0x0801ebb8
 8001cc0:	0801f1c8 	.word	0x0801f1c8

08001cc4 <emc_mask_lsb_shift>:

/* ===== Bitfield helpers ===== */
static uint8_t emc_mask_lsb_shift(uint8_t m)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af02      	add	r7, sp, #8
 8001cca:	4603      	mov	r3, r0
 8001ccc:	71fb      	strb	r3, [r7, #7]
	uint8_t s;
	uint8_t t;

	if (m == 0u)
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d109      	bne.n	8001ce8 <emc_mask_lsb_shift+0x24>
	{
		REPORT_ERROR();
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <emc_mask_lsb_shift+0x50>)
 8001cd6:	9300      	str	r3, [sp, #0]
 8001cd8:	2300      	movs	r3, #0
 8001cda:	2261      	movs	r2, #97	@ 0x61
 8001cdc:	490e      	ldr	r1, [pc, #56]	@ (8001d18 <emc_mask_lsb_shift+0x54>)
 8001cde:	480f      	ldr	r0, [pc, #60]	@ (8001d1c <emc_mask_lsb_shift+0x58>)
 8001ce0:	f7ff fea4 	bl	8001a2c <ReportError>
		return 0u;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	e010      	b.n	8001d0a <emc_mask_lsb_shift+0x46>
	}

	s = 0u;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	73fb      	strb	r3, [r7, #15]
	t = m;
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	73bb      	strb	r3, [r7, #14]

	while ((t & 1u) == 0u)
 8001cf0:	e005      	b.n	8001cfe <emc_mask_lsb_shift+0x3a>
	{
		t = (uint8_t)(t >> 1);
 8001cf2:	7bbb      	ldrb	r3, [r7, #14]
 8001cf4:	085b      	lsrs	r3, r3, #1
 8001cf6:	73bb      	strb	r3, [r7, #14]
		s = (uint8_t)(s + 1u);
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	73fb      	strb	r3, [r7, #15]
	while ((t & 1u) == 0u)
 8001cfe:	7bbb      	ldrb	r3, [r7, #14]
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0f4      	beq.n	8001cf2 <emc_mask_lsb_shift+0x2e>
	}
	return s;
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	0801ebd0 	.word	0x0801ebd0
 8001d18:	0801ebb8 	.word	0x0801ebb8
 8001d1c:	0801f1d0 	.word	0x0801f1d0

08001d20 <emc_upd_bits>:

static void emc_upd_bits(uint8_t a, uint8_t r, uint8_t m, uint8_t v)
{
 8001d20:	b590      	push	{r4, r7, lr}
 8001d22:	b087      	sub	sp, #28
 8001d24:	af02      	add	r7, sp, #8
 8001d26:	4604      	mov	r4, r0
 8001d28:	4608      	mov	r0, r1
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	4623      	mov	r3, r4
 8001d30:	71fb      	strb	r3, [r7, #7]
 8001d32:	4603      	mov	r3, r0
 8001d34:	71bb      	strb	r3, [r7, #6]
 8001d36:	460b      	mov	r3, r1
 8001d38:	717b      	strb	r3, [r7, #5]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	713b      	strb	r3, [r7, #4]
	uint8_t x;
	uint8_t s;
	uint8_t vs;


	if (m == 0u)
 8001d3e:	797b      	ldrb	r3, [r7, #5]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d108      	bne.n	8001d56 <emc_upd_bits+0x36>
	{
		REPORT_ERROR();
 8001d44:	4b18      	ldr	r3, [pc, #96]	@ (8001da8 <emc_upd_bits+0x88>)
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	2300      	movs	r3, #0
 8001d4a:	2279      	movs	r2, #121	@ 0x79
 8001d4c:	4917      	ldr	r1, [pc, #92]	@ (8001dac <emc_upd_bits+0x8c>)
 8001d4e:	4818      	ldr	r0, [pc, #96]	@ (8001db0 <emc_upd_bits+0x90>)
 8001d50:	f7ff fe6c 	bl	8001a2c <ReportError>
 8001d54:	e024      	b.n	8001da0 <emc_upd_bits+0x80>
		return;
	}
	
	emc_r8(a, r, &x);
 8001d56:	f107 020d 	add.w	r2, r7, #13
 8001d5a:	79b9      	ldrb	r1, [r7, #6]
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff ff80 	bl	8001c64 <emc_r8>
	s = emc_mask_lsb_shift(m);
 8001d64:	797b      	ldrb	r3, [r7, #5]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff ffac 	bl	8001cc4 <emc_mask_lsb_shift>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	73fb      	strb	r3, [r7, #15]
	vs = (uint8_t)(((uint8_t)(v << s)) & m);
 8001d70:	793a      	ldrb	r2, [r7, #4]
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	797b      	ldrb	r3, [r7, #5]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	73bb      	strb	r3, [r7, #14]
	x = (uint8_t)((x & (uint8_t)(~m)) | vs);
 8001d80:	797b      	ldrb	r3, [r7, #5]
 8001d82:	43db      	mvns	r3, r3
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	7b7b      	ldrb	r3, [r7, #13]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	7bbb      	ldrb	r3, [r7, #14]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	737b      	strb	r3, [r7, #13]
	emc_w8(a, r, x);
 8001d94:	7b7a      	ldrb	r2, [r7, #13]
 8001d96:	79b9      	ldrb	r1, [r7, #6]
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff ff32 	bl	8001c04 <emc_w8>
}
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd90      	pop	{r4, r7, pc}
 8001da6:	bf00      	nop
 8001da8:	0801ebd0 	.word	0x0801ebd0
 8001dac:	0801ebb8 	.word	0x0801ebb8
 8001db0:	0801f1e4 	.word	0x0801f1e4

08001db4 <emc_set_base>:

/* ===== Set PWM base frequency per channel (affects only base, divider set separately) ===== */
static void emc_set_base(uint8_t a, uint8_t ch0_2, emc_pwm_base_t base)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af02      	add	r7, sp, #8
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	71bb      	strb	r3, [r7, #6]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	717b      	strb	r3, [r7, #5]
    if (ch0_2 > 2u)
 8001dc6:	79bb      	ldrb	r3, [r7, #6]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d908      	bls.n	8001dde <emc_set_base+0x2a>
    {
        REPORT_ERROR();
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e04 <emc_set_base+0x50>)
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	2289      	movs	r2, #137	@ 0x89
 8001dd4:	490c      	ldr	r1, [pc, #48]	@ (8001e08 <emc_set_base+0x54>)
 8001dd6:	480d      	ldr	r0, [pc, #52]	@ (8001e0c <emc_set_base+0x58>)
 8001dd8:	f7ff fe28 	bl	8001a2c <ReportError>
        return;
 8001ddc:	e00e      	b.n	8001dfc <emc_set_base+0x48>
    }

    uint8_t reg;
    uint8_t mask;

	reg = REG_PWM_BASEF_123;
 8001dde:	232d      	movs	r3, #45	@ 0x2d
 8001de0:	73fb      	strb	r3, [r7, #15]
	mask = (uint8_t)(0x3u << (uint8_t)(ch0_2 * 2u));
 8001de2:	79bb      	ldrb	r3, [r7, #6]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	2303      	movs	r3, #3
 8001dec:	4093      	lsls	r3, r2
 8001dee:	73bb      	strb	r3, [r7, #14]

	/* note: emc_upd_bits will shift 'base' into position using mask */
	emc_upd_bits(a, reg, mask, (uint8_t)base);
 8001df0:	797b      	ldrb	r3, [r7, #5]
 8001df2:	7bba      	ldrb	r2, [r7, #14]
 8001df4:	7bf9      	ldrb	r1, [r7, #15]
 8001df6:	79f8      	ldrb	r0, [r7, #7]
 8001df8:	f7ff ff92 	bl	8001d20 <emc_upd_bits>
}
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	0801ebd0 	.word	0x0801ebd0
 8001e08:	0801ebb8 	.word	0x0801ebb8
 8001e0c:	0801f1f4 	.word	0x0801f1f4

08001e10 <EMC2303_Init>:

/* ===== Initialize one EMC2303 with a profile ===== */
void EMC2303_Init(uint8_t addr7, emc_profile_t profile, uint32_t target_pwm_hz)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	603a      	str	r2, [r7, #0]
 8001e1a:	71fb      	strb	r3, [r7, #7]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	71bb      	strb	r3, [r7, #6]
    uint8_t ch;

    /* Disable RPM algorithm (Direct Setting), keep defaults for now. */
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001e20:	2300      	movs	r3, #0
 8001e22:	75fb      	strb	r3, [r7, #23]
 8001e24:	e016      	b.n	8001e54 <EMC2303_Init+0x44>
	{
		uint8_t base = emc2303_ch_base(ch);		
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff fedb 	bl	8001be4 <emc2303_ch_base>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	723b      	strb	r3, [r7, #8]
		/* Clear ENAGx bit in Fan Config1 (bit7) */
		emc_upd_bits(addr7, (uint8_t)(base + OFF_FAN_CFG1), 0x80u, 0u);		
 8001e32:	7a3b      	ldrb	r3, [r7, #8]
 8001e34:	3302      	adds	r3, #2
 8001e36:	b2d9      	uxtb	r1, r3
 8001e38:	79f8      	ldrb	r0, [r7, #7]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	2280      	movs	r2, #128	@ 0x80
 8001e3e:	f7ff ff6f 	bl	8001d20 <emc_upd_bits>
		/* Write an initial setting to defeat the powerup watchdog */
		emc_w8(addr7, (uint8_t)(base + OFF_FAN_SETTING), 0x00u);
 8001e42:	7a39      	ldrb	r1, [r7, #8]
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	2200      	movs	r2, #0
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fedb 	bl	8001c04 <emc_w8>
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001e4e:	7dfb      	ldrb	r3, [r7, #23]
 8001e50:	3301      	adds	r3, #1
 8001e52:	75fb      	strb	r3, [r7, #23]
 8001e54:	7dfb      	ldrb	r3, [r7, #23]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d9e5      	bls.n	8001e26 <EMC2303_Init+0x16>
	}

    if (profile == EMC_PROFILE_4WIRE_FAN)
 8001e5a:	79bb      	ldrb	r3, [r7, #6]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d129      	bne.n	8001eb4 <EMC2303_Init+0xa4>
    {
        /* Opendrain PWM, normal polarity, base 26 kHz, divider = 1 */
//        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x00u); /* PMOT1..3 = 0 (opendrain) */
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001e60:	79f8      	ldrb	r0, [r7, #7]
 8001e62:	2307      	movs	r3, #7
 8001e64:	2207      	movs	r2, #7
 8001e66:	212b      	movs	r1, #43	@ 0x2b
 8001e68:	f7ff ff5a 	bl	8001d20 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 (00h0%) */
 8001e6c:	79f8      	ldrb	r0, [r7, #7]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	2207      	movs	r2, #7
 8001e72:	212a      	movs	r1, #42	@ 0x2a
 8001e74:	f7ff ff54 	bl	8001d20 <emc_upd_bits>

        for (ch = 0u; ch <= 2u; ++ch)
 8001e78:	2300      	movs	r3, #0
 8001e7a:	75fb      	strb	r3, [r7, #23]
 8001e7c:	e016      	b.n	8001eac <EMC2303_Init+0x9c>
        {
            emc_set_base(addr7, ch, EMC_PWM_BASE_26k);
 8001e7e:	7df9      	ldrb	r1, [r7, #23]
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	2200      	movs	r2, #0
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff95 	bl	8001db4 <emc_set_base>

            uint8_t base = emc2303_ch_base(ch);
 8001e8a:	7dfb      	ldrb	r3, [r7, #23]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fea9 	bl	8001be4 <emc2303_ch_base>
 8001e92:	4603      	mov	r3, r0
 8001e94:	727b      	strb	r3, [r7, #9]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), 1u); /* 1 */
 8001e96:	7a7b      	ldrb	r3, [r7, #9]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	b2d9      	uxtb	r1, r3
 8001e9c:	79fb      	ldrb	r3, [r7, #7]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff feaf 	bl	8001c04 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	75fb      	strb	r3, [r7, #23]
 8001eac:	7dfb      	ldrb	r3, [r7, #23]
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d9e5      	bls.n	8001e7e <EMC2303_Init+0x6e>

            uint8_t base = emc2303_ch_base(ch);
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
        }
    }
}
 8001eb2:	e046      	b.n	8001f42 <EMC2303_Init+0x132>
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001eb4:	79f8      	ldrb	r0, [r7, #7]
 8001eb6:	2307      	movs	r3, #7
 8001eb8:	2207      	movs	r2, #7
 8001eba:	212b      	movs	r1, #43	@ 0x2b
 8001ebc:	f7ff ff30 	bl	8001d20 <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 */
 8001ec0:	79f8      	ldrb	r0, [r7, #7]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	2207      	movs	r2, #7
 8001ec6:	212a      	movs	r1, #42	@ 0x2a
 8001ec8:	f7ff ff2a 	bl	8001d20 <emc_upd_bits>
        if (target_pwm_hz == 0u)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d102      	bne.n	8001ed8 <EMC2303_Init+0xc8>
            target_pwm_hz = 500u;
 8001ed2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001ed6:	603b      	str	r3, [r7, #0]
        base_hz = emc_pwm_base_hz(EMC_PWM_BASE_4k882);
 8001ed8:	2002      	movs	r0, #2
 8001eda:	f7ff fe63 	bl	8001ba4 <emc_pwm_base_hz>
 8001ede:	60f8      	str	r0, [r7, #12]
        for (ch = 0u; ch <= 2u; ++ch)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	75fb      	strb	r3, [r7, #23]
 8001ee4:	e02a      	b.n	8001f3c <EMC2303_Init+0x12c>
            emc_set_base(addr7, ch, EMC_PWM_BASE_4k882);
 8001ee6:	7df9      	ldrb	r1, [r7, #23]
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	2202      	movs	r2, #2
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff61 	bl	8001db4 <emc_set_base>
            div32 = (uint32_t)((base_hz + (target_pwm_hz / 2u)) / target_pwm_hz);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	085a      	lsrs	r2, r3, #1
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	441a      	add	r2, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f00:	613b      	str	r3, [r7, #16]
            if (div32 == 0u)
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <EMC2303_Init+0xfc>
                div32 = 1u;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	613b      	str	r3, [r7, #16]
            if (div32 > 255u)
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	2bff      	cmp	r3, #255	@ 0xff
 8001f10:	d901      	bls.n	8001f16 <EMC2303_Init+0x106>
                div32 = 255u;
 8001f12:	23ff      	movs	r3, #255	@ 0xff
 8001f14:	613b      	str	r3, [r7, #16]
            div8 = (uint8_t)div32;
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	72fb      	strb	r3, [r7, #11]
            uint8_t base = emc2303_ch_base(ch);
 8001f1a:	7dfb      	ldrb	r3, [r7, #23]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff fe61 	bl	8001be4 <emc2303_ch_base>
 8001f22:	4603      	mov	r3, r0
 8001f24:	72bb      	strb	r3, [r7, #10]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
 8001f26:	7abb      	ldrb	r3, [r7, #10]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	b2d9      	uxtb	r1, r3
 8001f2c:	7afa      	ldrb	r2, [r7, #11]
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff fe67 	bl	8001c04 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001f36:	7dfb      	ldrb	r3, [r7, #23]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	75fb      	strb	r3, [r7, #23]
 8001f3c:	7dfb      	ldrb	r3, [r7, #23]
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d9d1      	bls.n	8001ee6 <EMC2303_Init+0xd6>
}
 8001f42:	bf00      	nop
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <EMC2303_SetDutyPct>:

/* ===== Duty set in percent (0.0..100.0) ===== */
void EMC2303_SetDutyPct(uint8_t addr7, uint8_t ch0_2, float pct)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af02      	add	r7, sp, #8
 8001f52:	4603      	mov	r3, r0
 8001f54:	460a      	mov	r2, r1
 8001f56:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f5a:	73fb      	strb	r3, [r7, #15]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	73bb      	strb	r3, [r7, #14]
    uint8_t code;
    uint8_t reg;

    if (ch0_2 > 2u)
 8001f60:	7bbb      	ldrb	r3, [r7, #14]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d908      	bls.n	8001f78 <EMC2303_SetDutyPct+0x2c>
    {
        REPORT_ERROR();
 8001f66:	4b21      	ldr	r3, [pc, #132]	@ (8001fec <EMC2303_SetDutyPct+0xa0>)
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	22e1      	movs	r2, #225	@ 0xe1
 8001f6e:	4920      	ldr	r1, [pc, #128]	@ (8001ff0 <EMC2303_SetDutyPct+0xa4>)
 8001f70:	4820      	ldr	r0, [pc, #128]	@ (8001ff4 <EMC2303_SetDutyPct+0xa8>)
 8001f72:	f7ff fd5b 	bl	8001a2c <ReportError>
        return;
 8001f76:	e035      	b.n	8001fe4 <EMC2303_SetDutyPct+0x98>
    }

    if (pct < 0.0f)
 8001f78:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f84:	d503      	bpl.n	8001f8e <EMC2303_SetDutyPct+0x42>
        pct = 0.0f;
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	e00a      	b.n	8001fa4 <EMC2303_SetDutyPct+0x58>
    else if (pct > 100.0f)
 8001f8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f92:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001ff8 <EMC2303_SetDutyPct+0xac>
 8001f96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9e:	dd01      	ble.n	8001fa4 <EMC2303_SetDutyPct+0x58>
        pct = 100.0f;
 8001fa0:	4b16      	ldr	r3, [pc, #88]	@ (8001ffc <EMC2303_SetDutyPct+0xb0>)
 8001fa2:	60bb      	str	r3, [r7, #8]

    code = (uint8_t)((pct * 255.0f + 50.0f) / 100.0f);
 8001fa4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fa8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002000 <EMC2303_SetDutyPct+0xb4>
 8001fac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fb0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002004 <EMC2303_SetDutyPct+0xb8>
 8001fb4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001fb8:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001ff8 <EMC2303_SetDutyPct+0xac>
 8001fbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fc4:	edc7 7a01 	vstr	s15, [r7, #4]
 8001fc8:	793b      	ldrb	r3, [r7, #4]
 8001fca:	75fb      	strb	r3, [r7, #23]
    reg = (uint8_t)(emc2303_ch_base(ch0_2) + OFF_FAN_SETTING);
 8001fcc:	7bbb      	ldrb	r3, [r7, #14]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fe08 	bl	8001be4 <emc2303_ch_base>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	75bb      	strb	r3, [r7, #22]
    emc_w8(addr7, reg, code);
 8001fd8:	7dfa      	ldrb	r2, [r7, #23]
 8001fda:	7db9      	ldrb	r1, [r7, #22]
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff fe10 	bl	8001c04 <emc_w8>
}
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	0801ebd0 	.word	0x0801ebd0
 8001ff0:	0801ebb8 	.word	0x0801ebb8
 8001ff4:	0801f204 	.word	0x0801f204
 8001ff8:	42c80000 	.word	0x42c80000
 8001ffc:	42c80000 	.word	0x42c80000
 8002000:	437f0000 	.word	0x437f0000
 8002004:	42480000 	.word	0x42480000

08002008 <Fans6_Init>:

    *out_rpm = (uint32_t)(3932160u / cnt);
}

void Fans6_Init(emc_profile_t profile, uint32_t target_pwm_hz)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	6039      	str	r1, [r7, #0]
 8002012:	71fb      	strb	r3, [r7, #7]
    EMC2303_Init(EMC2303_ADDR_IC1, profile, target_pwm_hz);
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	4619      	mov	r1, r3
 800201a:	202e      	movs	r0, #46	@ 0x2e
 800201c:	f7ff fef8 	bl	8001e10 <EMC2303_Init>
    EMC2303_Init(EMC2303_ADDR_IC2, profile, target_pwm_hz);
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	4619      	mov	r1, r3
 8002026:	202c      	movs	r0, #44	@ 0x2c
 8002028:	f7ff fef2 	bl	8001e10 <EMC2303_Init>
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <Fan6_SetDuty>:

void Fan6_SetDuty(uint8_t ch0_5, float pct)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af02      	add	r7, sp, #8
 800203a:	4603      	mov	r3, r0
 800203c:	ed87 0a00 	vstr	s0, [r7]
 8002040:	71fb      	strb	r3, [r7, #7]
    /* [MOD] 0-based logical index: valid range 0..5 */
    if (ch0_5 > 5u)
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	2b05      	cmp	r3, #5
 8002046:	d909      	bls.n	800205c <Fan6_SetDuty+0x28>
    {
        REPORT_ERROR();
 8002048:	4b0d      	ldr	r3, [pc, #52]	@ (8002080 <Fan6_SetDuty+0x4c>)
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	2300      	movs	r3, #0
 800204e:	f240 1241 	movw	r2, #321	@ 0x141
 8002052:	490c      	ldr	r1, [pc, #48]	@ (8002084 <Fan6_SetDuty+0x50>)
 8002054:	480c      	ldr	r0, [pc, #48]	@ (8002088 <Fan6_SetDuty+0x54>)
 8002056:	f7ff fce9 	bl	8001a2c <ReportError>
        return;
 800205a:	e00e      	b.n	800207a <Fan6_SetDuty+0x46>
    }
    EMC2303_SetDutyPct(LCH_MAP[ch0_5].addr, LCH_MAP[ch0_5].ch, pct);
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	4a0b      	ldr	r2, [pc, #44]	@ (800208c <Fan6_SetDuty+0x58>)
 8002060:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	4909      	ldr	r1, [pc, #36]	@ (800208c <Fan6_SetDuty+0x58>)
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	440b      	add	r3, r1
 800206c:	785b      	ldrb	r3, [r3, #1]
 800206e:	ed97 0a00 	vldr	s0, [r7]
 8002072:	4619      	mov	r1, r3
 8002074:	4610      	mov	r0, r2
 8002076:	f7ff ff69 	bl	8001f4c <EMC2303_SetDutyPct>
}
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	0801ebd0 	.word	0x0801ebd0
 8002084:	0801ebb8 	.word	0x0801ebb8
 8002088:	0801f218 	.word	0x0801f218
 800208c:	0801f1b4 	.word	0x0801f1b4

08002090 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002094:	4b2f      	ldr	r3, [pc, #188]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002096:	4a30      	ldr	r2, [pc, #192]	@ (8002158 <MX_FDCAN1_Init+0xc8>)
 8002098:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800209a:	4b2e      	ldr	r3, [pc, #184]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800209c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020a0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80020a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80020a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80020ae:	4b29      	ldr	r3, [pc, #164]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80020b4:	4b27      	ldr	r3, [pc, #156]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80020ba:	4b26      	ldr	r3, [pc, #152]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020bc:	2205      	movs	r2, #5
 80020be:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 80020c0:	4b24      	ldr	r3, [pc, #144]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020c2:	2203      	movs	r2, #3
 80020c4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 21;
 80020c6:	4b23      	ldr	r3, [pc, #140]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020c8:	2215      	movs	r2, #21
 80020ca:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 80020cc:	4b21      	ldr	r3, [pc, #132]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020ce:	2203      	movs	r2, #3
 80020d0:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 5;
 80020d2:	4b20      	ldr	r3, [pc, #128]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020d4:	2205      	movs	r2, #5
 80020d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 80020d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020da:	2203      	movs	r2, #3
 80020dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 21;
 80020de:	4b1d      	ldr	r3, [pc, #116]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020e0:	2215      	movs	r2, #21
 80020e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 80020e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020e6:	2203      	movs	r2, #3
 80020e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80020ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80020f0:	4b18      	ldr	r3, [pc, #96]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80020f6:	4b17      	ldr	r3, [pc, #92]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 16;
 80020fc:	4b15      	ldr	r3, [pc, #84]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 80020fe:	2210      	movs	r2, #16
 8002100:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002102:	4b14      	ldr	r3, [pc, #80]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002104:	2204      	movs	r2, #4
 8002106:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8002108:	4b12      	ldr	r3, [pc, #72]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800210a:	2200      	movs	r2, #0
 800210c:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800210e:	4b11      	ldr	r3, [pc, #68]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002110:	2204      	movs	r2, #4
 8002112:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8002114:	4b0f      	ldr	r3, [pc, #60]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002116:	2200      	movs	r2, #0
 8002118:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800211a:	4b0e      	ldr	r3, [pc, #56]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800211c:	2204      	movs	r2, #4
 800211e:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8002120:	4b0c      	ldr	r3, [pc, #48]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002122:	2200      	movs	r2, #0
 8002124:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8002126:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002128:	2200      	movs	r2, #0
 800212a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 800212c:	4b09      	ldr	r3, [pc, #36]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800212e:	2220      	movs	r2, #32
 8002130:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002132:	4b08      	ldr	r3, [pc, #32]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002134:	2200      	movs	r2, #0
 8002136:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002138:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 800213a:	2204      	movs	r2, #4
 800213c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800213e:	4805      	ldr	r0, [pc, #20]	@ (8002154 <MX_FDCAN1_Init+0xc4>)
 8002140:	f008 fcec 	bl	800ab1c <HAL_FDCAN_Init>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 800214a:	f000 ff37 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	24002390 	.word	0x24002390
 8002158:	4000a000 	.word	0x4000a000

0800215c <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002160:	4b2e      	ldr	r3, [pc, #184]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002162:	4a2f      	ldr	r2, [pc, #188]	@ (8002220 <MX_FDCAN2_Init+0xc4>)
 8002164:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002166:	4b2d      	ldr	r3, [pc, #180]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800216c:	4b2b      	ldr	r3, [pc, #172]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800216e:	2200      	movs	r2, #0
 8002170:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8002172:	4b2a      	ldr	r3, [pc, #168]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002174:	2200      	movs	r2, #0
 8002176:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8002178:	4b28      	ldr	r3, [pc, #160]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800217a:	2200      	movs	r2, #0
 800217c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800217e:	4b27      	ldr	r3, [pc, #156]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002180:	2200      	movs	r2, #0
 8002182:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 5;
 8002184:	4b25      	ldr	r3, [pc, #148]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002186:	2205      	movs	r2, #5
 8002188:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 3;
 800218a:	4b24      	ldr	r3, [pc, #144]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800218c:	2203      	movs	r2, #3
 800218e:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 21;
 8002190:	4b22      	ldr	r3, [pc, #136]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002192:	2215      	movs	r2, #21
 8002194:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 8002196:	4b21      	ldr	r3, [pc, #132]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002198:	2203      	movs	r2, #3
 800219a:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 5;
 800219c:	4b1f      	ldr	r3, [pc, #124]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800219e:	2205      	movs	r2, #5
 80021a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 3;
 80021a2:	4b1e      	ldr	r3, [pc, #120]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021a4:	2203      	movs	r2, #3
 80021a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 21;
 80021a8:	4b1c      	ldr	r3, [pc, #112]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021aa:	2215      	movs	r2, #21
 80021ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 80021ae:	4b1b      	ldr	r3, [pc, #108]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021b0:	2203      	movs	r2, #3
 80021b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 80021b4:	4b19      	ldr	r3, [pc, #100]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80021ba:	4b18      	ldr	r3, [pc, #96]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021bc:	2201      	movs	r2, #1
 80021be:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80021c0:	4b16      	ldr	r3, [pc, #88]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 80021c6:	4b15      	ldr	r3, [pc, #84]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021c8:	2210      	movs	r2, #16
 80021ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80021cc:	4b13      	ldr	r3, [pc, #76]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021ce:	2204      	movs	r2, #4
 80021d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80021d2:	4b12      	ldr	r3, [pc, #72]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80021d8:	4b10      	ldr	r3, [pc, #64]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021da:	2204      	movs	r2, #4
 80021dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80021de:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80021e4:	4b0d      	ldr	r3, [pc, #52]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021e6:	2204      	movs	r2, #4
 80021e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80021ea:	4b0c      	ldr	r3, [pc, #48]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80021f0:	4b0a      	ldr	r3, [pc, #40]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 32;
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021f8:	2220      	movs	r2, #32
 80021fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80021fc:	4b07      	ldr	r3, [pc, #28]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 80021fe:	2200      	movs	r2, #0
 8002200:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002202:	4b06      	ldr	r3, [pc, #24]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 8002204:	2204      	movs	r2, #4
 8002206:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002208:	4804      	ldr	r0, [pc, #16]	@ (800221c <MX_FDCAN2_Init+0xc0>)
 800220a:	f008 fc87 	bl	800ab1c <HAL_FDCAN_Init>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8002214:	f000 fed2 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	24002430 	.word	0x24002430
 8002220:	4000a400 	.word	0x4000a400

08002224 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b0ba      	sub	sp, #232	@ 0xe8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800223c:	f107 0318 	add.w	r3, r7, #24
 8002240:	22b8      	movs	r2, #184	@ 0xb8
 8002242:	2100      	movs	r1, #0
 8002244:	4618      	mov	r0, r3
 8002246:	f018 fd5b 	bl	801ad00 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a63      	ldr	r2, [pc, #396]	@ (80023dc <HAL_FDCAN_MspInit+0x1b8>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d161      	bne.n	8002318 <HAL_FDCAN_MspInit+0xf4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002254:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002258:	f04f 0300 	mov.w	r3, #0
 800225c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002260:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002264:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002268:	f107 0318 	add.w	r3, r7, #24
 800226c:	4618      	mov	r0, r3
 800226e:	f00d f957 	bl	800f520 <HAL_RCCEx_PeriphCLKConfig>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002278:	f000 fea0 	bl	8002fbc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800227c:	4b58      	ldr	r3, [pc, #352]	@ (80023e0 <HAL_FDCAN_MspInit+0x1bc>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	3301      	adds	r3, #1
 8002282:	4a57      	ldr	r2, [pc, #348]	@ (80023e0 <HAL_FDCAN_MspInit+0x1bc>)
 8002284:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002286:	4b56      	ldr	r3, [pc, #344]	@ (80023e0 <HAL_FDCAN_MspInit+0x1bc>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d10e      	bne.n	80022ac <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800228e:	4b55      	ldr	r3, [pc, #340]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 8002290:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002294:	4a53      	ldr	r2, [pc, #332]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 8002296:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800229a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800229e:	4b51      	ldr	r3, [pc, #324]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 80022a0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ac:	4b4d      	ldr	r3, [pc, #308]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 80022ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022b2:	4a4c      	ldr	r2, [pc, #304]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 80022b4:	f043 0301 	orr.w	r3, r3, #1
 80022b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022bc:	4b49      	ldr	r3, [pc, #292]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 80022be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN1_RX_Pin|CAN1_TX_Pin;
 80022ca:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80022ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d2:	2302      	movs	r3, #2
 80022d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022de:	2300      	movs	r3, #0
 80022e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80022e4:	2309      	movs	r3, #9
 80022e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80022ee:	4619      	mov	r1, r3
 80022f0:	483d      	ldr	r0, [pc, #244]	@ (80023e8 <HAL_FDCAN_MspInit+0x1c4>)
 80022f2:	f009 fd35 	bl	800bd60 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 6, 0);
 80022f6:	2200      	movs	r2, #0
 80022f8:	2106      	movs	r1, #6
 80022fa:	2013      	movs	r0, #19
 80022fc:	f005 fd36 	bl	8007d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002300:	2013      	movs	r0, #19
 8002302:	f005 fd4d 	bl	8007da0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */
    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 6, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2106      	movs	r1, #6
 800230a:	2013      	movs	r0, #19
 800230c:	f005 fd2e 	bl	8007d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002310:	2013      	movs	r0, #19
 8002312:	f005 fd45 	bl	8007da0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8002316:	e05d      	b.n	80023d4 <HAL_FDCAN_MspInit+0x1b0>
  else if(fdcanHandle->Instance==FDCAN2)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a33      	ldr	r2, [pc, #204]	@ (80023ec <HAL_FDCAN_MspInit+0x1c8>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d158      	bne.n	80023d4 <HAL_FDCAN_MspInit+0x1b0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002322:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800232e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002332:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002336:	f107 0318 	add.w	r3, r7, #24
 800233a:	4618      	mov	r0, r3
 800233c:	f00d f8f0 	bl	800f520 <HAL_RCCEx_PeriphCLKConfig>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <HAL_FDCAN_MspInit+0x126>
      Error_Handler();
 8002346:	f000 fe39 	bl	8002fbc <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800234a:	4b25      	ldr	r3, [pc, #148]	@ (80023e0 <HAL_FDCAN_MspInit+0x1bc>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	3301      	adds	r3, #1
 8002350:	4a23      	ldr	r2, [pc, #140]	@ (80023e0 <HAL_FDCAN_MspInit+0x1bc>)
 8002352:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002354:	4b22      	ldr	r3, [pc, #136]	@ (80023e0 <HAL_FDCAN_MspInit+0x1bc>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d10e      	bne.n	800237a <HAL_FDCAN_MspInit+0x156>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800235c:	4b21      	ldr	r3, [pc, #132]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 800235e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002362:	4a20      	ldr	r2, [pc, #128]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 8002364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002368:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800236c:	4b1d      	ldr	r3, [pc, #116]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 800236e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800237a:	4b1a      	ldr	r3, [pc, #104]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 800237c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002380:	4a18      	ldr	r2, [pc, #96]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 8002382:	f043 0302 	orr.w	r3, r3, #2
 8002386:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800238a:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HAL_FDCAN_MspInit+0x1c0>)
 800238c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	60bb      	str	r3, [r7, #8]
 8002396:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 8002398:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800239c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a0:	2302      	movs	r3, #2
 80023a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ac:	2300      	movs	r3, #0
 80023ae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80023b2:	2309      	movs	r3, #9
 80023b4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023bc:	4619      	mov	r1, r3
 80023be:	480c      	ldr	r0, [pc, #48]	@ (80023f0 <HAL_FDCAN_MspInit+0x1cc>)
 80023c0:	f009 fcce 	bl	800bd60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 80023c4:	2200      	movs	r2, #0
 80023c6:	2106      	movs	r1, #6
 80023c8:	2014      	movs	r0, #20
 80023ca:	f005 fccf 	bl	8007d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80023ce:	2014      	movs	r0, #20
 80023d0:	f005 fce6 	bl	8007da0 <HAL_NVIC_EnableIRQ>
}
 80023d4:	bf00      	nop
 80023d6:	37e8      	adds	r7, #232	@ 0xe8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	4000a000 	.word	0x4000a000
 80023e0:	240024d0 	.word	0x240024d0
 80023e4:	58024400 	.word	0x58024400
 80023e8:	58020000 	.word	0x58020000
 80023ec:	4000a400 	.word	0x4000a400
 80023f0:	58020400 	.word	0x58020400

080023f4 <FDCAN_Init>:
// if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, buf_can1_pid.u8) != HAL_OK) {
//     Error_Handler();
// }

void FDCAN_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
    // CAN1:  (0x100~0x10F)
    FDCAN_Config_RX_range(&hfdcan1, CAN1_RXID_DISP_START, CAN1_RXID_DISP_END);
 80023f8:	f240 120f 	movw	r2, #271	@ 0x10f
 80023fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002400:	480c      	ldr	r0, [pc, #48]	@ (8002434 <FDCAN_Init+0x40>)
 8002402:	f000 f81b 	bl	800243c <FDCAN_Config_RX_range>
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8002406:	480b      	ldr	r0, [pc, #44]	@ (8002434 <FDCAN_Init+0x40>)
 8002408:	f008 fe09 	bl	800b01e <HAL_FDCAN_Start>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <FDCAN_Init+0x22>
    {
        Error_Handler();
 8002412:	f000 fdd3 	bl	8002fbc <Error_Handler>
    }

    // CAN2:  (0x001~0x003)
    FDCAN_Config_RX_range(&hfdcan2, CAN2_RXID_PWR_START, CAN2_RXID_PWR_END);
 8002416:	2203      	movs	r2, #3
 8002418:	2101      	movs	r1, #1
 800241a:	4807      	ldr	r0, [pc, #28]	@ (8002438 <FDCAN_Init+0x44>)
 800241c:	f000 f80e 	bl	800243c <FDCAN_Config_RX_range>
    if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8002420:	4805      	ldr	r0, [pc, #20]	@ (8002438 <FDCAN_Init+0x44>)
 8002422:	f008 fdfc 	bl	800b01e <HAL_FDCAN_Start>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <FDCAN_Init+0x3c>
    {
        Error_Handler();
 800242c:	f000 fdc6 	bl	8002fbc <Error_Handler>
    }
}
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}
 8002434:	24002390 	.word	0x24002390
 8002438:	24002430 	.word	0x24002430

0800243c <FDCAN_Config_RX_range>:
        Error_Handler();
    }
}

static void FDCAN_Config_RX_range(FDCAN_HandleTypeDef* hfdcan, uint32_t add_range1, uint32_t add_range2)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b08e      	sub	sp, #56	@ 0x38
 8002440:	af02      	add	r7, sp, #8
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
    FDCAN_FilterTypeDef sFilterConfig;

    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8002448:	2300      	movs	r3, #0
 800244a:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIndex = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8002450:	2300      	movs	r3, #0
 8002452:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002454:	2301      	movs	r3, #1
 8002456:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterID1 = add_range1;
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterID2 = add_range2;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK)
 8002460:	f107 0310 	add.w	r3, r7, #16
 8002464:	4619      	mov	r1, r3
 8002466:	68f8      	ldr	r0, [r7, #12]
 8002468:	f008 fd36 	bl	800aed8 <HAL_FDCAN_ConfigFilter>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <FDCAN_Config_RX_range+0x3a>
    {
        Error_Handler();
 8002472:	f000 fda3 	bl	8002fbc <Error_Handler>
    }

    if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 8002476:	2300      	movs	r3, #0
 8002478:	9300      	str	r3, [sp, #0]
 800247a:	2300      	movs	r3, #0
 800247c:	2202      	movs	r2, #2
 800247e:	2102      	movs	r1, #2
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f008 fd9f 	bl	800afc4 <HAL_FDCAN_ConfigGlobalFilter>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <FDCAN_Config_RX_range+0x54>
    {
        Error_Handler();
 800248c:	f000 fd96 	bl	8002fbc <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8002490:	2200      	movs	r2, #0
 8002492:	2101      	movs	r1, #1
 8002494:	68f8      	ldr	r0, [r7, #12]
 8002496:	f008 ff59 	bl	800b34c <HAL_FDCAN_ActivateNotification>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <FDCAN_Config_RX_range+0x68>
    {
        Error_Handler();
 80024a0:	f000 fd8c 	bl	8002fbc <Error_Handler>
    }
}
 80024a4:	bf00      	nop
 80024a6:	3730      	adds	r7, #48	@ 0x30
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024b6:	b672      	cpsid	i
}
 80024b8:	bf00      	nop
    //     LED    
    // :      
    __disable_irq();
    while(1) {
        // LED    ()
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80024ba:	2104      	movs	r1, #4
 80024bc:	4806      	ldr	r0, [pc, #24]	@ (80024d8 <vApplicationStackOverflowHook+0x2c>)
 80024be:	f009 fe10 	bl	800c0e2 <HAL_GPIO_TogglePin>
        for(volatile uint32_t i = 0; i < 1000000; i++);
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	e002      	b.n	80024ce <vApplicationStackOverflowHook+0x22>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	3301      	adds	r3, #1
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4a02      	ldr	r2, [pc, #8]	@ (80024dc <vApplicationStackOverflowHook+0x30>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d9f8      	bls.n	80024c8 <vApplicationStackOverflowHook+0x1c>
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80024d6:	e7f0      	b.n	80024ba <vApplicationStackOverflowHook+0xe>
 80024d8:	58020c00 	.word	0x58020c00
 80024dc:	000f423f 	.word	0x000f423f

080024e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of sensorDataMutex */
  sensorDataMutexHandle = osMutexNew(&sensorDataMutex_attributes);
 80024e4:	4825      	ldr	r0, [pc, #148]	@ (800257c <MX_FREERTOS_Init+0x9c>)
 80024e6:	f013 fe77 	bl	80161d8 <osMutexNew>
 80024ea:	4603      	mov	r3, r0
 80024ec:	4a24      	ldr	r2, [pc, #144]	@ (8002580 <MX_FREERTOS_Init+0xa0>)
 80024ee:	6013      	str	r3, [r2, #0]

  /* creation of smaChannelMutex */
  smaChannelMutexHandle = osMutexNew(&smaChannelMutex_attributes);
 80024f0:	4824      	ldr	r0, [pc, #144]	@ (8002584 <MX_FREERTOS_Init+0xa4>)
 80024f2:	f013 fe71 	bl	80161d8 <osMutexNew>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4a23      	ldr	r2, [pc, #140]	@ (8002588 <MX_FREERTOS_Init+0xa8>)
 80024fa:	6013      	str	r3, [r2, #0]

  /* creation of uartTxMutex */
  uartTxMutexHandle = osMutexNew(&uartTxMutex_attributes);
 80024fc:	4823      	ldr	r0, [pc, #140]	@ (800258c <MX_FREERTOS_Init+0xac>)
 80024fe:	f013 fe6b 	bl	80161d8 <osMutexNew>
 8002502:	4603      	mov	r3, r0
 8002504:	4a22      	ldr	r2, [pc, #136]	@ (8002590 <MX_FREERTOS_Init+0xb0>)
 8002506:	6013      	str	r3, [r2, #0]

  /* creation of i2cMutex */
  i2cMutexHandle = osMutexNew(&i2cMutex_attributes);
 8002508:	4822      	ldr	r0, [pc, #136]	@ (8002594 <MX_FREERTOS_Init+0xb4>)
 800250a:	f013 fe65 	bl	80161d8 <osMutexNew>
 800250e:	4603      	mov	r3, r0
 8002510:	4a21      	ldr	r2, [pc, #132]	@ (8002598 <MX_FREERTOS_Init+0xb8>)
 8002512:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of uartRxQueue */
  uartRxQueueHandle = osMessageQueueNew (512, 1, &uartRxQueue_attributes);
 8002514:	4a21      	ldr	r2, [pc, #132]	@ (800259c <MX_FREERTOS_Init+0xbc>)
 8002516:	2101      	movs	r1, #1
 8002518:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800251c:	f013 ff6a 	bl	80163f4 <osMessageQueueNew>
 8002520:	4603      	mov	r3, r0
 8002522:	4a1f      	ldr	r2, [pc, #124]	@ (80025a0 <MX_FREERTOS_Init+0xc0>)
 8002524:	6013      	str	r3, [r2, #0]

  /* creation of cmdQueue */
  cmdQueueHandle = osMessageQueueNew (16, 128, &cmdQueue_attributes);
 8002526:	4a1f      	ldr	r2, [pc, #124]	@ (80025a4 <MX_FREERTOS_Init+0xc4>)
 8002528:	2180      	movs	r1, #128	@ 0x80
 800252a:	2010      	movs	r0, #16
 800252c:	f013 ff62 	bl	80163f4 <osMessageQueueNew>
 8002530:	4603      	mov	r3, r0
 8002532:	4a1d      	ldr	r2, [pc, #116]	@ (80025a8 <MX_FREERTOS_Init+0xc8>)
 8002534:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CommandTask */
  CommandTaskHandle = osThreadNew(StartCommandTask, NULL, &CommandTask_attributes);
 8002536:	4a1d      	ldr	r2, [pc, #116]	@ (80025ac <MX_FREERTOS_Init+0xcc>)
 8002538:	2100      	movs	r1, #0
 800253a:	481d      	ldr	r0, [pc, #116]	@ (80025b0 <MX_FREERTOS_Init+0xd0>)
 800253c:	f013 fd9e 	bl	801607c <osThreadNew>
 8002540:	4603      	mov	r3, r0
 8002542:	4a1c      	ldr	r2, [pc, #112]	@ (80025b4 <MX_FREERTOS_Init+0xd4>)
 8002544:	6013      	str	r3, [r2, #0]

  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(StartControlTask, NULL, &ControlTask_attributes);
 8002546:	4a1c      	ldr	r2, [pc, #112]	@ (80025b8 <MX_FREERTOS_Init+0xd8>)
 8002548:	2100      	movs	r1, #0
 800254a:	481c      	ldr	r0, [pc, #112]	@ (80025bc <MX_FREERTOS_Init+0xdc>)
 800254c:	f013 fd96 	bl	801607c <osThreadNew>
 8002550:	4603      	mov	r3, r0
 8002552:	4a1b      	ldr	r2, [pc, #108]	@ (80025c0 <MX_FREERTOS_Init+0xe0>)
 8002554:	6013      	str	r3, [r2, #0]

  /* creation of TelemetryTask */
  TelemetryTaskHandle = osThreadNew(StartTelemetryTask, NULL, &TelemetryTask_attributes);
 8002556:	4a1b      	ldr	r2, [pc, #108]	@ (80025c4 <MX_FREERTOS_Init+0xe4>)
 8002558:	2100      	movs	r1, #0
 800255a:	481b      	ldr	r0, [pc, #108]	@ (80025c8 <MX_FREERTOS_Init+0xe8>)
 800255c:	f013 fd8e 	bl	801607c <osThreadNew>
 8002560:	4603      	mov	r3, r0
 8002562:	4a1a      	ldr	r2, [pc, #104]	@ (80025cc <MX_FREERTOS_Init+0xec>)
 8002564:	6013      	str	r3, [r2, #0]

  /* creation of NRF70_Task */
  NRF70_TaskHandle = osThreadNew(NRF70_TestTask, NULL, &NRF70_Task_attributes);
 8002566:	4a1a      	ldr	r2, [pc, #104]	@ (80025d0 <MX_FREERTOS_Init+0xf0>)
 8002568:	2100      	movs	r1, #0
 800256a:	481a      	ldr	r0, [pc, #104]	@ (80025d4 <MX_FREERTOS_Init+0xf4>)
 800256c:	f013 fd86 	bl	801607c <osThreadNew>
 8002570:	4603      	mov	r3, r0
 8002572:	4a19      	ldr	r2, [pc, #100]	@ (80025d8 <MX_FREERTOS_Init+0xf8>)
 8002574:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	0801f2e8 	.word	0x0801f2e8
 8002580:	24002570 	.word	0x24002570
 8002584:	0801f2f8 	.word	0x0801f2f8
 8002588:	24002574 	.word	0x24002574
 800258c:	0801f308 	.word	0x0801f308
 8002590:	24002578 	.word	0x24002578
 8002594:	0801f318 	.word	0x0801f318
 8002598:	2400257c 	.word	0x2400257c
 800259c:	0801f2b8 	.word	0x0801f2b8
 80025a0:	24002568 	.word	0x24002568
 80025a4:	0801f2d0 	.word	0x0801f2d0
 80025a8:	2400256c 	.word	0x2400256c
 80025ac:	0801f228 	.word	0x0801f228
 80025b0:	080025dd 	.word	0x080025dd
 80025b4:	24002558 	.word	0x24002558
 80025b8:	0801f24c 	.word	0x0801f24c
 80025bc:	0800268d 	.word	0x0800268d
 80025c0:	2400255c 	.word	0x2400255c
 80025c4:	0801f270 	.word	0x0801f270
 80025c8:	08002755 	.word	0x08002755
 80025cc:	24002560 	.word	0x24002560
 80025d0:	0801f294 	.word	0x0801f294
 80025d4:	0800277d 	.word	0x0800277d
 80025d8:	24002564 	.word	0x24002564

080025dc <StartCommandTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCommandTask */
__weak void StartCommandTask(void *argument)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b0a8      	sub	sp, #160	@ 0xa0
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
    for(;;)
    {
        // uartRxQueue    ()
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 80025e4:	4b23      	ldr	r3, [pc, #140]	@ (8002674 <StartCommandTask+0x98>)
 80025e6:	6818      	ldr	r0, [r3, #0]
 80025e8:	f107 019f 	add.w	r1, r7, #159	@ 0x9f
 80025ec:	f04f 33ff 	mov.w	r3, #4294967295
 80025f0:	2200      	movs	r2, #0
 80025f2:	f013 ffd3 	bl	801659c <osMessageQueueGet>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d111      	bne.n	8002620 <StartCommandTask+0x44>
        {
            // LED  ( -  )
            LED2_toggle;
 80025fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002678 <StartCommandTask+0x9c>)
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	041b      	lsls	r3, r3, #16
 8002602:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002606:	4b1c      	ldr	r3, [pc, #112]	@ (8002678 <StartCommandTask+0x9c>)
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	43db      	mvns	r3, r3
 800260c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002610:	4919      	ldr	r1, [pc, #100]	@ (8002678 <StartCommandTask+0x9c>)
 8002612:	4313      	orrs	r3, r2
 8002614:	618b      	str	r3, [r1, #24]

            //   
            ProcessReceivedByte(rx_byte);
 8002616:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800261a:	4618      	mov	r0, r3
 800261c:	f000 f8b6 	bl	800278c <ProcessReceivedByte>
        }

        // cmdQueue    ()
        if (osMessageQueueGet(cmdQueueHandle, cmd_string, NULL, 0) == osOK)
 8002620:	4b16      	ldr	r3, [pc, #88]	@ (800267c <StartCommandTask+0xa0>)
 8002622:	6818      	ldr	r0, [r3, #0]
 8002624:	f107 011c 	add.w	r1, r7, #28
 8002628:	2300      	movs	r3, #0
 800262a:	2200      	movs	r2, #0
 800262c:	f013 ffb6 	bl	801659c <osMessageQueueGet>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1d6      	bne.n	80025e4 <StartCommandTask+0x8>
        {
            //    
            ParsedCommand_t parsed_cmd;

            if (Comm_ParseCommand(cmd_string, &parsed_cmd) == 0)
 8002636:	f107 0208 	add.w	r2, r7, #8
 800263a:	f107 031c 	add.w	r3, r7, #28
 800263e:	4611      	mov	r1, r2
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fc6d 	bl	8000f20 <Comm_ParseCommand>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10f      	bne.n	800266c <StartCommandTask+0x90>
            {
                // [] Comm_ExecuteCommand  mutex 
                //  mutex  
                if (Comm_ExecuteCommand(&parsed_cmd) == 0) {
 800264c:	f107 0308 	add.w	r3, r7, #8
 8002650:	4618      	mov	r0, r3
 8002652:	f7fe fe2f 	bl	80012b4 <Comm_ExecuteCommand>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d103      	bne.n	8002664 <StartCommandTask+0x88>
                    Comm_SendResponse("OK\r\n");
 800265c:	4808      	ldr	r0, [pc, #32]	@ (8002680 <StartCommandTask+0xa4>)
 800265e:	f7fe ff99 	bl	8001594 <Comm_SendResponse>
 8002662:	e7bf      	b.n	80025e4 <StartCommandTask+0x8>
                } else {
                    Comm_SendResponse("ERROR: Execution failed\r\n");
 8002664:	4807      	ldr	r0, [pc, #28]	@ (8002684 <StartCommandTask+0xa8>)
 8002666:	f7fe ff95 	bl	8001594 <Comm_SendResponse>
 800266a:	e7bb      	b.n	80025e4 <StartCommandTask+0x8>
                }
            }
            else
            {
                Comm_SendResponse("ERROR: Invalid command\r\n");
 800266c:	4806      	ldr	r0, [pc, #24]	@ (8002688 <StartCommandTask+0xac>)
 800266e:	f7fe ff91 	bl	8001594 <Comm_SendResponse>
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 8002672:	e7b7      	b.n	80025e4 <StartCommandTask+0x8>
 8002674:	24002568 	.word	0x24002568
 8002678:	58020800 	.word	0x58020800
 800267c:	2400256c 	.word	0x2400256c
 8002680:	0801ec58 	.word	0x0801ec58
 8002684:	0801ec60 	.word	0x0801ec60
 8002688:	0801ec7c 	.word	0x0801ec7c

0800268c <StartControlTask>:
* @param argument: Not used
* @note []      (PRD )
*/
/* USER CODE END Header_StartControlTask */
__weak void StartControlTask(void *argument)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlTask */
    TickType_t xLastWakeTime;
    const TickType_t xPeriod = pdMS_TO_TICKS(CONTROL_TASK_PERIOD_MS);  // 10ms
 8002694:	230a      	movs	r3, #10
 8002696:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 8002698:	f015 fbf0 	bl	8017e7c <xTaskGetTickCount>
 800269c:	4603      	mov	r3, r0
 800269e:	60bb      	str	r3, [r7, #8]

    /* Infinite loop */
    for(;;)
    {
        //  10ms   (vTaskDelayUntil )
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 80026a0:	f107 0308 	add.w	r3, r7, #8
 80026a4:	68f9      	ldr	r1, [r7, #12]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f015 fa16 	bl	8017ad8 <vTaskDelayUntil>

        // LED1  (   )
        LED1_toggle;
 80026ac:	4b24      	ldr	r3, [pc, #144]	@ (8002740 <StartControlTask+0xb4>)
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	041b      	lsls	r3, r3, #16
 80026b2:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 80026b6:	4b22      	ldr	r3, [pc, #136]	@ (8002740 <StartControlTask+0xb4>)
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	43db      	mvns	r3, r3
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	491f      	ldr	r1, [pc, #124]	@ (8002740 <StartControlTask+0xb4>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	618b      	str	r3, [r1, #24]

        //   mutex    
        if (osMutexAcquire(sensorDataMutexHandle, 5) == osOK)
 80026c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002744 <StartControlTask+0xb8>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2105      	movs	r1, #5
 80026cc:	4618      	mov	r0, r3
 80026ce:	f013 fe09 	bl	80162e4 <osMutexAcquire>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d104      	bne.n	80026e2 <StartControlTask+0x56>
        {
            //   ISR  
            //   
            osMutexRelease(sensorDataMutexHandle);
 80026d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002744 <StartControlTask+0xb8>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f013 fe4c 	bl	801637a <osMutexRelease>
        }

        // SMA  mutex    
        if (osMutexAcquire(smaChannelMutexHandle, 5) == osOK)
 80026e2:	4b19      	ldr	r3, [pc, #100]	@ (8002748 <StartControlTask+0xbc>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2105      	movs	r1, #5
 80026e8:	4618      	mov	r0, r3
 80026ea:	f013 fdfb 	bl	80162e4 <osMutexAcquire>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d106      	bne.n	8002702 <StartControlTask+0x76>
        {
            // SMA    (PID + PWM)
            SMA_Update();
 80026f4:	f001 fd56 	bl	80041a4 <SMA_Update>

            osMutexRelease(smaChannelMutexHandle);
 80026f8:	4b13      	ldr	r3, [pc, #76]	@ (8002748 <StartControlTask+0xbc>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f013 fe3c 	bl	801637a <osMutexRelease>
        }

        static uint8_t fan_update_counter = 0;
        // I2C mutex     (100ms = 10  1)
        fan_update_counter++;
 8002702:	4b12      	ldr	r3, [pc, #72]	@ (800274c <StartControlTask+0xc0>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	3301      	adds	r3, #1
 8002708:	b2da      	uxtb	r2, r3
 800270a:	4b10      	ldr	r3, [pc, #64]	@ (800274c <StartControlTask+0xc0>)
 800270c:	701a      	strb	r2, [r3, #0]
        if (fan_update_counter >= 10)
 800270e:	4b0f      	ldr	r3, [pc, #60]	@ (800274c <StartControlTask+0xc0>)
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b09      	cmp	r3, #9
 8002714:	d9c4      	bls.n	80026a0 <StartControlTask+0x14>
        {
            fan_update_counter = 0;
 8002716:	4b0d      	ldr	r3, [pc, #52]	@ (800274c <StartControlTask+0xc0>)
 8002718:	2200      	movs	r2, #0
 800271a:	701a      	strb	r2, [r3, #0]

			// I2C mutex    
			if (osMutexAcquire(i2cMutexHandle, 5) == osOK)
 800271c:	4b0c      	ldr	r3, [pc, #48]	@ (8002750 <StartControlTask+0xc4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2105      	movs	r1, #5
 8002722:	4618      	mov	r0, r3
 8002724:	f013 fdde 	bl	80162e4 <osMutexAcquire>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1b8      	bne.n	80026a0 <StartControlTask+0x14>
			{
				//    
				SMA_UpdateFans();
 800272e:	f001 fda9 	bl	8004284 <SMA_UpdateFans>

				osMutexRelease(i2cMutexHandle);
 8002732:	4b07      	ldr	r3, [pc, #28]	@ (8002750 <StartControlTask+0xc4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f013 fe1f 	bl	801637a <osMutexRelease>
    {
 800273c:	e7b0      	b.n	80026a0 <StartControlTask+0x14>
 800273e:	bf00      	nop
 8002740:	58020c00 	.word	0x58020c00
 8002744:	24002570 	.word	0x24002570
 8002748:	24002574 	.word	0x24002574
 800274c:	24002580 	.word	0x24002580
 8002750:	2400257c 	.word	0x2400257c

08002754 <StartTelemetryTask>:
* @param argument: Not used
* @note []    (PRD )
*/
/* USER CODE END Header_StartTelemetryTask */
__weak void StartTelemetryTask(void *argument)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetryTask */
    TickType_t xLastWakeTime;
    // []    
    const TickType_t xPeriod = pdMS_TO_TICKS(TELEMETRY_TASK_PERIOD_MS);  // 12ms (~80Hz)
 800275c:	230c      	movs	r3, #12
 800275e:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 8002760:	f015 fb8c 	bl	8017e7c <xTaskGetTickCount>
 8002764:	4603      	mov	r3, r0
 8002766:	60bb      	str	r3, [r7, #8]

    for(;;)
    {
        //  12ms  
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002768:	f107 0308 	add.w	r3, r7, #8
 800276c:	68f9      	ldr	r1, [r7, #12]
 800276e:	4618      	mov	r0, r3
 8002770:	f015 f9b2 	bl	8017ad8 <vTaskDelayUntil>

        // []   
        // uartTxMutex Comm_SendTelemetry_Safe()  
        Comm_SendTelemetry_Safe();
 8002774:	f7fe fbac 	bl	8000ed0 <Comm_SendTelemetry_Safe>
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002778:	bf00      	nop
 800277a:	e7f5      	b.n	8002768 <StartTelemetryTask+0x14>

0800277c <NRF70_TestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NRF70_TestTask */
void NRF70_TestTask(void *argument)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NRF70_TestTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002784:	2001      	movs	r0, #1
 8002786:	f013 fd0c 	bl	80161a2 <osDelay>
 800278a:	e7fb      	b.n	8002784 <NRF70_TestTask+0x8>

0800278c <ProcessReceivedByte>:
/**
 * @brief UART    (  )
 * @param byte  
 */
static void ProcessReceivedByte(uint8_t byte)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	71fb      	strb	r3, [r7, #7]
    //     ('\r'  '\n')
    if (byte == '\r' || byte == '\n')
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	2b0d      	cmp	r3, #13
 800279a:	d002      	beq.n	80027a2 <ProcessReceivedByte+0x16>
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	2b0a      	cmp	r3, #10
 80027a0:	d119      	bne.n	80027d6 <ProcessReceivedByte+0x4a>
    {
        if (cmd_rx_index > 0)
 80027a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002810 <ProcessReceivedByte+0x84>)
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d02d      	beq.n	8002806 <ProcessReceivedByte+0x7a>
        {
            // Null terminator 
            cmd_rx_buffer[cmd_rx_index] = '\0';
 80027aa:	4b19      	ldr	r3, [pc, #100]	@ (8002810 <ProcessReceivedByte+0x84>)
 80027ac:	881b      	ldrh	r3, [r3, #0]
 80027ae:	461a      	mov	r2, r3
 80027b0:	4b18      	ldr	r3, [pc, #96]	@ (8002814 <ProcessReceivedByte+0x88>)
 80027b2:	2100      	movs	r1, #0
 80027b4:	5499      	strb	r1, [r3, r2]

            //   cmdQueue 
            osMessageQueuePut(cmdQueueHandle, cmd_rx_buffer, 0, 0);
 80027b6:	4b18      	ldr	r3, [pc, #96]	@ (8002818 <ProcessReceivedByte+0x8c>)
 80027b8:	6818      	ldr	r0, [r3, #0]
 80027ba:	2300      	movs	r3, #0
 80027bc:	2200      	movs	r2, #0
 80027be:	4915      	ldr	r1, [pc, #84]	@ (8002814 <ProcessReceivedByte+0x88>)
 80027c0:	f013 fe8c 	bl	80164dc <osMessageQueuePut>

            //  
            cmd_rx_index = 0;
 80027c4:	4b12      	ldr	r3, [pc, #72]	@ (8002810 <ProcessReceivedByte+0x84>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	801a      	strh	r2, [r3, #0]
            memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 80027ca:	2280      	movs	r2, #128	@ 0x80
 80027cc:	2100      	movs	r1, #0
 80027ce:	4811      	ldr	r0, [pc, #68]	@ (8002814 <ProcessReceivedByte+0x88>)
 80027d0:	f018 fa96 	bl	801ad00 <memset>
        }
        return;
 80027d4:	e017      	b.n	8002806 <ProcessReceivedByte+0x7a>
    }

    //   
    if (cmd_rx_index >= (CMD_BUFFER_SIZE - 1))
 80027d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002810 <ProcessReceivedByte+0x84>)
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	2b7e      	cmp	r3, #126	@ 0x7e
 80027dc:	d908      	bls.n	80027f0 <ProcessReceivedByte+0x64>
    {
        cmd_rx_index = 0;
 80027de:	4b0c      	ldr	r3, [pc, #48]	@ (8002810 <ProcessReceivedByte+0x84>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	801a      	strh	r2, [r3, #0]
        memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 80027e4:	2280      	movs	r2, #128	@ 0x80
 80027e6:	2100      	movs	r1, #0
 80027e8:	480a      	ldr	r0, [pc, #40]	@ (8002814 <ProcessReceivedByte+0x88>)
 80027ea:	f018 fa89 	bl	801ad00 <memset>
        return;
 80027ee:	e00b      	b.n	8002808 <ProcessReceivedByte+0x7c>
    }

    //  
    cmd_rx_buffer[cmd_rx_index++] = (char)byte;
 80027f0:	4b07      	ldr	r3, [pc, #28]	@ (8002810 <ProcessReceivedByte+0x84>)
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	1c5a      	adds	r2, r3, #1
 80027f6:	b291      	uxth	r1, r2
 80027f8:	4a05      	ldr	r2, [pc, #20]	@ (8002810 <ProcessReceivedByte+0x84>)
 80027fa:	8011      	strh	r1, [r2, #0]
 80027fc:	4619      	mov	r1, r3
 80027fe:	4a05      	ldr	r2, [pc, #20]	@ (8002814 <ProcessReceivedByte+0x88>)
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	5453      	strb	r3, [r2, r1]
 8002804:	e000      	b.n	8002808 <ProcessReceivedByte+0x7c>
        return;
 8002806:	bf00      	nop
}
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	24002554 	.word	0x24002554
 8002814:	240024d4 	.word	0x240024d4
 8002818:	2400256c 	.word	0x2400256c

0800281c <RTOS_UART_RxCallback>:
/**
 * @brief UART     (ISR Context)
 * @param byte  
 */
void RTOS_UART_RxCallback(uint8_t byte)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	71fb      	strb	r3, [r7, #7]
    // ISR    (CMSIS-RTOS v2 API)
    //  0 = ISR  
    osMessageQueuePut(uartRxQueueHandle, &byte, 0, 0);
 8002826:	4b05      	ldr	r3, [pc, #20]	@ (800283c <RTOS_UART_RxCallback+0x20>)
 8002828:	6818      	ldr	r0, [r3, #0]
 800282a:	1df9      	adds	r1, r7, #7
 800282c:	2300      	movs	r3, #0
 800282e:	2200      	movs	r2, #0
 8002830:	f013 fe54 	bl	80164dc <osMessageQueuePut>
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	24002568 	.word	0x24002568

08002840 <RTOS_ADC_ConvCpltCallback>:

/**
 * @brief ADC     (ISR Context)
 */
void RTOS_ADC_ConvCpltCallback(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
    //    (ISR   -  )
    extern volatile uint16_t buf_adc1[];
    Sensor_UpdateADC(buf_adc1);
 8002844:	4802      	ldr	r0, [pc, #8]	@ (8002850 <RTOS_ADC_ConvCpltCallback+0x10>)
 8002846:	f001 f897 	bl	8003978 <Sensor_UpdateADC>

    // ControlTask  ()
    // osThreadFlagsSet(ControlTaskHandle, NOTIFY_ADC_COMPLETE);
}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	240001dc 	.word	0x240001dc

08002854 <RTOS_FDCAN_RxCallback>:
 * @brief FDCAN    (ISR Context)
 * @param rx_header FDCAN 
 * @param rx_data  
 */
void RTOS_FDCAN_RxCallback(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
    //    (ISR  )
    Sensor_UpdateCAN(rx_header, rx_data);
 800285e:	6839      	ldr	r1, [r7, #0]
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 ff79 	bl	8003758 <Sensor_UpdateCAN>

    // ControlTask  ()
    // osThreadFlagsSet(ControlTaskHandle, NOTIFY_CAN_RX);
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08a      	sub	sp, #40	@ 0x28
 8002874:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	60da      	str	r2, [r3, #12]
 8002884:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002886:	4b6b      	ldr	r3, [pc, #428]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 8002888:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800288c:	4a69      	ldr	r2, [pc, #420]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 800288e:	f043 0304 	orr.w	r3, r3, #4
 8002892:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002896:	4b67      	ldr	r3, [pc, #412]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 8002898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028a4:	4b63      	ldr	r3, [pc, #396]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028aa:	4a62      	ldr	r2, [pc, #392]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028b4:	4b5f      	ldr	r3, [pc, #380]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c2:	4b5c      	ldr	r3, [pc, #368]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c8:	4a5a      	ldr	r2, [pc, #360]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028d2:	4b58      	ldr	r3, [pc, #352]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	60bb      	str	r3, [r7, #8]
 80028de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e0:	4b54      	ldr	r3, [pc, #336]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028e6:	4a53      	ldr	r2, [pc, #332]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028e8:	f043 0302 	orr.w	r3, r3, #2
 80028ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028f0:	4b50      	ldr	r3, [pc, #320]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 80028f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	607b      	str	r3, [r7, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028fe:	4b4d      	ldr	r3, [pc, #308]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 8002900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002904:	4a4b      	ldr	r2, [pc, #300]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 8002906:	f043 0308 	orr.w	r3, r3, #8
 800290a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800290e:	4b49      	ldr	r3, [pc, #292]	@ (8002a34 <MX_GPIO_Init+0x1c4>)
 8002910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002914:	f003 0308 	and.w	r3, r3, #8
 8002918:	603b      	str	r3, [r7, #0]
 800291a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin|CAN1_DIR_Pin, GPIO_PIN_SET);
 800291c:	2201      	movs	r2, #1
 800291e:	f244 21c0 	movw	r1, #17088	@ 0x42c0
 8002922:	4845      	ldr	r0, [pc, #276]	@ (8002a38 <MX_GPIO_Init+0x1c8>)
 8002924:	f009 fbc4 	bl	800c0b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
 8002928:	2200      	movs	r2, #0
 800292a:	2120      	movs	r1, #32
 800292c:	4842      	ldr	r0, [pc, #264]	@ (8002a38 <MX_GPIO_Init+0x1c8>)
 800292e:	f009 fbbf 	bl	800c0b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAN2_STB_Pin|CAN2_DIR_Pin, GPIO_PIN_SET);
 8002932:	2201      	movs	r2, #1
 8002934:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002938:	4840      	ldr	r0, [pc, #256]	@ (8002a3c <MX_GPIO_Init+0x1cc>)
 800293a:	f009 fbb9 	bl	800c0b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin, GPIO_PIN_SET);
 800293e:	2201      	movs	r2, #1
 8002940:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002944:	483e      	ldr	r0, [pc, #248]	@ (8002a40 <MX_GPIO_Init+0x1d0>)
 8002946:	f009 fbb3 	bl	800c0b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800294a:	2201      	movs	r2, #1
 800294c:	2104      	movs	r1, #4
 800294e:	483d      	ldr	r0, [pc, #244]	@ (8002a44 <MX_GPIO_Init+0x1d4>)
 8002950:	f009 fbae 	bl	800c0b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin WM_BUCK_Pin CAN2_RESET_Pin CAN2_SYNC_Pin
                           CAN1_DIR_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WM_BUCK_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin
 8002954:	f244 23e0 	movw	r3, #17120	@ 0x42e0
 8002958:	617b      	str	r3, [r7, #20]
                          |CAN1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800295a:	2301      	movs	r3, #1
 800295c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002962:	2300      	movs	r3, #0
 8002964:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002966:	f107 0314 	add.w	r3, r7, #20
 800296a:	4619      	mov	r1, r3
 800296c:	4832      	ldr	r0, [pc, #200]	@ (8002a38 <MX_GPIO_Init+0x1c8>)
 800296e:	f009 f9f7 	bl	800bd60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT_Pin */
  GPIO_InitStruct.Pin = ALERT_Pin;
 8002972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002978:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800297c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297e:	2300      	movs	r3, #0
 8002980:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8002982:	f107 0314 	add.w	r3, r7, #20
 8002986:	4619      	mov	r1, r3
 8002988:	482b      	ldr	r0, [pc, #172]	@ (8002a38 <MX_GPIO_Init+0x1c8>)
 800298a:	f009 f9e9 	bl	800bd60 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 800298e:	2320      	movs	r3, #32
 8002990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002992:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002998:	2300      	movs	r3, #0
 800299a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 800299c:	f107 0314 	add.w	r3, r7, #20
 80029a0:	4619      	mov	r1, r3
 80029a2:	4827      	ldr	r0, [pc, #156]	@ (8002a40 <MX_GPIO_Init+0x1d0>)
 80029a4:	f009 f9dc 	bl	800bd60 <HAL_GPIO_Init>

  /*Configure GPIO pin : WM_IRQ_Pin */
  GPIO_InitStruct.Pin = WM_IRQ_Pin;
 80029a8:	2310      	movs	r3, #16
 80029aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029ac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WM_IRQ_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 0314 	add.w	r3, r7, #20
 80029ba:	4619      	mov	r1, r3
 80029bc:	481e      	ldr	r0, [pc, #120]	@ (8002a38 <MX_GPIO_Init+0x1c8>)
 80029be:	f009 f9cf 	bl	800bd60 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN2_STB_Pin CAN2_DIR_Pin */
  GPIO_InitStruct.Pin = CAN2_STB_Pin|CAN2_DIR_Pin;
 80029c2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80029c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c8:	2301      	movs	r3, #1
 80029ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d0:	2300      	movs	r3, #0
 80029d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d4:	f107 0314 	add.w	r3, r7, #20
 80029d8:	4619      	mov	r1, r3
 80029da:	4818      	ldr	r0, [pc, #96]	@ (8002a3c <MX_GPIO_Init+0x1cc>)
 80029dc:	f009 f9c0 	bl	800bd60 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN1_RESET_Pin CAN1_SYNC_Pin CAN1_STB_Pin */
  GPIO_InitStruct.Pin = CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin;
 80029e0:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80029e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e6:	2301      	movs	r3, #1
 80029e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ee:	2300      	movs	r3, #0
 80029f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f2:	f107 0314 	add.w	r3, r7, #20
 80029f6:	4619      	mov	r1, r3
 80029f8:	4811      	ldr	r0, [pc, #68]	@ (8002a40 <MX_GPIO_Init+0x1d0>)
 80029fa:	f009 f9b1 	bl	800bd60 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80029fe:	2304      	movs	r3, #4
 8002a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a02:	2301      	movs	r3, #1
 8002a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002a0e:	f107 0314 	add.w	r3, r7, #20
 8002a12:	4619      	mov	r1, r3
 8002a14:	480b      	ldr	r0, [pc, #44]	@ (8002a44 <MX_GPIO_Init+0x1d4>)
 8002a16:	f009 f9a3 	bl	800bd60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2105      	movs	r1, #5
 8002a1e:	200a      	movs	r0, #10
 8002a20:	f005 f9a4 	bl	8007d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a24:	200a      	movs	r0, #10
 8002a26:	f005 f9bb 	bl	8007da0 <HAL_NVIC_EnableIRQ>

}
 8002a2a:	bf00      	nop
 8002a2c:	3728      	adds	r7, #40	@ 0x28
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	58024400 	.word	0x58024400
 8002a38:	58020800 	.word	0x58020800
 8002a3c:	58020400 	.word	0x58020400
 8002a40:	58020000 	.word	0x58020000
 8002a44:	58020c00 	.word	0x58020c00

08002a48 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ac0 <MX_I2C4_Init+0x78>)
 8002a50:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x80100780;
 8002a52:	4b1a      	ldr	r3, [pc, #104]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a54:	4a1b      	ldr	r2, [pc, #108]	@ (8002ac4 <MX_I2C4_Init+0x7c>)
 8002a56:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002a58:	4b18      	ldr	r3, [pc, #96]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a5e:	4b17      	ldr	r3, [pc, #92]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a60:	2201      	movs	r2, #1
 8002a62:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a64:	4b15      	ldr	r3, [pc, #84]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002a6a:	4b14      	ldr	r3, [pc, #80]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a70:	4b12      	ldr	r3, [pc, #72]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a76:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8002a82:	480e      	ldr	r0, [pc, #56]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a84:	f009 fb6c 	bl	800c160 <HAL_I2C_Init>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8002a8e:	f000 fa95 	bl	8002fbc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a92:	2100      	movs	r1, #0
 8002a94:	4809      	ldr	r0, [pc, #36]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002a96:	f00a f8ef 	bl	800cc78 <HAL_I2CEx_ConfigAnalogFilter>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8002aa0:	f000 fa8c 	bl	8002fbc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4805      	ldr	r0, [pc, #20]	@ (8002abc <MX_I2C4_Init+0x74>)
 8002aa8:	f00a f931 	bl	800cd0e <HAL_I2CEx_ConfigDigitalFilter>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8002ab2:	f000 fa83 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	24002584 	.word	0x24002584
 8002ac0:	58001c00 	.word	0x58001c00
 8002ac4:	80100780 	.word	0x80100780

08002ac8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b0b8      	sub	sp, #224	@ 0xe0
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	605a      	str	r2, [r3, #4]
 8002ada:	609a      	str	r2, [r3, #8]
 8002adc:	60da      	str	r2, [r3, #12]
 8002ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ae0:	f107 0310 	add.w	r3, r7, #16
 8002ae4:	22b8      	movs	r2, #184	@ 0xb8
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f018 f909 	bl	801ad00 <memset>
  if(i2cHandle->Instance==I2C4)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a27      	ldr	r2, [pc, #156]	@ (8002b90 <HAL_I2C_MspInit+0xc8>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d146      	bne.n	8002b86 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002af8:	f04f 0210 	mov.w	r2, #16
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8002b04:	2300      	movs	r3, #0
 8002b06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b0a:	f107 0310 	add.w	r3, r7, #16
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f00c fd06 	bl	800f520 <HAL_RCCEx_PeriphCLKConfig>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002b1a:	f000 fa4f 	bl	8002fbc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002b94 <HAL_I2C_MspInit+0xcc>)
 8002b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b24:	4a1b      	ldr	r2, [pc, #108]	@ (8002b94 <HAL_I2C_MspInit+0xcc>)
 8002b26:	f043 0302 	orr.w	r3, r3, #2
 8002b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b2e:	4b19      	ldr	r3, [pc, #100]	@ (8002b94 <HAL_I2C_MspInit+0xcc>)
 8002b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	60fb      	str	r3, [r7, #12]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB8     ------> I2C4_SCL
    PB9     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b3c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b44:	2312      	movs	r3, #18
 8002b46:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b50:	2300      	movs	r3, #0
 8002b52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 8002b56:	2306      	movs	r3, #6
 8002b58:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b5c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b60:	4619      	mov	r1, r3
 8002b62:	480d      	ldr	r0, [pc, #52]	@ (8002b98 <HAL_I2C_MspInit+0xd0>)
 8002b64:	f009 f8fc 	bl	800bd60 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002b68:	4b0a      	ldr	r3, [pc, #40]	@ (8002b94 <HAL_I2C_MspInit+0xcc>)
 8002b6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b6e:	4a09      	ldr	r2, [pc, #36]	@ (8002b94 <HAL_I2C_MspInit+0xcc>)
 8002b70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b74:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002b78:	4b06      	ldr	r3, [pc, #24]	@ (8002b94 <HAL_I2C_MspInit+0xcc>)
 8002b7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b82:	60bb      	str	r3, [r7, #8]
 8002b84:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8002b86:	bf00      	nop
 8002b88:	37e0      	adds	r7, #224	@ 0xe0
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	58001c00 	.word	0x58001c00
 8002b94:	58024400 	.word	0x58024400
 8002b98:	58020400 	.word	0x58020400

08002b9c <HAL_FDCAN_RxFifo0Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08e      	sub	sp, #56	@ 0x38
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
	LED2_toggle;
 8002ba6:	4b16      	ldr	r3, [pc, #88]	@ (8002c00 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	041b      	lsls	r3, r3, #16
 8002bac:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002bb0:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bba:	4911      	ldr	r1, [pc, #68]	@ (8002c00 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	618b      	str	r3, [r1, #24]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) == RESET)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d016      	beq.n	8002bf8 <HAL_FDCAN_RxFifo0Callback+0x5c>
    }

    /* Retrieve Rx messages from RX FIFO0 */
	FDCAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[8];
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_data) != HAL_OK)
 8002bca:	f107 0308 	add.w	r3, r7, #8
 8002bce:	f107 0210 	add.w	r2, r7, #16
 8002bd2:	2140      	movs	r1, #64	@ 0x40
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f008 fa4d 	bl	800b074 <HAL_FDCAN_GetRxMessage>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d002      	beq.n	8002be6 <HAL_FDCAN_RxFifo0Callback+0x4a>
    {
        Error_Handler();
 8002be0:	f000 f9ec 	bl	8002fbc <Error_Handler>
        return;
 8002be4:	e009      	b.n	8002bfa <HAL_FDCAN_RxFifo0Callback+0x5e>
    }
    //force sensor update
    //Sensor_UpdateCAN(&rx_header, rx_data);
    RTOS_FDCAN_RxCallback(&rx_header, rx_data);
 8002be6:	f107 0208 	add.w	r2, r7, #8
 8002bea:	f107 0310 	add.w	r3, r7, #16
 8002bee:	4611      	mov	r1, r2
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff fe2f 	bl	8002854 <RTOS_FDCAN_RxCallback>
 8002bf6:	e000      	b.n	8002bfa <HAL_FDCAN_RxFifo0Callback+0x5e>
        return;
 8002bf8:	bf00      	nop
}
 8002bfa:	3738      	adds	r7, #56	@ 0x38
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	58020800 	.word	0x58020800

08002c04 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a04      	ldr	r2, [pc, #16]	@ (8002c24 <HAL_ADC_ConvCpltCallback+0x20>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d101      	bne.n	8002c1a <HAL_ADC_ConvCpltCallback+0x16>
	{
		//LED1_toggle;
		//Sensor_UpdateADC(buf_adc1);
		RTOS_ADC_ConvCpltCallback();
 8002c16:	f7ff fe13 	bl	8002840 <RTOS_ADC_ConvCpltCallback>
    }
}
 8002c1a:	bf00      	nop
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40022000 	.word	0x40022000

08002c28 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a0f      	ldr	r2, [pc, #60]	@ (8002c74 <HAL_UART_RxCpltCallback+0x4c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d117      	bne.n	8002c6a <HAL_UART_RxCpltCallback+0x42>

    	RTOS_UART_RxCallback(uart_rx_byte);
 8002c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c78 <HAL_UART_RxCpltCallback+0x50>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fdec 	bl	800281c <RTOS_UART_RxCallback>

        //     
        //Comm_RxByteCallback(uart_rx_byte);

        //     - CRITICAL for continuous reception
        HAL_StatusTypeDef status = HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002c44:	2201      	movs	r2, #1
 8002c46:	490c      	ldr	r1, [pc, #48]	@ (8002c78 <HAL_UART_RxCpltCallback+0x50>)
 8002c48:	480c      	ldr	r0, [pc, #48]	@ (8002c7c <HAL_UART_RxCpltCallback+0x54>)
 8002c4a:	f010 fd19 	bl	8013680 <HAL_UART_Receive_IT>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK) {
 8002c52:	7bfb      	ldrb	r3, [r7, #15]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d008      	beq.n	8002c6a <HAL_UART_RxCpltCallback+0x42>
            // If re-arming fails, force UART state reset and retry
            huart3.RxState = HAL_UART_STATE_READY;
 8002c58:	4b08      	ldr	r3, [pc, #32]	@ (8002c7c <HAL_UART_RxCpltCallback+0x54>)
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002c60:	2201      	movs	r2, #1
 8002c62:	4905      	ldr	r1, [pc, #20]	@ (8002c78 <HAL_UART_RxCpltCallback+0x50>)
 8002c64:	4805      	ldr	r0, [pc, #20]	@ (8002c7c <HAL_UART_RxCpltCallback+0x54>)
 8002c66:	f010 fd0b 	bl	8013680 <HAL_UART_Receive_IT>
        }
    }
}
 8002c6a:	bf00      	nop
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40004800 	.word	0x40004800
 8002c78:	24002728 	.word	0x24002728
 8002c7c:	24002c58 	.word	0x24002c58

08002c80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b088      	sub	sp, #32
 8002c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002c86:	f000 f95b 	bl	8002f40 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c8a:	f002 fed1 	bl	8005a30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c8e:	f000 f8e9 	bl	8002e64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c92:	f7ff fded 	bl	8002870 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c96:	f7fe ff65 	bl	8001b64 <MX_DMA_Init>
  MX_ADC1_Init();
 8002c9a:	f7fd ff2b 	bl	8000af4 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8002c9e:	f7ff f9f7 	bl	8002090 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8002ca2:	f7ff fa5b 	bl	800215c <MX_FDCAN2_Init>
  MX_I2C4_Init();
 8002ca6:	f7ff fecf 	bl	8002a48 <MX_I2C4_Init>
  MX_TIM2_Init();
 8002caa:	f002 f99f 	bl	8004fec <MX_TIM2_Init>
  MX_TIM3_Init();
 8002cae:	f002 fa1d 	bl	80050ec <MX_TIM3_Init>
  MX_TIM4_Init();
 8002cb2:	f002 fa9d 	bl	80051f0 <MX_TIM4_Init>
  MX_TIM15_Init();
 8002cb6:	f002 fbc1 	bl	800543c <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8002cba:	f002 fdcf 	bl	800585c <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8002cbe:	f002 fb19 	bl	80052f4 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002cc2:	f002 fb67 	bl	8005394 <MX_TIM8_Init>
  MX_OCTOSPI1_Init();
 8002cc6:	f000 fbd1 	bl	800346c <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  // nRF7002 (WM02C)  
  printf("\r\n\r\n*** Starting nRF7002 Communication Test ***\r\n");
 8002cca:	4852      	ldr	r0, [pc, #328]	@ (8002e14 <main+0x194>)
 8002ccc:	f017 fdba 	bl	801a844 <puts>

  //   
  if (NRF70_Test_Init(&hospi1) != HAL_OK) {
 8002cd0:	4851      	ldr	r0, [pc, #324]	@ (8002e18 <main+0x198>)
 8002cd2:	f000 f979 	bl	8002fc8 <NRF70_Test_Init>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d003      	beq.n	8002ce4 <main+0x64>
      printf("ERROR: NRF70_Test_Init failed!\r\n");
 8002cdc:	484f      	ldr	r0, [pc, #316]	@ (8002e1c <main+0x19c>)
 8002cde:	f017 fdb1 	bl	801a844 <puts>
 8002ce2:	e013      	b.n	8002d0c <main+0x8c>
  } else {
      //   
      NRF70_TestResult_t test_result;
      bool all_passed = NRF70_RunFullTest(&test_result);
 8002ce4:	1d3b      	adds	r3, r7, #4
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 f9dc 	bl	80030a4 <NRF70_RunFullTest>
 8002cec:	4603      	mov	r3, r0
 8002cee:	77fb      	strb	r3, [r7, #31]

      //  
      NRF70_PrintTestResult(&test_result);
 8002cf0:	1d3b      	adds	r3, r7, #4
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 fa64 	bl	80031c0 <NRF70_PrintTestResult>

      if (all_passed) {
 8002cf8:	7ffb      	ldrb	r3, [r7, #31]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <main+0x86>
          printf("\r\n*** nRF7002 Ready for Wi-Fi Driver Porting! ***\r\n");
 8002cfe:	4848      	ldr	r0, [pc, #288]	@ (8002e20 <main+0x1a0>)
 8002d00:	f017 fda0 	bl	801a844 <puts>
 8002d04:	e002      	b.n	8002d0c <main+0x8c>
      } else {
          printf("\r\n*** Check hardware connections ***\r\n");
 8002d06:	4847      	ldr	r0, [pc, #284]	@ (8002e24 <main+0x1a4>)
 8002d08:	f017 fd9c 	bl	801a844 <puts>
      }
  }

  printf("\r\n");
 8002d0c:	4846      	ldr	r0, [pc, #280]	@ (8002e28 <main+0x1a8>)
 8002d0e:	f017 fd99 	bl	801a844 <puts>


  setbuf(stdin, NULL);
 8002d12:	4b46      	ldr	r3, [pc, #280]	@ (8002e2c <main+0x1ac>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2100      	movs	r1, #0
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f017 fd9a 	bl	801a854 <setbuf>
  RegisterErrorCallback(MyErrorCallback);
 8002d20:	4843      	ldr	r0, [pc, #268]	@ (8002e30 <main+0x1b0>)
 8002d22:	f7fe fe73 	bl	8001a0c <RegisterErrorCallback>
//RegisterErrorCallback(MyErrorCallback_Msg);
//RegisterErrorCallback(MyErrorCallback_Code_Msg);
  LogFifo_Init();
 8002d26:	f7fe febd 	bl	8001aa4 <LogFifo_Init>
  DWT_Init();
 8002d2a:	f7fe fe1b 	bl	8001964 <DWT_Init>

  Sensor_Init();
 8002d2e:	f000 fccb 	bl	80036c8 <Sensor_Init>

  GPIO_WRITE_0(CAN2_STB_GPIO_Port, CAN2_STB_Pin);
 8002d32:	4b40      	ldr	r3, [pc, #256]	@ (8002e34 <main+0x1b4>)
 8002d34:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002d38:	619a      	str	r2, [r3, #24]
  FDCAN_Init();
 8002d3a:	f7ff fb5b 	bl	80023f4 <FDCAN_Init>
  HAL_Delay(200);
 8002d3e:	20c8      	movs	r0, #200	@ 0xc8
 8002d40:	f002 fed2 	bl	8005ae8 <HAL_Delay>

  HAL_ADCEx_LinearCalibration_FactorLoad(&hadc1);
 8002d44:	483c      	ldr	r0, [pc, #240]	@ (8002e38 <main+0x1b8>)
 8002d46:	f004 fe2f 	bl	80079a8 <HAL_ADCEx_LinearCalibration_FactorLoad>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002d4a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002d4e:	2100      	movs	r1, #0
 8002d50:	4839      	ldr	r0, [pc, #228]	@ (8002e38 <main+0x1b8>)
 8002d52:	f004 fd09 	bl	8007768 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(10);
 8002d56:	200a      	movs	r0, #10
 8002d58:	f002 fec6 	bl	8005ae8 <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)buf_adc1, 6);
 8002d5c:	2206      	movs	r2, #6
 8002d5e:	4937      	ldr	r1, [pc, #220]	@ (8002e3c <main+0x1bc>)
 8002d60:	4835      	ldr	r0, [pc, #212]	@ (8002e38 <main+0x1b8>)
 8002d62:	f003 fc19 	bl	8006598 <HAL_ADC_Start_DMA>

  uint32_t target_hz = 100u;
 8002d66:	2364      	movs	r3, #100	@ 0x64
 8002d68:	61bb      	str	r3, [r7, #24]
  emc_profile_t profile = EMC_PROFILE_POWER_GATING;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	75fb      	strb	r3, [r7, #23]
//emc_profile_t profile = EMC_PROFILE_4WIRE_FAN;
  Fans6_Init(profile, target_hz);
 8002d6e:	7dfb      	ldrb	r3, [r7, #23]
 8002d70:	69b9      	ldr	r1, [r7, #24]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff f948 	bl	8002008 <Fans6_Init>
//Fan6_SetDuty(1u, 10.0f);

//HAL_TIM_Base_Start(&htim8);
  HAL_TIM_Base_Start_IT(&htim8);
 8002d78:	4831      	ldr	r0, [pc, #196]	@ (8002e40 <main+0x1c0>)
 8002d7a:	f00f f80f 	bl	8011d9c <HAL_TIM_Base_Start_IT>

  // SMA    ( : 10ms)
  SMA_Init(10);
 8002d7e:	200a      	movs	r0, #10
 8002d80:	f001 f866 	bl	8003e50 <SMA_Init>

  // USART   
  Comm_Init(&huart3);
 8002d84:	482f      	ldr	r0, [pc, #188]	@ (8002e44 <main+0x1c4>)
 8002d86:	f7fe f855 	bl	8000e34 <Comm_Init>

  // UART    ( )
  HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	492e      	ldr	r1, [pc, #184]	@ (8002e48 <main+0x1c8>)
 8002d8e:	482d      	ldr	r0, [pc, #180]	@ (8002e44 <main+0x1c4>)
 8002d90:	f010 fc76 	bl	8013680 <HAL_UART_Receive_IT>

  system.state_level = SYSTEM_GO;
 8002d94:	4b2d      	ldr	r3, [pc, #180]	@ (8002e4c <main+0x1cc>)
 8002d96:	2202      	movs	r2, #2
 8002d98:	701a      	strb	r2, [r3, #0]
  LED1_on;
 8002d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8002e50 <main+0x1d0>)
 8002d9c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002da0:	619a      	str	r2, [r3, #24]

  // Send startup message via UART (proves TX works)
  const char *startup_msg = "\r\n=== SYSTEM READY - Commands enabled ===\r\n";
 8002da2:	4b2c      	ldr	r3, [pc, #176]	@ (8002e54 <main+0x1d4>)
 8002da4:	613b      	str	r3, [r7, #16]
  HAL_UART_Transmit(&huart3, (uint8_t*)startup_msg, strlen(startup_msg), 100);
 8002da6:	6938      	ldr	r0, [r7, #16]
 8002da8:	f7fd fb12 	bl	80003d0 <strlen>
 8002dac:	4603      	mov	r3, r0
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	2364      	movs	r3, #100	@ 0x64
 8002db2:	6939      	ldr	r1, [r7, #16]
 8002db4:	4823      	ldr	r0, [pc, #140]	@ (8002e44 <main+0x1c4>)
 8002db6:	f010 fb0d 	bl	80133d4 <HAL_UART_Transmit>
  SMA_SetPIDGains(CH_BICEPS_R, 2.5f, 0.3f, 0.05f);
#endif

  //     (CH4, CH5 -  L/R)
#if CH4_ENABLE
  SMA_SetMode(CH_WAIST_L, SMA_MODE_TEMP_CONTROL);
 8002dba:	2102      	movs	r1, #2
 8002dbc:	2004      	movs	r0, #4
 8002dbe:	f001 f869 	bl	8003e94 <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_L, 20.0f);  //    20C
 8002dc2:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002dc6:	2004      	movs	r0, #4
 8002dc8:	f001 f910 	bl	8003fec <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_L, 2.5f, 0.2f, 0.05f);
 8002dcc:	ed9f 1a22 	vldr	s2, [pc, #136]	@ 8002e58 <main+0x1d8>
 8002dd0:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8002e5c <main+0x1dc>
 8002dd4:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002dd8:	2004      	movs	r0, #4
 8002dda:	f001 f9a7 	bl	800412c <SMA_SetPIDGains>
#endif

#if CH5_ENABLE
  SMA_SetMode(CH_WAIST_R, SMA_MODE_TEMP_CONTROL);
 8002dde:	2102      	movs	r1, #2
 8002de0:	2005      	movs	r0, #5
 8002de2:	f001 f857 	bl	8003e94 <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_R, 20.0f);  //    20C
 8002de6:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002dea:	2005      	movs	r0, #5
 8002dec:	f001 f8fe 	bl	8003fec <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_R, 2.5f, 0.3f, 0.05f);
 8002df0:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 8002e58 <main+0x1d8>
 8002df4:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8002e60 <main+0x1e0>
 8002df8:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002dfc:	2005      	movs	r0, #5
 8002dfe:	f001 f995 	bl	800412c <SMA_SetPIDGains>
  // SMA_SetPIDGains(2, 3.0f, 0.05f, 0.3f);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002e02:	f013 f8f1 	bl	8015fe8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002e06:	f7ff fb6b 	bl	80024e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002e0a:	f013 f911 	bl	8016030 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002e0e:	bf00      	nop
 8002e10:	e7fd      	b.n	8002e0e <main+0x18e>
 8002e12:	bf00      	nop
 8002e14:	0801ec98 	.word	0x0801ec98
 8002e18:	24002730 	.word	0x24002730
 8002e1c:	0801eccc 	.word	0x0801eccc
 8002e20:	0801ecec 	.word	0x0801ecec
 8002e24:	0801ed20 	.word	0x0801ed20
 8002e28:	0801ed48 	.word	0x0801ed48
 8002e2c:	24000020 	.word	0x24000020
 8002e30:	08001a71 	.word	0x08001a71
 8002e34:	58020400 	.word	0x58020400
 8002e38:	24000204 	.word	0x24000204
 8002e3c:	240001dc 	.word	0x240001dc
 8002e40:	24002bc0 	.word	0x24002bc0
 8002e44:	24002c58 	.word	0x24002c58
 8002e48:	24002728 	.word	0x24002728
 8002e4c:	240025d8 	.word	0x240025d8
 8002e50:	58020c00 	.word	0x58020c00
 8002e54:	0801ed4c 	.word	0x0801ed4c
 8002e58:	3d4ccccd 	.word	0x3d4ccccd
 8002e5c:	3e4ccccd 	.word	0x3e4ccccd
 8002e60:	3e99999a 	.word	0x3e99999a

08002e64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b09c      	sub	sp, #112	@ 0x70
 8002e68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e6e:	224c      	movs	r2, #76	@ 0x4c
 8002e70:	2100      	movs	r1, #0
 8002e72:	4618      	mov	r0, r3
 8002e74:	f017 ff44 	bl	801ad00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e78:	1d3b      	adds	r3, r7, #4
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f017 ff3e 	bl	801ad00 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8002e84:	2004      	movs	r0, #4
 8002e86:	f00b fb49 	bl	800e51c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	603b      	str	r3, [r7, #0]
 8002e8e:	4b2b      	ldr	r3, [pc, #172]	@ (8002f3c <SystemClock_Config+0xd8>)
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	4a2a      	ldr	r2, [pc, #168]	@ (8002f3c <SystemClock_Config+0xd8>)
 8002e94:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002e98:	6193      	str	r3, [r2, #24]
 8002e9a:	4b28      	ldr	r3, [pc, #160]	@ (8002f3c <SystemClock_Config+0xd8>)
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ea2:	603b      	str	r3, [r7, #0]
 8002ea4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002ea6:	bf00      	nop
 8002ea8:	4b24      	ldr	r3, [pc, #144]	@ (8002f3c <SystemClock_Config+0xd8>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eb4:	d1f8      	bne.n	8002ea8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002eba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 62;
 8002ecc:	233e      	movs	r3, #62	@ 0x3e
 8002ece:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ed4:	2304      	movs	r3, #4
 8002ed6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002edc:	230c      	movs	r3, #12
 8002ede:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8002ee4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ee8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002eea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f00b fb6e 	bl	800e5d0 <HAL_RCC_OscConfig>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002efa:	f000 f85f 	bl	8002fbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002efe:	233f      	movs	r3, #63	@ 0x3f
 8002f00:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f02:	2303      	movs	r3, #3
 8002f04:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002f06:	2300      	movs	r3, #0
 8002f08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002f0a:	2308      	movs	r3, #8
 8002f0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002f0e:	2340      	movs	r3, #64	@ 0x40
 8002f10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002f12:	2340      	movs	r3, #64	@ 0x40
 8002f14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f1a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002f1c:	2340      	movs	r3, #64	@ 0x40
 8002f1e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002f20:	1d3b      	adds	r3, r7, #4
 8002f22:	2103      	movs	r1, #3
 8002f24:	4618      	mov	r0, r3
 8002f26:	f00b ff2d 	bl	800ed84 <HAL_RCC_ClockConfig>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002f30:	f000 f844 	bl	8002fbc <Error_Handler>
  }
}
 8002f34:	bf00      	nop
 8002f36:	3770      	adds	r7, #112	@ 0x70
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	58024800 	.word	0x58024800

08002f40 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002f46:	463b      	mov	r3, r7
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	605a      	str	r2, [r3, #4]
 8002f4e:	609a      	str	r2, [r3, #8]
 8002f50:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002f52:	f004 ff33 	bl	8007dbc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002f56:	2301      	movs	r3, #1
 8002f58:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002f62:	231f      	movs	r3, #31
 8002f64:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002f66:	2387      	movs	r3, #135	@ 0x87
 8002f68:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002f72:	2301      	movs	r3, #1
 8002f74:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002f76:	2301      	movs	r3, #1
 8002f78:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002f82:	463b      	mov	r3, r7
 8002f84:	4618      	mov	r0, r3
 8002f86:	f004 ff51 	bl	8007e2c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002f8a:	2004      	movs	r0, #4
 8002f8c:	f004 ff2e 	bl	8007dec <HAL_MPU_Enable>

}
 8002f90:	bf00      	nop
 8002f92:	3710      	adds	r7, #16
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
//    if (telem_counter >= 5) {
//        telem_counter = 0;
//    }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a04      	ldr	r2, [pc, #16]	@ (8002fb8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d101      	bne.n	8002fae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002faa:	f002 fd7d 	bl	8005aa8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40001000 	.word	0x40001000

08002fbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002fc0:	b672      	cpsid	i
}
 8002fc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fc4:	bf00      	nop
 8002fc6:	e7fd      	b.n	8002fc4 <Error_Handler+0x8>

08002fc8 <NRF70_Test_Init>:
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len);

/* ========== Public Functions ========== */

HAL_StatusTypeDef NRF70_Test_Init(OSPI_HandleTypeDef *hospi)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
    if (hospi == NULL) {
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <NRF70_Test_Init+0x12>
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e003      	b.n	8002fe2 <NRF70_Test_Init+0x1a>
    }

    nrf70_hospi = hospi;
 8002fda:	4a05      	ldr	r2, [pc, #20]	@ (8002ff0 <NRF70_Test_Init+0x28>)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6013      	str	r3, [r2, #0]

    // OCTOSPI  MX_OCTOSPI1_Init() 
    //     

    return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	2400272c 	.word	0x2400272c

08002ff4 <NRF70_PowerOn>:

void NRF70_PowerOn(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
    // PC5 = WM_BUCK -> HIGH   
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_SET);
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	2120      	movs	r1, #32
 8002ffc:	4803      	ldr	r0, [pc, #12]	@ (800300c <NRF70_PowerOn+0x18>)
 8002ffe:	f009 f857 	bl	800c0b0 <HAL_GPIO_WritePin>

    //    ( 10ms,  50ms)
    HAL_Delay(50);
 8003002:	2032      	movs	r0, #50	@ 0x32
 8003004:	f002 fd70 	bl	8005ae8 <HAL_Delay>
}
 8003008:	bf00      	nop
 800300a:	bd80      	pop	{r7, pc}
 800300c:	58020800 	.word	0x58020800

08003010 <NRF70_ReadSR0>:
{
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
}

HAL_StatusTypeDef NRF70_ReadSR0(uint8_t *value)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <NRF70_ReadSR0+0x12>
        return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e005      	b.n	800302e <NRF70_ReadSR0+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR0, value, 1);
 8003022:	2201      	movs	r2, #1
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	2005      	movs	r0, #5
 8003028:	f000 f960 	bl	80032ec <NRF70_SendCommand>
 800302c:	4603      	mov	r3, r0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <NRF70_ReadSR1>:

HAL_StatusTypeDef NRF70_ReadSR1(uint8_t *value)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d101      	bne.n	8003048 <NRF70_ReadSR1+0x12>
        return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e005      	b.n	8003054 <NRF70_ReadSR1+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR1, value, 1);
 8003048:	2201      	movs	r2, #1
 800304a:	6879      	ldr	r1, [r7, #4]
 800304c:	201f      	movs	r0, #31
 800304e:	f000 f94d 	bl	80032ec <NRF70_SendCommand>
 8003052:	4603      	mov	r3, r0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <NRF70_ReadSR2>:

HAL_StatusTypeDef NRF70_ReadSR2(uint8_t *value)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <NRF70_ReadSR2+0x12>
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e005      	b.n	800307a <NRF70_ReadSR2+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR2, value, 1);
 800306e:	2201      	movs	r2, #1
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	202f      	movs	r0, #47	@ 0x2f
 8003074:	f000 f93a 	bl	80032ec <NRF70_SendCommand>
 8003078:	4603      	mov	r3, r0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <NRF70_WriteSR2>:

HAL_StatusTypeDef NRF70_WriteSR2(uint8_t value)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b082      	sub	sp, #8
 8003086:	af00      	add	r7, sp, #0
 8003088:	4603      	mov	r3, r0
 800308a:	71fb      	strb	r3, [r7, #7]
    return NRF70_WriteCommand(NRF70_CMD_WRSR2, &value, 1);
 800308c:	1dfb      	adds	r3, r7, #7
 800308e:	2201      	movs	r2, #1
 8003090:	4619      	mov	r1, r3
 8003092:	203f      	movs	r0, #63	@ 0x3f
 8003094:	f000 f98a 	bl	80033ac <NRF70_WriteCommand>
 8003098:	4603      	mov	r3, r0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
	...

080030a4 <NRF70_RunFullTest>:

bool NRF70_RunFullTest(NRF70_TestResult_t *result)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <NRF70_RunFullTest+0x12>
        return false;
 80030b2:	2300      	movs	r3, #0
 80030b4:	e07e      	b.n	80031b4 <NRF70_RunFullTest+0x110>
    }

    //  
    memset(result, 0, sizeof(NRF70_TestResult_t));
 80030b6:	220c      	movs	r2, #12
 80030b8:	2100      	movs	r1, #0
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f017 fe20 	bl	801ad00 <memset>

    // QSPI  
    if (nrf70_hospi == NULL) {
 80030c0:	4b3e      	ldr	r3, [pc, #248]	@ (80031bc <NRF70_RunFullTest+0x118>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d104      	bne.n	80030d2 <NRF70_RunFullTest+0x2e>
        result->qspi_init_ok = false;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	701a      	strb	r2, [r3, #0]
        return false;
 80030ce:	2300      	movs	r3, #0
 80030d0:	e070      	b.n	80031b4 <NRF70_RunFullTest+0x110>
    }
    result->qspi_init_ok = true;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	701a      	strb	r2, [r3, #0]

    //  
    NRF70_PowerOn();
 80030d8:	f7ff ff8c 	bl	8002ff4 <NRF70_PowerOn>

    // Test 1: RDSR0 
    HAL_StatusTypeDef status = NRF70_ReadSR0(&result->rdsr0_value);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	3305      	adds	r3, #5
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff ff95 	bl	8003010 <NRF70_ReadSR0>
 80030e6:	4603      	mov	r3, r0
 80030e8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d106      	bne.n	80030fe <NRF70_RunFullTest+0x5a>
        result->rdsr0_ok = true;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	705a      	strb	r2, [r3, #1]
        // 0xFF 0x00    
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	795b      	ldrb	r3, [r3, #5]
 80030fa:	2bff      	cmp	r3, #255	@ 0xff
 80030fc:	e002      	b.n	8003104 <NRF70_RunFullTest+0x60>
            //  !
        }
    } else {
        result->error_code = status;
 80030fe:	7bfa      	ldrb	r2, [r7, #15]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	609a      	str	r2, [r3, #8]
    }

    // Test 2: RDSR1  (RPU Awake )
    status = NRF70_ReadSR1(&result->rdsr1_value);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3306      	adds	r3, #6
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff ff94 	bl	8003036 <NRF70_ReadSR1>
 800310e:	4603      	mov	r3, r0
 8003110:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003112:	7bfb      	ldrb	r3, [r7, #15]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d10e      	bne.n	8003136 <NRF70_RunFullTest+0x92>
        result->rdsr1_ok = true;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	709a      	strb	r2, [r3, #2]
        result->rpu_awake = (result->rdsr1_value & NRF70_RPU_AWAKE_BIT) != 0;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	799b      	ldrb	r3, [r3, #6]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	bf14      	ite	ne
 800312a:	2301      	movne	r3, #1
 800312c:	2300      	moveq	r3, #0
 800312e:	b2da      	uxtb	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	711a      	strb	r2, [r3, #4]
 8003134:	e002      	b.n	800313c <NRF70_RunFullTest+0x98>
    } else {
        result->error_code = status;
 8003136:	7bfa      	ldrb	r2, [r7, #15]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	609a      	str	r2, [r3, #8]
    }

    // Test 3: RDSR2 
    status = NRF70_ReadSR2(&result->rdsr2_value);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3307      	adds	r3, #7
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff8b 	bl	800305c <NRF70_ReadSR2>
 8003146:	4603      	mov	r3, r0
 8003148:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800314a:	7bfb      	ldrb	r3, [r7, #15]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d103      	bne.n	8003158 <NRF70_RunFullTest+0xb4>
        result->rdsr2_ok = true;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	70da      	strb	r2, [r3, #3]
 8003156:	e002      	b.n	800315e <NRF70_RunFullTest+0xba>
    } else {
        result->error_code = status;
 8003158:	7bfa      	ldrb	r2, [r7, #15]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	609a      	str	r2, [r3, #8]
    }

    // Test 4: WRSR2 /  (Echo Test)
    // 0xAA     
    uint8_t test_pattern = 0xAA;
 800315e:	23aa      	movs	r3, #170	@ 0xaa
 8003160:	73bb      	strb	r3, [r7, #14]
    uint8_t read_back = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	737b      	strb	r3, [r7, #13]

    status = NRF70_WriteSR2(test_pattern);
 8003166:	7bbb      	ldrb	r3, [r7, #14]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff ff8a 	bl	8003082 <NRF70_WriteSR2>
 800316e:	4603      	mov	r3, r0
 8003170:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10b      	bne.n	8003190 <NRF70_RunFullTest+0xec>
        HAL_Delay(1);  //   
 8003178:	2001      	movs	r0, #1
 800317a:	f002 fcb5 	bl	8005ae8 <HAL_Delay>
        status = NRF70_ReadSR2(&read_back);
 800317e:	f107 030d 	add.w	r3, r7, #13
 8003182:	4618      	mov	r0, r3
 8003184:	f7ff ff6a 	bl	800305c <NRF70_ReadSR2>
 8003188:	4603      	mov	r3, r0
 800318a:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK && read_back == test_pattern) {
 800318c:	7bfb      	ldrb	r3, [r7, #15]
 800318e:	2b00      	cmp	r3, #0
            // Echo  !
        }
    }

    //    
    return (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	785b      	ldrb	r3, [r3, #1]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d009      	beq.n	80031ac <NRF70_RunFullTest+0x108>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	789b      	ldrb	r3, [r3, #2]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <NRF70_RunFullTest+0x108>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	78db      	ldrb	r3, [r3, #3]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <NRF70_RunFullTest+0x108>
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <NRF70_RunFullTest+0x10a>
 80031ac:	2300      	movs	r3, #0
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	b2db      	uxtb	r3, r3
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	2400272c 	.word	0x2400272c

080031c0 <NRF70_PrintTestResult>:

void NRF70_PrintTestResult(const NRF70_TestResult_t *result)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d06c      	beq.n	80032a8 <NRF70_PrintTestResult+0xe8>
        return;
    }

    printf("\r\n========== nRF7002 (WM02C) Test Result ==========\r\n");
 80031ce:	4838      	ldr	r0, [pc, #224]	@ (80032b0 <NRF70_PrintTestResult+0xf0>)
 80031d0:	f017 fb38 	bl	801a844 <puts>
    printf("QSPI Init:    %s\r\n", result->qspi_init_ok ? "OK" : "FAIL");
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <NRF70_PrintTestResult+0x20>
 80031dc:	4b35      	ldr	r3, [pc, #212]	@ (80032b4 <NRF70_PrintTestResult+0xf4>)
 80031de:	e000      	b.n	80031e2 <NRF70_PrintTestResult+0x22>
 80031e0:	4b35      	ldr	r3, [pc, #212]	@ (80032b8 <NRF70_PrintTestResult+0xf8>)
 80031e2:	4619      	mov	r1, r3
 80031e4:	4835      	ldr	r0, [pc, #212]	@ (80032bc <NRF70_PrintTestResult+0xfc>)
 80031e6:	f017 fac5 	bl	801a774 <iprintf>
    printf("RDSR0:        %s (0x%02X)\r\n", result->rdsr0_ok ? "OK" : "FAIL", result->rdsr0_value);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	785b      	ldrb	r3, [r3, #1]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <NRF70_PrintTestResult+0x36>
 80031f2:	4930      	ldr	r1, [pc, #192]	@ (80032b4 <NRF70_PrintTestResult+0xf4>)
 80031f4:	e000      	b.n	80031f8 <NRF70_PrintTestResult+0x38>
 80031f6:	4930      	ldr	r1, [pc, #192]	@ (80032b8 <NRF70_PrintTestResult+0xf8>)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	795b      	ldrb	r3, [r3, #5]
 80031fc:	461a      	mov	r2, r3
 80031fe:	4830      	ldr	r0, [pc, #192]	@ (80032c0 <NRF70_PrintTestResult+0x100>)
 8003200:	f017 fab8 	bl	801a774 <iprintf>
    printf("RDSR1:        %s (0x%02X)\r\n", result->rdsr1_ok ? "OK" : "FAIL", result->rdsr1_value);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	789b      	ldrb	r3, [r3, #2]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <NRF70_PrintTestResult+0x50>
 800320c:	4929      	ldr	r1, [pc, #164]	@ (80032b4 <NRF70_PrintTestResult+0xf4>)
 800320e:	e000      	b.n	8003212 <NRF70_PrintTestResult+0x52>
 8003210:	4929      	ldr	r1, [pc, #164]	@ (80032b8 <NRF70_PrintTestResult+0xf8>)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	799b      	ldrb	r3, [r3, #6]
 8003216:	461a      	mov	r2, r3
 8003218:	482a      	ldr	r0, [pc, #168]	@ (80032c4 <NRF70_PrintTestResult+0x104>)
 800321a:	f017 faab 	bl	801a774 <iprintf>
    printf("RDSR2:        %s (0x%02X)\r\n", result->rdsr2_ok ? "OK" : "FAIL", result->rdsr2_value);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	78db      	ldrb	r3, [r3, #3]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <NRF70_PrintTestResult+0x6a>
 8003226:	4923      	ldr	r1, [pc, #140]	@ (80032b4 <NRF70_PrintTestResult+0xf4>)
 8003228:	e000      	b.n	800322c <NRF70_PrintTestResult+0x6c>
 800322a:	4923      	ldr	r1, [pc, #140]	@ (80032b8 <NRF70_PrintTestResult+0xf8>)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	79db      	ldrb	r3, [r3, #7]
 8003230:	461a      	mov	r2, r3
 8003232:	4825      	ldr	r0, [pc, #148]	@ (80032c8 <NRF70_PrintTestResult+0x108>)
 8003234:	f017 fa9e 	bl	801a774 <iprintf>
    printf("RPU Awake:    %s\r\n", result->rpu_awake ? "YES" : "NO");
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	791b      	ldrb	r3, [r3, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <NRF70_PrintTestResult+0x84>
 8003240:	4b22      	ldr	r3, [pc, #136]	@ (80032cc <NRF70_PrintTestResult+0x10c>)
 8003242:	e000      	b.n	8003246 <NRF70_PrintTestResult+0x86>
 8003244:	4b22      	ldr	r3, [pc, #136]	@ (80032d0 <NRF70_PrintTestResult+0x110>)
 8003246:	4619      	mov	r1, r3
 8003248:	4822      	ldr	r0, [pc, #136]	@ (80032d4 <NRF70_PrintTestResult+0x114>)
 800324a:	f017 fa93 	bl	801a774 <iprintf>

    if (result->error_code != 0) {
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d005      	beq.n	8003262 <NRF70_PrintTestResult+0xa2>
        printf("Error Code:   0x%08lX\r\n", result->error_code);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	4619      	mov	r1, r3
 800325c:	481e      	ldr	r0, [pc, #120]	@ (80032d8 <NRF70_PrintTestResult+0x118>)
 800325e:	f017 fa89 	bl	801a774 <iprintf>
    }

    //  
    if (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok) {
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	785b      	ldrb	r3, [r3, #1]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d017      	beq.n	800329a <NRF70_PrintTestResult+0xda>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	789b      	ldrb	r3, [r3, #2]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d013      	beq.n	800329a <NRF70_PrintTestResult+0xda>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	78db      	ldrb	r3, [r3, #3]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00f      	beq.n	800329a <NRF70_PrintTestResult+0xda>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	795b      	ldrb	r3, [r3, #5]
 800327e:	2bff      	cmp	r3, #255	@ 0xff
 8003280:	d007      	beq.n	8003292 <NRF70_PrintTestResult+0xd2>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	795b      	ldrb	r3, [r3, #5]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <NRF70_PrintTestResult+0xd2>
            printf("\r\n>>> nRF7002 ALIVE! Hardware OK! <<<\r\n");
 800328a:	4814      	ldr	r0, [pc, #80]	@ (80032dc <NRF70_PrintTestResult+0x11c>)
 800328c:	f017 fada 	bl	801a844 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 8003290:	e006      	b.n	80032a0 <NRF70_PrintTestResult+0xe0>
        } else {
            printf("\r\n>>> WARNING: Read all 0x00 or 0xFF - Check wiring <<<\r\n");
 8003292:	4813      	ldr	r0, [pc, #76]	@ (80032e0 <NRF70_PrintTestResult+0x120>)
 8003294:	f017 fad6 	bl	801a844 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 8003298:	e002      	b.n	80032a0 <NRF70_PrintTestResult+0xe0>
        }
    } else {
        printf("\r\n>>> FAIL: QSPI communication error <<<\r\n");
 800329a:	4812      	ldr	r0, [pc, #72]	@ (80032e4 <NRF70_PrintTestResult+0x124>)
 800329c:	f017 fad2 	bl	801a844 <puts>
    }
    printf("=================================================\r\n");
 80032a0:	4811      	ldr	r0, [pc, #68]	@ (80032e8 <NRF70_PrintTestResult+0x128>)
 80032a2:	f017 facf 	bl	801a844 <puts>
 80032a6:	e000      	b.n	80032aa <NRF70_PrintTestResult+0xea>
        return;
 80032a8:	bf00      	nop
}
 80032aa:	3708      	adds	r7, #8
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	0801ed78 	.word	0x0801ed78
 80032b4:	0801edb0 	.word	0x0801edb0
 80032b8:	0801edb4 	.word	0x0801edb4
 80032bc:	0801edbc 	.word	0x0801edbc
 80032c0:	0801edd0 	.word	0x0801edd0
 80032c4:	0801edec 	.word	0x0801edec
 80032c8:	0801ee08 	.word	0x0801ee08
 80032cc:	0801ee24 	.word	0x0801ee24
 80032d0:	0801ee28 	.word	0x0801ee28
 80032d4:	0801ee2c 	.word	0x0801ee2c
 80032d8:	0801ee40 	.word	0x0801ee40
 80032dc:	0801ee58 	.word	0x0801ee58
 80032e0:	0801ee80 	.word	0x0801ee80
 80032e4:	0801eebc 	.word	0x0801eebc
 80032e8:	0801eee8 	.word	0x0801eee8

080032ec <NRF70_SendCommand>:
/**
 * @brief OCTOSPI  nRF7002     
 * @note nRF7002  SPI  1-line  
 */
static HAL_StatusTypeDef NRF70_SendCommand(uint8_t cmd, uint8_t *rx_data, uint32_t rx_len)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b09a      	sub	sp, #104	@ 0x68
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
 80032f8:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || rx_data == NULL) {
 80032fa:	4b2b      	ldr	r3, [pc, #172]	@ (80033a8 <NRF70_SendCommand+0xbc>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d002      	beq.n	8003308 <NRF70_SendCommand+0x1c>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <NRF70_SendCommand+0x20>
        return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e048      	b.n	800339e <NRF70_SendCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 800330c:	f107 0314 	add.w	r3, r7, #20
 8003310:	2250      	movs	r2, #80	@ 0x50
 8003312:	2100      	movs	r1, #0
 8003314:	4618      	mov	r0, r3
 8003316:	f017 fcf3 	bl	801ad00 <memset>

    // nRF7002 SPI  
    //  1-line SPI  
    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800331a:	2300      	movs	r3, #0
 800331c:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800331e:	2300      	movs	r3, #0
 8003320:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8003326:	2301      	movs	r3, #1
 8003328:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800332a:	2300      	movs	r3, #0
 800332c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800332e:	2300      	movs	r3, #0
 8003330:	62bb      	str	r3, [r7, #40]	@ 0x28

    //   (Status Register   )
    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8003332:	2300      	movs	r3, #0
 8003334:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8003336:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800333a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800333c:	2300      	movs	r3, #0
 800333e:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Alternate bytes 
    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8003340:	2300      	movs	r3, #0
 8003342:	643b      	str	r3, [r7, #64]	@ 0x40

    //    (Status Register )
    sCommand.DummyCycles        = 0;
 8003344:	2300      	movs	r3, #0
 8003346:	65bb      	str	r3, [r7, #88]	@ 0x58

    //  
    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8003348:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800334c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800334e:	2300      	movs	r3, #0
 8003350:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = rx_len;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8003356:	2300      	movs	r3, #0
 8003358:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800335a:	2300      	movs	r3, #0
 800335c:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800335e:	4b12      	ldr	r3, [pc, #72]	@ (80033a8 <NRF70_SendCommand+0xbc>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f107 0114 	add.w	r1, r7, #20
 8003366:	f241 3288 	movw	r2, #5000	@ 0x1388
 800336a:	4618      	mov	r0, r3
 800336c:	f009 ff40 	bl	800d1f0 <HAL_OSPI_Command>
 8003370:	4603      	mov	r3, r0
 8003372:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 8003376:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800337a:	2b00      	cmp	r3, #0
 800337c:	d002      	beq.n	8003384 <NRF70_SendCommand+0x98>
        return status;
 800337e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003382:	e00c      	b.n	800339e <NRF70_SendCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Receive(nrf70_hospi, rx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003384:	4b08      	ldr	r3, [pc, #32]	@ (80033a8 <NRF70_SendCommand+0xbc>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f241 3288 	movw	r2, #5000	@ 0x1388
 800338c:	68b9      	ldr	r1, [r7, #8]
 800338e:	4618      	mov	r0, r3
 8003390:	f00a f82e 	bl	800d3f0 <HAL_OSPI_Receive>
 8003394:	4603      	mov	r3, r0
 8003396:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 800339a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3768      	adds	r7, #104	@ 0x68
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	2400272c 	.word	0x2400272c

080033ac <NRF70_WriteCommand>:

/**
 * @brief OCTOSPI  nRF7002   
 */
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b09a      	sub	sp, #104	@ 0x68
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
 80033b8:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || tx_data == NULL) {
 80033ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003468 <NRF70_WriteCommand+0xbc>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d002      	beq.n	80033c8 <NRF70_WriteCommand+0x1c>
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <NRF70_WriteCommand+0x20>
        return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e048      	b.n	800345e <NRF70_WriteCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 80033cc:	f107 0314 	add.w	r3, r7, #20
 80033d0:	2250      	movs	r2, #80	@ 0x50
 80033d2:	2100      	movs	r1, #0
 80033d4:	4618      	mov	r0, r3
 80033d6:	f017 fc93 	bl	801ad00 <memset>

    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80033da:	2300      	movs	r3, #0
 80033dc:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80033de:	2300      	movs	r3, #0
 80033e0:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80033e6:	2301      	movs	r3, #1
 80033e8:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80033ea:	2300      	movs	r3, #0
 80033ec:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80033ee:	2300      	movs	r3, #0
 80033f0:	62bb      	str	r3, [r7, #40]	@ 0x28

    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80033f2:	2300      	movs	r3, #0
 80033f4:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80033f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80033fa:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80033fc:	2300      	movs	r3, #0
 80033fe:	63bb      	str	r3, [r7, #56]	@ 0x38

    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8003400:	2300      	movs	r3, #0
 8003402:	643b      	str	r3, [r7, #64]	@ 0x40

    sCommand.DummyCycles        = 0;
 8003404:	2300      	movs	r3, #0
 8003406:	65bb      	str	r3, [r7, #88]	@ 0x58

    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8003408:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800340c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800340e:	2300      	movs	r3, #0
 8003410:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = tx_len;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8003416:	2300      	movs	r3, #0
 8003418:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800341a:	2300      	movs	r3, #0
 800341c:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800341e:	4b12      	ldr	r3, [pc, #72]	@ (8003468 <NRF70_WriteCommand+0xbc>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f107 0114 	add.w	r1, r7, #20
 8003426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800342a:	4618      	mov	r0, r3
 800342c:	f009 fee0 	bl	800d1f0 <HAL_OSPI_Command>
 8003430:	4603      	mov	r3, r0
 8003432:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 8003436:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800343a:	2b00      	cmp	r3, #0
 800343c:	d002      	beq.n	8003444 <NRF70_WriteCommand+0x98>
        return status;
 800343e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003442:	e00c      	b.n	800345e <NRF70_WriteCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Transmit(nrf70_hospi, tx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003444:	4b08      	ldr	r3, [pc, #32]	@ (8003468 <NRF70_WriteCommand+0xbc>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f241 3288 	movw	r2, #5000	@ 0x1388
 800344c:	68b9      	ldr	r1, [r7, #8]
 800344e:	4618      	mov	r0, r3
 8003450:	f009 ff5b 	bl	800d30a <HAL_OSPI_Transmit>
 8003454:	4603      	mov	r3, r0
 8003456:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 800345a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800345e:	4618      	mov	r0, r3
 8003460:	3768      	adds	r7, #104	@ 0x68
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	2400272c 	.word	0x2400272c

0800346c <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8003472:	463b      	mov	r3, r7
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	605a      	str	r2, [r3, #4]
 800347a:	609a      	str	r2, [r3, #8]
 800347c:	60da      	str	r2, [r3, #12]
 800347e:	611a      	str	r2, [r3, #16]
 8003480:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8003482:	4b27      	ldr	r3, [pc, #156]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 8003484:	4a27      	ldr	r2, [pc, #156]	@ (8003524 <MX_OCTOSPI1_Init+0xb8>)
 8003486:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8003488:	4b25      	ldr	r3, [pc, #148]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 800348a:	2201      	movs	r2, #1
 800348c:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 800348e:	4b24      	ldr	r3, [pc, #144]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 8003490:	2200      	movs	r2, #0
 8003492:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8003494:	4b22      	ldr	r3, [pc, #136]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 8003496:	2200      	movs	r2, #0
 8003498:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800349a:	4b21      	ldr	r3, [pc, #132]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 800349c:	2220      	movs	r2, #32
 800349e:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80034a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034a2:	2201      	movs	r2, #1
 80034a4:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80034a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80034ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 80034b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 80034b8:	4b19      	ldr	r3, [pc, #100]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80034be:	4b18      	ldr	r3, [pc, #96]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80034c4:	4b16      	ldr	r3, [pc, #88]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 80034ca:	4b15      	ldr	r3, [pc, #84]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80034d0:	4b13      	ldr	r3, [pc, #76]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034d2:	2208      	movs	r2, #8
 80034d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 80034d6:	4b12      	ldr	r3, [pc, #72]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034d8:	2200      	movs	r2, #0
 80034da:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 80034dc:	4b10      	ldr	r3, [pc, #64]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034de:	2200      	movs	r2, #0
 80034e0:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80034e2:	480f      	ldr	r0, [pc, #60]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 80034e4:	f009 fc86 	bl	800cdf4 <HAL_OSPI_Init>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 80034ee:	f7ff fd65 	bl	8002fbc <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 80034f2:	2301      	movs	r3, #1
 80034f4:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 80034f6:	2301      	movs	r3, #1
 80034f8:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80034fa:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80034fe:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003500:	463b      	mov	r3, r7
 8003502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003506:	4619      	mov	r1, r3
 8003508:	4805      	ldr	r0, [pc, #20]	@ (8003520 <MX_OCTOSPI1_Init+0xb4>)
 800350a:	f00a f873 	bl	800d5f4 <HAL_OSPIM_Config>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 8003514:	f7ff fd52 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8003518:	bf00      	nop
 800351a:	3718      	adds	r7, #24
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	24002730 	.word	0x24002730
 8003524:	52005000 	.word	0x52005000

08003528 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b0ba      	sub	sp, #232	@ 0xe8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003530:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	605a      	str	r2, [r3, #4]
 800353a:	609a      	str	r2, [r3, #8]
 800353c:	60da      	str	r2, [r3, #12]
 800353e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003540:	f107 0318 	add.w	r3, r7, #24
 8003544:	22b8      	movs	r2, #184	@ 0xb8
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f017 fbd9 	bl	801ad00 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a59      	ldr	r2, [pc, #356]	@ (80036b8 <HAL_OSPI_MspInit+0x190>)
 8003554:	4293      	cmp	r3, r2
 8003556:	f040 80ab 	bne.w	80036b0 <HAL_OSPI_MspInit+0x188>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800355a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800355e:	f04f 0300 	mov.w	r3, #0
 8003562:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 8003566:	2300      	movs	r3, #0
 8003568:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800356a:	f107 0318 	add.w	r3, r7, #24
 800356e:	4618      	mov	r0, r3
 8003570:	f00b ffd6 	bl	800f520 <HAL_RCCEx_PeriphCLKConfig>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_OSPI_MspInit+0x56>
    {
      Error_Handler();
 800357a:	f7ff fd1f 	bl	8002fbc <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 800357e:	4b4f      	ldr	r3, [pc, #316]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 8003580:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003584:	4a4d      	ldr	r2, [pc, #308]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 8003586:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800358a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800358e:	4b4b      	ldr	r3, [pc, #300]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 8003590:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800359c:	4b47      	ldr	r3, [pc, #284]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 800359e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035a2:	4a46      	ldr	r2, [pc, #280]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 80035a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035a8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80035ac:	4b43      	ldr	r3, [pc, #268]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 80035ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ba:	4b40      	ldr	r3, [pc, #256]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 80035bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035c0:	4a3e      	ldr	r2, [pc, #248]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 80035c2:	f043 0301 	orr.w	r3, r3, #1
 80035c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035ca:	4b3c      	ldr	r3, [pc, #240]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 80035cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	60fb      	str	r3, [r7, #12]
 80035d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035d8:	4b38      	ldr	r3, [pc, #224]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 80035da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035de:	4a37      	ldr	r2, [pc, #220]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 80035e0:	f043 0302 	orr.w	r3, r3, #2
 80035e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035e8:	4b34      	ldr	r3, [pc, #208]	@ (80036bc <HAL_OSPI_MspInit+0x194>)
 80035ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	60bb      	str	r3, [r7, #8]
 80035f4:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PB2     ------> OCTOSPIM_P1_CLK
    PB10     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80035f6:	2340      	movs	r3, #64	@ 0x40
 80035f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fc:	2302      	movs	r3, #2
 80035fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003602:	2300      	movs	r3, #0
 8003604:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003608:	2303      	movs	r3, #3
 800360a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 800360e:	2306      	movs	r3, #6
 8003610:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003614:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003618:	4619      	mov	r1, r3
 800361a:	4829      	ldr	r0, [pc, #164]	@ (80036c0 <HAL_OSPI_MspInit+0x198>)
 800361c:	f008 fba0 	bl	800bd60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003620:	2380      	movs	r3, #128	@ 0x80
 8003622:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003626:	2302      	movs	r3, #2
 8003628:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362c:	2300      	movs	r3, #0
 800362e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003632:	2303      	movs	r3, #3
 8003634:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8003638:	230a      	movs	r3, #10
 800363a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800363e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003642:	4619      	mov	r1, r3
 8003644:	481e      	ldr	r0, [pc, #120]	@ (80036c0 <HAL_OSPI_MspInit+0x198>)
 8003646:	f008 fb8b 	bl	800bd60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800364a:	2303      	movs	r3, #3
 800364c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003650:	2302      	movs	r3, #2
 8003652:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003656:	2300      	movs	r3, #0
 8003658:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800365c:	2303      	movs	r3, #3
 800365e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 8003662:	2304      	movs	r3, #4
 8003664:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003668:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800366c:	4619      	mov	r1, r3
 800366e:	4815      	ldr	r0, [pc, #84]	@ (80036c4 <HAL_OSPI_MspInit+0x19c>)
 8003670:	f008 fb76 	bl	800bd60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8003674:	f240 4304 	movw	r3, #1028	@ 0x404
 8003678:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367c:	2302      	movs	r3, #2
 800367e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003682:	2300      	movs	r3, #0
 8003684:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003688:	2303      	movs	r3, #3
 800368a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 800368e:	2309      	movs	r3, #9
 8003690:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003694:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003698:	4619      	mov	r1, r3
 800369a:	480a      	ldr	r0, [pc, #40]	@ (80036c4 <HAL_OSPI_MspInit+0x19c>)
 800369c:	f008 fb60 	bl	800bd60 <HAL_GPIO_Init>

    /* OCTOSPI1 interrupt Init */
    HAL_NVIC_SetPriority(OCTOSPI1_IRQn, 5, 0);
 80036a0:	2200      	movs	r2, #0
 80036a2:	2105      	movs	r1, #5
 80036a4:	205c      	movs	r0, #92	@ 0x5c
 80036a6:	f004 fb61 	bl	8007d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OCTOSPI1_IRQn);
 80036aa:	205c      	movs	r0, #92	@ 0x5c
 80036ac:	f004 fb78 	bl	8007da0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 80036b0:	bf00      	nop
 80036b2:	37e8      	adds	r7, #232	@ 0xe8
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	52005000 	.word	0x52005000
 80036bc:	58024400 	.word	0x58024400
 80036c0:	58020000 	.word	0x58020000
 80036c4:	58020400 	.word	0x58020400

080036c8 <Sensor_Init>:
static float apply_moving_average_filter(uint8_t ch, float new_temp);

/* ========== Public Functions ========== */

void Sensor_Init(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
    memset(&sensor_data, 0, sizeof(SensorData_t));
 80036ce:	228c      	movs	r2, #140	@ 0x8c
 80036d0:	2100      	movs	r1, #0
 80036d2:	481c      	ldr	r0, [pc, #112]	@ (8003744 <Sensor_Init+0x7c>)
 80036d4:	f017 fb14 	bl	801ad00 <memset>

    //     ( )
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 80036d8:	2300      	movs	r3, #0
 80036da:	71fb      	strb	r3, [r7, #7]
 80036dc:	e008      	b.n	80036f0 <Sensor_Init+0x28>
        sensor_data.adc.sensor_fault[i] = 0;
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	4a18      	ldr	r2, [pc, #96]	@ (8003744 <Sensor_Init+0x7c>)
 80036e2:	4413      	add	r3, r2
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	3301      	adds	r3, #1
 80036ee:	71fb      	strb	r3, [r7, #7]
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	2b05      	cmp	r3, #5
 80036f4:	d9f3      	bls.n	80036de <Sensor_Init+0x16>
    }

    //    
    memset(temp_filter_buffer, 0, sizeof(temp_filter_buffer));
 80036f6:	2260      	movs	r2, #96	@ 0x60
 80036f8:	2100      	movs	r1, #0
 80036fa:	4813      	ldr	r0, [pc, #76]	@ (8003748 <Sensor_Init+0x80>)
 80036fc:	f017 fb00 	bl	801ad00 <memset>
    memset(temp_filter_index, 0, sizeof(temp_filter_index));
 8003700:	2206      	movs	r2, #6
 8003702:	2100      	movs	r1, #0
 8003704:	4811      	ldr	r0, [pc, #68]	@ (800374c <Sensor_Init+0x84>)
 8003706:	f017 fafb 	bl	801ad00 <memset>
    memset(temp_filter_filled, 0, sizeof(temp_filter_filled));
 800370a:	2206      	movs	r2, #6
 800370c:	2100      	movs	r1, #0
 800370e:	4810      	ldr	r0, [pc, #64]	@ (8003750 <Sensor_Init+0x88>)
 8003710:	f017 faf6 	bl	801ad00 <memset>
    memset(temp_last_valid, 0, sizeof(temp_last_valid));
 8003714:	2218      	movs	r2, #24
 8003716:	2100      	movs	r1, #0
 8003718:	480e      	ldr	r0, [pc, #56]	@ (8003754 <Sensor_Init+0x8c>)
 800371a:	f017 faf1 	bl	801ad00 <memset>

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 800371e:	f002 f9d7 	bl	8005ad0 <HAL_GetTick>
 8003722:	4603      	mov	r3, r0
 8003724:	4a07      	ldr	r2, [pc, #28]	@ (8003744 <Sensor_Init+0x7c>)
 8003726:	6393      	str	r3, [r2, #56]	@ 0x38
    sensor_data.adc.timestamp = HAL_GetTick();
 8003728:	f002 f9d2 	bl	8005ad0 <HAL_GetTick>
 800372c:	4603      	mov	r3, r0
 800372e:	4a05      	ldr	r2, [pc, #20]	@ (8003744 <Sensor_Init+0x7c>)
 8003730:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    sensor_data.adc.update_count = 0;
 8003734:	4b03      	ldr	r3, [pc, #12]	@ (8003744 <Sensor_Init+0x7c>)
 8003736:	2200      	movs	r2, #0
 8003738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800373c:	bf00      	nop
 800373e:	3708      	adds	r7, #8
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	2400278c 	.word	0x2400278c
 8003748:	24002818 	.word	0x24002818
 800374c:	24002878 	.word	0x24002878
 8003750:	24002880 	.word	0x24002880
 8003754:	24002888 	.word	0x24002888

08003758 <Sensor_UpdateCAN>:
 * @brief CAN   
 * @note ISR(FDCAN RX)  - mutex  
 * @note []   
 */
int32_t Sensor_UpdateCAN(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8003758:	b590      	push	{r4, r7, lr}
 800375a:	b08d      	sub	sp, #52	@ 0x34
 800375c:	af02      	add	r7, sp, #8
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
    if (rx_header == NULL || rx_data == NULL) {
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d002      	beq.n	800376e <Sensor_UpdateCAN+0x16>
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10a      	bne.n	8003784 <Sensor_UpdateCAN+0x2c>
        REPORT_ERROR_MSG("NULL pointer");
 800376e:	4b7d      	ldr	r3, [pc, #500]	@ (8003964 <Sensor_UpdateCAN+0x20c>)
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	2300      	movs	r3, #0
 8003774:	223d      	movs	r2, #61	@ 0x3d
 8003776:	497c      	ldr	r1, [pc, #496]	@ (8003968 <Sensor_UpdateCAN+0x210>)
 8003778:	487c      	ldr	r0, [pc, #496]	@ (800396c <Sensor_UpdateCAN+0x214>)
 800377a:	f7fe f957 	bl	8001a2c <ReportError>
        return -1;
 800377e:	f04f 33ff 	mov.w	r3, #4294967295
 8003782:	e0eb      	b.n	800395c <Sensor_UpdateCAN+0x204>
    }

    //    (8 )
    if (rx_header->DataLength != FDCAN_DLC_BYTES_8) {
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	2b08      	cmp	r3, #8
 800378a:	d00a      	beq.n	80037a2 <Sensor_UpdateCAN+0x4a>
        REPORT_ERROR_MSG("Invalid CAN data length");
 800378c:	4b78      	ldr	r3, [pc, #480]	@ (8003970 <Sensor_UpdateCAN+0x218>)
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	2300      	movs	r3, #0
 8003792:	2243      	movs	r2, #67	@ 0x43
 8003794:	4974      	ldr	r1, [pc, #464]	@ (8003968 <Sensor_UpdateCAN+0x210>)
 8003796:	4875      	ldr	r0, [pc, #468]	@ (800396c <Sensor_UpdateCAN+0x214>)
 8003798:	f7fe f948 	bl	8001a2c <ReportError>
        return -1;
 800379c:	f04f 33ff 	mov.w	r3, #4294967295
 80037a0:	e0dc      	b.n	800395c <Sensor_UpdateCAN+0x204>
    }

    uint32_t can_id = rx_header->Identifier;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037a8:	f3ef 8310 	mrs	r3, PRIMASK
 80037ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80037ae:	69bb      	ldr	r3, [r7, #24]

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 80037b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80037b2:	b672      	cpsid	i
}
 80037b4:	bf00      	nop
    __disable_irq();

    // 0x100~0x10F   (CAN1)
    if (can_id >= 0x100 && can_id <= 0x10F) {
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	2bff      	cmp	r3, #255	@ 0xff
 80037ba:	d928      	bls.n	800380e <Sensor_UpdateCAN+0xb6>
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80037c2:	d224      	bcs.n	800380e <Sensor_UpdateCAN+0xb6>
        uint8_t idx = can_id - 0x100;  // 0~15 
 80037c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c6:	77fb      	strb	r3, [r7, #31]
        sensor_data.can.displacement[idx] = u16le(&rx_data[0]);
 80037c8:	7ffc      	ldrb	r4, [r7, #31]
 80037ca:	6838      	ldr	r0, [r7, #0]
 80037cc:	f000 f990 	bl	8003af0 <u16le>
 80037d0:	4603      	mov	r3, r0
 80037d2:	4619      	mov	r1, r3
 80037d4:	4a67      	ldr	r2, [pc, #412]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80037d6:	f104 030c 	add.w	r3, r4, #12
 80037da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        sensor_data.can.displacement_valid_flag |= (1U << idx);
 80037de:	4b65      	ldr	r3, [pc, #404]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80037e0:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 80037e2:	7ffb      	ldrb	r3, [r7, #31]
 80037e4:	2101      	movs	r1, #1
 80037e6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	4313      	orrs	r3, r2
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	4b60      	ldr	r3, [pc, #384]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80037f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        sensor_data.can.timestamp = HAL_GetTick();
 80037f4:	f002 f96c 	bl	8005ad0 <HAL_GetTick>
 80037f8:	4603      	mov	r3, r0
 80037fa:	4a5e      	ldr	r2, [pc, #376]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80037fc:	6393      	str	r3, [r2, #56]	@ 0x38
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f383 8810 	msr	PRIMASK, r3
}
 8003808:	bf00      	nop
        __set_PRIMASK(primask);
        return 0;
 800380a:	2300      	movs	r3, #0
 800380c:	e0a6      	b.n	800395c <Sensor_UpdateCAN+0x204>
    }

    //   (CAN2)
    switch (can_id) {
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	2b03      	cmp	r3, #3
 8003812:	d062      	beq.n	80038da <Sensor_UpdateCAN+0x182>
 8003814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003816:	2b03      	cmp	r3, #3
 8003818:	f200 808b 	bhi.w	8003932 <Sensor_UpdateCAN+0x1da>
 800381c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381e:	2b01      	cmp	r3, #1
 8003820:	d003      	beq.n	800382a <Sensor_UpdateCAN+0xd2>
 8003822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003824:	2b02      	cmp	r3, #2
 8003826:	d02c      	beq.n	8003882 <Sensor_UpdateCAN+0x12a>
 8003828:	e083      	b.n	8003932 <Sensor_UpdateCAN+0x1da>
        case CAN_ID_PWR_FOREARM:
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 800382a:	6838      	ldr	r0, [r7, #0]
 800382c:	f000 f960 	bl	8003af0 <u16le>
 8003830:	4603      	mov	r3, r0
 8003832:	461a      	mov	r2, r3
 8003834:	4b4f      	ldr	r3, [pc, #316]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 8003836:	811a      	strh	r2, [r3, #8]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_L]     = u16le(&rx_data[2]);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	3302      	adds	r3, #2
 800383c:	4618      	mov	r0, r3
 800383e:	f000 f957 	bl	8003af0 <u16le>
 8003842:	4603      	mov	r3, r0
 8003844:	461a      	mov	r2, r3
 8003846:	4b4b      	ldr	r3, [pc, #300]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 8003848:	801a      	strh	r2, [r3, #0]
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_R] = u16le(&rx_data[4]);
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	3304      	adds	r3, #4
 800384e:	4618      	mov	r0, r3
 8003850:	f000 f94e 	bl	8003af0 <u16le>
 8003854:	4603      	mov	r3, r0
 8003856:	461a      	mov	r2, r3
 8003858:	4b46      	ldr	r3, [pc, #280]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 800385a:	815a      	strh	r2, [r3, #10]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_R]     = u16le(&rx_data[6]);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	3306      	adds	r3, #6
 8003860:	4618      	mov	r0, r3
 8003862:	f000 f945 	bl	8003af0 <u16le>
 8003866:	4603      	mov	r3, r0
 8003868:	461a      	mov	r2, r3
 800386a:	4b42      	ldr	r3, [pc, #264]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 800386c:	805a      	strh	r2, [r3, #2]
            sensor_data.can.valid_flag |= (1U << 0);
 800386e:	4b41      	ldr	r3, [pc, #260]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 8003870:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003874:	f043 0301 	orr.w	r3, r3, #1
 8003878:	b2da      	uxtb	r2, r3
 800387a:	4b3e      	ldr	r3, [pc, #248]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 800387c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003880:	e060      	b.n	8003944 <Sensor_UpdateCAN+0x1ec>

        case CAN_ID_PWR_BICEPS:
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_L] = u16le(&rx_data[0]);
 8003882:	6838      	ldr	r0, [r7, #0]
 8003884:	f000 f934 	bl	8003af0 <u16le>
 8003888:	4603      	mov	r3, r0
 800388a:	461a      	mov	r2, r3
 800388c:	4b39      	ldr	r3, [pc, #228]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 800388e:	819a      	strh	r2, [r3, #12]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_L]     = u16le(&rx_data[2]);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	3302      	adds	r3, #2
 8003894:	4618      	mov	r0, r3
 8003896:	f000 f92b 	bl	8003af0 <u16le>
 800389a:	4603      	mov	r3, r0
 800389c:	461a      	mov	r2, r3
 800389e:	4b35      	ldr	r3, [pc, #212]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80038a0:	809a      	strh	r2, [r3, #4]
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_R] = u16le(&rx_data[4]);
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	3304      	adds	r3, #4
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 f922 	bl	8003af0 <u16le>
 80038ac:	4603      	mov	r3, r0
 80038ae:	461a      	mov	r2, r3
 80038b0:	4b30      	ldr	r3, [pc, #192]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80038b2:	81da      	strh	r2, [r3, #14]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_R]     = u16le(&rx_data[6]);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	3306      	adds	r3, #6
 80038b8:	4618      	mov	r0, r3
 80038ba:	f000 f919 	bl	8003af0 <u16le>
 80038be:	4603      	mov	r3, r0
 80038c0:	461a      	mov	r2, r3
 80038c2:	4b2c      	ldr	r3, [pc, #176]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80038c4:	80da      	strh	r2, [r3, #6]
            sensor_data.can.valid_flag |= (1U << 1);
 80038c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80038c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038cc:	f043 0302 	orr.w	r3, r3, #2
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	4b28      	ldr	r3, [pc, #160]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 80038d8:	e034      	b.n	8003944 <Sensor_UpdateCAN+0x1ec>

        case CAN_ID_PWR_CAP:
            sensor_data.can.cap[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 80038da:	6838      	ldr	r0, [r7, #0]
 80038dc:	f000 f908 	bl	8003af0 <u16le>
 80038e0:	4603      	mov	r3, r0
 80038e2:	461a      	mov	r2, r3
 80038e4:	4b23      	ldr	r3, [pc, #140]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80038e6:	821a      	strh	r2, [r3, #16]
            sensor_data.can.cap[SENSOR_CH_FOREARM_R] = u16le(&rx_data[2]);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	3302      	adds	r3, #2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 f8ff 	bl	8003af0 <u16le>
 80038f2:	4603      	mov	r3, r0
 80038f4:	461a      	mov	r2, r3
 80038f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 80038f8:	825a      	strh	r2, [r3, #18]
            sensor_data.can.cap[SENSOR_CH_BICEPS_L]  = u16le(&rx_data[4]);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	3304      	adds	r3, #4
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 f8f6 	bl	8003af0 <u16le>
 8003904:	4603      	mov	r3, r0
 8003906:	461a      	mov	r2, r3
 8003908:	4b1a      	ldr	r3, [pc, #104]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 800390a:	829a      	strh	r2, [r3, #20]
            sensor_data.can.cap[SENSOR_CH_BICEPS_R]  = u16le(&rx_data[6]);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	3306      	adds	r3, #6
 8003910:	4618      	mov	r0, r3
 8003912:	f000 f8ed 	bl	8003af0 <u16le>
 8003916:	4603      	mov	r3, r0
 8003918:	461a      	mov	r2, r3
 800391a:	4b16      	ldr	r3, [pc, #88]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 800391c:	82da      	strh	r2, [r3, #22]
            sensor_data.can.valid_flag |= (1U << 2);
 800391e:	4b15      	ldr	r3, [pc, #84]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 8003920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003924:	f043 0304 	orr.w	r3, r3, #4
 8003928:	b2da      	uxtb	r2, r3
 800392a:	4b12      	ldr	r3, [pc, #72]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 800392c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003930:	e008      	b.n	8003944 <Sensor_UpdateCAN+0x1ec>
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	f383 8810 	msr	PRIMASK, r3
}
 800393c:	bf00      	nop

        default:
            // []    
            __set_PRIMASK(primask);
            return -1;  //    CAN ID
 800393e:	f04f 33ff 	mov.w	r3, #4294967295
 8003942:	e00b      	b.n	800395c <Sensor_UpdateCAN+0x204>
    }

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 8003944:	f002 f8c4 	bl	8005ad0 <HAL_GetTick>
 8003948:	4603      	mov	r3, r0
 800394a:	4a0a      	ldr	r2, [pc, #40]	@ (8003974 <Sensor_UpdateCAN+0x21c>)
 800394c:	6393      	str	r3, [r2, #56]	@ 0x38
 800394e:	6a3b      	ldr	r3, [r7, #32]
 8003950:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f383 8810 	msr	PRIMASK, r3
}
 8003958:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);

    return 0;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	372c      	adds	r7, #44	@ 0x2c
 8003960:	46bd      	mov	sp, r7
 8003962:	bd90      	pop	{r4, r7, pc}
 8003964:	0801ef34 	.word	0x0801ef34
 8003968:	0801ef1c 	.word	0x0801ef1c
 800396c:	0801f328 	.word	0x0801f328
 8003970:	0801ef44 	.word	0x0801ef44
 8003974:	2400278c 	.word	0x2400278c

08003978 <Sensor_UpdateADC>:
 * @brief ADC   
 * @note ISR(DMA Complete)  - mutex  
 * @note []   
 */
void Sensor_UpdateADC(volatile uint16_t *adc_buffer)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08c      	sub	sp, #48	@ 0x30
 800397c:	af02      	add	r7, sp, #8
 800397e:	6078      	str	r0, [r7, #4]
    if (adc_buffer == NULL) {
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d108      	bne.n	8003998 <Sensor_UpdateADC+0x20>
        REPORT_ERROR_MSG("NULL ADC buffer");
 8003986:	4b3b      	ldr	r3, [pc, #236]	@ (8003a74 <Sensor_UpdateADC+0xfc>)
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	2300      	movs	r3, #0
 800398c:	2288      	movs	r2, #136	@ 0x88
 800398e:	493a      	ldr	r1, [pc, #232]	@ (8003a78 <Sensor_UpdateADC+0x100>)
 8003990:	483a      	ldr	r0, [pc, #232]	@ (8003a7c <Sensor_UpdateADC+0x104>)
 8003992:	f7fe f84b 	bl	8001a2c <ReportError>
        return;
 8003996:	e06a      	b.n	8003a6e <Sensor_UpdateADC+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003998:	f3ef 8310 	mrs	r3, PRIMASK
 800399c:	613b      	str	r3, [r7, #16]
  return(result);
 800399e:	693b      	ldr	r3, [r7, #16]
    }

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 80039a0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80039a2:	b672      	cpsid	i
}
 80039a4:	bf00      	nop
    __disable_irq();

    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 80039a6:	2300      	movs	r3, #0
 80039a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80039ac:	e048      	b.n	8003a40 <Sensor_UpdateADC+0xc8>
        // Raw  
        sensor_data.adc.raw[i] = adc_buffer[i];
 80039ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	441a      	add	r2, r3
 80039b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039bc:	8812      	ldrh	r2, [r2, #0]
 80039be:	b291      	uxth	r1, r2
 80039c0:	4a2f      	ldr	r2, [pc, #188]	@ (8003a80 <Sensor_UpdateADC+0x108>)
 80039c2:	3320      	adds	r3, #32
 80039c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        //   ( )
        float temp_raw = temp_raw_to_celsius(adc_buffer[i]);
 80039c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	4413      	add	r3, r2
 80039d2:	881b      	ldrh	r3, [r3, #0]
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 f8a0 	bl	8003b1c <temp_raw_to_celsius>
 80039dc:	ed87 0a07 	vstr	s0, [r7, #28]
        sensor_data.adc.temp_raw_c[i] = temp_raw;
 80039e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039e4:	4a26      	ldr	r2, [pc, #152]	@ (8003a80 <Sensor_UpdateADC+0x108>)
 80039e6:	3318      	adds	r3, #24
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	3304      	adds	r3, #4
 80039ee:	69fa      	ldr	r2, [r7, #28]
 80039f0:	601a      	str	r2, [r3, #0]

        //    (10C   )
        float temp_outlier_filtered = apply_outlier_filter(i, temp_raw);
 80039f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039f6:	ed97 0a07 	vldr	s0, [r7, #28]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 f938 	bl	8003c70 <apply_outlier_filter>
 8003a00:	ed87 0a06 	vstr	s0, [r7, #24]

        //   
        float temp_filtered = apply_moving_average_filter(i, temp_outlier_filtered);
 8003a04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a08:	ed97 0a06 	vldr	s0, [r7, #24]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f000 f9af 	bl	8003d70 <apply_moving_average_filter>
 8003a12:	ed87 0a05 	vstr	s0, [r7, #20]
        sensor_data.adc.temp_c[i] = temp_filtered;
 8003a16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a1a:	4a19      	ldr	r2, [pc, #100]	@ (8003a80 <Sensor_UpdateADC+0x108>)
 8003a1c:	3312      	adds	r3, #18
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	3304      	adds	r3, #4
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	601a      	str	r2, [r3, #0]

        //    ( )
        check_temp_sensor_fault(i, temp_filtered);
 8003a28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a2c:	ed97 0a05 	vldr	s0, [r7, #20]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f000 f8a3 	bl	8003b7c <check_temp_sensor_fault>
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003a36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003a40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a44:	2b05      	cmp	r3, #5
 8003a46:	d9b2      	bls.n	80039ae <Sensor_UpdateADC+0x36>
    }

    //    
    sensor_data.adc.timestamp = HAL_GetTick();
 8003a48:	f002 f842 	bl	8005ad0 <HAL_GetTick>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8003a80 <Sensor_UpdateADC+0x108>)
 8003a50:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    sensor_data.adc.update_count++;
 8003a54:	4b0a      	ldr	r3, [pc, #40]	@ (8003a80 <Sensor_UpdateADC+0x108>)
 8003a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	4a08      	ldr	r2, [pc, #32]	@ (8003a80 <Sensor_UpdateADC+0x108>)
 8003a5e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	f383 8810 	msr	PRIMASK, r3
}
 8003a6c:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);
}
 8003a6e:	3728      	adds	r7, #40	@ 0x28
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	0801ef5c 	.word	0x0801ef5c
 8003a78:	0801ef1c 	.word	0x0801ef1c
 8003a7c:	0801f33c 	.word	0x0801f33c
 8003a80:	2400278c 	.word	0x2400278c

08003a84 <Sensor_GetData>:

const SensorData_t* Sensor_GetData(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
    return &sensor_data;
 8003a88:	4b02      	ldr	r3, [pc, #8]	@ (8003a94 <Sensor_GetData+0x10>)
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr
 8003a94:	2400278c 	.word	0x2400278c

08003a98 <Sensor_GetTemperature_ISR>:
 * @brief   (ISR-safe , mutex )
 * @note ISR      
 * @warning    
 */
int32_t Sensor_GetTemperature_ISR(uint8_t ch, float *temp_c)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	6039      	str	r1, [r7, #0]
 8003aa2:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH || temp_c == NULL) {
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	2b05      	cmp	r3, #5
 8003aa8:	d802      	bhi.n	8003ab0 <Sensor_GetTemperature_ISR+0x18>
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d102      	bne.n	8003ab6 <Sensor_GetTemperature_ISR+0x1e>
        return -1;
 8003ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab4:	e013      	b.n	8003ade <Sensor_GetTemperature_ISR+0x46>
    }

    if (sensor_data.adc.sensor_fault[ch]) {
 8003ab6:	79fb      	ldrb	r3, [r7, #7]
 8003ab8:	4a0c      	ldr	r2, [pc, #48]	@ (8003aec <Sensor_GetTemperature_ISR+0x54>)
 8003aba:	4413      	add	r3, r2
 8003abc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <Sensor_GetTemperature_ISR+0x32>
        return -1;
 8003ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac8:	e009      	b.n	8003ade <Sensor_GetTemperature_ISR+0x46>
    }

    //   (float 32 -  )
    *temp_c = sensor_data.adc.temp_c[ch];
 8003aca:	79fb      	ldrb	r3, [r7, #7]
 8003acc:	4a07      	ldr	r2, [pc, #28]	@ (8003aec <Sensor_GetTemperature_ISR+0x54>)
 8003ace:	3312      	adds	r3, #18
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	601a      	str	r2, [r3, #0]
    return 0;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	2400278c 	.word	0x2400278c

08003af0 <u16le>:

/**
 * @brief Little-Endian 16 
 */
static inline uint16_t u16le(const uint8_t *p)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
    return (uint16_t)p[1] | ((uint16_t)p[0] << 8);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	3301      	adds	r3, #1
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	b21a      	sxth	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	b21b      	sxth	r3, r3
 8003b06:	021b      	lsls	r3, r3, #8
 8003b08:	b21b      	sxth	r3, r3
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	b21b      	sxth	r3, r3
 8003b0e:	b29b      	uxth	r3, r3
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <temp_raw_to_celsius>:
/**
 * @brief ADC Raw   
 * @details TMP235: V_out = 1.25V + (T_C  5mV/C), ADC 16-bit, Vref=3.3V
 */
static float temp_raw_to_celsius(uint16_t adc_val)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	80fb      	strh	r3, [r7, #6]
    // ADC   (0~65535  0~3.3V)
    float voltage = ((float)adc_val / 65535.0f) * 3.3f;
 8003b26:	88fb      	ldrh	r3, [r7, #6]
 8003b28:	ee07 3a90 	vmov	s15, r3
 8003b2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b30:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003b70 <temp_raw_to_celsius+0x54>
 8003b34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b38:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003b74 <temp_raw_to_celsius+0x58>
 8003b3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b40:	edc7 7a03 	vstr	s15, [r7, #12]

    //   
    float temp_c = (voltage - 1.25f) / 0.005f;
 8003b44:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b48:	eeb7 7a04 	vmov.f32	s14, #116	@ 0x3fa00000  1.250
 8003b4c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8003b50:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8003b78 <temp_raw_to_celsius+0x5c>
 8003b54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b58:	edc7 7a02 	vstr	s15, [r7, #8]

    return temp_c;
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	ee07 3a90 	vmov	s15, r3
}
 8003b62:	eeb0 0a67 	vmov.f32	s0, s15
 8003b66:	3714      	adds	r7, #20
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr
 8003b70:	477fff00 	.word	0x477fff00
 8003b74:	40533333 	.word	0x40533333
 8003b78:	3ba3d70a 	.word	0x3ba3d70a

08003b7c <check_temp_sensor_fault>:
/**
 * @brief    
 * @details : -40C ~ 125C
 */
static void check_temp_sensor_fault(uint8_t ch, float temp)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b0a8      	sub	sp, #160	@ 0xa0
 8003b80:	af06      	add	r7, sp, #24
 8003b82:	4603      	mov	r3, r0
 8003b84:	ed87 0a00 	vstr	s0, [r7]
 8003b88:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003b8a:	79fb      	ldrb	r3, [r7, #7]
 8003b8c:	2b05      	cmp	r3, #5
 8003b8e:	d85c      	bhi.n	8003c4a <check_temp_sensor_fault+0xce>
        return;
    }

    if (temp < TEMP_MIN_VALID || temp > TEMP_MAX_VALID) {
 8003b90:	edd7 7a00 	vldr	s15, [r7]
 8003b94:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8003c54 <check_temp_sensor_fault+0xd8>
 8003b98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ba0:	d408      	bmi.n	8003bb4 <check_temp_sensor_fault+0x38>
 8003ba2:	edd7 7a00 	vldr	s15, [r7]
 8003ba6:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8003c58 <check_temp_sensor_fault+0xdc>
 8003baa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bb2:	dd2a      	ble.n	8003c0a <check_temp_sensor_fault+0x8e>
        //  
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003bb4:	79fb      	ldrb	r3, [r7, #7]
 8003bb6:	4a29      	ldr	r2, [pc, #164]	@ (8003c5c <check_temp_sensor_fault+0xe0>)
 8003bb8:	4413      	add	r3, r2
 8003bba:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d144      	bne.n	8003c4c <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 1;
 8003bc2:	79fb      	ldrb	r3, [r7, #7]
 8003bc4:	4a25      	ldr	r2, [pc, #148]	@ (8003c5c <check_temp_sensor_fault+0xe0>)
 8003bc6:	4413      	add	r3, r2
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

            //   ( 1)
            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg),
 8003bce:	79f9      	ldrb	r1, [r7, #7]
 8003bd0:	edd7 7a00 	vldr	s15, [r7]
 8003bd4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bd8:	f107 0008 	add.w	r0, r7, #8
 8003bdc:	f04f 0200 	mov.w	r2, #0
 8003be0:	4b1f      	ldr	r3, [pc, #124]	@ (8003c60 <check_temp_sensor_fault+0xe4>)
 8003be2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003be6:	f04f 0200 	mov.w	r2, #0
 8003bea:	4b1e      	ldr	r3, [pc, #120]	@ (8003c64 <check_temp_sensor_fault+0xe8>)
 8003bec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003bf0:	ed8d 7b00 	vstr	d7, [sp]
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	4a1c      	ldr	r2, [pc, #112]	@ (8003c68 <check_temp_sensor_fault+0xec>)
 8003bf8:	2180      	movs	r1, #128	@ 0x80
 8003bfa:	f016 fee7 	bl	801a9cc <sniprintf>
                     "TEMP_FAULT: CH%u = %.1fC (Range: %.0f~%.0f)\r\n",
                     ch, temp, TEMP_MIN_VALID, TEMP_MAX_VALID);
            LogFifo_Push(msg);
 8003bfe:	f107 0308 	add.w	r3, r7, #8
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fd ff6a 	bl	8001adc <LogFifo_Push>
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003c08:	e020      	b.n	8003c4c <check_temp_sensor_fault+0xd0>
        }
    } else {
        //  
        if (sensor_data.adc.sensor_fault[ch]) {
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	4a13      	ldr	r2, [pc, #76]	@ (8003c5c <check_temp_sensor_fault+0xe0>)
 8003c0e:	4413      	add	r3, r2
 8003c10:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d019      	beq.n	8003c4c <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 0;
 8003c18:	79fb      	ldrb	r3, [r7, #7]
 8003c1a:	4a10      	ldr	r2, [pc, #64]	@ (8003c5c <check_temp_sensor_fault+0xe0>)
 8003c1c:	4413      	add	r3, r2
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg), "TEMP_OK: CH%u = %.1fC\r\n", ch, temp);
 8003c24:	79fb      	ldrb	r3, [r7, #7]
 8003c26:	edd7 7a00 	vldr	s15, [r7]
 8003c2a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c2e:	f107 0008 	add.w	r0, r7, #8
 8003c32:	ed8d 7b00 	vstr	d7, [sp]
 8003c36:	4a0d      	ldr	r2, [pc, #52]	@ (8003c6c <check_temp_sensor_fault+0xf0>)
 8003c38:	2180      	movs	r1, #128	@ 0x80
 8003c3a:	f016 fec7 	bl	801a9cc <sniprintf>
            LogFifo_Push(msg);
 8003c3e:	f107 0308 	add.w	r3, r7, #8
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fd ff4a 	bl	8001adc <LogFifo_Push>
 8003c48:	e000      	b.n	8003c4c <check_temp_sensor_fault+0xd0>
        return;
 8003c4a:	bf00      	nop
        }
    }
}
 8003c4c:	3788      	adds	r7, #136	@ 0x88
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	c2200000 	.word	0xc2200000
 8003c58:	42fa0000 	.word	0x42fa0000
 8003c5c:	2400278c 	.word	0x2400278c
 8003c60:	405f4000 	.word	0x405f4000
 8003c64:	c0440000 	.word	0xc0440000
 8003c68:	0801ef6c 	.word	0x0801ef6c
 8003c6c:	0801ef9c 	.word	0x0801ef9c

08003c70 <apply_outlier_filter>:
 * @param new_temp    (C)
 * @return   (C) -    
 * @details    10C        
 */
static float apply_outlier_filter(uint8_t ch, float new_temp)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b0aa      	sub	sp, #168	@ 0xa8
 8003c74:	af06      	add	r7, sp, #24
 8003c76:	4603      	mov	r3, r0
 8003c78:	ed87 0a00 	vstr	s0, [r7]
 8003c7c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003c7e:	79fb      	ldrb	r3, [r7, #7]
 8003c80:	2b05      	cmp	r3, #5
 8003c82:	d901      	bls.n	8003c88 <apply_outlier_filter+0x18>
        return new_temp;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	e067      	b.n	8003d58 <apply_outlier_filter+0xe8>
    }

    //         
    if (temp_last_valid[ch] == 0.0f) {
 8003c88:	79fb      	ldrb	r3, [r7, #7]
 8003c8a:	4a37      	ldr	r2, [pc, #220]	@ (8003d68 <apply_outlier_filter+0xf8>)
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	4413      	add	r3, r2
 8003c90:	edd3 7a00 	vldr	s15, [r3]
 8003c94:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c9c:	d107      	bne.n	8003cae <apply_outlier_filter+0x3e>
        temp_last_valid[ch] = new_temp;
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	4a31      	ldr	r2, [pc, #196]	@ (8003d68 <apply_outlier_filter+0xf8>)
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	4413      	add	r3, r2
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	601a      	str	r2, [r3, #0]
        return new_temp;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	e054      	b.n	8003d58 <apply_outlier_filter+0xe8>
    }

    //    
    float delta = new_temp - temp_last_valid[ch];
 8003cae:	79fb      	ldrb	r3, [r7, #7]
 8003cb0:	4a2d      	ldr	r2, [pc, #180]	@ (8003d68 <apply_outlier_filter+0xf8>)
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4413      	add	r3, r2
 8003cb6:	edd3 7a00 	vldr	s15, [r3]
 8003cba:	ed97 7a00 	vldr	s14, [r7]
 8003cbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cc2:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    float abs_delta = (delta > 0) ? delta : -delta;  // 
 8003cc6:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003cca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cd2:	dd02      	ble.n	8003cda <apply_outlier_filter+0x6a>
 8003cd4:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003cd8:	e003      	b.n	8003ce2 <apply_outlier_filter+0x72>
 8003cda:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003cde:	eef1 7a67 	vneg.f32	s15, s15
 8003ce2:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    // 10C    
    if (abs_delta > TEMP_OUTLIER_THRESHOLD) {
 8003ce6:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8003cea:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003cee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cf6:	dd28      	ble.n	8003d4a <apply_outlier_filter+0xda>
        //  -   
        char msg[MAX_LOG_MSG_LEN];
        snprintf(msg, sizeof(msg),
 8003cf8:	79fa      	ldrb	r2, [r7, #7]
 8003cfa:	edd7 7a00 	vldr	s15, [r7]
 8003cfe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                 "TEMP_OUTLIER: CH%u = %.1fC (prev=%.1fC, delta=%.1fC)\r\n",
                 ch, new_temp, temp_last_valid[ch], delta);
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	4918      	ldr	r1, [pc, #96]	@ (8003d68 <apply_outlier_filter+0xf8>)
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	edd3 6a00 	vldr	s13, [r3]
        snprintf(msg, sizeof(msg),
 8003d0e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003d12:	edd7 5a23 	vldr	s11, [r7, #140]	@ 0x8c
 8003d16:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8003d1a:	f107 0008 	add.w	r0, r7, #8
 8003d1e:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003d22:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003d26:	ed8d 7b00 	vstr	d7, [sp]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	4a0f      	ldr	r2, [pc, #60]	@ (8003d6c <apply_outlier_filter+0xfc>)
 8003d2e:	2180      	movs	r1, #128	@ 0x80
 8003d30:	f016 fe4c 	bl	801a9cc <sniprintf>
        LogFifo_Push(msg);
 8003d34:	f107 0308 	add.w	r3, r7, #8
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fd fecf 	bl	8001adc <LogFifo_Push>

        return temp_last_valid[ch];  //    
 8003d3e:	79fb      	ldrb	r3, [r7, #7]
 8003d40:	4a09      	ldr	r2, [pc, #36]	@ (8003d68 <apply_outlier_filter+0xf8>)
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	4413      	add	r3, r2
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	e006      	b.n	8003d58 <apply_outlier_filter+0xe8>
    }

    //     -   
    temp_last_valid[ch] = new_temp;
 8003d4a:	79fb      	ldrb	r3, [r7, #7]
 8003d4c:	4a06      	ldr	r2, [pc, #24]	@ (8003d68 <apply_outlier_filter+0xf8>)
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4413      	add	r3, r2
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	601a      	str	r2, [r3, #0]
    return new_temp;
 8003d56:	683b      	ldr	r3, [r7, #0]
}
 8003d58:	ee07 3a90 	vmov	s15, r3
 8003d5c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d60:	3790      	adds	r7, #144	@ 0x90
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	24002888 	.word	0x24002888
 8003d6c:	0801efb8 	.word	0x0801efb8

08003d70 <apply_moving_average_filter>:
 * @param ch    (0~5)
 * @param new_temp    (C)
 * @return   (C)
 */
static float apply_moving_average_filter(uint8_t ch, float new_temp)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	4603      	mov	r3, r0
 8003d78:	ed87 0a00 	vstr	s0, [r7]
 8003d7c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003d7e:	79fb      	ldrb	r3, [r7, #7]
 8003d80:	2b05      	cmp	r3, #5
 8003d82:	d902      	bls.n	8003d8a <apply_moving_average_filter+0x1a>
        return new_temp;
 8003d84:	edd7 7a00 	vldr	s15, [r7]
 8003d88:	e055      	b.n	8003e36 <apply_moving_average_filter+0xc6>
    }

    //    
    temp_filter_buffer[ch][temp_filter_index[ch]] = new_temp;
 8003d8a:	79fb      	ldrb	r3, [r7, #7]
 8003d8c:	79fa      	ldrb	r2, [r7, #7]
 8003d8e:	492d      	ldr	r1, [pc, #180]	@ (8003e44 <apply_moving_average_filter+0xd4>)
 8003d90:	5c8a      	ldrb	r2, [r1, r2]
 8003d92:	4611      	mov	r1, r2
 8003d94:	4a2c      	ldr	r2, [pc, #176]	@ (8003e48 <apply_moving_average_filter+0xd8>)
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	440b      	add	r3, r1
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	601a      	str	r2, [r3, #0]

    //   ( )
    temp_filter_index[ch]++;
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	4a27      	ldr	r2, [pc, #156]	@ (8003e44 <apply_moving_average_filter+0xd4>)
 8003da6:	5cd2      	ldrb	r2, [r2, r3]
 8003da8:	3201      	adds	r2, #1
 8003daa:	b2d1      	uxtb	r1, r2
 8003dac:	4a25      	ldr	r2, [pc, #148]	@ (8003e44 <apply_moving_average_filter+0xd4>)
 8003dae:	54d1      	strb	r1, [r2, r3]
    if (temp_filter_index[ch] >= TEMP_FILTER_SIZE) {
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	4a24      	ldr	r2, [pc, #144]	@ (8003e44 <apply_moving_average_filter+0xd4>)
 8003db4:	5cd3      	ldrb	r3, [r2, r3]
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d907      	bls.n	8003dca <apply_moving_average_filter+0x5a>
        temp_filter_index[ch] = 0;
 8003dba:	79fb      	ldrb	r3, [r7, #7]
 8003dbc:	4a21      	ldr	r2, [pc, #132]	@ (8003e44 <apply_moving_average_filter+0xd4>)
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	54d1      	strb	r1, [r2, r3]
        temp_filter_filled[ch] = 1;  //   
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	4a21      	ldr	r2, [pc, #132]	@ (8003e4c <apply_moving_average_filter+0xdc>)
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	54d1      	strb	r1, [r2, r3]
    }

    //  
    float sum = 0.0f;
 8003dca:	f04f 0300 	mov.w	r3, #0
 8003dce:	60fb      	str	r3, [r7, #12]
    uint8_t count = temp_filter_filled[ch] ? TEMP_FILTER_SIZE : temp_filter_index[ch];
 8003dd0:	79fb      	ldrb	r3, [r7, #7]
 8003dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8003e4c <apply_moving_average_filter+0xdc>)
 8003dd4:	5cd3      	ldrb	r3, [r2, r3]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d103      	bne.n	8003de2 <apply_moving_average_filter+0x72>
 8003dda:	79fb      	ldrb	r3, [r7, #7]
 8003ddc:	4a19      	ldr	r2, [pc, #100]	@ (8003e44 <apply_moving_average_filter+0xd4>)
 8003dde:	5cd3      	ldrb	r3, [r2, r3]
 8003de0:	e000      	b.n	8003de4 <apply_moving_average_filter+0x74>
 8003de2:	2304      	movs	r3, #4
 8003de4:	72bb      	strb	r3, [r7, #10]

    for (uint8_t i = 0; i < count; i++) {
 8003de6:	2300      	movs	r3, #0
 8003de8:	72fb      	strb	r3, [r7, #11]
 8003dea:	e011      	b.n	8003e10 <apply_moving_average_filter+0xa0>
        sum += temp_filter_buffer[ch][i];
 8003dec:	79fa      	ldrb	r2, [r7, #7]
 8003dee:	7afb      	ldrb	r3, [r7, #11]
 8003df0:	4915      	ldr	r1, [pc, #84]	@ (8003e48 <apply_moving_average_filter+0xd8>)
 8003df2:	0092      	lsls	r2, r2, #2
 8003df4:	4413      	add	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	440b      	add	r3, r1
 8003dfa:	edd3 7a00 	vldr	s15, [r3]
 8003dfe:	ed97 7a03 	vldr	s14, [r7, #12]
 8003e02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e06:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < count; i++) {
 8003e0a:	7afb      	ldrb	r3, [r7, #11]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	72fb      	strb	r3, [r7, #11]
 8003e10:	7afa      	ldrb	r2, [r7, #11]
 8003e12:	7abb      	ldrb	r3, [r7, #10]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d3e9      	bcc.n	8003dec <apply_moving_average_filter+0x7c>
    }

    return (count > 0) ? (sum / (float)count) : new_temp;
 8003e18:	7abb      	ldrb	r3, [r7, #10]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d009      	beq.n	8003e32 <apply_moving_average_filter+0xc2>
 8003e1e:	7abb      	ldrb	r3, [r7, #10]
 8003e20:	ee07 3a90 	vmov	s15, r3
 8003e24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e28:	edd7 6a03 	vldr	s13, [r7, #12]
 8003e2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e30:	e001      	b.n	8003e36 <apply_moving_average_filter+0xc6>
 8003e32:	edd7 7a00 	vldr	s15, [r7]
}
 8003e36:	eeb0 0a67 	vmov.f32	s0, s15
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	24002878 	.word	0x24002878
 8003e48:	24002818 	.word	0x24002818
 8003e4c:	24002880 	.word	0x24002880

08003e50 <SMA_Init>:
static float SMA_CalculateFanDuty(float current_temp, float target_temp);

/* ========== Public Functions ========== */

void SMA_Init(uint32_t control_period_ms)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
    memset(&sma_ctrl, 0, sizeof(SMA_Controller_t));
 8003e58:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	480b      	ldr	r0, [pc, #44]	@ (8003e8c <SMA_Init+0x3c>)
 8003e60:	f016 ff4e 	bl	801ad00 <memset>
    sma_ctrl.control_period_ms = control_period_ms;
 8003e64:	4a09      	ldr	r2, [pc, #36]	@ (8003e8c <SMA_Init+0x3c>)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

    SMA_InitChannels();
 8003e6c:	f000 fb26 	bl	80044bc <SMA_InitChannels>
    SMA_InitPWM();
 8003e70:	f000 fae8 	bl	8004444 <SMA_InitPWM>

    sma_ctrl.initialized = 1;
 8003e74:	4b05      	ldr	r3, [pc, #20]	@ (8003e8c <SMA_Init+0x3c>)
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c

    REPORT_INFO_MSG("SMA Actuator Controller Initialized (RTOS)");
 8003e7c:	4804      	ldr	r0, [pc, #16]	@ (8003e90 <SMA_Init+0x40>)
 8003e7e:	f7fd fe2d 	bl	8001adc <LogFifo_Push>
}
 8003e82:	bf00      	nop
 8003e84:	3708      	adds	r7, #8
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	240028a0 	.word	0x240028a0
 8003e90:	0801eff8 	.word	0x0801eff8

08003e94 <SMA_SetMode>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetMode(uint8_t ch, SMA_ControlMode_t mode)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b086      	sub	sp, #24
 8003e98:	af02      	add	r7, sp, #8
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	460a      	mov	r2, r1
 8003e9e:	71fb      	strb	r3, [r7, #7]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	71bb      	strb	r3, [r7, #6]
    if (ch >= SMA_MAX_CHANNELS) {
 8003ea4:	79fb      	ldrb	r3, [r7, #7]
 8003ea6:	2b05      	cmp	r3, #5
 8003ea8:	d90a      	bls.n	8003ec0 <SMA_SetMode+0x2c>
        REPORT_ERROR_MSG("Invalid channel");
 8003eaa:	4b19      	ldr	r3, [pc, #100]	@ (8003f10 <SMA_SetMode+0x7c>)
 8003eac:	9300      	str	r3, [sp, #0]
 8003eae:	2300      	movs	r3, #0
 8003eb0:	2249      	movs	r2, #73	@ 0x49
 8003eb2:	4918      	ldr	r1, [pc, #96]	@ (8003f14 <SMA_SetMode+0x80>)
 8003eb4:	4818      	ldr	r0, [pc, #96]	@ (8003f18 <SMA_SetMode+0x84>)
 8003eb6:	f7fd fdb9 	bl	8001a2c <ReportError>
        return -1;
 8003eba:	f04f 33ff 	mov.w	r3, #4294967295
 8003ebe:	e022      	b.n	8003f06 <SMA_SetMode+0x72>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8003ec0:	79fa      	ldrb	r2, [r7, #7]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	4413      	add	r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	4a14      	ldr	r2, [pc, #80]	@ (8003f1c <SMA_SetMode+0x88>)
 8003ecc:	4413      	add	r3, r2
 8003ece:	60fb      	str	r3, [r7, #12]

    if (channel->mode != mode) {
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	79ba      	ldrb	r2, [r7, #6]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d011      	beq.n	8003efe <SMA_SetMode+0x6a>
        SMA_PID_Reset(&channel->pid);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	3318      	adds	r3, #24
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f000 fdbe 	bl	8004a60 <SMA_PID_Reset>

        if (mode == SMA_MODE_DISABLED) {
 8003ee4:	79bb      	ldrb	r3, [r7, #6]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d109      	bne.n	8003efe <SMA_SetMode+0x6a>
            SMA_SetHardwarePWM(ch, 0.0f);
 8003eea:	79fb      	ldrb	r3, [r7, #7]
 8003eec:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8003f20 <SMA_SetMode+0x8c>
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f000 fca5 	bl	8004840 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	60da      	str	r2, [r3, #12]
        }
    }

    channel->mode = mode;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	79ba      	ldrb	r2, [r7, #6]
 8003f02:	701a      	strb	r2, [r3, #0]
    return 0;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	0801f040 	.word	0x0801f040
 8003f14:	0801f024 	.word	0x0801f024
 8003f18:	0801f380 	.word	0x0801f380
 8003f1c:	240028a0 	.word	0x240028a0
 8003f20:	00000000 	.word	0x00000000

08003f24 <SMA_SetPWM>:
/**
 * @brief  PWM 
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPWM(uint8_t ch, float duty_pct)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af02      	add	r7, sp, #8
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	ed87 0a00 	vstr	s0, [r7]
 8003f30:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8003f32:	79fb      	ldrb	r3, [r7, #7]
 8003f34:	2b05      	cmp	r3, #5
 8003f36:	d90a      	bls.n	8003f4e <SMA_SetPWM+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8003f38:	4b24      	ldr	r3, [pc, #144]	@ (8003fcc <SMA_SetPWM+0xa8>)
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	2263      	movs	r2, #99	@ 0x63
 8003f40:	4923      	ldr	r1, [pc, #140]	@ (8003fd0 <SMA_SetPWM+0xac>)
 8003f42:	4824      	ldr	r0, [pc, #144]	@ (8003fd4 <SMA_SetPWM+0xb0>)
 8003f44:	f7fd fd72 	bl	8001a2c <ReportError>
        return -1;
 8003f48:	f04f 33ff 	mov.w	r3, #4294967295
 8003f4c:	e03a      	b.n	8003fc4 <SMA_SetPWM+0xa0>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8003f4e:	79fa      	ldrb	r2, [r7, #7]
 8003f50:	4613      	mov	r3, r2
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	4413      	add	r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd8 <SMA_SetPWM+0xb4>)
 8003f5a:	4413      	add	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]

    if (channel->mode != SMA_MODE_OPEN_LOOP) {
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d00a      	beq.n	8003f7c <SMA_SetPWM+0x58>
        REPORT_ERROR_MSG("Not in OPEN_LOOP mode");
 8003f66:	4b1d      	ldr	r3, [pc, #116]	@ (8003fdc <SMA_SetPWM+0xb8>)
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	226a      	movs	r2, #106	@ 0x6a
 8003f6e:	4918      	ldr	r1, [pc, #96]	@ (8003fd0 <SMA_SetPWM+0xac>)
 8003f70:	4818      	ldr	r0, [pc, #96]	@ (8003fd4 <SMA_SetPWM+0xb0>)
 8003f72:	f7fd fd5b 	bl	8001a2c <ReportError>
        return -1;
 8003f76:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7a:	e023      	b.n	8003fc4 <SMA_SetPWM+0xa0>
    }

    if (channel->overtemp_flag) {
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00a      	beq.n	8003f9c <SMA_SetPWM+0x78>
        REPORT_ERROR_MSG("Overtemp - PWM disabled");
 8003f86:	4b16      	ldr	r3, [pc, #88]	@ (8003fe0 <SMA_SetPWM+0xbc>)
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	226f      	movs	r2, #111	@ 0x6f
 8003f8e:	4910      	ldr	r1, [pc, #64]	@ (8003fd0 <SMA_SetPWM+0xac>)
 8003f90:	4810      	ldr	r0, [pc, #64]	@ (8003fd4 <SMA_SetPWM+0xb0>)
 8003f92:	f7fd fd4b 	bl	8001a2c <ReportError>
        return -1;
 8003f96:	f04f 33ff 	mov.w	r3, #4294967295
 8003f9a:	e013      	b.n	8003fc4 <SMA_SetPWM+0xa0>
    }

    duty_pct = SMA_Clamp(duty_pct, SMA_PWM_MIN, SMA_PWM_MAX);
 8003f9c:	ed9f 1a11 	vldr	s2, [pc, #68]	@ 8003fe4 <SMA_SetPWM+0xc0>
 8003fa0:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8003fe8 <SMA_SetPWM+0xc4>
 8003fa4:	ed97 0a00 	vldr	s0, [r7]
 8003fa8:	f000 fc20 	bl	80047ec <SMA_Clamp>
 8003fac:	ed87 0a00 	vstr	s0, [r7]

    channel->pwm_duty = duty_pct;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, duty_pct);
 8003fb6:	79fb      	ldrb	r3, [r7, #7]
 8003fb8:	ed97 0a00 	vldr	s0, [r7]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f000 fc3f 	bl	8004840 <SMA_SetHardwarePWM>

    return 0;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	0801f040 	.word	0x0801f040
 8003fd0:	0801f024 	.word	0x0801f024
 8003fd4:	0801f38c 	.word	0x0801f38c
 8003fd8:	240028a0 	.word	0x240028a0
 8003fdc:	0801f050 	.word	0x0801f050
 8003fe0:	0801f068 	.word	0x0801f068
 8003fe4:	42c80000 	.word	0x42c80000
 8003fe8:	00000000 	.word	0x00000000

08003fec <SMA_SetTargetTemp>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetTemp(uint8_t ch, float temp_c)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af02      	add	r7, sp, #8
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	ed87 0a00 	vstr	s0, [r7]
 8003ff8:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8003ffa:	79fb      	ldrb	r3, [r7, #7]
 8003ffc:	2b05      	cmp	r3, #5
 8003ffe:	d90a      	bls.n	8004016 <SMA_SetTargetTemp+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8004000:	4b1f      	ldr	r3, [pc, #124]	@ (8004080 <SMA_SetTargetTemp+0x94>)
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	2300      	movs	r3, #0
 8004006:	2282      	movs	r2, #130	@ 0x82
 8004008:	491e      	ldr	r1, [pc, #120]	@ (8004084 <SMA_SetTargetTemp+0x98>)
 800400a:	481f      	ldr	r0, [pc, #124]	@ (8004088 <SMA_SetTargetTemp+0x9c>)
 800400c:	f7fd fd0e 	bl	8001a2c <ReportError>
        return -1;
 8004010:	f04f 33ff 	mov.w	r3, #4294967295
 8004014:	e02f      	b.n	8004076 <SMA_SetTargetTemp+0x8a>
    }

    if (temp_c < SMA_TEMP_MIN || temp_c > SMA_TEMP_MAX_SAFE) {
 8004016:	edd7 7a00 	vldr	s15, [r7]
 800401a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800401e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004022:	d408      	bmi.n	8004036 <SMA_SetTargetTemp+0x4a>
 8004024:	edd7 7a00 	vldr	s15, [r7]
 8004028:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800408c <SMA_SetTargetTemp+0xa0>
 800402c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004034:	dd0a      	ble.n	800404c <SMA_SetTargetTemp+0x60>
        REPORT_ERROR_MSG("Target temp out of range");
 8004036:	4b16      	ldr	r3, [pc, #88]	@ (8004090 <SMA_SetTargetTemp+0xa4>)
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	2300      	movs	r3, #0
 800403c:	2287      	movs	r2, #135	@ 0x87
 800403e:	4911      	ldr	r1, [pc, #68]	@ (8004084 <SMA_SetTargetTemp+0x98>)
 8004040:	4811      	ldr	r0, [pc, #68]	@ (8004088 <SMA_SetTargetTemp+0x9c>)
 8004042:	f7fd fcf3 	bl	8001a2c <ReportError>
        return -1;
 8004046:	f04f 33ff 	mov.w	r3, #4294967295
 800404a:	e014      	b.n	8004076 <SMA_SetTargetTemp+0x8a>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800404c:	79fa      	ldrb	r2, [r7, #7]
 800404e:	4613      	mov	r3, r2
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	4413      	add	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4a0f      	ldr	r2, [pc, #60]	@ (8004094 <SMA_SetTargetTemp+0xa8>)
 8004058:	4413      	add	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]
    channel->target_temp = temp_c;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	683a      	ldr	r2, [r7, #0]
 8004060:	605a      	str	r2, [r3, #4]

    if (channel->mode != SMA_MODE_TEMP_CONTROL) {
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	2b02      	cmp	r3, #2
 8004068:	d004      	beq.n	8004074 <SMA_SetTargetTemp+0x88>
        SMA_SetMode(ch, SMA_MODE_TEMP_CONTROL);
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	2102      	movs	r1, #2
 800406e:	4618      	mov	r0, r3
 8004070:	f7ff ff10 	bl	8003e94 <SMA_SetMode>
    }

    return 0;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	0801f040 	.word	0x0801f040
 8004084:	0801f024 	.word	0x0801f024
 8004088:	0801f398 	.word	0x0801f398
 800408c:	42c80000 	.word	0x42c80000
 8004090:	0801f080 	.word	0x0801f080
 8004094:	240028a0 	.word	0x240028a0

08004098 <SMA_SetTargetForce>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetForce(uint8_t ch, float force_n)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af02      	add	r7, sp, #8
 800409e:	4603      	mov	r3, r0
 80040a0:	ed87 0a00 	vstr	s0, [r7]
 80040a4:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 80040a6:	79fb      	ldrb	r3, [r7, #7]
 80040a8:	2b05      	cmp	r3, #5
 80040aa:	d90a      	bls.n	80040c2 <SMA_SetTargetForce+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 80040ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <SMA_SetTargetForce+0x80>)
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	2300      	movs	r3, #0
 80040b2:	229c      	movs	r2, #156	@ 0x9c
 80040b4:	4919      	ldr	r1, [pc, #100]	@ (800411c <SMA_SetTargetForce+0x84>)
 80040b6:	481a      	ldr	r0, [pc, #104]	@ (8004120 <SMA_SetTargetForce+0x88>)
 80040b8:	f7fd fcb8 	bl	8001a2c <ReportError>
        return -1;
 80040bc:	f04f 33ff 	mov.w	r3, #4294967295
 80040c0:	e026      	b.n	8004110 <SMA_SetTargetForce+0x78>
    }

    if (force_n < 0.0f) {
 80040c2:	edd7 7a00 	vldr	s15, [r7]
 80040c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ce:	d50a      	bpl.n	80040e6 <SMA_SetTargetForce+0x4e>
        REPORT_ERROR_MSG("Target force must be positive");
 80040d0:	4b14      	ldr	r3, [pc, #80]	@ (8004124 <SMA_SetTargetForce+0x8c>)
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	2300      	movs	r3, #0
 80040d6:	22a1      	movs	r2, #161	@ 0xa1
 80040d8:	4910      	ldr	r1, [pc, #64]	@ (800411c <SMA_SetTargetForce+0x84>)
 80040da:	4811      	ldr	r0, [pc, #68]	@ (8004120 <SMA_SetTargetForce+0x88>)
 80040dc:	f7fd fca6 	bl	8001a2c <ReportError>
        return -1;
 80040e0:	f04f 33ff 	mov.w	r3, #4294967295
 80040e4:	e014      	b.n	8004110 <SMA_SetTargetForce+0x78>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80040e6:	79fa      	ldrb	r2, [r7, #7]
 80040e8:	4613      	mov	r3, r2
 80040ea:	011b      	lsls	r3, r3, #4
 80040ec:	4413      	add	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004128 <SMA_SetTargetForce+0x90>)
 80040f2:	4413      	add	r3, r2
 80040f4:	60fb      	str	r3, [r7, #12]
    channel->target_force = force_n;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	611a      	str	r2, [r3, #16]

    if (channel->mode != SMA_MODE_FORCE_CONTROL) {
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	2b03      	cmp	r3, #3
 8004102:	d004      	beq.n	800410e <SMA_SetTargetForce+0x76>
        SMA_SetMode(ch, SMA_MODE_FORCE_CONTROL);
 8004104:	79fb      	ldrb	r3, [r7, #7]
 8004106:	2103      	movs	r1, #3
 8004108:	4618      	mov	r0, r3
 800410a:	f7ff fec3 	bl	8003e94 <SMA_SetMode>
    }

    return 0;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	0801f040 	.word	0x0801f040
 800411c:	0801f024 	.word	0x0801f024
 8004120:	0801f3ac 	.word	0x0801f3ac
 8004124:	0801f09c 	.word	0x0801f09c
 8004128:	240028a0 	.word	0x240028a0

0800412c <SMA_SetPIDGains>:
/**
 * @brief PID  
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPIDGains(uint8_t ch, float kp, float ki, float kd)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b088      	sub	sp, #32
 8004130:	af02      	add	r7, sp, #8
 8004132:	4603      	mov	r3, r0
 8004134:	ed87 0a02 	vstr	s0, [r7, #8]
 8004138:	edc7 0a01 	vstr	s1, [r7, #4]
 800413c:	ed87 1a00 	vstr	s2, [r7]
 8004140:	73fb      	strb	r3, [r7, #15]
    if (ch >= SMA_MAX_CHANNELS) {
 8004142:	7bfb      	ldrb	r3, [r7, #15]
 8004144:	2b05      	cmp	r3, #5
 8004146:	d90a      	bls.n	800415e <SMA_SetPIDGains+0x32>
        REPORT_ERROR_MSG("Invalid channel");
 8004148:	4b12      	ldr	r3, [pc, #72]	@ (8004194 <SMA_SetPIDGains+0x68>)
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	2300      	movs	r3, #0
 800414e:	22b6      	movs	r2, #182	@ 0xb6
 8004150:	4911      	ldr	r1, [pc, #68]	@ (8004198 <SMA_SetPIDGains+0x6c>)
 8004152:	4812      	ldr	r0, [pc, #72]	@ (800419c <SMA_SetPIDGains+0x70>)
 8004154:	f7fd fc6a 	bl	8001a2c <ReportError>
        return -1;
 8004158:	f04f 33ff 	mov.w	r3, #4294967295
 800415c:	e015      	b.n	800418a <SMA_SetPIDGains+0x5e>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800415e:	7bfa      	ldrb	r2, [r7, #15]
 8004160:	4613      	mov	r3, r2
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	4413      	add	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4a0d      	ldr	r2, [pc, #52]	@ (80041a0 <SMA_SetPIDGains+0x74>)
 800416a:	4413      	add	r3, r2
 800416c:	617b      	str	r3, [r7, #20]
    channel->pid.kp = kp;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	619a      	str	r2, [r3, #24]
    channel->pid.ki = ki;
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	61da      	str	r2, [r3, #28]
    channel->pid.kd = kd;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	621a      	str	r2, [r3, #32]
    channel->pid.integral = 0.0f;
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	f04f 0200 	mov.w	r2, #0
 8004186:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3718      	adds	r7, #24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	0801f040 	.word	0x0801f040
 8004198:	0801f024 	.word	0x0801f024
 800419c:	0801f3c0 	.word	0x0801f3c0
 80041a0:	240028a0 	.word	0x240028a0

080041a4 <SMA_Update>:
 * @brief   (PID + PWM)
 * @note ControlTask ,  smaChannelMutex   
 * @note    SMA_UpdateFans()  
 */
void SMA_Update(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 80041aa:	4b33      	ldr	r3, [pc, #204]	@ (8004278 <SMA_Update+0xd4>)
 80041ac:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d05d      	beq.n	8004270 <SMA_Update+0xcc>
        return;
    }

    float dt = (float)sma_ctrl.control_period_ms / 1000.0f;
 80041b4:	4b30      	ldr	r3, [pc, #192]	@ (8004278 <SMA_Update+0xd4>)
 80041b6:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80041ba:	ee07 3a90 	vmov	s15, r3
 80041be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041c2:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 800427c <SMA_Update+0xd8>
 80041c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041ca:	edc7 7a02 	vstr	s15, [r7, #8]

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80041ce:	2300      	movs	r3, #0
 80041d0:	73fb      	strb	r3, [r7, #15]
 80041d2:	e049      	b.n	8004268 <SMA_Update+0xc4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80041d4:	7bfa      	ldrb	r2, [r7, #15]
 80041d6:	4613      	mov	r3, r2
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	4413      	add	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4a26      	ldr	r2, [pc, #152]	@ (8004278 <SMA_Update+0xd4>)
 80041e0:	4413      	add	r3, r2
 80041e2:	607b      	str	r3, [r7, #4]

        //    (ISR-safe  )
        float temp_c;
        if (Sensor_GetTemperature_ISR(ch, &temp_c) == 0) {
 80041e4:	463a      	mov	r2, r7
 80041e6:	7bfb      	ldrb	r3, [r7, #15]
 80041e8:	4611      	mov	r1, r2
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff fc54 	bl	8003a98 <Sensor_GetTemperature_ISR>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d102      	bne.n	80041fc <SMA_Update+0x58>
            channel->current_temp = temp_c;
 80041f6:	683a      	ldr	r2, [r7, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	609a      	str	r2, [r3, #8]
        }

        //  
        SMA_SafetyCheck(ch);
 80041fc:	7bfb      	ldrb	r3, [r7, #15]
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 fa94 	bl	800472c <SMA_SafetyCheck>

        //  
        switch (channel->mode) {
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	3b01      	subs	r3, #1
 800420a:	2b03      	cmp	r3, #3
 800420c:	d818      	bhi.n	8004240 <SMA_Update+0x9c>
 800420e:	a201      	add	r2, pc, #4	@ (adr r2, 8004214 <SMA_Update+0x70>)
 8004210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004214:	08004257 	.word	0x08004257
 8004218:	08004225 	.word	0x08004225
 800421c:	08004233 	.word	0x08004233
 8004220:	08004257 	.word	0x08004257
            case SMA_MODE_TEMP_CONTROL:
                SMA_UpdateTempControl(ch, dt);
 8004224:	7bfb      	ldrb	r3, [r7, #15]
 8004226:	ed97 0a02 	vldr	s0, [r7, #8]
 800422a:	4618      	mov	r0, r3
 800422c:	f000 f9a0 	bl	8004570 <SMA_UpdateTempControl>
                break;
 8004230:	e012      	b.n	8004258 <SMA_Update+0xb4>

            case SMA_MODE_FORCE_CONTROL:
                SMA_UpdateForceControl(ch, dt);
 8004232:	7bfb      	ldrb	r3, [r7, #15]
 8004234:	ed97 0a02 	vldr	s0, [r7, #8]
 8004238:	4618      	mov	r0, r3
 800423a:	f000 fa17 	bl	800466c <SMA_UpdateForceControl>
                break;
 800423e:	e00b      	b.n	8004258 <SMA_Update+0xb4>
                //   
                break;

            case SMA_MODE_DISABLED:
            default:
                SMA_SetHardwarePWM(ch, 0.0f);
 8004240:	7bfb      	ldrb	r3, [r7, #15]
 8004242:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8004280 <SMA_Update+0xdc>
 8004246:	4618      	mov	r0, r3
 8004248:	f000 fafa 	bl	8004840 <SMA_SetHardwarePWM>
                channel->pwm_duty = 0.0f;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f04f 0200 	mov.w	r2, #0
 8004252:	60da      	str	r2, [r3, #12]
                break;
 8004254:	e000      	b.n	8004258 <SMA_Update+0xb4>
                break;
 8004256:	bf00      	nop
        }

        channel->last_update_ms = HAL_GetTick();
 8004258:	f001 fc3a 	bl	8005ad0 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	639a      	str	r2, [r3, #56]	@ 0x38
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004262:	7bfb      	ldrb	r3, [r7, #15]
 8004264:	3301      	adds	r3, #1
 8004266:	73fb      	strb	r3, [r7, #15]
 8004268:	7bfb      	ldrb	r3, [r7, #15]
 800426a:	2b05      	cmp	r3, #5
 800426c:	d9b2      	bls.n	80041d4 <SMA_Update+0x30>
 800426e:	e000      	b.n	8004272 <SMA_Update+0xce>
        return;
 8004270:	bf00      	nop
    }
}
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	240028a0 	.word	0x240028a0
 800427c:	447a0000 	.word	0x447a0000
 8004280:	00000000 	.word	0x00000000

08004284 <SMA_UpdateFans>:
 * @brief    (I2C  )
 * @note ControlTask ,  i2cMutex   
 * @note SMA_Update()  I2C mutex   
 */
void SMA_UpdateFans(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 800428a:	4b2b      	ldr	r3, [pc, #172]	@ (8004338 <SMA_UpdateFans+0xb4>)
 800428c:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8004290:	2b00      	cmp	r3, #0
 8004292:	d04d      	beq.n	8004330 <SMA_UpdateFans+0xac>
        return;
    }

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004294:	2300      	movs	r3, #0
 8004296:	73fb      	strb	r3, [r7, #15]
 8004298:	e046      	b.n	8004328 <SMA_UpdateFans+0xa4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800429a:	7bfa      	ldrb	r2, [r7, #15]
 800429c:	4613      	mov	r3, r2
 800429e:	011b      	lsls	r3, r3, #4
 80042a0:	4413      	add	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4a24      	ldr	r2, [pc, #144]	@ (8004338 <SMA_UpdateFans+0xb4>)
 80042a6:	4413      	add	r3, r2
 80042a8:	607b      	str	r3, [r7, #4]

        //      
        if (!channel->fan_auto_enable) {
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d035      	beq.n	8004320 <SMA_UpdateFans+0x9c>
            continue;
        }

        //   
        if (channel->mode == SMA_MODE_DISABLED) {
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10a      	bne.n	80042d2 <SMA_UpdateFans+0x4e>
            channel->fan_duty = 0.0f;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f04f 0200 	mov.w	r2, #0
 80042c2:	63da      	str	r2, [r3, #60]	@ 0x3c
            Fan6_SetDuty(ch, 0.0f);
 80042c4:	7bfb      	ldrb	r3, [r7, #15]
 80042c6:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800433c <SMA_UpdateFans+0xb8>
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fd feb2 	bl	8002034 <Fan6_SetDuty>
            continue;
 80042d0:	e027      	b.n	8004322 <SMA_UpdateFans+0x9e>
        }

        float fan_duty = 0.0f;
 80042d2:	f04f 0300 	mov.w	r3, #0
 80042d6:	60bb      	str	r3, [r7, #8]

        if (channel->mode == SMA_MODE_TEMP_CONTROL && channel->target_temp > 0.0f) {
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d115      	bne.n	800430c <SMA_UpdateFans+0x88>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80042e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ee:	dd0d      	ble.n	800430c <SMA_UpdateFans+0x88>
            fan_duty = SMA_CalculateFanDuty(channel->current_temp, channel->target_temp);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80042fc:	eef0 0a47 	vmov.f32	s1, s14
 8004300:	eeb0 0a67 	vmov.f32	s0, s15
 8004304:	f000 fbc2 	bl	8004a8c <SMA_CalculateFanDuty>
 8004308:	ed87 0a02 	vstr	s0, [r7, #8]
        }

        channel->fan_duty = fan_duty;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	63da      	str	r2, [r3, #60]	@ 0x3c
        Fan6_SetDuty(ch, fan_duty);
 8004312:	7bfb      	ldrb	r3, [r7, #15]
 8004314:	ed97 0a02 	vldr	s0, [r7, #8]
 8004318:	4618      	mov	r0, r3
 800431a:	f7fd fe8b 	bl	8002034 <Fan6_SetDuty>
 800431e:	e000      	b.n	8004322 <SMA_UpdateFans+0x9e>
            continue;
 8004320:	bf00      	nop
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004322:	7bfb      	ldrb	r3, [r7, #15]
 8004324:	3301      	adds	r3, #1
 8004326:	73fb      	strb	r3, [r7, #15]
 8004328:	7bfb      	ldrb	r3, [r7, #15]
 800432a:	2b05      	cmp	r3, #5
 800432c:	d9b5      	bls.n	800429a <SMA_UpdateFans+0x16>
 800432e:	e000      	b.n	8004332 <SMA_UpdateFans+0xae>
        return;
 8004330:	bf00      	nop
    }
}
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	240028a0 	.word	0x240028a0
 800433c:	00000000 	.word	0x00000000

08004340 <SMA_EmergencyStop>:
/**
 * @brief  
 * @note i2cMutex   
 */
void SMA_EmergencyStop(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004346:	2300      	movs	r3, #0
 8004348:	71fb      	strb	r3, [r7, #7]
 800434a:	e027      	b.n	800439c <SMA_EmergencyStop+0x5c>
        sma_ctrl.channels[ch].mode = SMA_MODE_DISABLED;
 800434c:	79fa      	ldrb	r2, [r7, #7]
 800434e:	492a      	ldr	r1, [pc, #168]	@ (80043f8 <SMA_EmergencyStop+0xb8>)
 8004350:	4613      	mov	r3, r2
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	4413      	add	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	440b      	add	r3, r1
 800435a:	2200      	movs	r2, #0
 800435c:	701a      	strb	r2, [r3, #0]
        SMA_SetHardwarePWM(ch, 0.0f);
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 80043fc <SMA_EmergencyStop+0xbc>
 8004364:	4618      	mov	r0, r3
 8004366:	f000 fa6b 	bl	8004840 <SMA_SetHardwarePWM>
        sma_ctrl.channels[ch].pwm_duty = 0.0f;
 800436a:	79fa      	ldrb	r2, [r7, #7]
 800436c:	4922      	ldr	r1, [pc, #136]	@ (80043f8 <SMA_EmergencyStop+0xb8>)
 800436e:	4613      	mov	r3, r2
 8004370:	011b      	lsls	r3, r3, #4
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	440b      	add	r3, r1
 8004378:	330c      	adds	r3, #12
 800437a:	f04f 0200 	mov.w	r2, #0
 800437e:	601a      	str	r2, [r3, #0]
        sma_ctrl.channels[ch].fan_duty = 0.0f;
 8004380:	79fa      	ldrb	r2, [r7, #7]
 8004382:	491d      	ldr	r1, [pc, #116]	@ (80043f8 <SMA_EmergencyStop+0xb8>)
 8004384:	4613      	mov	r3, r2
 8004386:	011b      	lsls	r3, r3, #4
 8004388:	4413      	add	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	333c      	adds	r3, #60	@ 0x3c
 8004390:	f04f 0200 	mov.w	r2, #0
 8004394:	601a      	str	r2, [r3, #0]
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004396:	79fb      	ldrb	r3, [r7, #7]
 8004398:	3301      	adds	r3, #1
 800439a:	71fb      	strb	r3, [r7, #7]
 800439c:	79fb      	ldrb	r3, [r7, #7]
 800439e:	2b05      	cmp	r3, #5
 80043a0:	d9d4      	bls.n	800434c <SMA_EmergencyStop+0xc>
    }

    //   (I2C  )
    if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 80043a2:	4b17      	ldr	r3, [pc, #92]	@ (8004400 <SMA_EmergencyStop+0xc0>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2164      	movs	r1, #100	@ 0x64
 80043a8:	4618      	mov	r0, r3
 80043aa:	f011 ff9b 	bl	80162e4 <osMutexAcquire>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d113      	bne.n	80043dc <SMA_EmergencyStop+0x9c>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80043b4:	2300      	movs	r3, #0
 80043b6:	71bb      	strb	r3, [r7, #6]
 80043b8:	e008      	b.n	80043cc <SMA_EmergencyStop+0x8c>
            Fan6_SetDuty(ch, 0.0f);
 80043ba:	79bb      	ldrb	r3, [r7, #6]
 80043bc:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80043fc <SMA_EmergencyStop+0xbc>
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7fd fe37 	bl	8002034 <Fan6_SetDuty>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80043c6:	79bb      	ldrb	r3, [r7, #6]
 80043c8:	3301      	adds	r3, #1
 80043ca:	71bb      	strb	r3, [r7, #6]
 80043cc:	79bb      	ldrb	r3, [r7, #6]
 80043ce:	2b05      	cmp	r3, #5
 80043d0:	d9f3      	bls.n	80043ba <SMA_EmergencyStop+0x7a>
        }
        osMutexRelease(i2cMutexHandle);
 80043d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004400 <SMA_EmergencyStop+0xc0>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f011 ffcf 	bl	801637a <osMutexRelease>
    }

    REPORT_ERROR_MSG("SMA Emergency Stop");
 80043dc:	4b09      	ldr	r3, [pc, #36]	@ (8004404 <SMA_EmergencyStop+0xc4>)
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	2300      	movs	r3, #0
 80043e2:	f240 124f 	movw	r2, #335	@ 0x14f
 80043e6:	4908      	ldr	r1, [pc, #32]	@ (8004408 <SMA_EmergencyStop+0xc8>)
 80043e8:	4808      	ldr	r0, [pc, #32]	@ (800440c <SMA_EmergencyStop+0xcc>)
 80043ea:	f7fd fb1f 	bl	8001a2c <ReportError>
}
 80043ee:	bf00      	nop
 80043f0:	3708      	adds	r7, #8
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	240028a0 	.word	0x240028a0
 80043fc:	00000000 	.word	0x00000000
 8004400:	2400257c 	.word	0x2400257c
 8004404:	0801f0bc 	.word	0x0801f0bc
 8004408:	0801f024 	.word	0x0801f024
 800440c:	0801f3d0 	.word	0x0801f3d0

08004410 <SMA_GetChannelState>:
/**
 * @brief    ( )
 * @note Thread-safe ( , )
 */
const SMA_Channel_t* SMA_GetChannelState(uint8_t ch)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	4603      	mov	r3, r0
 8004418:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 800441a:	79fb      	ldrb	r3, [r7, #7]
 800441c:	2b05      	cmp	r3, #5
 800441e:	d901      	bls.n	8004424 <SMA_GetChannelState+0x14>
        return NULL;
 8004420:	2300      	movs	r3, #0
 8004422:	e006      	b.n	8004432 <SMA_GetChannelState+0x22>
    }
    return &sma_ctrl.channels[ch];
 8004424:	79fa      	ldrb	r2, [r7, #7]
 8004426:	4613      	mov	r3, r2
 8004428:	011b      	lsls	r3, r3, #4
 800442a:	4413      	add	r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	4a04      	ldr	r2, [pc, #16]	@ (8004440 <SMA_GetChannelState+0x30>)
 8004430:	4413      	add	r3, r2
}
 8004432:	4618      	mov	r0, r3
 8004434:	370c      	adds	r7, #12
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	240028a0 	.word	0x240028a0

08004444 <SMA_InitPWM>:
}

/* ========== Private Functions ========== */

static void SMA_InitPWM(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800444a:	2300      	movs	r3, #0
 800444c:	73fb      	strb	r3, [r7, #15]
 800444e:	e023      	b.n	8004498 <SMA_InitPWM+0x54>
        TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 8004450:	7bfb      	ldrb	r3, [r7, #15]
 8004452:	4a15      	ldr	r2, [pc, #84]	@ (80044a8 <SMA_InitPWM+0x64>)
 8004454:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004458:	60bb      	str	r3, [r7, #8]
        uint32_t channel = pwm_map[ch].channel;
 800445a:	7bfb      	ldrb	r3, [r7, #15]
 800445c:	4a12      	ldr	r2, [pc, #72]	@ (80044a8 <SMA_InitPWM+0x64>)
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	4413      	add	r3, r2
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	607b      	str	r3, [r7, #4]

        if (HAL_TIM_PWM_Start(htim, channel) != HAL_OK) {
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	68b8      	ldr	r0, [r7, #8]
 800446a:	f00d fd7f 	bl	8011f6c <HAL_TIM_PWM_Start>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d008      	beq.n	8004486 <SMA_InitPWM+0x42>
            REPORT_ERROR_MSG("PWM start failed");
 8004474:	4b0d      	ldr	r3, [pc, #52]	@ (80044ac <SMA_InitPWM+0x68>)
 8004476:	9300      	str	r3, [sp, #0]
 8004478:	2300      	movs	r3, #0
 800447a:	f240 1273 	movw	r2, #371	@ 0x173
 800447e:	490c      	ldr	r1, [pc, #48]	@ (80044b0 <SMA_InitPWM+0x6c>)
 8004480:	480c      	ldr	r0, [pc, #48]	@ (80044b4 <SMA_InitPWM+0x70>)
 8004482:	f7fd fad3 	bl	8001a2c <ReportError>
        }

        SMA_SetHardwarePWM(ch, 0.0f);
 8004486:	7bfb      	ldrb	r3, [r7, #15]
 8004488:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80044b8 <SMA_InitPWM+0x74>
 800448c:	4618      	mov	r0, r3
 800448e:	f000 f9d7 	bl	8004840 <SMA_SetHardwarePWM>
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004492:	7bfb      	ldrb	r3, [r7, #15]
 8004494:	3301      	adds	r3, #1
 8004496:	73fb      	strb	r3, [r7, #15]
 8004498:	7bfb      	ldrb	r3, [r7, #15]
 800449a:	2b05      	cmp	r3, #5
 800449c:	d9d8      	bls.n	8004450 <SMA_InitPWM+0xc>
    }
}
 800449e:	bf00      	nop
 80044a0:	bf00      	nop
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	0801f350 	.word	0x0801f350
 80044ac:	0801f0d0 	.word	0x0801f0d0
 80044b0:	0801f024 	.word	0x0801f024
 80044b4:	0801f3e4 	.word	0x0801f3e4
 80044b8:	00000000 	.word	0x00000000

080044bc <SMA_InitChannels>:

static void SMA_InitChannels(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80044c2:	2300      	movs	r3, #0
 80044c4:	71fb      	strb	r3, [r7, #7]
 80044c6:	e041      	b.n	800454c <SMA_InitChannels+0x90>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80044c8:	79fa      	ldrb	r2, [r7, #7]
 80044ca:	4613      	mov	r3, r2
 80044cc:	011b      	lsls	r3, r3, #4
 80044ce:	4413      	add	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4a23      	ldr	r2, [pc, #140]	@ (8004560 <SMA_InitChannels+0xa4>)
 80044d4:	4413      	add	r3, r2
 80044d6:	603b      	str	r3, [r7, #0]

        channel->mode = SMA_MODE_DISABLED;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	2200      	movs	r2, #0
 80044dc:	701a      	strb	r2, [r3, #0]
        channel->target_temp = 0.0f;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	f04f 0200 	mov.w	r2, #0
 80044e4:	605a      	str	r2, [r3, #4]
        channel->current_temp = 0.0f;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	f04f 0200 	mov.w	r2, #0
 80044ec:	609a      	str	r2, [r3, #8]
        channel->pwm_duty = 0.0f;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	f04f 0200 	mov.w	r2, #0
 80044f4:	60da      	str	r2, [r3, #12]
        channel->overtemp_flag = 0;
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        channel->last_update_ms = 0;
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2200      	movs	r2, #0
 8004502:	639a      	str	r2, [r3, #56]	@ 0x38

        channel->fan_duty = 0.0f;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	f04f 0200 	mov.w	r2, #0
 800450a:	63da      	str	r2, [r3, #60]	@ 0x3c
        channel->fan_auto_enable = FAN_ENABLE_AUTO;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        channel->pid.kp = DEFAULT_KP;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	4a13      	ldr	r2, [pc, #76]	@ (8004564 <SMA_InitChannels+0xa8>)
 8004518:	619a      	str	r2, [r3, #24]
        channel->pid.ki = DEFAULT_KI;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	4a12      	ldr	r2, [pc, #72]	@ (8004568 <SMA_InitChannels+0xac>)
 800451e:	61da      	str	r2, [r3, #28]
        channel->pid.kd = DEFAULT_KD;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8004526:	621a      	str	r2, [r3, #32]
        channel->pid.integral = 0.0f;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	625a      	str	r2, [r3, #36]	@ 0x24
        channel->pid.prev_error = 0.0f;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	f04f 0200 	mov.w	r2, #0
 8004536:	629a      	str	r2, [r3, #40]	@ 0x28
        channel->pid.output_min = SMA_PWM_MIN;
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	f04f 0200 	mov.w	r2, #0
 800453e:	62da      	str	r2, [r3, #44]	@ 0x2c
        channel->pid.output_max = SMA_PWM_MAX;
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	4a0a      	ldr	r2, [pc, #40]	@ (800456c <SMA_InitChannels+0xb0>)
 8004544:	631a      	str	r2, [r3, #48]	@ 0x30
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	3301      	adds	r3, #1
 800454a:	71fb      	strb	r3, [r7, #7]
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	2b05      	cmp	r3, #5
 8004550:	d9ba      	bls.n	80044c8 <SMA_InitChannels+0xc>
    }
}
 8004552:	bf00      	nop
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	240028a0 	.word	0x240028a0
 8004564:	40a00000 	.word	0x40a00000
 8004568:	3dcccccd 	.word	0x3dcccccd
 800456c:	42c80000 	.word	0x42c80000

08004570 <SMA_UpdateTempControl>:

static void SMA_UpdateTempControl(uint8_t ch, float dt)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	4603      	mov	r3, r0
 8004578:	ed87 0a00 	vstr	s0, [r7]
 800457c:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800457e:	79fa      	ldrb	r2, [r7, #7]
 8004580:	4613      	mov	r3, r2
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	4413      	add	r3, r2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4a34      	ldr	r2, [pc, #208]	@ (800465c <SMA_UpdateTempControl+0xec>)
 800458a:	4413      	add	r3, r2
 800458c:	617b      	str	r3, [r7, #20]

    if (channel->overtemp_flag) {
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00a      	beq.n	80045ae <SMA_UpdateTempControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004598:	79fb      	ldrb	r3, [r7, #7]
 800459a:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8004660 <SMA_UpdateTempControl+0xf0>
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 f94e 	bl	8004840 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f04f 0200 	mov.w	r2, #0
 80045aa:	60da      	str	r2, [r3, #12]
        return;
 80045ac:	e053      	b.n	8004656 <SMA_UpdateTempControl+0xe6>
    }

    if (channel->target_temp <= 0.0f) {
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80045b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80045b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045bc:	d80a      	bhi.n	80045d4 <SMA_UpdateTempControl+0x64>
        SMA_SetHardwarePWM(ch, 0.0f);
 80045be:	79fb      	ldrb	r3, [r7, #7]
 80045c0:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8004660 <SMA_UpdateTempControl+0xf0>
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 f93b 	bl	8004840 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	f04f 0200 	mov.w	r2, #0
 80045d0:	60da      	str	r2, [r3, #12]
        return;
 80045d2:	e040      	b.n	8004656 <SMA_UpdateTempControl+0xe6>
    }

    //   ( 40%  )
    float preheat_threshold = SMA_PREHEAT_RATIO * channel->target_temp;
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80045da:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8004664 <SMA_UpdateTempControl+0xf4>
 80045de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045e2:	edc7 7a04 	vstr	s15, [r7, #16]

    if (channel->current_temp < preheat_threshold) {
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80045ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80045f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045f8:	dd10      	ble.n	800461c <SMA_UpdateTempControl+0xac>
        SMA_PID_Reset(&channel->pid);
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	3318      	adds	r3, #24
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 fa2e 	bl	8004a60 <SMA_PID_Reset>
        float pwm_output = SMA_PWM_MAX;
 8004604:	4b18      	ldr	r3, [pc, #96]	@ (8004668 <SMA_UpdateTempControl+0xf8>)
 8004606:	60bb      	str	r3, [r7, #8]
        channel->pwm_duty = pwm_output;
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	60da      	str	r2, [r3, #12]
        SMA_SetHardwarePWM(ch, pwm_output);
 800460e:	79fb      	ldrb	r3, [r7, #7]
 8004610:	ed97 0a02 	vldr	s0, [r7, #8]
 8004614:	4618      	mov	r0, r3
 8004616:	f000 f913 	bl	8004840 <SMA_SetHardwarePWM>
        return;
 800461a:	e01c      	b.n	8004656 <SMA_UpdateTempControl+0xe6>
    }

    // PID  
    float pwm_output = SMA_PID_Compute(&channel->pid,
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	f103 0218 	add.w	r2, r3, #24
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	edd3 7a01 	vldr	s15, [r3, #4]
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	ed93 7a02 	vldr	s14, [r3, #8]
 800462e:	ed97 1a00 	vldr	s2, [r7]
 8004632:	eef0 0a47 	vmov.f32	s1, s14
 8004636:	eeb0 0a67 	vmov.f32	s0, s15
 800463a:	4610      	mov	r0, r2
 800463c:	f000 f97a 	bl	8004934 <SMA_PID_Compute>
 8004640:	ed87 0a03 	vstr	s0, [r7, #12]
                                       channel->target_temp,
                                       channel->current_temp,
                                       dt);

    channel->pwm_duty = pwm_output;
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	ed97 0a03 	vldr	s0, [r7, #12]
 8004650:	4618      	mov	r0, r3
 8004652:	f000 f8f5 	bl	8004840 <SMA_SetHardwarePWM>
}
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	240028a0 	.word	0x240028a0
 8004660:	00000000 	.word	0x00000000
 8004664:	3ecccccd 	.word	0x3ecccccd
 8004668:	42c80000 	.word	0x42c80000

0800466c <SMA_UpdateForceControl>:

static void SMA_UpdateForceControl(uint8_t ch, float dt)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	ed87 0a00 	vstr	s0, [r7]
 8004678:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800467a:	79fa      	ldrb	r2, [r7, #7]
 800467c:	4613      	mov	r3, r2
 800467e:	011b      	lsls	r3, r3, #4
 8004680:	4413      	add	r3, r2
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	4a26      	ldr	r2, [pc, #152]	@ (8004720 <SMA_UpdateForceControl+0xb4>)
 8004686:	4413      	add	r3, r2
 8004688:	613b      	str	r3, [r7, #16]

    if (channel->overtemp_flag) {
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00a      	beq.n	80046aa <SMA_UpdateForceControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004694:	79fb      	ldrb	r3, [r7, #7]
 8004696:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 8004724 <SMA_UpdateForceControl+0xb8>
 800469a:	4618      	mov	r0, r3
 800469c:	f000 f8d0 	bl	8004840 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	f04f 0200 	mov.w	r2, #0
 80046a6:	60da      	str	r2, [r3, #12]
        return;
 80046a8:	e036      	b.n	8004718 <SMA_UpdateForceControl+0xac>
    }

    const SensorData_t *sensor = Sensor_GetData();
 80046aa:	f7ff f9eb 	bl	8003a84 <Sensor_GetData>
 80046ae:	60f8      	str	r0, [r7, #12]
    if (sensor == NULL) {
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d02f      	beq.n	8004716 <SMA_UpdateForceControl+0xaa>
        return;
    }

    float current_force = 0.0f;
 80046b6:	f04f 0300 	mov.w	r3, #0
 80046ba:	617b      	str	r3, [r7, #20]
    if (ch < SENSOR_FORCE_CH) {
 80046bc:	79fb      	ldrb	r3, [r7, #7]
 80046be:	2b03      	cmp	r3, #3
 80046c0:	d80e      	bhi.n	80046e0 <SMA_UpdateForceControl+0x74>
        current_force = (float)sensor->can.biotorq[ch] / 100.0f;
 80046c2:	79fa      	ldrb	r2, [r7, #7]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	3204      	adds	r2, #4
 80046c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80046cc:	ee07 3a90 	vmov	s15, r3
 80046d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046d4:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8004728 <SMA_UpdateForceControl+0xbc>
 80046d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046dc:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    float pwm_output = SMA_PID_Compute(&channel->pid,
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	f103 0218 	add.w	r2, r3, #24
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80046ec:	ed97 1a00 	vldr	s2, [r7]
 80046f0:	edd7 0a05 	vldr	s1, [r7, #20]
 80046f4:	eeb0 0a67 	vmov.f32	s0, s15
 80046f8:	4610      	mov	r0, r2
 80046fa:	f000 f91b 	bl	8004934 <SMA_PID_Compute>
 80046fe:	ed87 0a02 	vstr	s0, [r7, #8]
                                        channel->target_force,
                                        current_force,
                                        dt);

    channel->pwm_duty = pwm_output;
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 8004708:	79fb      	ldrb	r3, [r7, #7]
 800470a:	ed97 0a02 	vldr	s0, [r7, #8]
 800470e:	4618      	mov	r0, r3
 8004710:	f000 f896 	bl	8004840 <SMA_SetHardwarePWM>
 8004714:	e000      	b.n	8004718 <SMA_UpdateForceControl+0xac>
        return;
 8004716:	bf00      	nop
}
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	240028a0 	.word	0x240028a0
 8004724:	00000000 	.word	0x00000000
 8004728:	42c80000 	.word	0x42c80000

0800472c <SMA_SafetyCheck>:

static void SMA_SafetyCheck(uint8_t ch)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b086      	sub	sp, #24
 8004730:	af02      	add	r7, sp, #8
 8004732:	4603      	mov	r3, r0
 8004734:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004736:	79fa      	ldrb	r2, [r7, #7]
 8004738:	4613      	mov	r3, r2
 800473a:	011b      	lsls	r3, r3, #4
 800473c:	4413      	add	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	4a22      	ldr	r2, [pc, #136]	@ (80047cc <SMA_SafetyCheck+0xa0>)
 8004742:	4413      	add	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]

    if (channel->current_temp >= SMA_TEMP_MAX_CRIT) {
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	edd3 7a02 	vldr	s15, [r3, #8]
 800474c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80047d0 <SMA_SafetyCheck+0xa4>
 8004750:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004758:	db1c      	blt.n	8004794 <SMA_SafetyCheck+0x68>
        if (!channel->overtemp_flag) {
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004760:	2b00      	cmp	r3, #0
 8004762:	d12e      	bne.n	80047c2 <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 1;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            SMA_SetHardwarePWM(ch, 0.0f);
 800476c:	79fb      	ldrb	r3, [r7, #7]
 800476e:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 80047d4 <SMA_SafetyCheck+0xa8>
 8004772:	4618      	mov	r0, r3
 8004774:	f000 f864 	bl	8004840 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f04f 0200 	mov.w	r2, #0
 800477e:	60da      	str	r2, [r3, #12]

            REPORT_ERROR_MSG("Critical overtemp - shutdown");
 8004780:	4b15      	ldr	r3, [pc, #84]	@ (80047d8 <SMA_SafetyCheck+0xac>)
 8004782:	9300      	str	r3, [sp, #0]
 8004784:	2300      	movs	r3, #0
 8004786:	f240 12df 	movw	r2, #479	@ 0x1df
 800478a:	4914      	ldr	r1, [pc, #80]	@ (80047dc <SMA_SafetyCheck+0xb0>)
 800478c:	4814      	ldr	r0, [pc, #80]	@ (80047e0 <SMA_SafetyCheck+0xb4>)
 800478e:	f7fd f94d 	bl	8001a2c <ReportError>
        if (channel->overtemp_flag) {
            channel->overtemp_flag = 0;
            REPORT_INFO_MSG("Temp normal - resume");
        }
    }
}
 8004792:	e016      	b.n	80047c2 <SMA_SafetyCheck+0x96>
    else if (channel->current_temp < (SMA_TEMP_MAX_SAFE - 5.0f)) {
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	edd3 7a02 	vldr	s15, [r3, #8]
 800479a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80047e4 <SMA_SafetyCheck+0xb8>
 800479e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047a6:	d400      	bmi.n	80047aa <SMA_SafetyCheck+0x7e>
}
 80047a8:	e00b      	b.n	80047c2 <SMA_SafetyCheck+0x96>
        if (channel->overtemp_flag) {
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d006      	beq.n	80047c2 <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 0;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            REPORT_INFO_MSG("Temp normal - resume");
 80047bc:	480a      	ldr	r0, [pc, #40]	@ (80047e8 <SMA_SafetyCheck+0xbc>)
 80047be:	f7fd f98d 	bl	8001adc <LogFifo_Push>
}
 80047c2:	bf00      	nop
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	240028a0 	.word	0x240028a0
 80047d0:	42f00000 	.word	0x42f00000
 80047d4:	00000000 	.word	0x00000000
 80047d8:	0801f0e4 	.word	0x0801f0e4
 80047dc:	0801f024 	.word	0x0801f024
 80047e0:	0801f3f0 	.word	0x0801f3f0
 80047e4:	42be0000 	.word	0x42be0000
 80047e8:	0801f104 	.word	0x0801f104

080047ec <SMA_Clamp>:

static inline float SMA_Clamp(float value, float min, float max)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	ed87 0a03 	vstr	s0, [r7, #12]
 80047f6:	edc7 0a02 	vstr	s1, [r7, #8]
 80047fa:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min) return min;
 80047fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8004802:	edd7 7a02 	vldr	s15, [r7, #8]
 8004806:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800480a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800480e:	d501      	bpl.n	8004814 <SMA_Clamp+0x28>
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	e00b      	b.n	800482c <SMA_Clamp+0x40>
    if (value > max) return max;
 8004814:	ed97 7a03 	vldr	s14, [r7, #12]
 8004818:	edd7 7a01 	vldr	s15, [r7, #4]
 800481c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004824:	dd01      	ble.n	800482a <SMA_Clamp+0x3e>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	e000      	b.n	800482c <SMA_Clamp+0x40>
    return value;
 800482a:	68fb      	ldr	r3, [r7, #12]
}
 800482c:	ee07 3a90 	vmov	s15, r3
 8004830:	eeb0 0a67 	vmov.f32	s0, s15
 8004834:	3714      	adds	r7, #20
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
	...

08004840 <SMA_SetHardwarePWM>:

void SMA_SetHardwarePWM(uint8_t ch, float duty_pct)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	4603      	mov	r3, r0
 8004848:	ed87 0a00 	vstr	s0, [r7]
 800484c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 800484e:	79fb      	ldrb	r3, [r7, #7]
 8004850:	2b05      	cmp	r3, #5
 8004852:	d865      	bhi.n	8004920 <SMA_SetHardwarePWM+0xe0>
        return;
    }

    duty_pct = SMA_Clamp(duty_pct, 0.0f, 100.0f);
 8004854:	ed9f 1a34 	vldr	s2, [pc, #208]	@ 8004928 <SMA_SetHardwarePWM+0xe8>
 8004858:	eddf 0a34 	vldr	s1, [pc, #208]	@ 800492c <SMA_SetHardwarePWM+0xec>
 800485c:	ed97 0a00 	vldr	s0, [r7]
 8004860:	f7ff ffc4 	bl	80047ec <SMA_Clamp>
 8004864:	ed87 0a00 	vstr	s0, [r7]

    TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 8004868:	79fb      	ldrb	r3, [r7, #7]
 800486a:	4a31      	ldr	r2, [pc, #196]	@ (8004930 <SMA_SetHardwarePWM+0xf0>)
 800486c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004870:	617b      	str	r3, [r7, #20]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004878:	613b      	str	r3, [r7, #16]
    uint32_t ccr = (uint32_t)((duty_pct * (float)arr) / 100.0f);
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	ee07 3a90 	vmov	s15, r3
 8004880:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004884:	edd7 7a00 	vldr	s15, [r7]
 8004888:	ee27 7a27 	vmul.f32	s14, s14, s15
 800488c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004928 <SMA_SetHardwarePWM+0xe8>
 8004890:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004894:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004898:	ee17 3a90 	vmov	r3, s15
 800489c:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(htim, pwm_map[ch].channel, ccr);
 800489e:	79fb      	ldrb	r3, [r7, #7]
 80048a0:	4a23      	ldr	r2, [pc, #140]	@ (8004930 <SMA_SetHardwarePWM+0xf0>)
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	4413      	add	r3, r2
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d104      	bne.n	80048b6 <SMA_SetHardwarePWM+0x76>
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80048b4:	e035      	b.n	8004922 <SMA_SetHardwarePWM+0xe2>
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004930 <SMA_SetHardwarePWM+0xf0>)
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	4413      	add	r3, r2
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	2b04      	cmp	r3, #4
 80048c2:	d104      	bne.n	80048ce <SMA_SetHardwarePWM+0x8e>
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6393      	str	r3, [r2, #56]	@ 0x38
 80048cc:	e029      	b.n	8004922 <SMA_SetHardwarePWM+0xe2>
 80048ce:	79fb      	ldrb	r3, [r7, #7]
 80048d0:	4a17      	ldr	r2, [pc, #92]	@ (8004930 <SMA_SetHardwarePWM+0xf0>)
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	4413      	add	r3, r2
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d104      	bne.n	80048e6 <SMA_SetHardwarePWM+0xa6>
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80048e4:	e01d      	b.n	8004922 <SMA_SetHardwarePWM+0xe2>
 80048e6:	79fb      	ldrb	r3, [r7, #7]
 80048e8:	4a11      	ldr	r2, [pc, #68]	@ (8004930 <SMA_SetHardwarePWM+0xf0>)
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	4413      	add	r3, r2
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	2b0c      	cmp	r3, #12
 80048f2:	d104      	bne.n	80048fe <SMA_SetHardwarePWM+0xbe>
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80048fc:	e011      	b.n	8004922 <SMA_SetHardwarePWM+0xe2>
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	4a0b      	ldr	r2, [pc, #44]	@ (8004930 <SMA_SetHardwarePWM+0xf0>)
 8004902:	00db      	lsls	r3, r3, #3
 8004904:	4413      	add	r3, r2
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	2b10      	cmp	r3, #16
 800490a:	d104      	bne.n	8004916 <SMA_SetHardwarePWM+0xd6>
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6593      	str	r3, [r2, #88]	@ 0x58
 8004914:	e005      	b.n	8004922 <SMA_SetHardwarePWM+0xe2>
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800491e:	e000      	b.n	8004922 <SMA_SetHardwarePWM+0xe2>
        return;
 8004920:	bf00      	nop
}
 8004922:	3718      	adds	r7, #24
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	42c80000 	.word	0x42c80000
 800492c:	00000000 	.word	0x00000000
 8004930:	0801f350 	.word	0x0801f350

08004934 <SMA_PID_Compute>:

float SMA_PID_Compute(SMA_PID_t *pid, float setpoint, float measurement, float dt)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b08c      	sub	sp, #48	@ 0x30
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004940:	edc7 0a01 	vstr	s1, [r7, #4]
 8004944:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL || dt <= 0.0f) {
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d006      	beq.n	800495c <SMA_PID_Compute+0x28>
 800494e:	edd7 7a00 	vldr	s15, [r7]
 8004952:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800495a:	d802      	bhi.n	8004962 <SMA_PID_Compute+0x2e>
        return 0.0f;
 800495c:	f04f 0300 	mov.w	r3, #0
 8004960:	e074      	b.n	8004a4c <SMA_PID_Compute+0x118>
    }

    float error = setpoint - measurement;
 8004962:	ed97 7a02 	vldr	s14, [r7, #8]
 8004966:	edd7 7a01 	vldr	s15, [r7, #4]
 800496a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800496e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float p_term = pid->kp * error;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	edd3 7a00 	vldr	s15, [r3]
 8004978:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800497c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004980:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    pid->integral += error * dt;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	ed93 7a03 	vldr	s14, [r3, #12]
 800498a:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800498e:	edd7 7a00 	vldr	s15, [r7]
 8004992:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004996:	ee77 7a27 	vadd.f32	s15, s14, s15
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	edc3 7a03 	vstr	s15, [r3, #12]
    float max_integral = 50.0f;
 80049a0:	4b2e      	ldr	r3, [pc, #184]	@ (8004a5c <SMA_PID_Compute+0x128>)
 80049a2:	627b      	str	r3, [r7, #36]	@ 0x24
    pid->integral = SMA_Clamp(pid->integral, -max_integral, max_integral);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	ed93 7a03 	vldr	s14, [r3, #12]
 80049aa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80049ae:	eef1 7a67 	vneg.f32	s15, s15
 80049b2:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 80049b6:	eef0 0a67 	vmov.f32	s1, s15
 80049ba:	eeb0 0a47 	vmov.f32	s0, s14
 80049be:	f7ff ff15 	bl	80047ec <SMA_Clamp>
 80049c2:	eef0 7a40 	vmov.f32	s15, s0
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	edc3 7a03 	vstr	s15, [r3, #12]
    float i_term = pid->ki * pid->integral;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	ed93 7a01 	vldr	s14, [r3, #4]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	edd3 7a03 	vldr	s15, [r3, #12]
 80049d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049dc:	edc7 7a08 	vstr	s15, [r7, #32]

    float derivative = (error - pid->prev_error) / dt;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	edd3 7a04 	vldr	s15, [r3, #16]
 80049e6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80049ea:	ee77 6a67 	vsub.f32	s13, s14, s15
 80049ee:	ed97 7a00 	vldr	s14, [r7]
 80049f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049f6:	edc7 7a07 	vstr	s15, [r7, #28]
    float d_term = pid->kd * derivative;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	edd3 7a02 	vldr	s15, [r3, #8]
 8004a00:	ed97 7a07 	vldr	s14, [r7, #28]
 8004a04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a08:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = p_term + i_term + d_term;
 8004a0c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004a10:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a18:	ed97 7a06 	vldr	s14, [r7, #24]
 8004a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a20:	edc7 7a05 	vstr	s15, [r7, #20]
    output = SMA_Clamp(output, pid->output_min, pid->output_max);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	edd3 7a05 	vldr	s15, [r3, #20]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	ed93 7a06 	vldr	s14, [r3, #24]
 8004a30:	eeb0 1a47 	vmov.f32	s2, s14
 8004a34:	eef0 0a67 	vmov.f32	s1, s15
 8004a38:	ed97 0a05 	vldr	s0, [r7, #20]
 8004a3c:	f7ff fed6 	bl	80047ec <SMA_Clamp>
 8004a40:	ed87 0a05 	vstr	s0, [r7, #20]

    pid->prev_error = error;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a48:	611a      	str	r2, [r3, #16]

    return output;
 8004a4a:	697b      	ldr	r3, [r7, #20]
}
 8004a4c:	ee07 3a90 	vmov	s15, r3
 8004a50:	eeb0 0a67 	vmov.f32	s0, s15
 8004a54:	3730      	adds	r7, #48	@ 0x30
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	42480000 	.word	0x42480000

08004a60 <SMA_PID_Reset>:

void SMA_PID_Reset(SMA_PID_t *pid)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
    if (pid == NULL) {
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d008      	beq.n	8004a80 <SMA_PID_Reset+0x20>
        return;
    }

    pid->integral = 0.0f;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f04f 0200 	mov.w	r2, #0
 8004a74:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f04f 0200 	mov.w	r2, #0
 8004a7c:	611a      	str	r2, [r3, #16]
 8004a7e:	e000      	b.n	8004a82 <SMA_PID_Reset+0x22>
        return;
 8004a80:	bf00      	nop
}
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <SMA_CalculateFanDuty>:

static float SMA_CalculateFanDuty(float current_temp, float target_temp)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	ed87 0a01 	vstr	s0, [r7, #4]
 8004a96:	edc7 0a00 	vstr	s1, [r7]
    if (target_temp <= 0.0f) {
 8004a9a:	edd7 7a00 	vldr	s15, [r7]
 8004a9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aa6:	d802      	bhi.n	8004aae <SMA_CalculateFanDuty+0x22>
        return 0.0f;
 8004aa8:	f04f 0300 	mov.w	r3, #0
 8004aac:	e031      	b.n	8004b12 <SMA_CalculateFanDuty+0x86>
    }

    float temp_diff = current_temp - target_temp;
 8004aae:	ed97 7a01 	vldr	s14, [r7, #4]
 8004ab2:	edd7 7a00 	vldr	s15, [r7]
 8004ab6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aba:	edc7 7a03 	vstr	s15, [r7, #12]

    if (temp_diff <= FAN_TEMP_DIFF_OFF) {
 8004abe:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ac2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004ac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ace:	d802      	bhi.n	8004ad6 <SMA_CalculateFanDuty+0x4a>
        return 0.0f;
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	e01d      	b.n	8004b12 <SMA_CalculateFanDuty+0x86>
    }

    if (temp_diff >= FAN_TEMP_DIFF_FULL) {
 8004ad6:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ada:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8004ade:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae6:	db01      	blt.n	8004aec <SMA_CalculateFanDuty+0x60>
        return FAN_DUTY_MAX;
 8004ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8004b20 <SMA_CalculateFanDuty+0x94>)
 8004aea:	e012      	b.n	8004b12 <SMA_CalculateFanDuty+0x86>
    }

    float duty = temp_diff * FAN_P_GAIN;
 8004aec:	edd7 7a03 	vldr	s15, [r7, #12]
 8004af0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8004af4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004af8:	edc7 7a02 	vstr	s15, [r7, #8]
    duty = SMA_Clamp(duty, 0.0f, FAN_DUTY_MAX);
 8004afc:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8004b24 <SMA_CalculateFanDuty+0x98>
 8004b00:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8004b28 <SMA_CalculateFanDuty+0x9c>
 8004b04:	ed97 0a02 	vldr	s0, [r7, #8]
 8004b08:	f7ff fe70 	bl	80047ec <SMA_Clamp>
 8004b0c:	ed87 0a02 	vstr	s0, [r7, #8]

    return duty;
 8004b10:	68bb      	ldr	r3, [r7, #8]
}
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eeb0 0a67 	vmov.f32	s0, s15
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	42c80000 	.word	0x42c80000
 8004b24:	42c80000 	.word	0x42c80000
 8004b28:	00000000 	.word	0x00000000

08004b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b32:	4b0c      	ldr	r3, [pc, #48]	@ (8004b64 <HAL_MspInit+0x38>)
 8004b34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b38:	4a0a      	ldr	r2, [pc, #40]	@ (8004b64 <HAL_MspInit+0x38>)
 8004b3a:	f043 0302 	orr.w	r3, r3, #2
 8004b3e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004b42:	4b08      	ldr	r3, [pc, #32]	@ (8004b64 <HAL_MspInit+0x38>)
 8004b44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	607b      	str	r3, [r7, #4]
 8004b4e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004b50:	2200      	movs	r2, #0
 8004b52:	210f      	movs	r1, #15
 8004b54:	f06f 0001 	mvn.w	r0, #1
 8004b58:	f003 f908 	bl	8007d6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b5c:	bf00      	nop
 8004b5e:	3708      	adds	r7, #8
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	58024400 	.word	0x58024400

08004b68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b090      	sub	sp, #64	@ 0x40
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b0f      	cmp	r3, #15
 8004b74:	d827      	bhi.n	8004bc6 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004b76:	2200      	movs	r2, #0
 8004b78:	6879      	ldr	r1, [r7, #4]
 8004b7a:	2036      	movs	r0, #54	@ 0x36
 8004b7c:	f003 f8f6 	bl	8007d6c <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004b80:	2036      	movs	r0, #54	@ 0x36
 8004b82:	f003 f90d 	bl	8007da0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8004b86:	4a29      	ldr	r2, [pc, #164]	@ (8004c2c <HAL_InitTick+0xc4>)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004b8c:	4b28      	ldr	r3, [pc, #160]	@ (8004c30 <HAL_InitTick+0xc8>)
 8004b8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b92:	4a27      	ldr	r2, [pc, #156]	@ (8004c30 <HAL_InitTick+0xc8>)
 8004b94:	f043 0310 	orr.w	r3, r3, #16
 8004b98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004b9c:	4b24      	ldr	r3, [pc, #144]	@ (8004c30 <HAL_InitTick+0xc8>)
 8004b9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ba2:	f003 0310 	and.w	r3, r3, #16
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004baa:	f107 0210 	add.w	r2, r7, #16
 8004bae:	f107 0314 	add.w	r3, r7, #20
 8004bb2:	4611      	mov	r1, r2
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f00a fc71 	bl	800f49c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d106      	bne.n	8004bd2 <HAL_InitTick+0x6a>
 8004bc4:	e001      	b.n	8004bca <HAL_InitTick+0x62>
    return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e02b      	b.n	8004c22 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004bca:	f00a fc3b 	bl	800f444 <HAL_RCC_GetPCLK1Freq>
 8004bce:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8004bd0:	e004      	b.n	8004bdc <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004bd2:	f00a fc37 	bl	800f444 <HAL_RCC_GetPCLK1Freq>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004bdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bde:	4a15      	ldr	r2, [pc, #84]	@ (8004c34 <HAL_InitTick+0xcc>)
 8004be0:	fba2 2303 	umull	r2, r3, r2, r3
 8004be4:	0c9b      	lsrs	r3, r3, #18
 8004be6:	3b01      	subs	r3, #1
 8004be8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004bea:	4b13      	ldr	r3, [pc, #76]	@ (8004c38 <HAL_InitTick+0xd0>)
 8004bec:	4a13      	ldr	r2, [pc, #76]	@ (8004c3c <HAL_InitTick+0xd4>)
 8004bee:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004bf0:	4b11      	ldr	r3, [pc, #68]	@ (8004c38 <HAL_InitTick+0xd0>)
 8004bf2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004bf6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004bf8:	4a0f      	ldr	r2, [pc, #60]	@ (8004c38 <HAL_InitTick+0xd0>)
 8004bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bfc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8004c38 <HAL_InitTick+0xd0>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c04:	4b0c      	ldr	r3, [pc, #48]	@ (8004c38 <HAL_InitTick+0xd0>)
 8004c06:	2200      	movs	r2, #0
 8004c08:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004c0a:	480b      	ldr	r0, [pc, #44]	@ (8004c38 <HAL_InitTick+0xd0>)
 8004c0c:	f00d f86e 	bl	8011cec <HAL_TIM_Base_Init>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d104      	bne.n	8004c20 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004c16:	4808      	ldr	r0, [pc, #32]	@ (8004c38 <HAL_InitTick+0xd0>)
 8004c18:	f00d f8c0 	bl	8011d9c <HAL_TIM_Base_Start_IT>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	e000      	b.n	8004c22 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3740      	adds	r7, #64	@ 0x40
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	24000008 	.word	0x24000008
 8004c30:	58024400 	.word	0x58024400
 8004c34:	431bde83 	.word	0x431bde83
 8004c38:	24002a40 	.word	0x24002a40
 8004c3c:	40001000 	.word	0x40001000

08004c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004c44:	bf00      	nop
 8004c46:	e7fd      	b.n	8004c44 <NMI_Handler+0x4>

08004c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c4c:	bf00      	nop
 8004c4e:	e7fd      	b.n	8004c4c <HardFault_Handler+0x4>

08004c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c54:	bf00      	nop
 8004c56:	e7fd      	b.n	8004c54 <MemManage_Handler+0x4>

08004c58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c5c:	bf00      	nop
 8004c5e:	e7fd      	b.n	8004c5c <BusFault_Handler+0x4>

08004c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c64:	bf00      	nop
 8004c66:	e7fd      	b.n	8004c64 <UsageFault_Handler+0x4>

08004c68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c6c:	bf00      	nop
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WM_IRQ_Pin);
 8004c7a:	2010      	movs	r0, #16
 8004c7c:	f007 fa4b 	bl	800c116 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004c80:	bf00      	nop
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004c88:	4802      	ldr	r0, [pc, #8]	@ (8004c94 <DMA1_Stream0_IRQHandler+0x10>)
 8004c8a:	f004 fc35 	bl	80094f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	24000274 	.word	0x24000274

08004c98 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004c9c:	4802      	ldr	r0, [pc, #8]	@ (8004ca8 <FDCAN1_IT0_IRQHandler+0x10>)
 8004c9e:	f006 fbcf 	bl	800b440 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8004ca2:	bf00      	nop
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	24002390 	.word	0x24002390

08004cac <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004cb0:	4802      	ldr	r0, [pc, #8]	@ (8004cbc <FDCAN2_IT0_IRQHandler+0x10>)
 8004cb2:	f006 fbc5 	bl	800b440 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8004cb6:	bf00      	nop
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	24002430 	.word	0x24002430

08004cc0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004cc4:	4802      	ldr	r0, [pc, #8]	@ (8004cd0 <USART3_IRQHandler+0x10>)
 8004cc6:	f00e fd27 	bl	8013718 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004cca:	bf00      	nop
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	24002c58 	.word	0x24002c58

08004cd4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004cd8:	4802      	ldr	r0, [pc, #8]	@ (8004ce4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004cda:	f00d fa63 	bl	80121a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004cde:	bf00      	nop
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	24002bc0 	.word	0x24002bc0

08004ce8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004cec:	4802      	ldr	r0, [pc, #8]	@ (8004cf8 <TIM6_DAC_IRQHandler+0x10>)
 8004cee:	f00d fa59 	bl	80121a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004cf2:	bf00      	nop
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	24002a40 	.word	0x24002a40

08004cfc <OCTOSPI1_IRQHandler>:

/**
  * @brief This function handles OCTOSPI1 global interrupt.
  */
void OCTOSPI1_IRQHandler(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OCTOSPI1_IRQn 0 */

  /* USER CODE END OCTOSPI1_IRQn 0 */
  HAL_OSPI_IRQHandler(&hospi1);
 8004d00:	4802      	ldr	r0, [pc, #8]	@ (8004d0c <OCTOSPI1_IRQHandler+0x10>)
 8004d02:	f008 f933 	bl	800cf6c <HAL_OSPI_IRQHandler>
  /* USER CODE BEGIN OCTOSPI1_IRQn 1 */

  /* USER CODE END OCTOSPI1_IRQn 1 */
}
 8004d06:	bf00      	nop
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	24002730 	.word	0x24002730

08004d10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  return 1;
 8004d14:	2301      	movs	r3, #1
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <_kill>:

int _kill(int pid, int sig)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d2a:	f016 f8a5 	bl	801ae78 <__errno>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2216      	movs	r2, #22
 8004d32:	601a      	str	r2, [r3, #0]
  return -1;
 8004d34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3708      	adds	r7, #8
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <_exit>:

void _exit (int status)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d48:	f04f 31ff 	mov.w	r1, #4294967295
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f7ff ffe7 	bl	8004d20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004d52:	bf00      	nop
 8004d54:	e7fd      	b.n	8004d52 <_exit+0x12>

08004d56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b086      	sub	sp, #24
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	60f8      	str	r0, [r7, #12]
 8004d5e:	60b9      	str	r1, [r7, #8]
 8004d60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d62:	2300      	movs	r3, #0
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	e00a      	b.n	8004d7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d68:	f7fc fdb0 	bl	80018cc <__io_getchar>
 8004d6c:	4601      	mov	r1, r0
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	1c5a      	adds	r2, r3, #1
 8004d72:	60ba      	str	r2, [r7, #8]
 8004d74:	b2ca      	uxtb	r2, r1
 8004d76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	dbf0      	blt.n	8004d68 <_read+0x12>
  }

  return len;
 8004d86:	687b      	ldr	r3, [r7, #4]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3718      	adds	r7, #24
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b086      	sub	sp, #24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	617b      	str	r3, [r7, #20]
 8004da0:	e009      	b.n	8004db6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	1c5a      	adds	r2, r3, #1
 8004da6:	60ba      	str	r2, [r7, #8]
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7fc fd76 	bl	800189c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	3301      	adds	r3, #1
 8004db4:	617b      	str	r3, [r7, #20]
 8004db6:	697a      	ldr	r2, [r7, #20]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	dbf1      	blt.n	8004da2 <_write+0x12>
  }
  return len;
 8004dbe:	687b      	ldr	r3, [r7, #4]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3718      	adds	r7, #24
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <_close>:

int _close(int file)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004dd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004df0:	605a      	str	r2, [r3, #4]
  return 0;
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <_isatty>:

int _isatty(int file)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e08:	2301      	movs	r3, #1
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b085      	sub	sp, #20
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	60f8      	str	r0, [r7, #12]
 8004e1e:	60b9      	str	r1, [r7, #8]
 8004e20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e22:	2300      	movs	r3, #0
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3714      	adds	r7, #20
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b086      	sub	sp, #24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e38:	4a14      	ldr	r2, [pc, #80]	@ (8004e8c <_sbrk+0x5c>)
 8004e3a:	4b15      	ldr	r3, [pc, #84]	@ (8004e90 <_sbrk+0x60>)
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e44:	4b13      	ldr	r3, [pc, #76]	@ (8004e94 <_sbrk+0x64>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d102      	bne.n	8004e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e4c:	4b11      	ldr	r3, [pc, #68]	@ (8004e94 <_sbrk+0x64>)
 8004e4e:	4a12      	ldr	r2, [pc, #72]	@ (8004e98 <_sbrk+0x68>)
 8004e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e52:	4b10      	ldr	r3, [pc, #64]	@ (8004e94 <_sbrk+0x64>)
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4413      	add	r3, r2
 8004e5a:	693a      	ldr	r2, [r7, #16]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d207      	bcs.n	8004e70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e60:	f016 f80a 	bl	801ae78 <__errno>
 8004e64:	4603      	mov	r3, r0
 8004e66:	220c      	movs	r2, #12
 8004e68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e6e:	e009      	b.n	8004e84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e70:	4b08      	ldr	r3, [pc, #32]	@ (8004e94 <_sbrk+0x64>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e76:	4b07      	ldr	r3, [pc, #28]	@ (8004e94 <_sbrk+0x64>)
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	4a05      	ldr	r2, [pc, #20]	@ (8004e94 <_sbrk+0x64>)
 8004e80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e82:	68fb      	ldr	r3, [r7, #12]
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3718      	adds	r7, #24
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	24050000 	.word	0x24050000
 8004e90:	00000400 	.word	0x00000400
 8004e94:	24002a8c 	.word	0x24002a8c
 8004e98:	24014230 	.word	0x24014230

08004e9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004ea0:	4b3e      	ldr	r3, [pc, #248]	@ (8004f9c <SystemInit+0x100>)
 8004ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea6:	4a3d      	ldr	r2, [pc, #244]	@ (8004f9c <SystemInit+0x100>)
 8004ea8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004eac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004eb0:	4b3b      	ldr	r3, [pc, #236]	@ (8004fa0 <SystemInit+0x104>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 030f 	and.w	r3, r3, #15
 8004eb8:	2b06      	cmp	r3, #6
 8004eba:	d807      	bhi.n	8004ecc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004ebc:	4b38      	ldr	r3, [pc, #224]	@ (8004fa0 <SystemInit+0x104>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f023 030f 	bic.w	r3, r3, #15
 8004ec4:	4a36      	ldr	r2, [pc, #216]	@ (8004fa0 <SystemInit+0x104>)
 8004ec6:	f043 0307 	orr.w	r3, r3, #7
 8004eca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004ecc:	4b35      	ldr	r3, [pc, #212]	@ (8004fa4 <SystemInit+0x108>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a34      	ldr	r2, [pc, #208]	@ (8004fa4 <SystemInit+0x108>)
 8004ed2:	f043 0301 	orr.w	r3, r3, #1
 8004ed6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004ed8:	4b32      	ldr	r3, [pc, #200]	@ (8004fa4 <SystemInit+0x108>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004ede:	4b31      	ldr	r3, [pc, #196]	@ (8004fa4 <SystemInit+0x108>)
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	4930      	ldr	r1, [pc, #192]	@ (8004fa4 <SystemInit+0x108>)
 8004ee4:	4b30      	ldr	r3, [pc, #192]	@ (8004fa8 <SystemInit+0x10c>)
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004eea:	4b2d      	ldr	r3, [pc, #180]	@ (8004fa0 <SystemInit+0x104>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0308 	and.w	r3, r3, #8
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d007      	beq.n	8004f06 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8004fa0 <SystemInit+0x104>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f023 030f 	bic.w	r3, r3, #15
 8004efe:	4a28      	ldr	r2, [pc, #160]	@ (8004fa0 <SystemInit+0x104>)
 8004f00:	f043 0307 	orr.w	r3, r3, #7
 8004f04:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004f06:	4b27      	ldr	r3, [pc, #156]	@ (8004fa4 <SystemInit+0x108>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004f0c:	4b25      	ldr	r3, [pc, #148]	@ (8004fa4 <SystemInit+0x108>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004f12:	4b24      	ldr	r3, [pc, #144]	@ (8004fa4 <SystemInit+0x108>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004f18:	4b22      	ldr	r3, [pc, #136]	@ (8004fa4 <SystemInit+0x108>)
 8004f1a:	4a24      	ldr	r2, [pc, #144]	@ (8004fac <SystemInit+0x110>)
 8004f1c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004f1e:	4b21      	ldr	r3, [pc, #132]	@ (8004fa4 <SystemInit+0x108>)
 8004f20:	4a23      	ldr	r2, [pc, #140]	@ (8004fb0 <SystemInit+0x114>)
 8004f22:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004f24:	4b1f      	ldr	r3, [pc, #124]	@ (8004fa4 <SystemInit+0x108>)
 8004f26:	4a23      	ldr	r2, [pc, #140]	@ (8004fb4 <SystemInit+0x118>)
 8004f28:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa4 <SystemInit+0x108>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004f30:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa4 <SystemInit+0x108>)
 8004f32:	4a20      	ldr	r2, [pc, #128]	@ (8004fb4 <SystemInit+0x118>)
 8004f34:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004f36:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa4 <SystemInit+0x108>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004f3c:	4b19      	ldr	r3, [pc, #100]	@ (8004fa4 <SystemInit+0x108>)
 8004f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004fb4 <SystemInit+0x118>)
 8004f40:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004f42:	4b18      	ldr	r3, [pc, #96]	@ (8004fa4 <SystemInit+0x108>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f48:	4b16      	ldr	r3, [pc, #88]	@ (8004fa4 <SystemInit+0x108>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a15      	ldr	r2, [pc, #84]	@ (8004fa4 <SystemInit+0x108>)
 8004f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004f54:	4b13      	ldr	r3, [pc, #76]	@ (8004fa4 <SystemInit+0x108>)
 8004f56:	2200      	movs	r2, #0
 8004f58:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004f5a:	4b12      	ldr	r3, [pc, #72]	@ (8004fa4 <SystemInit+0x108>)
 8004f5c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d113      	bne.n	8004f90 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004f68:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa4 <SystemInit+0x108>)
 8004f6a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8004fa4 <SystemInit+0x108>)
 8004f70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f74:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004f78:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb8 <SystemInit+0x11c>)
 8004f7a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004f7e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004f80:	4b08      	ldr	r3, [pc, #32]	@ (8004fa4 <SystemInit+0x108>)
 8004f82:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004f86:	4a07      	ldr	r2, [pc, #28]	@ (8004fa4 <SystemInit+0x108>)
 8004f88:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f8c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004f90:	bf00      	nop
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	e000ed00 	.word	0xe000ed00
 8004fa0:	52002000 	.word	0x52002000
 8004fa4:	58024400 	.word	0x58024400
 8004fa8:	eaf6ed7f 	.word	0xeaf6ed7f
 8004fac:	02020200 	.word	0x02020200
 8004fb0:	01ff0000 	.word	0x01ff0000
 8004fb4:	01010280 	.word	0x01010280
 8004fb8:	52004000 	.word	0x52004000

08004fbc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8004fc0:	4b09      	ldr	r3, [pc, #36]	@ (8004fe8 <ExitRun0Mode+0x2c>)
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	4a08      	ldr	r2, [pc, #32]	@ (8004fe8 <ExitRun0Mode+0x2c>)
 8004fc6:	f023 0302 	bic.w	r3, r3, #2
 8004fca:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004fcc:	bf00      	nop
 8004fce:	4b06      	ldr	r3, [pc, #24]	@ (8004fe8 <ExitRun0Mode+0x2c>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d0f9      	beq.n	8004fce <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	58024800 	.word	0x58024800

08004fec <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b08e      	sub	sp, #56	@ 0x38
 8004ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ff2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	605a      	str	r2, [r3, #4]
 8004ffc:	609a      	str	r2, [r3, #8]
 8004ffe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005000:	f107 031c 	add.w	r3, r7, #28
 8005004:	2200      	movs	r2, #0
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	605a      	str	r2, [r3, #4]
 800500a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800500c:	463b      	mov	r3, r7
 800500e:	2200      	movs	r2, #0
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	605a      	str	r2, [r3, #4]
 8005014:	609a      	str	r2, [r3, #8]
 8005016:	60da      	str	r2, [r3, #12]
 8005018:	611a      	str	r2, [r3, #16]
 800501a:	615a      	str	r2, [r3, #20]
 800501c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800501e:	4b32      	ldr	r3, [pc, #200]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 8005020:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005024:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8005026:	4b30      	ldr	r3, [pc, #192]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 8005028:	2231      	movs	r2, #49	@ 0x31
 800502a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800502c:	4b2e      	ldr	r3, [pc, #184]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 800502e:	2200      	movs	r2, #0
 8005030:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8005032:	4b2d      	ldr	r3, [pc, #180]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 8005034:	2263      	movs	r2, #99	@ 0x63
 8005036:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005038:	4b2b      	ldr	r3, [pc, #172]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 800503a:	2200      	movs	r2, #0
 800503c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800503e:	4b2a      	ldr	r3, [pc, #168]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 8005040:	2200      	movs	r2, #0
 8005042:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005044:	4828      	ldr	r0, [pc, #160]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 8005046:	f00c fe51 	bl	8011cec <HAL_TIM_Base_Init>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8005050:	f7fd ffb4 	bl	8002fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005054:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005058:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800505a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800505e:	4619      	mov	r1, r3
 8005060:	4821      	ldr	r0, [pc, #132]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 8005062:	f00d fabb 	bl	80125dc <HAL_TIM_ConfigClockSource>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800506c:	f7fd ffa6 	bl	8002fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005070:	481d      	ldr	r0, [pc, #116]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 8005072:	f00c ff19 	bl	8011ea8 <HAL_TIM_PWM_Init>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800507c:	f7fd ff9e 	bl	8002fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005080:	2300      	movs	r3, #0
 8005082:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005084:	2300      	movs	r3, #0
 8005086:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005088:	f107 031c 	add.w	r3, r7, #28
 800508c:	4619      	mov	r1, r3
 800508e:	4816      	ldr	r0, [pc, #88]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 8005090:	f00e f80a 	bl	80130a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d001      	beq.n	800509e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800509a:	f7fd ff8f 	bl	8002fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800509e:	2360      	movs	r3, #96	@ 0x60
 80050a0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80050a2:	2300      	movs	r3, #0
 80050a4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80050a6:	2300      	movs	r3, #0
 80050a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80050aa:	2300      	movs	r3, #0
 80050ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80050ae:	463b      	mov	r3, r7
 80050b0:	2200      	movs	r2, #0
 80050b2:	4619      	mov	r1, r3
 80050b4:	480c      	ldr	r0, [pc, #48]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 80050b6:	f00d f97d 	bl	80123b4 <HAL_TIM_PWM_ConfigChannel>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d001      	beq.n	80050c4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80050c0:	f7fd ff7c 	bl	8002fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80050c4:	463b      	mov	r3, r7
 80050c6:	2204      	movs	r2, #4
 80050c8:	4619      	mov	r1, r3
 80050ca:	4807      	ldr	r0, [pc, #28]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 80050cc:	f00d f972 	bl	80123b4 <HAL_TIM_PWM_ConfigChannel>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80050d6:	f7fd ff71 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80050da:	4803      	ldr	r0, [pc, #12]	@ (80050e8 <MX_TIM2_Init+0xfc>)
 80050dc:	f000 faec 	bl	80056b8 <HAL_TIM_MspPostInit>

}
 80050e0:	bf00      	nop
 80050e2:	3738      	adds	r7, #56	@ 0x38
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	24002a90 	.word	0x24002a90

080050ec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b08e      	sub	sp, #56	@ 0x38
 80050f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80050f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80050f6:	2200      	movs	r2, #0
 80050f8:	601a      	str	r2, [r3, #0]
 80050fa:	605a      	str	r2, [r3, #4]
 80050fc:	609a      	str	r2, [r3, #8]
 80050fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005100:	f107 031c 	add.w	r3, r7, #28
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	605a      	str	r2, [r3, #4]
 800510a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800510c:	463b      	mov	r3, r7
 800510e:	2200      	movs	r2, #0
 8005110:	601a      	str	r2, [r3, #0]
 8005112:	605a      	str	r2, [r3, #4]
 8005114:	609a      	str	r2, [r3, #8]
 8005116:	60da      	str	r2, [r3, #12]
 8005118:	611a      	str	r2, [r3, #16]
 800511a:	615a      	str	r2, [r3, #20]
 800511c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800511e:	4b32      	ldr	r3, [pc, #200]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 8005120:	4a32      	ldr	r2, [pc, #200]	@ (80051ec <MX_TIM3_Init+0x100>)
 8005122:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 8005124:	4b30      	ldr	r3, [pc, #192]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 8005126:	2231      	movs	r2, #49	@ 0x31
 8005128:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800512a:	4b2f      	ldr	r3, [pc, #188]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 800512c:	2200      	movs	r2, #0
 800512e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8005130:	4b2d      	ldr	r3, [pc, #180]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 8005132:	2263      	movs	r2, #99	@ 0x63
 8005134:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005136:	4b2c      	ldr	r3, [pc, #176]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 8005138:	2200      	movs	r2, #0
 800513a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800513c:	4b2a      	ldr	r3, [pc, #168]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 800513e:	2200      	movs	r2, #0
 8005140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005142:	4829      	ldr	r0, [pc, #164]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 8005144:	f00c fdd2 	bl	8011cec <HAL_TIM_Base_Init>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800514e:	f7fd ff35 	bl	8002fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005152:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005156:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005158:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800515c:	4619      	mov	r1, r3
 800515e:	4822      	ldr	r0, [pc, #136]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 8005160:	f00d fa3c 	bl	80125dc <HAL_TIM_ConfigClockSource>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800516a:	f7fd ff27 	bl	8002fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800516e:	481e      	ldr	r0, [pc, #120]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 8005170:	f00c fe9a 	bl	8011ea8 <HAL_TIM_PWM_Init>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d001      	beq.n	800517e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800517a:	f7fd ff1f 	bl	8002fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800517e:	2300      	movs	r3, #0
 8005180:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005182:	2300      	movs	r3, #0
 8005184:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005186:	f107 031c 	add.w	r3, r7, #28
 800518a:	4619      	mov	r1, r3
 800518c:	4816      	ldr	r0, [pc, #88]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 800518e:	f00d ff8b 	bl	80130a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005198:	f7fd ff10 	bl	8002fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800519c:	2360      	movs	r3, #96	@ 0x60
 800519e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80051a0:	2300      	movs	r3, #0
 80051a2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80051a4:	2300      	movs	r3, #0
 80051a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80051a8:	2300      	movs	r3, #0
 80051aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80051ac:	463b      	mov	r3, r7
 80051ae:	2200      	movs	r2, #0
 80051b0:	4619      	mov	r1, r3
 80051b2:	480d      	ldr	r0, [pc, #52]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 80051b4:	f00d f8fe 	bl	80123b4 <HAL_TIM_PWM_ConfigChannel>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80051be:	f7fd fefd 	bl	8002fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80051c2:	463b      	mov	r3, r7
 80051c4:	2204      	movs	r2, #4
 80051c6:	4619      	mov	r1, r3
 80051c8:	4807      	ldr	r0, [pc, #28]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 80051ca:	f00d f8f3 	bl	80123b4 <HAL_TIM_PWM_ConfigChannel>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d001      	beq.n	80051d8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80051d4:	f7fd fef2 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80051d8:	4803      	ldr	r0, [pc, #12]	@ (80051e8 <MX_TIM3_Init+0xfc>)
 80051da:	f000 fa6d 	bl	80056b8 <HAL_TIM_MspPostInit>

}
 80051de:	bf00      	nop
 80051e0:	3738      	adds	r7, #56	@ 0x38
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	24002adc 	.word	0x24002adc
 80051ec:	40000400 	.word	0x40000400

080051f0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08e      	sub	sp, #56	@ 0x38
 80051f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80051fa:	2200      	movs	r2, #0
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	605a      	str	r2, [r3, #4]
 8005200:	609a      	str	r2, [r3, #8]
 8005202:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005204:	f107 031c 	add.w	r3, r7, #28
 8005208:	2200      	movs	r2, #0
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	605a      	str	r2, [r3, #4]
 800520e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005210:	463b      	mov	r3, r7
 8005212:	2200      	movs	r2, #0
 8005214:	601a      	str	r2, [r3, #0]
 8005216:	605a      	str	r2, [r3, #4]
 8005218:	609a      	str	r2, [r3, #8]
 800521a:	60da      	str	r2, [r3, #12]
 800521c:	611a      	str	r2, [r3, #16]
 800521e:	615a      	str	r2, [r3, #20]
 8005220:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005222:	4b32      	ldr	r3, [pc, #200]	@ (80052ec <MX_TIM4_Init+0xfc>)
 8005224:	4a32      	ldr	r2, [pc, #200]	@ (80052f0 <MX_TIM4_Init+0x100>)
 8005226:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50-1;
 8005228:	4b30      	ldr	r3, [pc, #192]	@ (80052ec <MX_TIM4_Init+0xfc>)
 800522a:	2231      	movs	r2, #49	@ 0x31
 800522c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800522e:	4b2f      	ldr	r3, [pc, #188]	@ (80052ec <MX_TIM4_Init+0xfc>)
 8005230:	2200      	movs	r2, #0
 8005232:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8005234:	4b2d      	ldr	r3, [pc, #180]	@ (80052ec <MX_TIM4_Init+0xfc>)
 8005236:	2263      	movs	r2, #99	@ 0x63
 8005238:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800523a:	4b2c      	ldr	r3, [pc, #176]	@ (80052ec <MX_TIM4_Init+0xfc>)
 800523c:	2200      	movs	r2, #0
 800523e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005240:	4b2a      	ldr	r3, [pc, #168]	@ (80052ec <MX_TIM4_Init+0xfc>)
 8005242:	2200      	movs	r2, #0
 8005244:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005246:	4829      	ldr	r0, [pc, #164]	@ (80052ec <MX_TIM4_Init+0xfc>)
 8005248:	f00c fd50 	bl	8011cec <HAL_TIM_Base_Init>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8005252:	f7fd feb3 	bl	8002fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005256:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800525a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800525c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005260:	4619      	mov	r1, r3
 8005262:	4822      	ldr	r0, [pc, #136]	@ (80052ec <MX_TIM4_Init+0xfc>)
 8005264:	f00d f9ba 	bl	80125dc <HAL_TIM_ConfigClockSource>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800526e:	f7fd fea5 	bl	8002fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005272:	481e      	ldr	r0, [pc, #120]	@ (80052ec <MX_TIM4_Init+0xfc>)
 8005274:	f00c fe18 	bl	8011ea8 <HAL_TIM_PWM_Init>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800527e:	f7fd fe9d 	bl	8002fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005282:	2300      	movs	r3, #0
 8005284:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005286:	2300      	movs	r3, #0
 8005288:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800528a:	f107 031c 	add.w	r3, r7, #28
 800528e:	4619      	mov	r1, r3
 8005290:	4816      	ldr	r0, [pc, #88]	@ (80052ec <MX_TIM4_Init+0xfc>)
 8005292:	f00d ff09 	bl	80130a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800529c:	f7fd fe8e 	bl	8002fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80052a0:	2360      	movs	r3, #96	@ 0x60
 80052a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80052a4:	2300      	movs	r3, #0
 80052a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052a8:	2300      	movs	r3, #0
 80052aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052ac:	2300      	movs	r3, #0
 80052ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80052b0:	463b      	mov	r3, r7
 80052b2:	2200      	movs	r2, #0
 80052b4:	4619      	mov	r1, r3
 80052b6:	480d      	ldr	r0, [pc, #52]	@ (80052ec <MX_TIM4_Init+0xfc>)
 80052b8:	f00d f87c 	bl	80123b4 <HAL_TIM_PWM_ConfigChannel>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80052c2:	f7fd fe7b 	bl	8002fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80052c6:	463b      	mov	r3, r7
 80052c8:	2204      	movs	r2, #4
 80052ca:	4619      	mov	r1, r3
 80052cc:	4807      	ldr	r0, [pc, #28]	@ (80052ec <MX_TIM4_Init+0xfc>)
 80052ce:	f00d f871 	bl	80123b4 <HAL_TIM_PWM_ConfigChannel>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80052d8:	f7fd fe70 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80052dc:	4803      	ldr	r0, [pc, #12]	@ (80052ec <MX_TIM4_Init+0xfc>)
 80052de:	f000 f9eb 	bl	80056b8 <HAL_TIM_MspPostInit>

}
 80052e2:	bf00      	nop
 80052e4:	3738      	adds	r7, #56	@ 0x38
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	24002b28 	.word	0x24002b28
 80052f0:	40000800 	.word	0x40000800

080052f4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b088      	sub	sp, #32
 80052f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80052fa:	f107 0310 	add.w	r3, r7, #16
 80052fe:	2200      	movs	r2, #0
 8005300:	601a      	str	r2, [r3, #0]
 8005302:	605a      	str	r2, [r3, #4]
 8005304:	609a      	str	r2, [r3, #8]
 8005306:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005308:	1d3b      	adds	r3, r7, #4
 800530a:	2200      	movs	r2, #0
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	605a      	str	r2, [r3, #4]
 8005310:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005312:	4b1e      	ldr	r3, [pc, #120]	@ (800538c <MX_TIM5_Init+0x98>)
 8005314:	4a1e      	ldr	r2, [pc, #120]	@ (8005390 <MX_TIM5_Init+0x9c>)
 8005316:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 500-1;
 8005318:	4b1c      	ldr	r3, [pc, #112]	@ (800538c <MX_TIM5_Init+0x98>)
 800531a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800531e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005320:	4b1a      	ldr	r3, [pc, #104]	@ (800538c <MX_TIM5_Init+0x98>)
 8005322:	2200      	movs	r2, #0
 8005324:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 8005326:	4b19      	ldr	r3, [pc, #100]	@ (800538c <MX_TIM5_Init+0x98>)
 8005328:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800532c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800532e:	4b17      	ldr	r3, [pc, #92]	@ (800538c <MX_TIM5_Init+0x98>)
 8005330:	2200      	movs	r2, #0
 8005332:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005334:	4b15      	ldr	r3, [pc, #84]	@ (800538c <MX_TIM5_Init+0x98>)
 8005336:	2200      	movs	r2, #0
 8005338:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800533a:	4814      	ldr	r0, [pc, #80]	@ (800538c <MX_TIM5_Init+0x98>)
 800533c:	f00c fcd6 	bl	8011cec <HAL_TIM_Base_Init>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8005346:	f7fd fe39 	bl	8002fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800534a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800534e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005350:	f107 0310 	add.w	r3, r7, #16
 8005354:	4619      	mov	r1, r3
 8005356:	480d      	ldr	r0, [pc, #52]	@ (800538c <MX_TIM5_Init+0x98>)
 8005358:	f00d f940 	bl	80125dc <HAL_TIM_ConfigClockSource>
 800535c:	4603      	mov	r3, r0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d001      	beq.n	8005366 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8005362:	f7fd fe2b 	bl	8002fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005366:	2300      	movs	r3, #0
 8005368:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800536a:	2300      	movs	r3, #0
 800536c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800536e:	1d3b      	adds	r3, r7, #4
 8005370:	4619      	mov	r1, r3
 8005372:	4806      	ldr	r0, [pc, #24]	@ (800538c <MX_TIM5_Init+0x98>)
 8005374:	f00d fe98 	bl	80130a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800537e:	f7fd fe1d 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8005382:	bf00      	nop
 8005384:	3720      	adds	r7, #32
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	24002b74 	.word	0x24002b74
 8005390:	40000c00 	.word	0x40000c00

08005394 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b088      	sub	sp, #32
 8005398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800539a:	f107 0310 	add.w	r3, r7, #16
 800539e:	2200      	movs	r2, #0
 80053a0:	601a      	str	r2, [r3, #0]
 80053a2:	605a      	str	r2, [r3, #4]
 80053a4:	609a      	str	r2, [r3, #8]
 80053a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053a8:	1d3b      	adds	r3, r7, #4
 80053aa:	2200      	movs	r2, #0
 80053ac:	601a      	str	r2, [r3, #0]
 80053ae:	605a      	str	r2, [r3, #4]
 80053b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80053b2:	4b20      	ldr	r3, [pc, #128]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053b4:	4a20      	ldr	r2, [pc, #128]	@ (8005438 <MX_TIM8_Init+0xa4>)
 80053b6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 250-1;
 80053b8:	4b1e      	ldr	r3, [pc, #120]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053ba:	22f9      	movs	r2, #249	@ 0xf9
 80053bc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053be:	4b1d      	ldr	r3, [pc, #116]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000-1;
 80053c4:	4b1b      	ldr	r3, [pc, #108]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053c6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80053ca:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053cc:	4b19      	ldr	r3, [pc, #100]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80053d2:	4b18      	ldr	r3, [pc, #96]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80053d8:	4b16      	ldr	r3, [pc, #88]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053da:	2280      	movs	r2, #128	@ 0x80
 80053dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80053de:	4815      	ldr	r0, [pc, #84]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053e0:	f00c fc84 	bl	8011cec <HAL_TIM_Base_Init>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80053ea:	f7fd fde7 	bl	8002fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80053ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80053f4:	f107 0310 	add.w	r3, r7, #16
 80053f8:	4619      	mov	r1, r3
 80053fa:	480e      	ldr	r0, [pc, #56]	@ (8005434 <MX_TIM8_Init+0xa0>)
 80053fc:	f00d f8ee 	bl	80125dc <HAL_TIM_ConfigClockSource>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8005406:	f7fd fdd9 	bl	8002fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800540a:	2320      	movs	r3, #32
 800540c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800540e:	2300      	movs	r3, #0
 8005410:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005412:	2300      	movs	r3, #0
 8005414:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005416:	1d3b      	adds	r3, r7, #4
 8005418:	4619      	mov	r1, r3
 800541a:	4806      	ldr	r0, [pc, #24]	@ (8005434 <MX_TIM8_Init+0xa0>)
 800541c:	f00d fe44 	bl	80130a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8005426:	f7fd fdc9 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800542a:	bf00      	nop
 800542c:	3720      	adds	r7, #32
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	24002bc0 	.word	0x24002bc0
 8005438:	40010400 	.word	0x40010400

0800543c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b09c      	sub	sp, #112	@ 0x70
 8005440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005442:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005446:	2200      	movs	r2, #0
 8005448:	601a      	str	r2, [r3, #0]
 800544a:	605a      	str	r2, [r3, #4]
 800544c:	609a      	str	r2, [r3, #8]
 800544e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005450:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005454:	2200      	movs	r2, #0
 8005456:	601a      	str	r2, [r3, #0]
 8005458:	605a      	str	r2, [r3, #4]
 800545a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800545c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005460:	2200      	movs	r2, #0
 8005462:	601a      	str	r2, [r3, #0]
 8005464:	605a      	str	r2, [r3, #4]
 8005466:	609a      	str	r2, [r3, #8]
 8005468:	60da      	str	r2, [r3, #12]
 800546a:	611a      	str	r2, [r3, #16]
 800546c:	615a      	str	r2, [r3, #20]
 800546e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005470:	1d3b      	adds	r3, r7, #4
 8005472:	2234      	movs	r2, #52	@ 0x34
 8005474:	2100      	movs	r1, #0
 8005476:	4618      	mov	r0, r3
 8005478:	f015 fc42 	bl	801ad00 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800547c:	4b3f      	ldr	r3, [pc, #252]	@ (800557c <MX_TIM15_Init+0x140>)
 800547e:	4a40      	ldr	r2, [pc, #256]	@ (8005580 <MX_TIM15_Init+0x144>)
 8005480:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 500-1;
 8005482:	4b3e      	ldr	r3, [pc, #248]	@ (800557c <MX_TIM15_Init+0x140>)
 8005484:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8005488:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800548a:	4b3c      	ldr	r3, [pc, #240]	@ (800557c <MX_TIM15_Init+0x140>)
 800548c:	2200      	movs	r2, #0
 800548e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000-1;
 8005490:	4b3a      	ldr	r3, [pc, #232]	@ (800557c <MX_TIM15_Init+0x140>)
 8005492:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005496:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005498:	4b38      	ldr	r3, [pc, #224]	@ (800557c <MX_TIM15_Init+0x140>)
 800549a:	2200      	movs	r2, #0
 800549c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800549e:	4b37      	ldr	r3, [pc, #220]	@ (800557c <MX_TIM15_Init+0x140>)
 80054a0:	2200      	movs	r2, #0
 80054a2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054a4:	4b35      	ldr	r3, [pc, #212]	@ (800557c <MX_TIM15_Init+0x140>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80054aa:	4834      	ldr	r0, [pc, #208]	@ (800557c <MX_TIM15_Init+0x140>)
 80054ac:	f00c fc1e 	bl	8011cec <HAL_TIM_Base_Init>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 80054b6:	f7fd fd81 	bl	8002fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054be:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80054c0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80054c4:	4619      	mov	r1, r3
 80054c6:	482d      	ldr	r0, [pc, #180]	@ (800557c <MX_TIM15_Init+0x140>)
 80054c8:	f00d f888 	bl	80125dc <HAL_TIM_ConfigClockSource>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 80054d2:	f7fd fd73 	bl	8002fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80054d6:	4829      	ldr	r0, [pc, #164]	@ (800557c <MX_TIM15_Init+0x140>)
 80054d8:	f00c fce6 	bl	8011ea8 <HAL_TIM_PWM_Init>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d001      	beq.n	80054e6 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 80054e2:	f7fd fd6b 	bl	8002fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054e6:	2300      	movs	r3, #0
 80054e8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054ea:	2300      	movs	r3, #0
 80054ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80054ee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80054f2:	4619      	mov	r1, r3
 80054f4:	4821      	ldr	r0, [pc, #132]	@ (800557c <MX_TIM15_Init+0x140>)
 80054f6:	f00d fdd7 	bl	80130a8 <HAL_TIMEx_MasterConfigSynchronization>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d001      	beq.n	8005504 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8005500:	f7fd fd5c 	bl	8002fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005504:	2360      	movs	r3, #96	@ 0x60
 8005506:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8005508:	2300      	movs	r3, #0
 800550a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800550c:	2300      	movs	r3, #0
 800550e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005510:	2300      	movs	r3, #0
 8005512:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005514:	2300      	movs	r3, #0
 8005516:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005518:	2300      	movs	r3, #0
 800551a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800551c:	2300      	movs	r3, #0
 800551e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005520:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005524:	2200      	movs	r2, #0
 8005526:	4619      	mov	r1, r3
 8005528:	4814      	ldr	r0, [pc, #80]	@ (800557c <MX_TIM15_Init+0x140>)
 800552a:	f00c ff43 	bl	80123b4 <HAL_TIM_PWM_ConfigChannel>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8005534:	f7fd fd42 	bl	8002fbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005538:	2300      	movs	r3, #0
 800553a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800553c:	2300      	movs	r3, #0
 800553e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005540:	2300      	movs	r3, #0
 8005542:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005544:	2300      	movs	r3, #0
 8005546:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005548:	2300      	movs	r3, #0
 800554a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800554c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005550:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005552:	2300      	movs	r3, #0
 8005554:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005556:	2300      	movs	r3, #0
 8005558:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800555a:	1d3b      	adds	r3, r7, #4
 800555c:	4619      	mov	r1, r3
 800555e:	4807      	ldr	r0, [pc, #28]	@ (800557c <MX_TIM15_Init+0x140>)
 8005560:	f00d fe3e 	bl	80131e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 800556a:	f7fd fd27 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800556e:	4803      	ldr	r0, [pc, #12]	@ (800557c <MX_TIM15_Init+0x140>)
 8005570:	f000 f8a2 	bl	80056b8 <HAL_TIM_MspPostInit>

}
 8005574:	bf00      	nop
 8005576:	3770      	adds	r7, #112	@ 0x70
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}
 800557c:	24002c0c 	.word	0x24002c0c
 8005580:	40014000 	.word	0x40014000

08005584 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b088      	sub	sp, #32
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005594:	d10f      	bne.n	80055b6 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005596:	4b42      	ldr	r3, [pc, #264]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 8005598:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800559c:	4a40      	ldr	r2, [pc, #256]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 800559e:	f043 0301 	orr.w	r3, r3, #1
 80055a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80055a6:	4b3e      	ldr	r3, [pc, #248]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 80055a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	61fb      	str	r3, [r7, #28]
 80055b2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80055b4:	e06f      	b.n	8005696 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a3a      	ldr	r2, [pc, #232]	@ (80056a4 <HAL_TIM_Base_MspInit+0x120>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d10f      	bne.n	80055e0 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80055c0:	4b37      	ldr	r3, [pc, #220]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 80055c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055c6:	4a36      	ldr	r2, [pc, #216]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 80055c8:	f043 0302 	orr.w	r3, r3, #2
 80055cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80055d0:	4b33      	ldr	r3, [pc, #204]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 80055d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055d6:	f003 0302 	and.w	r3, r3, #2
 80055da:	61bb      	str	r3, [r7, #24]
 80055dc:	69bb      	ldr	r3, [r7, #24]
}
 80055de:	e05a      	b.n	8005696 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM4)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a30      	ldr	r2, [pc, #192]	@ (80056a8 <HAL_TIM_Base_MspInit+0x124>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d10f      	bne.n	800560a <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80055ea:	4b2d      	ldr	r3, [pc, #180]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 80055ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055f0:	4a2b      	ldr	r2, [pc, #172]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 80055f2:	f043 0304 	orr.w	r3, r3, #4
 80055f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80055fa:	4b29      	ldr	r3, [pc, #164]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 80055fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005600:	f003 0304 	and.w	r3, r3, #4
 8005604:	617b      	str	r3, [r7, #20]
 8005606:	697b      	ldr	r3, [r7, #20]
}
 8005608:	e045      	b.n	8005696 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM5)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a27      	ldr	r2, [pc, #156]	@ (80056ac <HAL_TIM_Base_MspInit+0x128>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d10f      	bne.n	8005634 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005614:	4b22      	ldr	r3, [pc, #136]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 8005616:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800561a:	4a21      	ldr	r2, [pc, #132]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 800561c:	f043 0308 	orr.w	r3, r3, #8
 8005620:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005624:	4b1e      	ldr	r3, [pc, #120]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 8005626:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800562a:	f003 0308 	and.w	r3, r3, #8
 800562e:	613b      	str	r3, [r7, #16]
 8005630:	693b      	ldr	r3, [r7, #16]
}
 8005632:	e030      	b.n	8005696 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM8)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a1d      	ldr	r2, [pc, #116]	@ (80056b0 <HAL_TIM_Base_MspInit+0x12c>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d117      	bne.n	800566e <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800563e:	4b18      	ldr	r3, [pc, #96]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 8005640:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005644:	4a16      	ldr	r2, [pc, #88]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 8005646:	f043 0302 	orr.w	r3, r3, #2
 800564a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800564e:	4b14      	ldr	r3, [pc, #80]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 8005650:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	60fb      	str	r3, [r7, #12]
 800565a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 800565c:	2200      	movs	r2, #0
 800565e:	2105      	movs	r1, #5
 8005660:	202c      	movs	r0, #44	@ 0x2c
 8005662:	f002 fb83 	bl	8007d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005666:	202c      	movs	r0, #44	@ 0x2c
 8005668:	f002 fb9a 	bl	8007da0 <HAL_NVIC_EnableIRQ>
}
 800566c:	e013      	b.n	8005696 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a10      	ldr	r2, [pc, #64]	@ (80056b4 <HAL_TIM_Base_MspInit+0x130>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d10e      	bne.n	8005696 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005678:	4b09      	ldr	r3, [pc, #36]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 800567a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800567e:	4a08      	ldr	r2, [pc, #32]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 8005680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005684:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005688:	4b05      	ldr	r3, [pc, #20]	@ (80056a0 <HAL_TIM_Base_MspInit+0x11c>)
 800568a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800568e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005692:	60bb      	str	r3, [r7, #8]
 8005694:	68bb      	ldr	r3, [r7, #8]
}
 8005696:	bf00      	nop
 8005698:	3720      	adds	r7, #32
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	58024400 	.word	0x58024400
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00
 80056b0:	40010400 	.word	0x40010400
 80056b4:	40014000 	.word	0x40014000

080056b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b08c      	sub	sp, #48	@ 0x30
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056c0:	f107 031c 	add.w	r3, r7, #28
 80056c4:	2200      	movs	r2, #0
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	605a      	str	r2, [r3, #4]
 80056ca:	609a      	str	r2, [r3, #8]
 80056cc:	60da      	str	r2, [r3, #12]
 80056ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d8:	d13f      	bne.n	800575a <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056da:	4b59      	ldr	r3, [pc, #356]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 80056dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056e0:	4a57      	ldr	r2, [pc, #348]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 80056e2:	f043 0301 	orr.w	r3, r3, #1
 80056e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80056ea:	4b55      	ldr	r3, [pc, #340]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 80056ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056f0:	f003 0301 	and.w	r3, r3, #1
 80056f4:	61bb      	str	r3, [r7, #24]
 80056f6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056f8:	4b51      	ldr	r3, [pc, #324]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 80056fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056fe:	4a50      	ldr	r2, [pc, #320]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 8005700:	f043 0302 	orr.w	r3, r3, #2
 8005704:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005708:	4b4d      	ldr	r3, [pc, #308]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 800570a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	617b      	str	r3, [r7, #20]
 8005714:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15(JTDI)     ------> TIM2_CH1
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800571a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800571c:	2302      	movs	r3, #2
 800571e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005720:	2300      	movs	r3, #0
 8005722:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005724:	2300      	movs	r3, #0
 8005726:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005728:	2301      	movs	r3, #1
 800572a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800572c:	f107 031c 	add.w	r3, r7, #28
 8005730:	4619      	mov	r1, r3
 8005732:	4844      	ldr	r0, [pc, #272]	@ (8005844 <HAL_TIM_MspPostInit+0x18c>)
 8005734:	f006 fb14 	bl	800bd60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005738:	2308      	movs	r3, #8
 800573a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800573c:	2302      	movs	r3, #2
 800573e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005740:	2300      	movs	r3, #0
 8005742:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005744:	2300      	movs	r3, #0
 8005746:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005748:	2301      	movs	r3, #1
 800574a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800574c:	f107 031c 	add.w	r3, r7, #28
 8005750:	4619      	mov	r1, r3
 8005752:	483d      	ldr	r0, [pc, #244]	@ (8005848 <HAL_TIM_MspPostInit+0x190>)
 8005754:	f006 fb04 	bl	800bd60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8005758:	e06e      	b.n	8005838 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM3)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a3b      	ldr	r2, [pc, #236]	@ (800584c <HAL_TIM_MspPostInit+0x194>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d11f      	bne.n	80057a4 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005764:	4b36      	ldr	r3, [pc, #216]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 8005766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800576a:	4a35      	ldr	r2, [pc, #212]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 800576c:	f043 0302 	orr.w	r3, r3, #2
 8005770:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005774:	4b32      	ldr	r3, [pc, #200]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 8005776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	613b      	str	r3, [r7, #16]
 8005780:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005782:	2330      	movs	r3, #48	@ 0x30
 8005784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005786:	2302      	movs	r3, #2
 8005788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800578a:	2300      	movs	r3, #0
 800578c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800578e:	2300      	movs	r3, #0
 8005790:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005792:	2302      	movs	r3, #2
 8005794:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005796:	f107 031c 	add.w	r3, r7, #28
 800579a:	4619      	mov	r1, r3
 800579c:	482a      	ldr	r0, [pc, #168]	@ (8005848 <HAL_TIM_MspPostInit+0x190>)
 800579e:	f006 fadf 	bl	800bd60 <HAL_GPIO_Init>
}
 80057a2:	e049      	b.n	8005838 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM4)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a29      	ldr	r2, [pc, #164]	@ (8005850 <HAL_TIM_MspPostInit+0x198>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d11f      	bne.n	80057ee <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057ae:	4b24      	ldr	r3, [pc, #144]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 80057b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057b4:	4a22      	ldr	r2, [pc, #136]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 80057b6:	f043 0302 	orr.w	r3, r3, #2
 80057ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80057be:	4b20      	ldr	r3, [pc, #128]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 80057c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057c4:	f003 0302 	and.w	r3, r3, #2
 80057c8:	60fb      	str	r3, [r7, #12]
 80057ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80057cc:	23c0      	movs	r3, #192	@ 0xc0
 80057ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057d0:	2302      	movs	r3, #2
 80057d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d4:	2300      	movs	r3, #0
 80057d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057d8:	2300      	movs	r3, #0
 80057da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80057dc:	2302      	movs	r3, #2
 80057de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057e0:	f107 031c 	add.w	r3, r7, #28
 80057e4:	4619      	mov	r1, r3
 80057e6:	4818      	ldr	r0, [pc, #96]	@ (8005848 <HAL_TIM_MspPostInit+0x190>)
 80057e8:	f006 faba 	bl	800bd60 <HAL_GPIO_Init>
}
 80057ec:	e024      	b.n	8005838 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM15)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a18      	ldr	r2, [pc, #96]	@ (8005854 <HAL_TIM_MspPostInit+0x19c>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d11f      	bne.n	8005838 <HAL_TIM_MspPostInit+0x180>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057f8:	4b11      	ldr	r3, [pc, #68]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 80057fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057fe:	4a10      	ldr	r2, [pc, #64]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 8005800:	f043 0304 	orr.w	r3, r3, #4
 8005804:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005808:	4b0d      	ldr	r3, [pc, #52]	@ (8005840 <HAL_TIM_MspPostInit+0x188>)
 800580a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800580e:	f003 0304 	and.w	r3, r3, #4
 8005812:	60bb      	str	r3, [r7, #8]
 8005814:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BZ_Pin;
 8005816:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800581a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800581c:	2302      	movs	r3, #2
 800581e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005820:	2300      	movs	r3, #0
 8005822:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005824:	2300      	movs	r3, #0
 8005826:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 8005828:	2302      	movs	r3, #2
 800582a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BZ_GPIO_Port, &GPIO_InitStruct);
 800582c:	f107 031c 	add.w	r3, r7, #28
 8005830:	4619      	mov	r1, r3
 8005832:	4809      	ldr	r0, [pc, #36]	@ (8005858 <HAL_TIM_MspPostInit+0x1a0>)
 8005834:	f006 fa94 	bl	800bd60 <HAL_GPIO_Init>
}
 8005838:	bf00      	nop
 800583a:	3730      	adds	r7, #48	@ 0x30
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	58024400 	.word	0x58024400
 8005844:	58020000 	.word	0x58020000
 8005848:	58020400 	.word	0x58020400
 800584c:	40000400 	.word	0x40000400
 8005850:	40000800 	.word	0x40000800
 8005854:	40014000 	.word	0x40014000
 8005858:	58020800 	.word	0x58020800

0800585c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005860:	4b22      	ldr	r3, [pc, #136]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 8005862:	4a23      	ldr	r2, [pc, #140]	@ (80058f0 <MX_USART3_UART_Init+0x94>)
 8005864:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005866:	4b21      	ldr	r3, [pc, #132]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 8005868:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800586c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800586e:	4b1f      	ldr	r3, [pc, #124]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 8005870:	2200      	movs	r2, #0
 8005872:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005874:	4b1d      	ldr	r3, [pc, #116]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 8005876:	2200      	movs	r2, #0
 8005878:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800587a:	4b1c      	ldr	r3, [pc, #112]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 800587c:	2200      	movs	r2, #0
 800587e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005880:	4b1a      	ldr	r3, [pc, #104]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 8005882:	220c      	movs	r2, #12
 8005884:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005886:	4b19      	ldr	r3, [pc, #100]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 8005888:	2200      	movs	r2, #0
 800588a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800588c:	4b17      	ldr	r3, [pc, #92]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 800588e:	2200      	movs	r2, #0
 8005890:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005892:	4b16      	ldr	r3, [pc, #88]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 8005894:	2200      	movs	r2, #0
 8005896:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005898:	4b14      	ldr	r3, [pc, #80]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 800589a:	2200      	movs	r2, #0
 800589c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800589e:	4b13      	ldr	r3, [pc, #76]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80058a4:	4811      	ldr	r0, [pc, #68]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 80058a6:	f00d fd45 	bl	8013334 <HAL_UART_Init>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80058b0:	f7fd fb84 	bl	8002fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80058b4:	2100      	movs	r1, #0
 80058b6:	480d      	ldr	r0, [pc, #52]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 80058b8:	f010 fa87 	bl	8015dca <HAL_UARTEx_SetTxFifoThreshold>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80058c2:	f7fd fb7b 	bl	8002fbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80058c6:	2100      	movs	r1, #0
 80058c8:	4808      	ldr	r0, [pc, #32]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 80058ca:	f010 fabc 	bl	8015e46 <HAL_UARTEx_SetRxFifoThreshold>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d001      	beq.n	80058d8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80058d4:	f7fd fb72 	bl	8002fbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80058d8:	4804      	ldr	r0, [pc, #16]	@ (80058ec <MX_USART3_UART_Init+0x90>)
 80058da:	f010 fa3d 	bl	8015d58 <HAL_UARTEx_DisableFifoMode>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80058e4:	f7fd fb6a 	bl	8002fbc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80058e8:	bf00      	nop
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	24002c58 	.word	0x24002c58
 80058f0:	40004800 	.word	0x40004800

080058f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b0b8      	sub	sp, #224	@ 0xe0
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058fc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005900:	2200      	movs	r2, #0
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	605a      	str	r2, [r3, #4]
 8005906:	609a      	str	r2, [r3, #8]
 8005908:	60da      	str	r2, [r3, #12]
 800590a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800590c:	f107 0310 	add.w	r3, r7, #16
 8005910:	22b8      	movs	r2, #184	@ 0xb8
 8005912:	2100      	movs	r1, #0
 8005914:	4618      	mov	r0, r3
 8005916:	f015 f9f3 	bl	801ad00 <memset>
  if(uartHandle->Instance==USART3)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a2b      	ldr	r2, [pc, #172]	@ (80059cc <HAL_UART_MspInit+0xd8>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d14e      	bne.n	80059c2 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005924:	f04f 0202 	mov.w	r2, #2
 8005928:	f04f 0300 	mov.w	r3, #0
 800592c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005930:	2300      	movs	r3, #0
 8005932:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005936:	f107 0310 	add.w	r3, r7, #16
 800593a:	4618      	mov	r0, r3
 800593c:	f009 fdf0 	bl	800f520 <HAL_RCCEx_PeriphCLKConfig>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d001      	beq.n	800594a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8005946:	f7fd fb39 	bl	8002fbc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800594a:	4b21      	ldr	r3, [pc, #132]	@ (80059d0 <HAL_UART_MspInit+0xdc>)
 800594c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005950:	4a1f      	ldr	r2, [pc, #124]	@ (80059d0 <HAL_UART_MspInit+0xdc>)
 8005952:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005956:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800595a:	4b1d      	ldr	r3, [pc, #116]	@ (80059d0 <HAL_UART_MspInit+0xdc>)
 800595c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005960:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005964:	60fb      	str	r3, [r7, #12]
 8005966:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005968:	4b19      	ldr	r3, [pc, #100]	@ (80059d0 <HAL_UART_MspInit+0xdc>)
 800596a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800596e:	4a18      	ldr	r2, [pc, #96]	@ (80059d0 <HAL_UART_MspInit+0xdc>)
 8005970:	f043 0304 	orr.w	r3, r3, #4
 8005974:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005978:	4b15      	ldr	r3, [pc, #84]	@ (80059d0 <HAL_UART_MspInit+0xdc>)
 800597a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800597e:	f003 0304 	and.w	r3, r3, #4
 8005982:	60bb      	str	r3, [r7, #8]
 8005984:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005986:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800598a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800598e:	2302      	movs	r3, #2
 8005990:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005994:	2300      	movs	r3, #0
 8005996:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800599a:	2300      	movs	r3, #0
 800599c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80059a0:	2307      	movs	r3, #7
 80059a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059a6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80059aa:	4619      	mov	r1, r3
 80059ac:	4809      	ldr	r0, [pc, #36]	@ (80059d4 <HAL_UART_MspInit+0xe0>)
 80059ae:	f006 f9d7 	bl	800bd60 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 7, 0);
 80059b2:	2200      	movs	r2, #0
 80059b4:	2107      	movs	r1, #7
 80059b6:	2027      	movs	r0, #39	@ 0x27
 80059b8:	f002 f9d8 	bl	8007d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80059bc:	2027      	movs	r0, #39	@ 0x27
 80059be:	f002 f9ef 	bl	8007da0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80059c2:	bf00      	nop
 80059c4:	37e0      	adds	r7, #224	@ 0xe0
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	40004800 	.word	0x40004800
 80059d0:	58024400 	.word	0x58024400
 80059d4:	58020800 	.word	0x58020800

080059d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80059d8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005a14 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80059dc:	f7ff faee 	bl	8004fbc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80059e0:	f7ff fa5c 	bl	8004e9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80059e4:	480c      	ldr	r0, [pc, #48]	@ (8005a18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80059e6:	490d      	ldr	r1, [pc, #52]	@ (8005a1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80059e8:	4a0d      	ldr	r2, [pc, #52]	@ (8005a20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80059ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80059ec:	e002      	b.n	80059f4 <LoopCopyDataInit>

080059ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80059ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059f2:	3304      	adds	r3, #4

080059f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059f8:	d3f9      	bcc.n	80059ee <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005a24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80059fc:	4c0a      	ldr	r4, [pc, #40]	@ (8005a28 <LoopFillZerobss+0x22>)
  movs r3, #0
 80059fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005a00:	e001      	b.n	8005a06 <LoopFillZerobss>

08005a02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005a02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005a04:	3204      	adds	r2, #4

08005a06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005a06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005a08:	d3fb      	bcc.n	8005a02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005a0a:	f015 fa3b 	bl	801ae84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a0e:	f7fd f937 	bl	8002c80 <main>
  bx  lr
 8005a12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005a14:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8005a18:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005a1c:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8005a20:	0801f8a0 	.word	0x0801f8a0
  ldr r2, =_sbss
 8005a24:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 8005a28:	2401422c 	.word	0x2401422c

08005a2c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a2c:	e7fe      	b.n	8005a2c <ADC3_IRQHandler>
	...

08005a30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a36:	2003      	movs	r0, #3
 8005a38:	f002 f98d 	bl	8007d56 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005a3c:	f009 fb58 	bl	800f0f0 <HAL_RCC_GetSysClockFreq>
 8005a40:	4602      	mov	r2, r0
 8005a42:	4b15      	ldr	r3, [pc, #84]	@ (8005a98 <HAL_Init+0x68>)
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	0a1b      	lsrs	r3, r3, #8
 8005a48:	f003 030f 	and.w	r3, r3, #15
 8005a4c:	4913      	ldr	r1, [pc, #76]	@ (8005a9c <HAL_Init+0x6c>)
 8005a4e:	5ccb      	ldrb	r3, [r1, r3]
 8005a50:	f003 031f 	and.w	r3, r3, #31
 8005a54:	fa22 f303 	lsr.w	r3, r2, r3
 8005a58:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a98 <HAL_Init+0x68>)
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	f003 030f 	and.w	r3, r3, #15
 8005a62:	4a0e      	ldr	r2, [pc, #56]	@ (8005a9c <HAL_Init+0x6c>)
 8005a64:	5cd3      	ldrb	r3, [r2, r3]
 8005a66:	f003 031f 	and.w	r3, r3, #31
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a70:	4a0b      	ldr	r2, [pc, #44]	@ (8005aa0 <HAL_Init+0x70>)
 8005a72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005a74:	4a0b      	ldr	r2, [pc, #44]	@ (8005aa4 <HAL_Init+0x74>)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a7a:	200f      	movs	r0, #15
 8005a7c:	f7ff f874 	bl	8004b68 <HAL_InitTick>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e002      	b.n	8005a90 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005a8a:	f7ff f84f 	bl	8004b2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3708      	adds	r7, #8
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	58024400 	.word	0x58024400
 8005a9c:	0801f400 	.word	0x0801f400
 8005aa0:	24000004 	.word	0x24000004
 8005aa4:	24000000 	.word	0x24000000

08005aa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005aac:	4b06      	ldr	r3, [pc, #24]	@ (8005ac8 <HAL_IncTick+0x20>)
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	4b06      	ldr	r3, [pc, #24]	@ (8005acc <HAL_IncTick+0x24>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	4a04      	ldr	r2, [pc, #16]	@ (8005acc <HAL_IncTick+0x24>)
 8005aba:	6013      	str	r3, [r2, #0]
}
 8005abc:	bf00      	nop
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
 8005ac8:	2400000c 	.word	0x2400000c
 8005acc:	24002cec 	.word	0x24002cec

08005ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8005ad4:	4b03      	ldr	r3, [pc, #12]	@ (8005ae4 <HAL_GetTick+0x14>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	24002cec 	.word	0x24002cec

08005ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005af0:	f7ff ffee 	bl	8005ad0 <HAL_GetTick>
 8005af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b00:	d005      	beq.n	8005b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b02:	4b0a      	ldr	r3, [pc, #40]	@ (8005b2c <HAL_Delay+0x44>)
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	461a      	mov	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b0e:	bf00      	nop
 8005b10:	f7ff ffde 	bl	8005ad0 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d8f7      	bhi.n	8005b10 <HAL_Delay+0x28>
  {
  }
}
 8005b20:	bf00      	nop
 8005b22:	bf00      	nop
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	2400000c 	.word	0x2400000c

08005b30 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	431a      	orrs	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	609a      	str	r2, [r3, #8]
}
 8005b4a:	bf00      	nop
 8005b4c:	370c      	adds	r7, #12
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr

08005b56 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005b56:	b480      	push	{r7}
 8005b58:	b083      	sub	sp, #12
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	6078      	str	r0, [r7, #4]
 8005b5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	609a      	str	r2, [r3, #8]
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a18      	ldr	r2, [pc, #96]	@ (8005c08 <LL_ADC_SetChannelPreselection+0x70>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d027      	beq.n	8005bfa <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d107      	bne.n	8005bc4 <LL_ADC_SetChannelPreselection+0x2c>
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	0e9b      	lsrs	r3, r3, #26
 8005bb8:	f003 031f 	and.w	r3, r3, #31
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc2:	e015      	b.n	8005bf0 <LL_ADC_SetChannelPreselection+0x58>
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	fa93 f3a3 	rbit	r3, r3
 8005bce:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8005bda:	2320      	movs	r3, #32
 8005bdc:	e003      	b.n	8005be6 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	fab3 f383 	clz	r3, r3
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	f003 031f 	and.w	r3, r3, #31
 8005bea:	2201      	movs	r2, #1
 8005bec:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	69d2      	ldr	r2, [r2, #28]
 8005bf4:	431a      	orrs	r2, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8005bfa:	bf00      	nop
 8005bfc:	371c      	adds	r7, #28
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	58026000 	.word	0x58026000

08005c0c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b087      	sub	sp, #28
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
 8005c18:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	3360      	adds	r3, #96	@ 0x60
 8005c1e:	461a      	mov	r2, r3
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	4a10      	ldr	r2, [pc, #64]	@ (8005c6c <LL_ADC_SetOffset+0x60>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d10b      	bne.n	8005c48 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005c46:	e00b      	b.n	8005c60 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	430b      	orrs	r3, r1
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	601a      	str	r2, [r3, #0]
}
 8005c60:	bf00      	nop
 8005c62:	371c      	adds	r7, #28
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr
 8005c6c:	58026000 	.word	0x58026000

08005c70 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	3360      	adds	r3, #96	@ 0x60
 8005c7e:	461a      	mov	r2, r3
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	4413      	add	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3714      	adds	r7, #20
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f003 031f 	and.w	r3, r3, #31
 8005cb6:	6879      	ldr	r1, [r7, #4]
 8005cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	611a      	str	r2, [r3, #16]
}
 8005cc2:	bf00      	nop
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
	...

08005cd0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4a0c      	ldr	r2, [pc, #48]	@ (8005d10 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d00e      	beq.n	8005d02 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	3360      	adds	r3, #96	@ 0x60
 8005ce8:	461a      	mov	r2, r3
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4413      	add	r3, r2
 8005cf0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	431a      	orrs	r2, r3
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	601a      	str	r2, [r3, #0]
  }
}
 8005d02:	bf00      	nop
 8005d04:	371c      	adds	r7, #28
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	58026000 	.word	0x58026000

08005d14 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b087      	sub	sp, #28
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	4a0c      	ldr	r2, [pc, #48]	@ (8005d54 <LL_ADC_SetOffsetSaturation+0x40>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d10e      	bne.n	8005d46 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	3360      	adds	r3, #96	@ 0x60
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	4413      	add	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	431a      	orrs	r2, r3
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005d46:	bf00      	nop
 8005d48:	371c      	adds	r7, #28
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	58026000 	.word	0x58026000

08005d58 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4a0c      	ldr	r2, [pc, #48]	@ (8005d98 <LL_ADC_SetOffsetSign+0x40>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d10e      	bne.n	8005d8a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	3360      	adds	r3, #96	@ 0x60
 8005d70:	461a      	mov	r2, r3
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4413      	add	r3, r2
 8005d78:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	431a      	orrs	r2, r3
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8005d8a:	bf00      	nop
 8005d8c:	371c      	adds	r7, #28
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	58026000 	.word	0x58026000

08005d9c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b087      	sub	sp, #28
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	3360      	adds	r3, #96	@ 0x60
 8005dac:	461a      	mov	r2, r3
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	4413      	add	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	4a0c      	ldr	r2, [pc, #48]	@ (8005dec <LL_ADC_SetOffsetState+0x50>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d108      	bne.n	8005dd0 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	431a      	orrs	r2, r3
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8005dce:	e007      	b.n	8005de0 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	601a      	str	r2, [r3, #0]
}
 8005de0:	bf00      	nop
 8005de2:	371c      	adds	r7, #28
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	58026000 	.word	0x58026000

08005df0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d101      	bne.n	8005e08 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005e04:	2301      	movs	r3, #1
 8005e06:	e000      	b.n	8005e0a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	370c      	adds	r7, #12
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr

08005e16 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005e16:	b480      	push	{r7}
 8005e18:	b087      	sub	sp, #28
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	60f8      	str	r0, [r7, #12]
 8005e1e:	60b9      	str	r1, [r7, #8]
 8005e20:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	3330      	adds	r3, #48	@ 0x30
 8005e26:	461a      	mov	r2, r3
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	0a1b      	lsrs	r3, r3, #8
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	f003 030c 	and.w	r3, r3, #12
 8005e32:	4413      	add	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	f003 031f 	and.w	r3, r3, #31
 8005e40:	211f      	movs	r1, #31
 8005e42:	fa01 f303 	lsl.w	r3, r1, r3
 8005e46:	43db      	mvns	r3, r3
 8005e48:	401a      	ands	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	0e9b      	lsrs	r3, r3, #26
 8005e4e:	f003 011f 	and.w	r1, r3, #31
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	f003 031f 	and.w	r3, r3, #31
 8005e58:	fa01 f303 	lsl.w	r3, r1, r3
 8005e5c:	431a      	orrs	r2, r3
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005e62:	bf00      	nop
 8005e64:	371c      	adds	r7, #28
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr

08005e6e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b083      	sub	sp, #12
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
 8005e76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	f023 0203 	bic.w	r2, r3, #3
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	431a      	orrs	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	60da      	str	r2, [r3, #12]
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	f043 0201 	orr.w	r2, r3, #1
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	60da      	str	r2, [r3, #12]
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a08      	ldr	r2, [pc, #32]	@ (8005ee4 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d107      	bne.n	8005ed6 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	f023 0203 	bic.w	r2, r3, #3
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	431a      	orrs	r2, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	60da      	str	r2, [r3, #12]
  }
}
 8005ed6:	bf00      	nop
 8005ed8:	370c      	adds	r7, #12
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	58026000 	.word	0x58026000

08005ee8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b087      	sub	sp, #28
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	3314      	adds	r3, #20
 8005ef8:	461a      	mov	r2, r3
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	0e5b      	lsrs	r3, r3, #25
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	4413      	add	r3, r2
 8005f06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	0d1b      	lsrs	r3, r3, #20
 8005f10:	f003 031f 	and.w	r3, r3, #31
 8005f14:	2107      	movs	r1, #7
 8005f16:	fa01 f303 	lsl.w	r3, r1, r3
 8005f1a:	43db      	mvns	r3, r3
 8005f1c:	401a      	ands	r2, r3
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	0d1b      	lsrs	r3, r3, #20
 8005f22:	f003 031f 	and.w	r3, r3, #31
 8005f26:	6879      	ldr	r1, [r7, #4]
 8005f28:	fa01 f303 	lsl.w	r3, r1, r3
 8005f2c:	431a      	orrs	r2, r3
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005f32:	bf00      	nop
 8005f34:	371c      	adds	r7, #28
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
	...

08005f40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	4a1a      	ldr	r2, [pc, #104]	@ (8005fb8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d115      	bne.n	8005f80 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f60:	43db      	mvns	r3, r3
 8005f62:	401a      	ands	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f003 0318 	and.w	r3, r3, #24
 8005f6a:	4914      	ldr	r1, [pc, #80]	@ (8005fbc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005f6c:	40d9      	lsrs	r1, r3
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	400b      	ands	r3, r1
 8005f72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f76:	431a      	orrs	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005f7e:	e014      	b.n	8005faa <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f8c:	43db      	mvns	r3, r3
 8005f8e:	401a      	ands	r2, r3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f003 0318 	and.w	r3, r3, #24
 8005f96:	4909      	ldr	r1, [pc, #36]	@ (8005fbc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005f98:	40d9      	lsrs	r1, r3
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	400b      	ands	r3, r1
 8005f9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fa2:	431a      	orrs	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8005faa:	bf00      	nop
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	58026000 	.word	0x58026000
 8005fbc:	000fffff 	.word	0x000fffff

08005fc0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f003 031f 	and.w	r3, r3, #31
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	370c      	adds	r7, #12
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	4b04      	ldr	r3, [pc, #16]	@ (8005ffc <LL_ADC_DisableDeepPowerDown+0x20>)
 8005fea:	4013      	ands	r3, r2
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	6093      	str	r3, [r2, #8]
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr
 8005ffc:	5fffffc0 	.word	0x5fffffc0

08006000 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006010:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006014:	d101      	bne.n	800601a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006016:	2301      	movs	r3, #1
 8006018:	e000      	b.n	800601c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689a      	ldr	r2, [r3, #8]
 8006034:	4b05      	ldr	r3, [pc, #20]	@ (800604c <LL_ADC_EnableInternalRegulator+0x24>)
 8006036:	4013      	ands	r3, r2
 8006038:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	6fffffc0 	.word	0x6fffffc0

08006050 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006060:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006064:	d101      	bne.n	800606a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006066:	2301      	movs	r3, #1
 8006068:	e000      	b.n	800606c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689a      	ldr	r2, [r3, #8]
 8006084:	4b05      	ldr	r3, [pc, #20]	@ (800609c <LL_ADC_Enable+0x24>)
 8006086:	4013      	ands	r3, r2
 8006088:	f043 0201 	orr.w	r2, r3, #1
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	7fffffc0 	.word	0x7fffffc0

080060a0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	4b05      	ldr	r3, [pc, #20]	@ (80060c4 <LL_ADC_Disable+0x24>)
 80060ae:	4013      	ands	r3, r2
 80060b0:	f043 0202 	orr.w	r2, r3, #2
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80060b8:	bf00      	nop
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr
 80060c4:	7fffffc0 	.word	0x7fffffc0

080060c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d101      	bne.n	80060e0 <LL_ADC_IsEnabled+0x18>
 80060dc:	2301      	movs	r3, #1
 80060de:	e000      	b.n	80060e2 <LL_ADC_IsEnabled+0x1a>
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	370c      	adds	r7, #12
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr

080060ee <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80060ee:	b480      	push	{r7}
 80060f0:	b083      	sub	sp, #12
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d101      	bne.n	8006106 <LL_ADC_IsDisableOngoing+0x18>
 8006102:	2301      	movs	r3, #1
 8006104:	e000      	b.n	8006108 <LL_ADC_IsDisableOngoing+0x1a>
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689a      	ldr	r2, [r3, #8]
 8006120:	4b05      	ldr	r3, [pc, #20]	@ (8006138 <LL_ADC_REG_StartConversion+0x24>)
 8006122:	4013      	ands	r3, r2
 8006124:	f043 0204 	orr.w	r2, r3, #4
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800612c:	bf00      	nop
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr
 8006138:	7fffffc0 	.word	0x7fffffc0

0800613c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f003 0304 	and.w	r3, r3, #4
 800614c:	2b04      	cmp	r3, #4
 800614e:	d101      	bne.n	8006154 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006150:	2301      	movs	r3, #1
 8006152:	e000      	b.n	8006156 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr

08006162 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006162:	b480      	push	{r7}
 8006164:	b083      	sub	sp, #12
 8006166:	af00      	add	r7, sp, #0
 8006168:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f003 0308 	and.w	r3, r3, #8
 8006172:	2b08      	cmp	r3, #8
 8006174:	d101      	bne.n	800617a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006176:	2301      	movs	r3, #1
 8006178:	e000      	b.n	800617c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	370c      	adds	r7, #12
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006188:	b590      	push	{r4, r7, lr}
 800618a:	b089      	sub	sp, #36	@ 0x24
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006190:	2300      	movs	r3, #0
 8006192:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006194:	2300      	movs	r3, #0
 8006196:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d101      	bne.n	80061a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e1ee      	b.n	8006580 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d109      	bne.n	80061c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7fa fd77 	bl	8000ca4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4618      	mov	r0, r3
 80061ca:	f7ff ff19 	bl	8006000 <LL_ADC_IsDeepPowerDownEnabled>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d004      	beq.n	80061de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff feff 	bl	8005fdc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7ff ff34 	bl	8006050 <LL_ADC_IsInternalRegulatorEnabled>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d114      	bne.n	8006218 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7ff ff18 	bl	8006028 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061f8:	4b8e      	ldr	r3, [pc, #568]	@ (8006434 <HAL_ADC_Init+0x2ac>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	099b      	lsrs	r3, r3, #6
 80061fe:	4a8e      	ldr	r2, [pc, #568]	@ (8006438 <HAL_ADC_Init+0x2b0>)
 8006200:	fba2 2303 	umull	r2, r3, r2, r3
 8006204:	099b      	lsrs	r3, r3, #6
 8006206:	3301      	adds	r3, #1
 8006208:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800620a:	e002      	b.n	8006212 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	3b01      	subs	r3, #1
 8006210:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d1f9      	bne.n	800620c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff ff17 	bl	8006050 <LL_ADC_IsInternalRegulatorEnabled>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10d      	bne.n	8006244 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800622c:	f043 0210 	orr.w	r2, r3, #16
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006238:	f043 0201 	orr.w	r2, r3, #1
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4618      	mov	r0, r3
 800624a:	f7ff ff77 	bl	800613c <LL_ADC_REG_IsConversionOngoing>
 800624e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006254:	f003 0310 	and.w	r3, r3, #16
 8006258:	2b00      	cmp	r3, #0
 800625a:	f040 8188 	bne.w	800656e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	2b00      	cmp	r3, #0
 8006262:	f040 8184 	bne.w	800656e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800626a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800626e:	f043 0202 	orr.w	r2, r3, #2
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4618      	mov	r0, r3
 800627c:	f7ff ff24 	bl	80060c8 <LL_ADC_IsEnabled>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d136      	bne.n	80062f4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a6c      	ldr	r2, [pc, #432]	@ (800643c <HAL_ADC_Init+0x2b4>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d004      	beq.n	800629a <HAL_ADC_Init+0x112>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a6a      	ldr	r2, [pc, #424]	@ (8006440 <HAL_ADC_Init+0x2b8>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d10e      	bne.n	80062b8 <HAL_ADC_Init+0x130>
 800629a:	4868      	ldr	r0, [pc, #416]	@ (800643c <HAL_ADC_Init+0x2b4>)
 800629c:	f7ff ff14 	bl	80060c8 <LL_ADC_IsEnabled>
 80062a0:	4604      	mov	r4, r0
 80062a2:	4867      	ldr	r0, [pc, #412]	@ (8006440 <HAL_ADC_Init+0x2b8>)
 80062a4:	f7ff ff10 	bl	80060c8 <LL_ADC_IsEnabled>
 80062a8:	4603      	mov	r3, r0
 80062aa:	4323      	orrs	r3, r4
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	bf0c      	ite	eq
 80062b0:	2301      	moveq	r3, #1
 80062b2:	2300      	movne	r3, #0
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	e008      	b.n	80062ca <HAL_ADC_Init+0x142>
 80062b8:	4862      	ldr	r0, [pc, #392]	@ (8006444 <HAL_ADC_Init+0x2bc>)
 80062ba:	f7ff ff05 	bl	80060c8 <LL_ADC_IsEnabled>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	bf0c      	ite	eq
 80062c4:	2301      	moveq	r3, #1
 80062c6:	2300      	movne	r3, #0
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d012      	beq.n	80062f4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a5a      	ldr	r2, [pc, #360]	@ (800643c <HAL_ADC_Init+0x2b4>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d004      	beq.n	80062e2 <HAL_ADC_Init+0x15a>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a58      	ldr	r2, [pc, #352]	@ (8006440 <HAL_ADC_Init+0x2b8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d101      	bne.n	80062e6 <HAL_ADC_Init+0x15e>
 80062e2:	4a59      	ldr	r2, [pc, #356]	@ (8006448 <HAL_ADC_Init+0x2c0>)
 80062e4:	e000      	b.n	80062e8 <HAL_ADC_Init+0x160>
 80062e6:	4a59      	ldr	r2, [pc, #356]	@ (800644c <HAL_ADC_Init+0x2c4>)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	4619      	mov	r1, r3
 80062ee:	4610      	mov	r0, r2
 80062f0:	f7ff fc1e 	bl	8005b30 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a52      	ldr	r2, [pc, #328]	@ (8006444 <HAL_ADC_Init+0x2bc>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d129      	bne.n	8006352 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	7e5b      	ldrb	r3, [r3, #25]
 8006302:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8006308:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800630e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	2b08      	cmp	r3, #8
 8006316:	d013      	beq.n	8006340 <HAL_ADC_Init+0x1b8>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	2b0c      	cmp	r3, #12
 800631e:	d00d      	beq.n	800633c <HAL_ADC_Init+0x1b4>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	2b1c      	cmp	r3, #28
 8006326:	d007      	beq.n	8006338 <HAL_ADC_Init+0x1b0>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	2b18      	cmp	r3, #24
 800632e:	d101      	bne.n	8006334 <HAL_ADC_Init+0x1ac>
 8006330:	2318      	movs	r3, #24
 8006332:	e006      	b.n	8006342 <HAL_ADC_Init+0x1ba>
 8006334:	2300      	movs	r3, #0
 8006336:	e004      	b.n	8006342 <HAL_ADC_Init+0x1ba>
 8006338:	2310      	movs	r3, #16
 800633a:	e002      	b.n	8006342 <HAL_ADC_Init+0x1ba>
 800633c:	2308      	movs	r3, #8
 800633e:	e000      	b.n	8006342 <HAL_ADC_Init+0x1ba>
 8006340:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8006342:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 3020 	ldrb.w	r3, [r3, #32]
 800634a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800634c:	4313      	orrs	r3, r2
 800634e:	61bb      	str	r3, [r7, #24]
 8006350:	e00e      	b.n	8006370 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	7e5b      	ldrb	r3, [r3, #25]
 8006356:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800635c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006362:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 3020 	ldrb.w	r3, [r3, #32]
 800636a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800636c:	4313      	orrs	r3, r2
 800636e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006376:	2b01      	cmp	r3, #1
 8006378:	d106      	bne.n	8006388 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637e:	3b01      	subs	r3, #1
 8006380:	045b      	lsls	r3, r3, #17
 8006382:	69ba      	ldr	r2, [r7, #24]
 8006384:	4313      	orrs	r3, r2
 8006386:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800638c:	2b00      	cmp	r3, #0
 800638e:	d009      	beq.n	80063a4 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006394:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800639e:	69ba      	ldr	r2, [r7, #24]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a26      	ldr	r2, [pc, #152]	@ (8006444 <HAL_ADC_Init+0x2bc>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d115      	bne.n	80063da <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68da      	ldr	r2, [r3, #12]
 80063b4:	4b26      	ldr	r3, [pc, #152]	@ (8006450 <HAL_ADC_Init+0x2c8>)
 80063b6:	4013      	ands	r3, r2
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	6812      	ldr	r2, [r2, #0]
 80063bc:	69b9      	ldr	r1, [r7, #24]
 80063be:	430b      	orrs	r3, r1
 80063c0:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	430a      	orrs	r2, r1
 80063d6:	611a      	str	r2, [r3, #16]
 80063d8:	e009      	b.n	80063ee <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	4b1c      	ldr	r3, [pc, #112]	@ (8006454 <HAL_ADC_Init+0x2cc>)
 80063e2:	4013      	ands	r3, r2
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	6812      	ldr	r2, [r2, #0]
 80063e8:	69b9      	ldr	r1, [r7, #24]
 80063ea:	430b      	orrs	r3, r1
 80063ec:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7ff fea2 	bl	800613c <LL_ADC_REG_IsConversionOngoing>
 80063f8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4618      	mov	r0, r3
 8006400:	f7ff feaf 	bl	8006162 <LL_ADC_INJ_IsConversionOngoing>
 8006404:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	2b00      	cmp	r3, #0
 800640a:	f040 808e 	bne.w	800652a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2b00      	cmp	r3, #0
 8006412:	f040 808a 	bne.w	800652a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a0a      	ldr	r2, [pc, #40]	@ (8006444 <HAL_ADC_Init+0x2bc>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d11b      	bne.n	8006458 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	7e1b      	ldrb	r3, [r3, #24]
 8006424:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800642c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800642e:	4313      	orrs	r3, r2
 8006430:	61bb      	str	r3, [r7, #24]
 8006432:	e018      	b.n	8006466 <HAL_ADC_Init+0x2de>
 8006434:	24000000 	.word	0x24000000
 8006438:	053e2d63 	.word	0x053e2d63
 800643c:	40022000 	.word	0x40022000
 8006440:	40022100 	.word	0x40022100
 8006444:	58026000 	.word	0x58026000
 8006448:	40022300 	.word	0x40022300
 800644c:	58026300 	.word	0x58026300
 8006450:	fff04007 	.word	0xfff04007
 8006454:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	7e1b      	ldrb	r3, [r3, #24]
 800645c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8006462:	4313      	orrs	r3, r2
 8006464:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68da      	ldr	r2, [r3, #12]
 800646c:	4b46      	ldr	r3, [pc, #280]	@ (8006588 <HAL_ADC_Init+0x400>)
 800646e:	4013      	ands	r3, r2
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6812      	ldr	r2, [r2, #0]
 8006474:	69b9      	ldr	r1, [r7, #24]
 8006476:	430b      	orrs	r3, r1
 8006478:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006480:	2b01      	cmp	r3, #1
 8006482:	d137      	bne.n	80064f4 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006488:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a3f      	ldr	r2, [pc, #252]	@ (800658c <HAL_ADC_Init+0x404>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d116      	bne.n	80064c2 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691a      	ldr	r2, [r3, #16]
 800649a:	4b3d      	ldr	r3, [pc, #244]	@ (8006590 <HAL_ADC_Init+0x408>)
 800649c:	4013      	ands	r3, r2
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80064a6:	4311      	orrs	r1, r2
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80064ac:	4311      	orrs	r1, r2
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80064b2:	430a      	orrs	r2, r1
 80064b4:	431a      	orrs	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 0201 	orr.w	r2, r2, #1
 80064be:	611a      	str	r2, [r3, #16]
 80064c0:	e020      	b.n	8006504 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	691a      	ldr	r2, [r3, #16]
 80064c8:	4b32      	ldr	r3, [pc, #200]	@ (8006594 <HAL_ADC_Init+0x40c>)
 80064ca:	4013      	ands	r3, r2
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80064d0:	3a01      	subs	r2, #1
 80064d2:	0411      	lsls	r1, r2, #16
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80064d8:	4311      	orrs	r1, r2
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80064de:	4311      	orrs	r1, r2
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80064e4:	430a      	orrs	r2, r1
 80064e6:	431a      	orrs	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f042 0201 	orr.w	r2, r2, #1
 80064f0:	611a      	str	r2, [r3, #16]
 80064f2:	e007      	b.n	8006504 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	691a      	ldr	r2, [r3, #16]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 0201 	bic.w	r2, r2, #1
 8006502:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	430a      	orrs	r2, r1
 8006518:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a1b      	ldr	r2, [pc, #108]	@ (800658c <HAL_ADC_Init+0x404>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d002      	beq.n	800652a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 ff79 	bl	800741c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	2b01      	cmp	r3, #1
 8006530:	d10c      	bne.n	800654c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006538:	f023 010f 	bic.w	r1, r3, #15
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	69db      	ldr	r3, [r3, #28]
 8006540:	1e5a      	subs	r2, r3, #1
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	631a      	str	r2, [r3, #48]	@ 0x30
 800654a:	e007      	b.n	800655c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 020f 	bic.w	r2, r2, #15
 800655a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006560:	f023 0303 	bic.w	r3, r3, #3
 8006564:	f043 0201 	orr.w	r2, r3, #1
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	661a      	str	r2, [r3, #96]	@ 0x60
 800656c:	e007      	b.n	800657e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006572:	f043 0210 	orr.w	r2, r3, #16
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800657e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006580:	4618      	mov	r0, r3
 8006582:	3724      	adds	r7, #36	@ 0x24
 8006584:	46bd      	mov	sp, r7
 8006586:	bd90      	pop	{r4, r7, pc}
 8006588:	ffffbffc 	.word	0xffffbffc
 800658c:	58026000 	.word	0x58026000
 8006590:	fc00f81f 	.word	0xfc00f81f
 8006594:	fc00f81e 	.word	0xfc00f81e

08006598 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a60      	ldr	r2, [pc, #384]	@ (800672c <HAL_ADC_Start_DMA+0x194>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d004      	beq.n	80065b8 <HAL_ADC_Start_DMA+0x20>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a5f      	ldr	r2, [pc, #380]	@ (8006730 <HAL_ADC_Start_DMA+0x198>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d101      	bne.n	80065bc <HAL_ADC_Start_DMA+0x24>
 80065b8:	4b5e      	ldr	r3, [pc, #376]	@ (8006734 <HAL_ADC_Start_DMA+0x19c>)
 80065ba:	e000      	b.n	80065be <HAL_ADC_Start_DMA+0x26>
 80065bc:	4b5e      	ldr	r3, [pc, #376]	@ (8006738 <HAL_ADC_Start_DMA+0x1a0>)
 80065be:	4618      	mov	r0, r3
 80065c0:	f7ff fcfe 	bl	8005fc0 <LL_ADC_GetMultimode>
 80065c4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7ff fdb6 	bl	800613c <LL_ADC_REG_IsConversionOngoing>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f040 80a2 	bne.w	800671c <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d101      	bne.n	80065e6 <HAL_ADC_Start_DMA+0x4e>
 80065e2:	2302      	movs	r3, #2
 80065e4:	e09d      	b.n	8006722 <HAL_ADC_Start_DMA+0x18a>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d006      	beq.n	8006602 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	2b05      	cmp	r3, #5
 80065f8:	d003      	beq.n	8006602 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	2b09      	cmp	r3, #9
 80065fe:	f040 8086 	bne.w	800670e <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f000 fd8c 	bl	8007120 <ADC_Enable>
 8006608:	4603      	mov	r3, r0
 800660a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800660c:	7dfb      	ldrb	r3, [r7, #23]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d178      	bne.n	8006704 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006616:	4b49      	ldr	r3, [pc, #292]	@ (800673c <HAL_ADC_Start_DMA+0x1a4>)
 8006618:	4013      	ands	r3, r2
 800661a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a42      	ldr	r2, [pc, #264]	@ (8006730 <HAL_ADC_Start_DMA+0x198>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d002      	beq.n	8006632 <HAL_ADC_Start_DMA+0x9a>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	e000      	b.n	8006634 <HAL_ADC_Start_DMA+0x9c>
 8006632:	4b3e      	ldr	r3, [pc, #248]	@ (800672c <HAL_ADC_Start_DMA+0x194>)
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	6812      	ldr	r2, [r2, #0]
 8006638:	4293      	cmp	r3, r2
 800663a:	d002      	beq.n	8006642 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d105      	bne.n	800664e <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006646:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006652:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d006      	beq.n	8006668 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800665e:	f023 0206 	bic.w	r2, r3, #6
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	665a      	str	r2, [r3, #100]	@ 0x64
 8006666:	e002      	b.n	800666e <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006672:	4a33      	ldr	r2, [pc, #204]	@ (8006740 <HAL_ADC_Start_DMA+0x1a8>)
 8006674:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800667a:	4a32      	ldr	r2, [pc, #200]	@ (8006744 <HAL_ADC_Start_DMA+0x1ac>)
 800667c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006682:	4a31      	ldr	r2, [pc, #196]	@ (8006748 <HAL_ADC_Start_DMA+0x1b0>)
 8006684:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	221c      	movs	r2, #28
 800668c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	685a      	ldr	r2, [r3, #4]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f042 0210 	orr.w	r2, r2, #16
 80066a4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a28      	ldr	r2, [pc, #160]	@ (800674c <HAL_ADC_Start_DMA+0x1b4>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d10f      	bne.n	80066d0 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80066ba:	005b      	lsls	r3, r3, #1
 80066bc:	4619      	mov	r1, r3
 80066be:	4610      	mov	r0, r2
 80066c0:	f7ff fbf8 	bl	8005eb4 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7ff fbe3 	bl	8005e94 <LL_ADC_EnableDMAReq>
 80066ce:	e007      	b.n	80066e0 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d8:	4619      	mov	r1, r3
 80066da:	4610      	mov	r0, r2
 80066dc:	f7ff fbc7 	bl	8005e6e <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3340      	adds	r3, #64	@ 0x40
 80066ea:	4619      	mov	r1, r3
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f001 ff34 	bl	800855c <HAL_DMA_Start_IT>
 80066f4:	4603      	mov	r3, r0
 80066f6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7ff fd09 	bl	8006114 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006702:	e00d      	b.n	8006720 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 800670c:	e008      	b.n	8006720 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 800671a:	e001      	b.n	8006720 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800671c:	2302      	movs	r3, #2
 800671e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006720:	7dfb      	ldrb	r3, [r7, #23]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3718      	adds	r7, #24
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	40022000 	.word	0x40022000
 8006730:	40022100 	.word	0x40022100
 8006734:	40022300 	.word	0x40022300
 8006738:	58026300 	.word	0x58026300
 800673c:	fffff0fe 	.word	0xfffff0fe
 8006740:	080072f3 	.word	0x080072f3
 8006744:	080073cb 	.word	0x080073cb
 8006748:	080073e7 	.word	0x080073e7
 800674c:	58026000 	.word	0x58026000

08006750 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006778:	b590      	push	{r4, r7, lr}
 800677a:	b0a5      	sub	sp, #148	@ 0x94
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006782:	2300      	movs	r3, #0
 8006784:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006788:	2300      	movs	r3, #0
 800678a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006792:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	4aa4      	ldr	r2, [pc, #656]	@ (8006a2c <HAL_ADC_ConfigChannel+0x2b4>)
 800679a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d102      	bne.n	80067ac <HAL_ADC_ConfigChannel+0x34>
 80067a6:	2302      	movs	r3, #2
 80067a8:	f000 bca2 	b.w	80070f0 <HAL_ADC_ConfigChannel+0x978>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff fcbf 	bl	800613c <LL_ADC_REG_IsConversionOngoing>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f040 8486 	bne.w	80070d2 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	db31      	blt.n	8006832 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a97      	ldr	r2, [pc, #604]	@ (8006a30 <HAL_ADC_ConfigChannel+0x2b8>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d02c      	beq.n	8006832 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d108      	bne.n	80067f6 <HAL_ADC_ConfigChannel+0x7e>
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	0e9b      	lsrs	r3, r3, #26
 80067ea:	f003 031f 	and.w	r3, r3, #31
 80067ee:	2201      	movs	r2, #1
 80067f0:	fa02 f303 	lsl.w	r3, r2, r3
 80067f4:	e016      	b.n	8006824 <HAL_ADC_ConfigChannel+0xac>
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067fe:	fa93 f3a3 	rbit	r3, r3
 8006802:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006804:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006806:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006808:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800680e:	2320      	movs	r3, #32
 8006810:	e003      	b.n	800681a <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8006812:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006814:	fab3 f383 	clz	r3, r3
 8006818:	b2db      	uxtb	r3, r3
 800681a:	f003 031f 	and.w	r3, r3, #31
 800681e:	2201      	movs	r2, #1
 8006820:	fa02 f303 	lsl.w	r3, r2, r3
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	6812      	ldr	r2, [r2, #0]
 8006828:	69d1      	ldr	r1, [r2, #28]
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6812      	ldr	r2, [r2, #0]
 800682e:	430b      	orrs	r3, r1
 8006830:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6818      	ldr	r0, [r3, #0]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	6859      	ldr	r1, [r3, #4]
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	461a      	mov	r2, r3
 8006840:	f7ff fae9 	bl	8005e16 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4618      	mov	r0, r3
 800684a:	f7ff fc77 	bl	800613c <LL_ADC_REG_IsConversionOngoing>
 800684e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4618      	mov	r0, r3
 8006858:	f7ff fc83 	bl	8006162 <LL_ADC_INJ_IsConversionOngoing>
 800685c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006860:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006864:	2b00      	cmp	r3, #0
 8006866:	f040 824a 	bne.w	8006cfe <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800686a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800686e:	2b00      	cmp	r3, #0
 8006870:	f040 8245 	bne.w	8006cfe <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6818      	ldr	r0, [r3, #0]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	6819      	ldr	r1, [r3, #0]
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	461a      	mov	r2, r3
 8006882:	f7ff fb31 	bl	8005ee8 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a69      	ldr	r2, [pc, #420]	@ (8006a30 <HAL_ADC_ConfigChannel+0x2b8>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d10d      	bne.n	80068ac <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	695a      	ldr	r2, [r3, #20]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	08db      	lsrs	r3, r3, #3
 800689c:	f003 0303 	and.w	r3, r3, #3
 80068a0:	005b      	lsls	r3, r3, #1
 80068a2:	fa02 f303 	lsl.w	r3, r2, r3
 80068a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068aa:	e032      	b.n	8006912 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80068ac:	4b61      	ldr	r3, [pc, #388]	@ (8006a34 <HAL_ADC_ConfigChannel+0x2bc>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80068b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068b8:	d10b      	bne.n	80068d2 <HAL_ADC_ConfigChannel+0x15a>
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	695a      	ldr	r2, [r3, #20]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	089b      	lsrs	r3, r3, #2
 80068c6:	f003 0307 	and.w	r3, r3, #7
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	fa02 f303 	lsl.w	r3, r2, r3
 80068d0:	e01d      	b.n	800690e <HAL_ADC_ConfigChannel+0x196>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	f003 0310 	and.w	r3, r3, #16
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10b      	bne.n	80068f8 <HAL_ADC_ConfigChannel+0x180>
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	695a      	ldr	r2, [r3, #20]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	089b      	lsrs	r3, r3, #2
 80068ec:	f003 0307 	and.w	r3, r3, #7
 80068f0:	005b      	lsls	r3, r3, #1
 80068f2:	fa02 f303 	lsl.w	r3, r2, r3
 80068f6:	e00a      	b.n	800690e <HAL_ADC_ConfigChannel+0x196>
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	695a      	ldr	r2, [r3, #20]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	089b      	lsrs	r3, r3, #2
 8006904:	f003 0304 	and.w	r3, r3, #4
 8006908:	005b      	lsls	r3, r3, #1
 800690a:	fa02 f303 	lsl.w	r3, r2, r3
 800690e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	691b      	ldr	r3, [r3, #16]
 8006916:	2b04      	cmp	r3, #4
 8006918:	d048      	beq.n	80069ac <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6818      	ldr	r0, [r3, #0]
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	6919      	ldr	r1, [r3, #16]
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800692a:	f7ff f96f 	bl	8005c0c <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a3f      	ldr	r2, [pc, #252]	@ (8006a30 <HAL_ADC_ConfigChannel+0x2b8>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d119      	bne.n	800696c <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6818      	ldr	r0, [r3, #0]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	6919      	ldr	r1, [r3, #16]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	69db      	ldr	r3, [r3, #28]
 8006944:	461a      	mov	r2, r3
 8006946:	f7ff fa07 	bl	8005d58 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6818      	ldr	r0, [r3, #0]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	6919      	ldr	r1, [r3, #16]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d102      	bne.n	8006962 <HAL_ADC_ConfigChannel+0x1ea>
 800695c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006960:	e000      	b.n	8006964 <HAL_ADC_ConfigChannel+0x1ec>
 8006962:	2300      	movs	r3, #0
 8006964:	461a      	mov	r2, r3
 8006966:	f7ff f9d5 	bl	8005d14 <LL_ADC_SetOffsetSaturation>
 800696a:	e1c8      	b.n	8006cfe <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6818      	ldr	r0, [r3, #0]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	6919      	ldr	r1, [r3, #16]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800697a:	2b01      	cmp	r3, #1
 800697c:	d102      	bne.n	8006984 <HAL_ADC_ConfigChannel+0x20c>
 800697e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006982:	e000      	b.n	8006986 <HAL_ADC_ConfigChannel+0x20e>
 8006984:	2300      	movs	r3, #0
 8006986:	461a      	mov	r2, r3
 8006988:	f7ff f9a2 	bl	8005cd0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6818      	ldr	r0, [r3, #0]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	6919      	ldr	r1, [r3, #16]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	7e1b      	ldrb	r3, [r3, #24]
 8006998:	2b01      	cmp	r3, #1
 800699a:	d102      	bne.n	80069a2 <HAL_ADC_ConfigChannel+0x22a>
 800699c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80069a0:	e000      	b.n	80069a4 <HAL_ADC_ConfigChannel+0x22c>
 80069a2:	2300      	movs	r3, #0
 80069a4:	461a      	mov	r2, r3
 80069a6:	f7ff f979 	bl	8005c9c <LL_ADC_SetDataRightShift>
 80069aa:	e1a8      	b.n	8006cfe <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006a30 <HAL_ADC_ConfigChannel+0x2b8>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	f040 815b 	bne.w	8006c6e <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2100      	movs	r1, #0
 80069be:	4618      	mov	r0, r3
 80069c0:	f7ff f956 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 80069c4:	4603      	mov	r3, r0
 80069c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d10a      	bne.n	80069e4 <HAL_ADC_ConfigChannel+0x26c>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2100      	movs	r1, #0
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7ff f94b 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 80069da:	4603      	mov	r3, r0
 80069dc:	0e9b      	lsrs	r3, r3, #26
 80069de:	f003 021f 	and.w	r2, r3, #31
 80069e2:	e017      	b.n	8006a14 <HAL_ADC_ConfigChannel+0x29c>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2100      	movs	r1, #0
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7ff f940 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 80069f0:	4603      	mov	r3, r0
 80069f2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80069f6:	fa93 f3a3 	rbit	r3, r3
 80069fa:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80069fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006a00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8006a06:	2320      	movs	r3, #32
 8006a08:	e003      	b.n	8006a12 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8006a0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a0c:	fab3 f383 	clz	r3, r3
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	461a      	mov	r2, r3
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10b      	bne.n	8006a38 <HAL_ADC_ConfigChannel+0x2c0>
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	0e9b      	lsrs	r3, r3, #26
 8006a26:	f003 031f 	and.w	r3, r3, #31
 8006a2a:	e017      	b.n	8006a5c <HAL_ADC_ConfigChannel+0x2e4>
 8006a2c:	47ff0000 	.word	0x47ff0000
 8006a30:	58026000 	.word	0x58026000
 8006a34:	5c001000 	.word	0x5c001000
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a40:	fa93 f3a3 	rbit	r3, r3
 8006a44:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006a46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a48:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006a4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d101      	bne.n	8006a54 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8006a50:	2320      	movs	r3, #32
 8006a52:	e003      	b.n	8006a5c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8006a54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a56:	fab3 f383 	clz	r3, r3
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d106      	bne.n	8006a6e <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2200      	movs	r2, #0
 8006a66:	2100      	movs	r1, #0
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff f997 	bl	8005d9c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2101      	movs	r1, #1
 8006a74:	4618      	mov	r0, r3
 8006a76:	f7ff f8fb 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10a      	bne.n	8006a9a <HAL_ADC_ConfigChannel+0x322>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2101      	movs	r1, #1
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7ff f8f0 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006a90:	4603      	mov	r3, r0
 8006a92:	0e9b      	lsrs	r3, r3, #26
 8006a94:	f003 021f 	and.w	r2, r3, #31
 8006a98:	e017      	b.n	8006aca <HAL_ADC_ConfigChannel+0x352>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2101      	movs	r1, #1
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f7ff f8e5 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006aac:	fa93 f3a3 	rbit	r3, r3
 8006ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006ab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ab4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006ab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d101      	bne.n	8006ac0 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8006abc:	2320      	movs	r3, #32
 8006abe:	e003      	b.n	8006ac8 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8006ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ac2:	fab3 f383 	clz	r3, r3
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	461a      	mov	r2, r3
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d105      	bne.n	8006ae2 <HAL_ADC_ConfigChannel+0x36a>
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	0e9b      	lsrs	r3, r3, #26
 8006adc:	f003 031f 	and.w	r3, r3, #31
 8006ae0:	e011      	b.n	8006b06 <HAL_ADC_ConfigChannel+0x38e>
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006aea:	fa93 f3a3 	rbit	r3, r3
 8006aee:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006af0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006af2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006af4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8006afa:	2320      	movs	r3, #32
 8006afc:	e003      	b.n	8006b06 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8006afe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b00:	fab3 f383 	clz	r3, r3
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d106      	bne.n	8006b18 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	2101      	movs	r1, #1
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7ff f942 	bl	8005d9c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2102      	movs	r1, #2
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f7ff f8a6 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006b24:	4603      	mov	r3, r0
 8006b26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d10a      	bne.n	8006b44 <HAL_ADC_ConfigChannel+0x3cc>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2102      	movs	r1, #2
 8006b34:	4618      	mov	r0, r3
 8006b36:	f7ff f89b 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	0e9b      	lsrs	r3, r3, #26
 8006b3e:	f003 021f 	and.w	r2, r3, #31
 8006b42:	e017      	b.n	8006b74 <HAL_ADC_ConfigChannel+0x3fc>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2102      	movs	r1, #2
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7ff f890 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006b50:	4603      	mov	r3, r0
 8006b52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b56:	fa93 f3a3 	rbit	r3, r3
 8006b5a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8006b66:	2320      	movs	r3, #32
 8006b68:	e003      	b.n	8006b72 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8006b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b6c:	fab3 f383 	clz	r3, r3
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	461a      	mov	r2, r3
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d105      	bne.n	8006b8c <HAL_ADC_ConfigChannel+0x414>
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	0e9b      	lsrs	r3, r3, #26
 8006b86:	f003 031f 	and.w	r3, r3, #31
 8006b8a:	e011      	b.n	8006bb0 <HAL_ADC_ConfigChannel+0x438>
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b94:	fa93 f3a3 	rbit	r3, r3
 8006b98:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8006ba4:	2320      	movs	r3, #32
 8006ba6:	e003      	b.n	8006bb0 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006baa:	fab3 f383 	clz	r3, r3
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d106      	bne.n	8006bc2 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	2102      	movs	r1, #2
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7ff f8ed 	bl	8005d9c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2103      	movs	r1, #3
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f7ff f851 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10a      	bne.n	8006bee <HAL_ADC_ConfigChannel+0x476>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2103      	movs	r1, #3
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7ff f846 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006be4:	4603      	mov	r3, r0
 8006be6:	0e9b      	lsrs	r3, r3, #26
 8006be8:	f003 021f 	and.w	r2, r3, #31
 8006bec:	e017      	b.n	8006c1e <HAL_ADC_ConfigChannel+0x4a6>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2103      	movs	r1, #3
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7ff f83b 	bl	8005c70 <LL_ADC_GetOffsetChannel>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bfe:	6a3b      	ldr	r3, [r7, #32]
 8006c00:	fa93 f3a3 	rbit	r3, r3
 8006c04:	61fb      	str	r3, [r7, #28]
  return result;
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d101      	bne.n	8006c14 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006c10:	2320      	movs	r3, #32
 8006c12:	e003      	b.n	8006c1c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	fab3 f383 	clz	r3, r3
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d105      	bne.n	8006c36 <HAL_ADC_ConfigChannel+0x4be>
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	0e9b      	lsrs	r3, r3, #26
 8006c30:	f003 031f 	and.w	r3, r3, #31
 8006c34:	e011      	b.n	8006c5a <HAL_ADC_ConfigChannel+0x4e2>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	fa93 f3a3 	rbit	r3, r3
 8006c42:	613b      	str	r3, [r7, #16]
  return result;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8006c4e:	2320      	movs	r3, #32
 8006c50:	e003      	b.n	8006c5a <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	fab3 f383 	clz	r3, r3
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d14f      	bne.n	8006cfe <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2200      	movs	r2, #0
 8006c64:	2103      	movs	r1, #3
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7ff f898 	bl	8005d9c <LL_ADC_SetOffsetState>
 8006c6c:	e047      	b.n	8006cfe <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c74:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	069b      	lsls	r3, r3, #26
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d107      	bne.n	8006c92 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006c90:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c98:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	069b      	lsls	r3, r3, #26
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d107      	bne.n	8006cb6 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006cb4:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006cbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	069b      	lsls	r3, r3, #26
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d107      	bne.n	8006cda <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006cd8:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ce0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	069b      	lsls	r3, r3, #26
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d107      	bne.n	8006cfe <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006cfc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7ff f9e0 	bl	80060c8 <LL_ADC_IsEnabled>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f040 81ea 	bne.w	80070e4 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6818      	ldr	r0, [r3, #0]
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	6819      	ldr	r1, [r3, #0]
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	f7ff f90f 	bl	8005f40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	4a7a      	ldr	r2, [pc, #488]	@ (8006f10 <HAL_ADC_ConfigChannel+0x798>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	f040 80e0 	bne.w	8006eee <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4977      	ldr	r1, [pc, #476]	@ (8006f14 <HAL_ADC_ConfigChannel+0x79c>)
 8006d38:	428b      	cmp	r3, r1
 8006d3a:	d147      	bne.n	8006dcc <HAL_ADC_ConfigChannel+0x654>
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4975      	ldr	r1, [pc, #468]	@ (8006f18 <HAL_ADC_ConfigChannel+0x7a0>)
 8006d42:	428b      	cmp	r3, r1
 8006d44:	d040      	beq.n	8006dc8 <HAL_ADC_ConfigChannel+0x650>
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4974      	ldr	r1, [pc, #464]	@ (8006f1c <HAL_ADC_ConfigChannel+0x7a4>)
 8006d4c:	428b      	cmp	r3, r1
 8006d4e:	d039      	beq.n	8006dc4 <HAL_ADC_ConfigChannel+0x64c>
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4972      	ldr	r1, [pc, #456]	@ (8006f20 <HAL_ADC_ConfigChannel+0x7a8>)
 8006d56:	428b      	cmp	r3, r1
 8006d58:	d032      	beq.n	8006dc0 <HAL_ADC_ConfigChannel+0x648>
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4971      	ldr	r1, [pc, #452]	@ (8006f24 <HAL_ADC_ConfigChannel+0x7ac>)
 8006d60:	428b      	cmp	r3, r1
 8006d62:	d02b      	beq.n	8006dbc <HAL_ADC_ConfigChannel+0x644>
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	496f      	ldr	r1, [pc, #444]	@ (8006f28 <HAL_ADC_ConfigChannel+0x7b0>)
 8006d6a:	428b      	cmp	r3, r1
 8006d6c:	d024      	beq.n	8006db8 <HAL_ADC_ConfigChannel+0x640>
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	496e      	ldr	r1, [pc, #440]	@ (8006f2c <HAL_ADC_ConfigChannel+0x7b4>)
 8006d74:	428b      	cmp	r3, r1
 8006d76:	d01d      	beq.n	8006db4 <HAL_ADC_ConfigChannel+0x63c>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	496c      	ldr	r1, [pc, #432]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7b8>)
 8006d7e:	428b      	cmp	r3, r1
 8006d80:	d016      	beq.n	8006db0 <HAL_ADC_ConfigChannel+0x638>
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	496b      	ldr	r1, [pc, #428]	@ (8006f34 <HAL_ADC_ConfigChannel+0x7bc>)
 8006d88:	428b      	cmp	r3, r1
 8006d8a:	d00f      	beq.n	8006dac <HAL_ADC_ConfigChannel+0x634>
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4969      	ldr	r1, [pc, #420]	@ (8006f38 <HAL_ADC_ConfigChannel+0x7c0>)
 8006d92:	428b      	cmp	r3, r1
 8006d94:	d008      	beq.n	8006da8 <HAL_ADC_ConfigChannel+0x630>
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4968      	ldr	r1, [pc, #416]	@ (8006f3c <HAL_ADC_ConfigChannel+0x7c4>)
 8006d9c:	428b      	cmp	r3, r1
 8006d9e:	d101      	bne.n	8006da4 <HAL_ADC_ConfigChannel+0x62c>
 8006da0:	4b67      	ldr	r3, [pc, #412]	@ (8006f40 <HAL_ADC_ConfigChannel+0x7c8>)
 8006da2:	e0a0      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006da4:	2300      	movs	r3, #0
 8006da6:	e09e      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006da8:	4b66      	ldr	r3, [pc, #408]	@ (8006f44 <HAL_ADC_ConfigChannel+0x7cc>)
 8006daa:	e09c      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006dac:	4b66      	ldr	r3, [pc, #408]	@ (8006f48 <HAL_ADC_ConfigChannel+0x7d0>)
 8006dae:	e09a      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006db0:	4b60      	ldr	r3, [pc, #384]	@ (8006f34 <HAL_ADC_ConfigChannel+0x7bc>)
 8006db2:	e098      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006db4:	4b5e      	ldr	r3, [pc, #376]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7b8>)
 8006db6:	e096      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006db8:	4b64      	ldr	r3, [pc, #400]	@ (8006f4c <HAL_ADC_ConfigChannel+0x7d4>)
 8006dba:	e094      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006dbc:	4b64      	ldr	r3, [pc, #400]	@ (8006f50 <HAL_ADC_ConfigChannel+0x7d8>)
 8006dbe:	e092      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006dc0:	4b64      	ldr	r3, [pc, #400]	@ (8006f54 <HAL_ADC_ConfigChannel+0x7dc>)
 8006dc2:	e090      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006dc4:	4b64      	ldr	r3, [pc, #400]	@ (8006f58 <HAL_ADC_ConfigChannel+0x7e0>)
 8006dc6:	e08e      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e08c      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4962      	ldr	r1, [pc, #392]	@ (8006f5c <HAL_ADC_ConfigChannel+0x7e4>)
 8006dd2:	428b      	cmp	r3, r1
 8006dd4:	d140      	bne.n	8006e58 <HAL_ADC_ConfigChannel+0x6e0>
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	494f      	ldr	r1, [pc, #316]	@ (8006f18 <HAL_ADC_ConfigChannel+0x7a0>)
 8006ddc:	428b      	cmp	r3, r1
 8006dde:	d039      	beq.n	8006e54 <HAL_ADC_ConfigChannel+0x6dc>
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	494d      	ldr	r1, [pc, #308]	@ (8006f1c <HAL_ADC_ConfigChannel+0x7a4>)
 8006de6:	428b      	cmp	r3, r1
 8006de8:	d032      	beq.n	8006e50 <HAL_ADC_ConfigChannel+0x6d8>
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	494c      	ldr	r1, [pc, #304]	@ (8006f20 <HAL_ADC_ConfigChannel+0x7a8>)
 8006df0:	428b      	cmp	r3, r1
 8006df2:	d02b      	beq.n	8006e4c <HAL_ADC_ConfigChannel+0x6d4>
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	494a      	ldr	r1, [pc, #296]	@ (8006f24 <HAL_ADC_ConfigChannel+0x7ac>)
 8006dfa:	428b      	cmp	r3, r1
 8006dfc:	d024      	beq.n	8006e48 <HAL_ADC_ConfigChannel+0x6d0>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4949      	ldr	r1, [pc, #292]	@ (8006f28 <HAL_ADC_ConfigChannel+0x7b0>)
 8006e04:	428b      	cmp	r3, r1
 8006e06:	d01d      	beq.n	8006e44 <HAL_ADC_ConfigChannel+0x6cc>
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4947      	ldr	r1, [pc, #284]	@ (8006f2c <HAL_ADC_ConfigChannel+0x7b4>)
 8006e0e:	428b      	cmp	r3, r1
 8006e10:	d016      	beq.n	8006e40 <HAL_ADC_ConfigChannel+0x6c8>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4946      	ldr	r1, [pc, #280]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7b8>)
 8006e18:	428b      	cmp	r3, r1
 8006e1a:	d00f      	beq.n	8006e3c <HAL_ADC_ConfigChannel+0x6c4>
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4944      	ldr	r1, [pc, #272]	@ (8006f34 <HAL_ADC_ConfigChannel+0x7bc>)
 8006e22:	428b      	cmp	r3, r1
 8006e24:	d008      	beq.n	8006e38 <HAL_ADC_ConfigChannel+0x6c0>
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4944      	ldr	r1, [pc, #272]	@ (8006f3c <HAL_ADC_ConfigChannel+0x7c4>)
 8006e2c:	428b      	cmp	r3, r1
 8006e2e:	d101      	bne.n	8006e34 <HAL_ADC_ConfigChannel+0x6bc>
 8006e30:	4b43      	ldr	r3, [pc, #268]	@ (8006f40 <HAL_ADC_ConfigChannel+0x7c8>)
 8006e32:	e058      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e34:	2300      	movs	r3, #0
 8006e36:	e056      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e38:	4b43      	ldr	r3, [pc, #268]	@ (8006f48 <HAL_ADC_ConfigChannel+0x7d0>)
 8006e3a:	e054      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e3c:	4b3d      	ldr	r3, [pc, #244]	@ (8006f34 <HAL_ADC_ConfigChannel+0x7bc>)
 8006e3e:	e052      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e40:	4b3b      	ldr	r3, [pc, #236]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7b8>)
 8006e42:	e050      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e44:	4b41      	ldr	r3, [pc, #260]	@ (8006f4c <HAL_ADC_ConfigChannel+0x7d4>)
 8006e46:	e04e      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e48:	4b41      	ldr	r3, [pc, #260]	@ (8006f50 <HAL_ADC_ConfigChannel+0x7d8>)
 8006e4a:	e04c      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e4c:	4b41      	ldr	r3, [pc, #260]	@ (8006f54 <HAL_ADC_ConfigChannel+0x7dc>)
 8006e4e:	e04a      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e50:	4b41      	ldr	r3, [pc, #260]	@ (8006f58 <HAL_ADC_ConfigChannel+0x7e0>)
 8006e52:	e048      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e54:	2301      	movs	r3, #1
 8006e56:	e046      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4940      	ldr	r1, [pc, #256]	@ (8006f60 <HAL_ADC_ConfigChannel+0x7e8>)
 8006e5e:	428b      	cmp	r3, r1
 8006e60:	d140      	bne.n	8006ee4 <HAL_ADC_ConfigChannel+0x76c>
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	492c      	ldr	r1, [pc, #176]	@ (8006f18 <HAL_ADC_ConfigChannel+0x7a0>)
 8006e68:	428b      	cmp	r3, r1
 8006e6a:	d039      	beq.n	8006ee0 <HAL_ADC_ConfigChannel+0x768>
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	492a      	ldr	r1, [pc, #168]	@ (8006f1c <HAL_ADC_ConfigChannel+0x7a4>)
 8006e72:	428b      	cmp	r3, r1
 8006e74:	d032      	beq.n	8006edc <HAL_ADC_ConfigChannel+0x764>
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4929      	ldr	r1, [pc, #164]	@ (8006f20 <HAL_ADC_ConfigChannel+0x7a8>)
 8006e7c:	428b      	cmp	r3, r1
 8006e7e:	d02b      	beq.n	8006ed8 <HAL_ADC_ConfigChannel+0x760>
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4927      	ldr	r1, [pc, #156]	@ (8006f24 <HAL_ADC_ConfigChannel+0x7ac>)
 8006e86:	428b      	cmp	r3, r1
 8006e88:	d024      	beq.n	8006ed4 <HAL_ADC_ConfigChannel+0x75c>
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4926      	ldr	r1, [pc, #152]	@ (8006f28 <HAL_ADC_ConfigChannel+0x7b0>)
 8006e90:	428b      	cmp	r3, r1
 8006e92:	d01d      	beq.n	8006ed0 <HAL_ADC_ConfigChannel+0x758>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4924      	ldr	r1, [pc, #144]	@ (8006f2c <HAL_ADC_ConfigChannel+0x7b4>)
 8006e9a:	428b      	cmp	r3, r1
 8006e9c:	d016      	beq.n	8006ecc <HAL_ADC_ConfigChannel+0x754>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4923      	ldr	r1, [pc, #140]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7b8>)
 8006ea4:	428b      	cmp	r3, r1
 8006ea6:	d00f      	beq.n	8006ec8 <HAL_ADC_ConfigChannel+0x750>
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4926      	ldr	r1, [pc, #152]	@ (8006f48 <HAL_ADC_ConfigChannel+0x7d0>)
 8006eae:	428b      	cmp	r3, r1
 8006eb0:	d008      	beq.n	8006ec4 <HAL_ADC_ConfigChannel+0x74c>
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	492b      	ldr	r1, [pc, #172]	@ (8006f64 <HAL_ADC_ConfigChannel+0x7ec>)
 8006eb8:	428b      	cmp	r3, r1
 8006eba:	d101      	bne.n	8006ec0 <HAL_ADC_ConfigChannel+0x748>
 8006ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8006f68 <HAL_ADC_ConfigChannel+0x7f0>)
 8006ebe:	e012      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	e010      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ec4:	4b27      	ldr	r3, [pc, #156]	@ (8006f64 <HAL_ADC_ConfigChannel+0x7ec>)
 8006ec6:	e00e      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ec8:	4b1a      	ldr	r3, [pc, #104]	@ (8006f34 <HAL_ADC_ConfigChannel+0x7bc>)
 8006eca:	e00c      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ecc:	4b18      	ldr	r3, [pc, #96]	@ (8006f30 <HAL_ADC_ConfigChannel+0x7b8>)
 8006ece:	e00a      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ed0:	4b1e      	ldr	r3, [pc, #120]	@ (8006f4c <HAL_ADC_ConfigChannel+0x7d4>)
 8006ed2:	e008      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8006f50 <HAL_ADC_ConfigChannel+0x7d8>)
 8006ed6:	e006      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ed8:	4b1e      	ldr	r3, [pc, #120]	@ (8006f54 <HAL_ADC_ConfigChannel+0x7dc>)
 8006eda:	e004      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006edc:	4b1e      	ldr	r3, [pc, #120]	@ (8006f58 <HAL_ADC_ConfigChannel+0x7e0>)
 8006ede:	e002      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e000      	b.n	8006ee6 <HAL_ADC_ConfigChannel+0x76e>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	4610      	mov	r0, r2
 8006eea:	f7fe fe55 	bl	8005b98 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f280 80f6 	bge.w	80070e4 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a05      	ldr	r2, [pc, #20]	@ (8006f14 <HAL_ADC_ConfigChannel+0x79c>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d004      	beq.n	8006f0c <HAL_ADC_ConfigChannel+0x794>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a15      	ldr	r2, [pc, #84]	@ (8006f5c <HAL_ADC_ConfigChannel+0x7e4>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d131      	bne.n	8006f70 <HAL_ADC_ConfigChannel+0x7f8>
 8006f0c:	4b17      	ldr	r3, [pc, #92]	@ (8006f6c <HAL_ADC_ConfigChannel+0x7f4>)
 8006f0e:	e030      	b.n	8006f72 <HAL_ADC_ConfigChannel+0x7fa>
 8006f10:	47ff0000 	.word	0x47ff0000
 8006f14:	40022000 	.word	0x40022000
 8006f18:	04300002 	.word	0x04300002
 8006f1c:	08600004 	.word	0x08600004
 8006f20:	0c900008 	.word	0x0c900008
 8006f24:	10c00010 	.word	0x10c00010
 8006f28:	14f00020 	.word	0x14f00020
 8006f2c:	2a000400 	.word	0x2a000400
 8006f30:	2e300800 	.word	0x2e300800
 8006f34:	32601000 	.word	0x32601000
 8006f38:	43210000 	.word	0x43210000
 8006f3c:	4b840000 	.word	0x4b840000
 8006f40:	4fb80000 	.word	0x4fb80000
 8006f44:	47520000 	.word	0x47520000
 8006f48:	36902000 	.word	0x36902000
 8006f4c:	25b00200 	.word	0x25b00200
 8006f50:	21800100 	.word	0x21800100
 8006f54:	1d500080 	.word	0x1d500080
 8006f58:	19200040 	.word	0x19200040
 8006f5c:	40022100 	.word	0x40022100
 8006f60:	58026000 	.word	0x58026000
 8006f64:	3ac04000 	.word	0x3ac04000
 8006f68:	3ef08000 	.word	0x3ef08000
 8006f6c:	40022300 	.word	0x40022300
 8006f70:	4b61      	ldr	r3, [pc, #388]	@ (80070f8 <HAL_ADC_ConfigChannel+0x980>)
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe fe02 	bl	8005b7c <LL_ADC_GetCommonPathInternalCh>
 8006f78:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a5f      	ldr	r2, [pc, #380]	@ (80070fc <HAL_ADC_ConfigChannel+0x984>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d004      	beq.n	8006f8e <HAL_ADC_ConfigChannel+0x816>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a5d      	ldr	r2, [pc, #372]	@ (8007100 <HAL_ADC_ConfigChannel+0x988>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d10e      	bne.n	8006fac <HAL_ADC_ConfigChannel+0x834>
 8006f8e:	485b      	ldr	r0, [pc, #364]	@ (80070fc <HAL_ADC_ConfigChannel+0x984>)
 8006f90:	f7ff f89a 	bl	80060c8 <LL_ADC_IsEnabled>
 8006f94:	4604      	mov	r4, r0
 8006f96:	485a      	ldr	r0, [pc, #360]	@ (8007100 <HAL_ADC_ConfigChannel+0x988>)
 8006f98:	f7ff f896 	bl	80060c8 <LL_ADC_IsEnabled>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	4323      	orrs	r3, r4
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	bf0c      	ite	eq
 8006fa4:	2301      	moveq	r3, #1
 8006fa6:	2300      	movne	r3, #0
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	e008      	b.n	8006fbe <HAL_ADC_ConfigChannel+0x846>
 8006fac:	4855      	ldr	r0, [pc, #340]	@ (8007104 <HAL_ADC_ConfigChannel+0x98c>)
 8006fae:	f7ff f88b 	bl	80060c8 <LL_ADC_IsEnabled>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	bf0c      	ite	eq
 8006fb8:	2301      	moveq	r3, #1
 8006fba:	2300      	movne	r3, #0
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d07d      	beq.n	80070be <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a50      	ldr	r2, [pc, #320]	@ (8007108 <HAL_ADC_ConfigChannel+0x990>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d130      	bne.n	800702e <HAL_ADC_ConfigChannel+0x8b6>
 8006fcc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006fce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d12b      	bne.n	800702e <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a4a      	ldr	r2, [pc, #296]	@ (8007104 <HAL_ADC_ConfigChannel+0x98c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	f040 8081 	bne.w	80070e4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a45      	ldr	r2, [pc, #276]	@ (80070fc <HAL_ADC_ConfigChannel+0x984>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d004      	beq.n	8006ff6 <HAL_ADC_ConfigChannel+0x87e>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a43      	ldr	r2, [pc, #268]	@ (8007100 <HAL_ADC_ConfigChannel+0x988>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d101      	bne.n	8006ffa <HAL_ADC_ConfigChannel+0x882>
 8006ff6:	4a45      	ldr	r2, [pc, #276]	@ (800710c <HAL_ADC_ConfigChannel+0x994>)
 8006ff8:	e000      	b.n	8006ffc <HAL_ADC_ConfigChannel+0x884>
 8006ffa:	4a3f      	ldr	r2, [pc, #252]	@ (80070f8 <HAL_ADC_ConfigChannel+0x980>)
 8006ffc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ffe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007002:	4619      	mov	r1, r3
 8007004:	4610      	mov	r0, r2
 8007006:	f7fe fda6 	bl	8005b56 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800700a:	4b41      	ldr	r3, [pc, #260]	@ (8007110 <HAL_ADC_ConfigChannel+0x998>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	099b      	lsrs	r3, r3, #6
 8007010:	4a40      	ldr	r2, [pc, #256]	@ (8007114 <HAL_ADC_ConfigChannel+0x99c>)
 8007012:	fba2 2303 	umull	r2, r3, r2, r3
 8007016:	099b      	lsrs	r3, r3, #6
 8007018:	3301      	adds	r3, #1
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800701e:	e002      	b.n	8007026 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	3b01      	subs	r3, #1
 8007024:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1f9      	bne.n	8007020 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800702c:	e05a      	b.n	80070e4 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a39      	ldr	r2, [pc, #228]	@ (8007118 <HAL_ADC_ConfigChannel+0x9a0>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d11e      	bne.n	8007076 <HAL_ADC_ConfigChannel+0x8fe>
 8007038:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800703a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800703e:	2b00      	cmp	r3, #0
 8007040:	d119      	bne.n	8007076 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a2f      	ldr	r2, [pc, #188]	@ (8007104 <HAL_ADC_ConfigChannel+0x98c>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d14b      	bne.n	80070e4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a2a      	ldr	r2, [pc, #168]	@ (80070fc <HAL_ADC_ConfigChannel+0x984>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d004      	beq.n	8007060 <HAL_ADC_ConfigChannel+0x8e8>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a29      	ldr	r2, [pc, #164]	@ (8007100 <HAL_ADC_ConfigChannel+0x988>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d101      	bne.n	8007064 <HAL_ADC_ConfigChannel+0x8ec>
 8007060:	4a2a      	ldr	r2, [pc, #168]	@ (800710c <HAL_ADC_ConfigChannel+0x994>)
 8007062:	e000      	b.n	8007066 <HAL_ADC_ConfigChannel+0x8ee>
 8007064:	4a24      	ldr	r2, [pc, #144]	@ (80070f8 <HAL_ADC_ConfigChannel+0x980>)
 8007066:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007068:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800706c:	4619      	mov	r1, r3
 800706e:	4610      	mov	r0, r2
 8007070:	f7fe fd71 	bl	8005b56 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007074:	e036      	b.n	80070e4 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a28      	ldr	r2, [pc, #160]	@ (800711c <HAL_ADC_ConfigChannel+0x9a4>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d131      	bne.n	80070e4 <HAL_ADC_ConfigChannel+0x96c>
 8007080:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d12c      	bne.n	80070e4 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a1d      	ldr	r2, [pc, #116]	@ (8007104 <HAL_ADC_ConfigChannel+0x98c>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d127      	bne.n	80070e4 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a18      	ldr	r2, [pc, #96]	@ (80070fc <HAL_ADC_ConfigChannel+0x984>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d004      	beq.n	80070a8 <HAL_ADC_ConfigChannel+0x930>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a17      	ldr	r2, [pc, #92]	@ (8007100 <HAL_ADC_ConfigChannel+0x988>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d101      	bne.n	80070ac <HAL_ADC_ConfigChannel+0x934>
 80070a8:	4a18      	ldr	r2, [pc, #96]	@ (800710c <HAL_ADC_ConfigChannel+0x994>)
 80070aa:	e000      	b.n	80070ae <HAL_ADC_ConfigChannel+0x936>
 80070ac:	4a12      	ldr	r2, [pc, #72]	@ (80070f8 <HAL_ADC_ConfigChannel+0x980>)
 80070ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80070b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80070b4:	4619      	mov	r1, r3
 80070b6:	4610      	mov	r0, r2
 80070b8:	f7fe fd4d 	bl	8005b56 <LL_ADC_SetCommonPathInternalCh>
 80070bc:	e012      	b.n	80070e4 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070c2:	f043 0220 	orr.w	r2, r3, #32
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80070d0:	e008      	b.n	80070e4 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070d6:	f043 0220 	orr.w	r2, r3, #32
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80070ec:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3794      	adds	r7, #148	@ 0x94
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd90      	pop	{r4, r7, pc}
 80070f8:	58026300 	.word	0x58026300
 80070fc:	40022000 	.word	0x40022000
 8007100:	40022100 	.word	0x40022100
 8007104:	58026000 	.word	0x58026000
 8007108:	c7520000 	.word	0xc7520000
 800710c:	40022300 	.word	0x40022300
 8007110:	24000000 	.word	0x24000000
 8007114:	053e2d63 	.word	0x053e2d63
 8007118:	c3210000 	.word	0xc3210000
 800711c:	cb840000 	.word	0xcb840000

08007120 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4618      	mov	r0, r3
 800712e:	f7fe ffcb 	bl	80060c8 <LL_ADC_IsEnabled>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d16e      	bne.n	8007216 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	689a      	ldr	r2, [r3, #8]
 800713e:	4b38      	ldr	r3, [pc, #224]	@ (8007220 <ADC_Enable+0x100>)
 8007140:	4013      	ands	r3, r2
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00d      	beq.n	8007162 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800714a:	f043 0210 	orr.w	r2, r3, #16
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007156:	f043 0201 	orr.w	r2, r3, #1
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	e05a      	b.n	8007218 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4618      	mov	r0, r3
 8007168:	f7fe ff86 	bl	8006078 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800716c:	f7fe fcb0 	bl	8005ad0 <HAL_GetTick>
 8007170:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a2b      	ldr	r2, [pc, #172]	@ (8007224 <ADC_Enable+0x104>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d004      	beq.n	8007186 <ADC_Enable+0x66>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a29      	ldr	r2, [pc, #164]	@ (8007228 <ADC_Enable+0x108>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d101      	bne.n	800718a <ADC_Enable+0x6a>
 8007186:	4b29      	ldr	r3, [pc, #164]	@ (800722c <ADC_Enable+0x10c>)
 8007188:	e000      	b.n	800718c <ADC_Enable+0x6c>
 800718a:	4b29      	ldr	r3, [pc, #164]	@ (8007230 <ADC_Enable+0x110>)
 800718c:	4618      	mov	r0, r3
 800718e:	f7fe ff17 	bl	8005fc0 <LL_ADC_GetMultimode>
 8007192:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a23      	ldr	r2, [pc, #140]	@ (8007228 <ADC_Enable+0x108>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d002      	beq.n	80071a4 <ADC_Enable+0x84>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	e000      	b.n	80071a6 <ADC_Enable+0x86>
 80071a4:	4b1f      	ldr	r3, [pc, #124]	@ (8007224 <ADC_Enable+0x104>)
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	6812      	ldr	r2, [r2, #0]
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d02c      	beq.n	8007208 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d130      	bne.n	8007216 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80071b4:	e028      	b.n	8007208 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7fe ff84 	bl	80060c8 <LL_ADC_IsEnabled>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d104      	bne.n	80071d0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4618      	mov	r0, r3
 80071cc:	f7fe ff54 	bl	8006078 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80071d0:	f7fe fc7e 	bl	8005ad0 <HAL_GetTick>
 80071d4:	4602      	mov	r2, r0
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d914      	bls.n	8007208 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 0301 	and.w	r3, r3, #1
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d00d      	beq.n	8007208 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071f0:	f043 0210 	orr.w	r2, r3, #16
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071fc:	f043 0201 	orr.w	r2, r3, #1
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e007      	b.n	8007218 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f003 0301 	and.w	r3, r3, #1
 8007212:	2b01      	cmp	r3, #1
 8007214:	d1cf      	bne.n	80071b6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007216:	2300      	movs	r3, #0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}
 8007220:	8000003f 	.word	0x8000003f
 8007224:	40022000 	.word	0x40022000
 8007228:	40022100 	.word	0x40022100
 800722c:	40022300 	.word	0x40022300
 8007230:	58026300 	.word	0x58026300

08007234 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4618      	mov	r0, r3
 8007242:	f7fe ff54 	bl	80060ee <LL_ADC_IsDisableOngoing>
 8007246:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4618      	mov	r0, r3
 800724e:	f7fe ff3b 	bl	80060c8 <LL_ADC_IsEnabled>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d047      	beq.n	80072e8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d144      	bne.n	80072e8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	f003 030d 	and.w	r3, r3, #13
 8007268:	2b01      	cmp	r3, #1
 800726a:	d10c      	bne.n	8007286 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4618      	mov	r0, r3
 8007272:	f7fe ff15 	bl	80060a0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2203      	movs	r2, #3
 800727c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800727e:	f7fe fc27 	bl	8005ad0 <HAL_GetTick>
 8007282:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007284:	e029      	b.n	80072da <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800728a:	f043 0210 	orr.w	r2, r3, #16
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007296:	f043 0201 	orr.w	r2, r3, #1
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e023      	b.n	80072ea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80072a2:	f7fe fc15 	bl	8005ad0 <HAL_GetTick>
 80072a6:	4602      	mov	r2, r0
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	d914      	bls.n	80072da <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00d      	beq.n	80072da <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072c2:	f043 0210 	orr.w	r2, r3, #16
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072ce:	f043 0201 	orr.w	r2, r3, #1
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e007      	b.n	80072ea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	f003 0301 	and.w	r3, r3, #1
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1dc      	bne.n	80072a2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3710      	adds	r7, #16
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}

080072f2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80072f2:	b580      	push	{r7, lr}
 80072f4:	b084      	sub	sp, #16
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072fe:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007304:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007308:	2b00      	cmp	r3, #0
 800730a:	d14b      	bne.n	80073a4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007310:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0308 	and.w	r3, r3, #8
 8007322:	2b00      	cmp	r3, #0
 8007324:	d021      	beq.n	800736a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4618      	mov	r0, r3
 800732c:	f7fe fd60 	bl	8005df0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007330:	4603      	mov	r3, r0
 8007332:	2b00      	cmp	r3, #0
 8007334:	d032      	beq.n	800739c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d12b      	bne.n	800739c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007348:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007354:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d11f      	bne.n	800739c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007360:	f043 0201 	orr.w	r2, r3, #1
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	661a      	str	r2, [r3, #96]	@ 0x60
 8007368:	e018      	b.n	800739c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	f003 0303 	and.w	r3, r3, #3
 8007374:	2b00      	cmp	r3, #0
 8007376:	d111      	bne.n	800739c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800737c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007388:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d105      	bne.n	800739c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007394:	f043 0201 	orr.w	r2, r3, #1
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800739c:	68f8      	ldr	r0, [r7, #12]
 800739e:	f7fb fc31 	bl	8002c04 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80073a2:	e00e      	b.n	80073c2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073a8:	f003 0310 	and.w	r3, r3, #16
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f7ff f9d7 	bl	8006764 <HAL_ADC_ErrorCallback>
}
 80073b6:	e004      	b.n	80073c2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	4798      	blx	r3
}
 80073c2:	bf00      	nop
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b084      	sub	sp, #16
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f7ff f9b9 	bl	8006750 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80073de:	bf00      	nop
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}

080073e6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b084      	sub	sp, #16
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007404:	f043 0204 	orr.w	r2, r3, #4
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f7ff f9a9 	bl	8006764 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007412:	bf00      	nop
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
	...

0800741c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a6c      	ldr	r2, [pc, #432]	@ (80075dc <ADC_ConfigureBoostMode+0x1c0>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d004      	beq.n	8007438 <ADC_ConfigureBoostMode+0x1c>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a6b      	ldr	r2, [pc, #428]	@ (80075e0 <ADC_ConfigureBoostMode+0x1c4>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d109      	bne.n	800744c <ADC_ConfigureBoostMode+0x30>
 8007438:	4b6a      	ldr	r3, [pc, #424]	@ (80075e4 <ADC_ConfigureBoostMode+0x1c8>)
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007440:	2b00      	cmp	r3, #0
 8007442:	bf14      	ite	ne
 8007444:	2301      	movne	r3, #1
 8007446:	2300      	moveq	r3, #0
 8007448:	b2db      	uxtb	r3, r3
 800744a:	e008      	b.n	800745e <ADC_ConfigureBoostMode+0x42>
 800744c:	4b66      	ldr	r3, [pc, #408]	@ (80075e8 <ADC_ConfigureBoostMode+0x1cc>)
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007454:	2b00      	cmp	r3, #0
 8007456:	bf14      	ite	ne
 8007458:	2301      	movne	r3, #1
 800745a:	2300      	moveq	r3, #0
 800745c:	b2db      	uxtb	r3, r3
 800745e:	2b00      	cmp	r3, #0
 8007460:	d01c      	beq.n	800749c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007462:	f007 ffbf 	bl	800f3e4 <HAL_RCC_GetHCLKFreq>
 8007466:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007470:	d010      	beq.n	8007494 <ADC_ConfigureBoostMode+0x78>
 8007472:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007476:	d873      	bhi.n	8007560 <ADC_ConfigureBoostMode+0x144>
 8007478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800747c:	d002      	beq.n	8007484 <ADC_ConfigureBoostMode+0x68>
 800747e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007482:	d16d      	bne.n	8007560 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	0c1b      	lsrs	r3, r3, #16
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007490:	60fb      	str	r3, [r7, #12]
        break;
 8007492:	e068      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	089b      	lsrs	r3, r3, #2
 8007498:	60fb      	str	r3, [r7, #12]
        break;
 800749a:	e064      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800749c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80074a0:	f04f 0100 	mov.w	r1, #0
 80074a4:	f009 f9dc 	bl	8010860 <HAL_RCCEx_GetPeriphCLKFreq>
 80074a8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80074b2:	d051      	beq.n	8007558 <ADC_ConfigureBoostMode+0x13c>
 80074b4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80074b8:	d854      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 80074ba:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80074be:	d047      	beq.n	8007550 <ADC_ConfigureBoostMode+0x134>
 80074c0:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80074c4:	d84e      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 80074c6:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80074ca:	d03d      	beq.n	8007548 <ADC_ConfigureBoostMode+0x12c>
 80074cc:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80074d0:	d848      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 80074d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074d6:	d033      	beq.n	8007540 <ADC_ConfigureBoostMode+0x124>
 80074d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074dc:	d842      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 80074de:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80074e2:	d029      	beq.n	8007538 <ADC_ConfigureBoostMode+0x11c>
 80074e4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80074e8:	d83c      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 80074ea:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80074ee:	d01a      	beq.n	8007526 <ADC_ConfigureBoostMode+0x10a>
 80074f0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80074f4:	d836      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 80074f6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80074fa:	d014      	beq.n	8007526 <ADC_ConfigureBoostMode+0x10a>
 80074fc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007500:	d830      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 8007502:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007506:	d00e      	beq.n	8007526 <ADC_ConfigureBoostMode+0x10a>
 8007508:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800750c:	d82a      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 800750e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007512:	d008      	beq.n	8007526 <ADC_ConfigureBoostMode+0x10a>
 8007514:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007518:	d824      	bhi.n	8007564 <ADC_ConfigureBoostMode+0x148>
 800751a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800751e:	d002      	beq.n	8007526 <ADC_ConfigureBoostMode+0x10a>
 8007520:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007524:	d11e      	bne.n	8007564 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	0c9b      	lsrs	r3, r3, #18
 800752c:	005b      	lsls	r3, r3, #1
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	fbb2 f3f3 	udiv	r3, r2, r3
 8007534:	60fb      	str	r3, [r7, #12]
        break;
 8007536:	e016      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	091b      	lsrs	r3, r3, #4
 800753c:	60fb      	str	r3, [r7, #12]
        break;
 800753e:	e012      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	095b      	lsrs	r3, r3, #5
 8007544:	60fb      	str	r3, [r7, #12]
        break;
 8007546:	e00e      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	099b      	lsrs	r3, r3, #6
 800754c:	60fb      	str	r3, [r7, #12]
        break;
 800754e:	e00a      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	09db      	lsrs	r3, r3, #7
 8007554:	60fb      	str	r3, [r7, #12]
        break;
 8007556:	e006      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	0a1b      	lsrs	r3, r3, #8
 800755c:	60fb      	str	r3, [r7, #12]
        break;
 800755e:	e002      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
        break;
 8007560:	bf00      	nop
 8007562:	e000      	b.n	8007566 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8007564:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	085b      	lsrs	r3, r3, #1
 800756a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	4a1f      	ldr	r2, [pc, #124]	@ (80075ec <ADC_ConfigureBoostMode+0x1d0>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d808      	bhi.n	8007586 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	689a      	ldr	r2, [r3, #8]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007582:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007584:	e025      	b.n	80075d2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	4a19      	ldr	r2, [pc, #100]	@ (80075f0 <ADC_ConfigureBoostMode+0x1d4>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d80a      	bhi.n	80075a4 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80075a0:	609a      	str	r2, [r3, #8]
}
 80075a2:	e016      	b.n	80075d2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	4a13      	ldr	r2, [pc, #76]	@ (80075f4 <ADC_ConfigureBoostMode+0x1d8>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d80a      	bhi.n	80075c2 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075be:	609a      	str	r2, [r3, #8]
}
 80075c0:	e007      	b.n	80075d2 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	689a      	ldr	r2, [r3, #8]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80075d0:	609a      	str	r2, [r3, #8]
}
 80075d2:	bf00      	nop
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	40022000 	.word	0x40022000
 80075e0:	40022100 	.word	0x40022100
 80075e4:	40022300 	.word	0x40022300
 80075e8:	58026300 	.word	0x58026300
 80075ec:	005f5e10 	.word	0x005f5e10
 80075f0:	00bebc20 	.word	0x00bebc20
 80075f4:	017d7840 	.word	0x017d7840

080075f8 <LL_ADC_SetCalibrationLinearFactor>:
{
 80075f8:	b480      	push	{r7}
 80075fa:	b087      	sub	sp, #28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC3)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	4a15      	ldr	r2, [pc, #84]	@ (800765c <LL_ADC_SetCalibrationLinearFactor+0x64>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d020      	beq.n	800764e <LL_ADC_SetCalibrationLinearFactor+0x56>
    uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;
 800760c:	4b14      	ldr	r3, [pc, #80]	@ (8007660 <LL_ADC_SetCalibrationLinearFactor+0x68>)
 800760e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(ADCx->CALFACT2_RES14, ADC_CALFACT2_LINCALFACT, CalibrationFactor);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007616:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	431a      	orrs	r2, r3
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    MODIFY_REG(ADCx->CR, ADC_CR_ADCALLIN, LinearityWord);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	431a      	orrs	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	609a      	str	r2, [r3, #8]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 8007634:	e002      	b.n	800763c <LL_ADC_SetCalibrationLinearFactor+0x44>
      timeout_cpu_cycles--;
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	3b01      	subs	r3, #1
 800763a:	617b      	str	r3, [r7, #20]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	689a      	ldr	r2, [r3, #8]
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	4013      	ands	r3, r2
 8007644:	2b00      	cmp	r3, #0
 8007646:	d102      	bne.n	800764e <LL_ADC_SetCalibrationLinearFactor+0x56>
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1f3      	bne.n	8007636 <LL_ADC_SetCalibrationLinearFactor+0x3e>
}
 800764e:	bf00      	nop
 8007650:	371c      	adds	r7, #28
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	58026000 	.word	0x58026000
 8007660:	00080070 	.word	0x00080070

08007664 <LL_ADC_IsEnabled>:
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	f003 0301 	and.w	r3, r3, #1
 8007674:	2b01      	cmp	r3, #1
 8007676:	d101      	bne.n	800767c <LL_ADC_IsEnabled+0x18>
 8007678:	2301      	movs	r3, #1
 800767a:	e000      	b.n	800767e <LL_ADC_IsEnabled+0x1a>
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr
	...

0800768c <LL_ADC_StartCalibration>:
{
 800768c:	b480      	push	{r7}
 800768e:	b085      	sub	sp, #20
 8007690:	af00      	add	r7, sp, #0
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	689a      	ldr	r2, [r3, #8]
 800769c:	4b09      	ldr	r3, [pc, #36]	@ (80076c4 <LL_ADC_StartCalibration+0x38>)
 800769e:	4013      	ands	r3, r2
 80076a0:	68ba      	ldr	r2, [r7, #8]
 80076a2:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80076ac:	430a      	orrs	r2, r1
 80076ae:	4313      	orrs	r3, r2
 80076b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	609a      	str	r2, [r3, #8]
}
 80076b8:	bf00      	nop
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	3ffeffc0 	.word	0x3ffeffc0

080076c8 <LL_ADC_IsCalibrationOnGoing>:
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076dc:	d101      	bne.n	80076e2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80076de:	2301      	movs	r3, #1
 80076e0:	e000      	b.n	80076e4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <LL_ADC_REG_StartConversion>:
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	689a      	ldr	r2, [r3, #8]
 80076fc:	4b05      	ldr	r3, [pc, #20]	@ (8007714 <LL_ADC_REG_StartConversion+0x24>)
 80076fe:	4013      	ands	r3, r2
 8007700:	f043 0204 	orr.w	r2, r3, #4
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	609a      	str	r2, [r3, #8]
}
 8007708:	bf00      	nop
 800770a:	370c      	adds	r7, #12
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr
 8007714:	7fffffc0 	.word	0x7fffffc0

08007718 <LL_ADC_REG_StopConversion>:
{
 8007718:	b480      	push	{r7}
 800771a:	b083      	sub	sp, #12
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	689a      	ldr	r2, [r3, #8]
 8007724:	4b05      	ldr	r3, [pc, #20]	@ (800773c <LL_ADC_REG_StopConversion+0x24>)
 8007726:	4013      	ands	r3, r2
 8007728:	f043 0210 	orr.w	r2, r3, #16
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	609a      	str	r2, [r3, #8]
}
 8007730:	bf00      	nop
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	7fffffc0 	.word	0x7fffffc0

08007740 <LL_ADC_REG_IsConversionOngoing>:
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	f003 0304 	and.w	r3, r3, #4
 8007750:	2b04      	cmp	r3, #4
 8007752:	d101      	bne.n	8007758 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007754:	2301      	movs	r3, #1
 8007756:	e000      	b.n	800775a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007758:	2300      	movs	r3, #0
}
 800775a:	4618      	mov	r0, r3
 800775c:	370c      	adds	r7, #12
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
	...

08007768 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b086      	sub	sp, #24
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007774:	2300      	movs	r3, #0
 8007776:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800777e:	2b01      	cmp	r3, #1
 8007780:	d101      	bne.n	8007786 <HAL_ADCEx_Calibration_Start+0x1e>
 8007782:	2302      	movs	r3, #2
 8007784:	e04c      	b.n	8007820 <HAL_ADCEx_Calibration_Start+0xb8>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2201      	movs	r2, #1
 800778a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800778e:	68f8      	ldr	r0, [r7, #12]
 8007790:	f7ff fd50 	bl	8007234 <ADC_Disable>
 8007794:	4603      	mov	r3, r0
 8007796:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007798:	7dfb      	ldrb	r3, [r7, #23]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d135      	bne.n	800780a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80077a2:	4b21      	ldr	r3, [pc, #132]	@ (8007828 <HAL_ADCEx_Calibration_Start+0xc0>)
 80077a4:	4013      	ands	r3, r2
 80077a6:	f043 0202 	orr.w	r2, r3, #2
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	68b9      	ldr	r1, [r7, #8]
 80077b6:	4618      	mov	r0, r3
 80077b8:	f7ff ff68 	bl	800768c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80077bc:	e014      	b.n	80077e8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	3301      	adds	r3, #1
 80077c2:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	4a19      	ldr	r2, [pc, #100]	@ (800782c <HAL_ADCEx_Calibration_Start+0xc4>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d30d      	bcc.n	80077e8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077d0:	f023 0312 	bic.w	r3, r3, #18
 80077d4:	f043 0210 	orr.w	r2, r3, #16
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e01b      	b.n	8007820 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7ff ff6b 	bl	80076c8 <LL_ADC_IsCalibrationOnGoing>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1e2      	bne.n	80077be <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077fc:	f023 0303 	bic.w	r3, r3, #3
 8007800:	f043 0201 	orr.w	r2, r3, #1
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	661a      	str	r2, [r3, #96]	@ 0x60
 8007808:	e005      	b.n	8007816 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800780e:	f043 0210 	orr.w	r2, r3, #16
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800781e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3718      	adds	r7, #24
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}
 8007828:	ffffeefd 	.word	0xffffeefd
 800782c:	25c3f800 	.word	0x25c3f800

08007830 <HAL_ADCEx_LinearCalibration_SetValue>:
  * @param  hadc ADC handle
  * @param  LinearCalib_Buffer: Linear calibration factor
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t *LinearCalib_Buffer)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b086      	sub	sp, #24
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	6039      	str	r1, [r7, #0]
  uint32_t cnt;
  __IO uint32_t wait_loop_index = 0;
 800783a:	2300      	movs	r3, #0
 800783c:	60fb      	str	r3, [r7, #12]
  uint32_t temp_REG_IsConversionOngoing = 0UL;
 800783e:	2300      	movs	r3, #0
 8007840:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  /*  Exit deep power down mode if still in that state                        */
  if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_DEEPPWD))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800784c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007850:	d107      	bne.n	8007862 <HAL_ADCEx_LinearCalibration_SetValue+0x32>
  {
    /* Exit deep power down mode */
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	689a      	ldr	r2, [r3, #8]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8007860:	609a      	str	r2, [r3, #8]
       be relaunched or a previously saved calibration factor
       re-applied once the ADC voltage regulator is enabled */
  }


  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800786c:	2b00      	cmp	r3, #0
 800786e:	d117      	bne.n	80078a0 <HAL_ADCEx_LinearCalibration_SetValue+0x70>
  {
    /* Enable ADC internal voltage regulator                                  */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689a      	ldr	r2, [r3, #8]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800787e:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time                                       */
    /* Wait loop initialization and execution                                 */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = ((ADC_STAB_DELAY_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007880:	4b47      	ldr	r3, [pc, #284]	@ (80079a0 <HAL_ADCEx_LinearCalibration_SetValue+0x170>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	099b      	lsrs	r3, r3, #6
 8007886:	4a47      	ldr	r2, [pc, #284]	@ (80079a4 <HAL_ADCEx_LinearCalibration_SetValue+0x174>)
 8007888:	fba2 2303 	umull	r2, r3, r2, r3
 800788c:	099b      	lsrs	r3, r3, #6
 800788e:	3301      	adds	r3, #1
 8007890:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007892:	e002      	b.n	800789a <HAL_ADCEx_LinearCalibration_SetValue+0x6a>
    {
      wait_loop_index--;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	3b01      	subs	r3, #1
 8007898:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f9      	bne.n	8007894 <HAL_ADCEx_LinearCalibration_SetValue+0x64>


  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d10d      	bne.n	80078ca <HAL_ADCEx_LinearCalibration_SetValue+0x9a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078b2:	f043 0210 	orr.w	r2, r3, #16
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078be:	f043 0201 	orr.w	r2, r3, #1
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	665a      	str	r2, [r3, #100]	@ 0x64

    return  HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	e065      	b.n	8007996 <HAL_ADCEx_LinearCalibration_SetValue+0x166>
  }
  /* Enable the ADC peripheral */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) /* Enable the ADC if it is disabled */
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7ff fec8 	bl	8007664 <LL_ADC_IsEnabled>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d128      	bne.n	800792c <HAL_ADCEx_LinearCalibration_SetValue+0xfc>
  {
    if (ADC_Enable(hadc) != HAL_OK)
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f7ff fc20 	bl	8007120 <ADC_Enable>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <HAL_ADCEx_LinearCalibration_SetValue+0xba>
    {
      return  HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e055      	b.n	8007996 <HAL_ADCEx_LinearCalibration_SetValue+0x166>
    }
    else
    {
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 80078ea:	2306      	movs	r3, #6
 80078ec:	617b      	str	r3, [r7, #20]
 80078ee:	e016      	b.n	800791e <HAL_ADCEx_LinearCalibration_SetValue+0xee>
      {
        LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6818      	ldr	r0, [r3, #0]
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f1c3 0306 	rsb	r3, r3, #6
 80078fa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80078fe:	fa22 f103 	lsr.w	r1, r2, r3
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007908:	4413      	add	r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	683a      	ldr	r2, [r7, #0]
 800790e:	4413      	add	r3, r2
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	461a      	mov	r2, r3
 8007914:	f7ff fe70 	bl	80075f8 <LL_ADC_SetCalibrationLinearFactor>
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	3b01      	subs	r3, #1
 800791c:	617b      	str	r3, [r7, #20]
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d1e5      	bne.n	80078f0 <HAL_ADCEx_LinearCalibration_SetValue+0xc0>
      }
      (void)ADC_Disable(hadc);
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f7ff fc85 	bl	8007234 <ADC_Disable>
 800792a:	e033      	b.n	8007994 <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    }
  }
  else  /* ADC is already enabled, so no need to enable it but need to stop conversion */
  {
    if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4618      	mov	r0, r3
 8007932:	f7ff ff05 	bl	8007740 <LL_ADC_REG_IsConversionOngoing>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d006      	beq.n	800794a <HAL_ADCEx_LinearCalibration_SetValue+0x11a>
    {
      LL_ADC_REG_StopConversion(hadc->Instance);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4618      	mov	r0, r3
 8007942:	f7ff fee9 	bl	8007718 <LL_ADC_REG_StopConversion>
      temp_REG_IsConversionOngoing = 1UL;
 8007946:	2301      	movs	r3, #1
 8007948:	613b      	str	r3, [r7, #16]
    }
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 800794a:	2306      	movs	r3, #6
 800794c:	617b      	str	r3, [r7, #20]
 800794e:	e016      	b.n	800797e <HAL_ADCEx_LinearCalibration_SetValue+0x14e>
    {
      LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6818      	ldr	r0, [r3, #0]
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	f1c3 0306 	rsb	r3, r3, #6
 800795a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800795e:	fa22 f103 	lsr.w	r1, r2, r3
 8007962:	697a      	ldr	r2, [r7, #20]
 8007964:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007968:	4413      	add	r3, r2
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	683a      	ldr	r2, [r7, #0]
 800796e:	4413      	add	r3, r2
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	461a      	mov	r2, r3
 8007974:	f7ff fe40 	bl	80075f8 <LL_ADC_SetCalibrationLinearFactor>
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	3b01      	subs	r3, #1
 800797c:	617b      	str	r3, [r7, #20]
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d1e5      	bne.n	8007950 <HAL_ADCEx_LinearCalibration_SetValue+0x120>
    }
    if (temp_REG_IsConversionOngoing != 0UL)
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d004      	beq.n	8007994 <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    {
      LL_ADC_REG_StartConversion(hadc->Instance);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4618      	mov	r0, r3
 8007990:	f7ff feae 	bl	80076f0 <LL_ADC_REG_StartConversion>
    }
  }
  return HAL_OK;
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	3718      	adds	r7, #24
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	24000000 	.word	0x24000000
 80079a4:	053e2d63 	.word	0x053e2d63

080079a8 <HAL_ADCEx_LinearCalibration_FactorLoad>:
  * @brief  Load the calibration factor from engi bytes
  * @param  hadc ADC handle
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_FactorLoad(ADC_HandleTypeDef *hadc)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b08c      	sub	sp, #48	@ 0x30
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80079b0:	2300      	movs	r3, #0
 80079b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Linearity calibration is retrieved from engi bytes
     read values from registers and put them to the CALFACT2 register */
  /* If needed linearity calibration can be done in runtime using
     LL_ADC_GetCalibrationLinearFactor()                             */
  if (hadc->Instance == ADC1)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a1c      	ldr	r2, [pc, #112]	@ (8007a2c <HAL_ADCEx_LinearCalibration_FactorLoad+0x84>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d102      	bne.n	80079c6 <HAL_ADCEx_LinearCalibration_FactorLoad+0x1e>
  {
    FactorOffset = 0UL;
 80079c0:	2300      	movs	r3, #0
 80079c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079c4:	e009      	b.n	80079da <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else if (hadc->Instance == ADC2)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a19      	ldr	r2, [pc, #100]	@ (8007a30 <HAL_ADCEx_LinearCalibration_FactorLoad+0x88>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d102      	bne.n	80079d6 <HAL_ADCEx_LinearCalibration_FactorLoad+0x2e>
  {
    FactorOffset = 8UL;
 80079d0:	2308      	movs	r3, #8
 80079d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079d4:	e001      	b.n	80079da <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else   /*Case ADC3*/
  {
    FactorOffset = 16UL;
 80079d6:	2310      	movs	r3, #16
 80079d8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 80079da:	2300      	movs	r3, #0
 80079dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079de:	e00f      	b.n	8007a00 <HAL_ADCEx_LinearCalibration_FactorLoad+0x58>
  {
    LinearCalib_Buffer[cnt] = *(uint32_t *)(ADC_LINEAR_CALIB_REG_1_ADDR + FactorOffset + cnt);
 80079e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e4:	4413      	add	r3, r2
 80079e6:	009a      	lsls	r2, r3, #2
 80079e8:	4b12      	ldr	r3, [pc, #72]	@ (8007a34 <HAL_ADCEx_LinearCalibration_FactorLoad+0x8c>)
 80079ea:	4413      	add	r3, r2
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	3330      	adds	r3, #48	@ 0x30
 80079f4:	443b      	add	r3, r7
 80079f6:	f843 2c24 	str.w	r2, [r3, #-36]
  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 80079fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fc:	3301      	adds	r3, #1
 80079fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a02:	2b05      	cmp	r3, #5
 8007a04:	d9ec      	bls.n	80079e0 <HAL_ADCEx_LinearCalibration_FactorLoad+0x38>
  }
  if (HAL_ADCEx_LinearCalibration_SetValue(hadc, (uint32_t *)LinearCalib_Buffer) != HAL_OK)
 8007a06:	f107 030c 	add.w	r3, r7, #12
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f7ff ff0f 	bl	8007830 <HAL_ADCEx_LinearCalibration_SetValue>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d002      	beq.n	8007a1e <HAL_ADCEx_LinearCalibration_FactorLoad+0x76>
  {
    tmp_hal_status = HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return tmp_hal_status;
 8007a1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3730      	adds	r7, #48	@ 0x30
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	40022000 	.word	0x40022000
 8007a30:	40022100 	.word	0x40022100
 8007a34:	1ff1ec00 	.word	0x1ff1ec00

08007a38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007a38:	b590      	push	{r4, r7, lr}
 8007a3a:	b0a3      	sub	sp, #140	@ 0x8c
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a42:	2300      	movs	r3, #0
 8007a44:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d101      	bne.n	8007a56 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007a52:	2302      	movs	r3, #2
 8007a54:	e0c1      	b.n	8007bda <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007a62:	2300      	movs	r3, #0
 8007a64:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a5e      	ldr	r2, [pc, #376]	@ (8007be4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d102      	bne.n	8007a76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007a70:	4b5d      	ldr	r3, [pc, #372]	@ (8007be8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007a72:	60fb      	str	r3, [r7, #12]
 8007a74:	e001      	b.n	8007a7a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007a76:	2300      	movs	r3, #0
 8007a78:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10b      	bne.n	8007a98 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a84:	f043 0220 	orr.w	r2, r3, #32
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e0a0      	b.n	8007bda <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f7ff fe50 	bl	8007740 <LL_ADC_REG_IsConversionOngoing>
 8007aa0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f7ff fe49 	bl	8007740 <LL_ADC_REG_IsConversionOngoing>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	f040 8081 	bne.w	8007bb8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007ab6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d17c      	bne.n	8007bb8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a48      	ldr	r2, [pc, #288]	@ (8007be4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d004      	beq.n	8007ad2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a46      	ldr	r2, [pc, #280]	@ (8007be8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d101      	bne.n	8007ad6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8007ad2:	4b46      	ldr	r3, [pc, #280]	@ (8007bec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007ad4:	e000      	b.n	8007ad8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007ad6:	4b46      	ldr	r3, [pc, #280]	@ (8007bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007ad8:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d039      	beq.n	8007b56 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007ae2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	431a      	orrs	r2, r3
 8007af0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007af2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a3a      	ldr	r2, [pc, #232]	@ (8007be4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d004      	beq.n	8007b08 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a39      	ldr	r2, [pc, #228]	@ (8007be8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d10e      	bne.n	8007b26 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8007b08:	4836      	ldr	r0, [pc, #216]	@ (8007be4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b0a:	f7ff fdab 	bl	8007664 <LL_ADC_IsEnabled>
 8007b0e:	4604      	mov	r4, r0
 8007b10:	4835      	ldr	r0, [pc, #212]	@ (8007be8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b12:	f7ff fda7 	bl	8007664 <LL_ADC_IsEnabled>
 8007b16:	4603      	mov	r3, r0
 8007b18:	4323      	orrs	r3, r4
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	bf0c      	ite	eq
 8007b1e:	2301      	moveq	r3, #1
 8007b20:	2300      	movne	r3, #0
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	e008      	b.n	8007b38 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8007b26:	4833      	ldr	r0, [pc, #204]	@ (8007bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007b28:	f7ff fd9c 	bl	8007664 <LL_ADC_IsEnabled>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	bf0c      	ite	eq
 8007b32:	2301      	moveq	r3, #1
 8007b34:	2300      	movne	r3, #0
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d047      	beq.n	8007bcc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007b3c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b3e:	689a      	ldr	r2, [r3, #8]
 8007b40:	4b2d      	ldr	r3, [pc, #180]	@ (8007bf8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007b42:	4013      	ands	r3, r2
 8007b44:	683a      	ldr	r2, [r7, #0]
 8007b46:	6811      	ldr	r1, [r2, #0]
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	6892      	ldr	r2, [r2, #8]
 8007b4c:	430a      	orrs	r2, r1
 8007b4e:	431a      	orrs	r2, r3
 8007b50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b52:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007b54:	e03a      	b.n	8007bcc <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007b56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007b5e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b60:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a1f      	ldr	r2, [pc, #124]	@ (8007be4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d004      	beq.n	8007b76 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a1d      	ldr	r2, [pc, #116]	@ (8007be8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d10e      	bne.n	8007b94 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8007b76:	481b      	ldr	r0, [pc, #108]	@ (8007be4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b78:	f7ff fd74 	bl	8007664 <LL_ADC_IsEnabled>
 8007b7c:	4604      	mov	r4, r0
 8007b7e:	481a      	ldr	r0, [pc, #104]	@ (8007be8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b80:	f7ff fd70 	bl	8007664 <LL_ADC_IsEnabled>
 8007b84:	4603      	mov	r3, r0
 8007b86:	4323      	orrs	r3, r4
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	bf0c      	ite	eq
 8007b8c:	2301      	moveq	r3, #1
 8007b8e:	2300      	movne	r3, #0
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	e008      	b.n	8007ba6 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8007b94:	4817      	ldr	r0, [pc, #92]	@ (8007bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007b96:	f7ff fd65 	bl	8007664 <LL_ADC_IsEnabled>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	bf0c      	ite	eq
 8007ba0:	2301      	moveq	r3, #1
 8007ba2:	2300      	movne	r3, #0
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d010      	beq.n	8007bcc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007baa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bac:	689a      	ldr	r2, [r3, #8]
 8007bae:	4b12      	ldr	r3, [pc, #72]	@ (8007bf8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007bb4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007bb6:	e009      	b.n	8007bcc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bbc:	f043 0220 	orr.w	r2, r3, #32
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8007bca:	e000      	b.n	8007bce <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007bcc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007bd6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	378c      	adds	r7, #140	@ 0x8c
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd90      	pop	{r4, r7, pc}
 8007be2:	bf00      	nop
 8007be4:	40022000 	.word	0x40022000
 8007be8:	40022100 	.word	0x40022100
 8007bec:	40022300 	.word	0x40022300
 8007bf0:	58026300 	.word	0x58026300
 8007bf4:	58026000 	.word	0x58026000
 8007bf8:	fffff0e0 	.word	0xfffff0e0

08007bfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b085      	sub	sp, #20
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f003 0307 	and.w	r3, r3, #7
 8007c0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8007c3c <__NVIC_SetPriorityGrouping+0x40>)
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007c12:	68ba      	ldr	r2, [r7, #8]
 8007c14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007c18:	4013      	ands	r3, r2
 8007c1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007c24:	4b06      	ldr	r3, [pc, #24]	@ (8007c40 <__NVIC_SetPriorityGrouping+0x44>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007c2a:	4a04      	ldr	r2, [pc, #16]	@ (8007c3c <__NVIC_SetPriorityGrouping+0x40>)
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	60d3      	str	r3, [r2, #12]
}
 8007c30:	bf00      	nop
 8007c32:	3714      	adds	r7, #20
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr
 8007c3c:	e000ed00 	.word	0xe000ed00
 8007c40:	05fa0000 	.word	0x05fa0000

08007c44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007c44:	b480      	push	{r7}
 8007c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007c48:	4b04      	ldr	r3, [pc, #16]	@ (8007c5c <__NVIC_GetPriorityGrouping+0x18>)
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	0a1b      	lsrs	r3, r3, #8
 8007c4e:	f003 0307 	and.w	r3, r3, #7
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr
 8007c5c:	e000ed00 	.word	0xe000ed00

08007c60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	4603      	mov	r3, r0
 8007c68:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007c6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	db0b      	blt.n	8007c8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c72:	88fb      	ldrh	r3, [r7, #6]
 8007c74:	f003 021f 	and.w	r2, r3, #31
 8007c78:	4907      	ldr	r1, [pc, #28]	@ (8007c98 <__NVIC_EnableIRQ+0x38>)
 8007c7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c7e:	095b      	lsrs	r3, r3, #5
 8007c80:	2001      	movs	r0, #1
 8007c82:	fa00 f202 	lsl.w	r2, r0, r2
 8007c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007c8a:	bf00      	nop
 8007c8c:	370c      	adds	r7, #12
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop
 8007c98:	e000e100 	.word	0xe000e100

08007c9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	6039      	str	r1, [r7, #0]
 8007ca6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007ca8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	db0a      	blt.n	8007cc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	b2da      	uxtb	r2, r3
 8007cb4:	490c      	ldr	r1, [pc, #48]	@ (8007ce8 <__NVIC_SetPriority+0x4c>)
 8007cb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007cba:	0112      	lsls	r2, r2, #4
 8007cbc:	b2d2      	uxtb	r2, r2
 8007cbe:	440b      	add	r3, r1
 8007cc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007cc4:	e00a      	b.n	8007cdc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	4908      	ldr	r1, [pc, #32]	@ (8007cec <__NVIC_SetPriority+0x50>)
 8007ccc:	88fb      	ldrh	r3, [r7, #6]
 8007cce:	f003 030f 	and.w	r3, r3, #15
 8007cd2:	3b04      	subs	r3, #4
 8007cd4:	0112      	lsls	r2, r2, #4
 8007cd6:	b2d2      	uxtb	r2, r2
 8007cd8:	440b      	add	r3, r1
 8007cda:	761a      	strb	r2, [r3, #24]
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr
 8007ce8:	e000e100 	.word	0xe000e100
 8007cec:	e000ed00 	.word	0xe000ed00

08007cf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b089      	sub	sp, #36	@ 0x24
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	60f8      	str	r0, [r7, #12]
 8007cf8:	60b9      	str	r1, [r7, #8]
 8007cfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f003 0307 	and.w	r3, r3, #7
 8007d02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	f1c3 0307 	rsb	r3, r3, #7
 8007d0a:	2b04      	cmp	r3, #4
 8007d0c:	bf28      	it	cs
 8007d0e:	2304      	movcs	r3, #4
 8007d10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	3304      	adds	r3, #4
 8007d16:	2b06      	cmp	r3, #6
 8007d18:	d902      	bls.n	8007d20 <NVIC_EncodePriority+0x30>
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	3b03      	subs	r3, #3
 8007d1e:	e000      	b.n	8007d22 <NVIC_EncodePriority+0x32>
 8007d20:	2300      	movs	r3, #0
 8007d22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d24:	f04f 32ff 	mov.w	r2, #4294967295
 8007d28:	69bb      	ldr	r3, [r7, #24]
 8007d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d2e:	43da      	mvns	r2, r3
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	401a      	ands	r2, r3
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007d38:	f04f 31ff 	mov.w	r1, #4294967295
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d42:	43d9      	mvns	r1, r3
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d48:	4313      	orrs	r3, r2
         );
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3724      	adds	r7, #36	@ 0x24
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr

08007d56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b082      	sub	sp, #8
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f7ff ff4c 	bl	8007bfc <__NVIC_SetPriorityGrouping>
}
 8007d64:	bf00      	nop
 8007d66:	3708      	adds	r7, #8
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b086      	sub	sp, #24
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	4603      	mov	r3, r0
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	607a      	str	r2, [r7, #4]
 8007d78:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007d7a:	f7ff ff63 	bl	8007c44 <__NVIC_GetPriorityGrouping>
 8007d7e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	68b9      	ldr	r1, [r7, #8]
 8007d84:	6978      	ldr	r0, [r7, #20]
 8007d86:	f7ff ffb3 	bl	8007cf0 <NVIC_EncodePriority>
 8007d8a:	4602      	mov	r2, r0
 8007d8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007d90:	4611      	mov	r1, r2
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7ff ff82 	bl	8007c9c <__NVIC_SetPriority>
}
 8007d98:	bf00      	nop
 8007d9a:	3718      	adds	r7, #24
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b082      	sub	sp, #8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	4603      	mov	r3, r0
 8007da8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007daa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7ff ff56 	bl	8007c60 <__NVIC_EnableIRQ>
}
 8007db4:	bf00      	nop
 8007db6:	3708      	adds	r7, #8
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007dc0:	f3bf 8f5f 	dmb	sy
}
 8007dc4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007dc6:	4b07      	ldr	r3, [pc, #28]	@ (8007de4 <HAL_MPU_Disable+0x28>)
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dca:	4a06      	ldr	r2, [pc, #24]	@ (8007de4 <HAL_MPU_Disable+0x28>)
 8007dcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dd0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007dd2:	4b05      	ldr	r3, [pc, #20]	@ (8007de8 <HAL_MPU_Disable+0x2c>)
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	605a      	str	r2, [r3, #4]
}
 8007dd8:	bf00      	nop
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr
 8007de2:	bf00      	nop
 8007de4:	e000ed00 	.word	0xe000ed00
 8007de8:	e000ed90 	.word	0xe000ed90

08007dec <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007df4:	4a0b      	ldr	r2, [pc, #44]	@ (8007e24 <HAL_MPU_Enable+0x38>)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f043 0301 	orr.w	r3, r3, #1
 8007dfc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8007e28 <HAL_MPU_Enable+0x3c>)
 8007e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e02:	4a09      	ldr	r2, [pc, #36]	@ (8007e28 <HAL_MPU_Enable+0x3c>)
 8007e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e08:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007e0a:	f3bf 8f4f 	dsb	sy
}
 8007e0e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007e10:	f3bf 8f6f 	isb	sy
}
 8007e14:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007e16:	bf00      	nop
 8007e18:	370c      	adds	r7, #12
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	e000ed90 	.word	0xe000ed90
 8007e28:	e000ed00 	.word	0xe000ed00

08007e2c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	785a      	ldrb	r2, [r3, #1]
 8007e38:	4b1b      	ldr	r3, [pc, #108]	@ (8007ea8 <HAL_MPU_ConfigRegion+0x7c>)
 8007e3a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ea8 <HAL_MPU_ConfigRegion+0x7c>)
 8007e3e:	691b      	ldr	r3, [r3, #16]
 8007e40:	4a19      	ldr	r2, [pc, #100]	@ (8007ea8 <HAL_MPU_ConfigRegion+0x7c>)
 8007e42:	f023 0301 	bic.w	r3, r3, #1
 8007e46:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007e48:	4a17      	ldr	r2, [pc, #92]	@ (8007ea8 <HAL_MPU_ConfigRegion+0x7c>)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	7b1b      	ldrb	r3, [r3, #12]
 8007e54:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	7adb      	ldrb	r3, [r3, #11]
 8007e5a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	7a9b      	ldrb	r3, [r3, #10]
 8007e62:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007e64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	7b5b      	ldrb	r3, [r3, #13]
 8007e6a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007e6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	7b9b      	ldrb	r3, [r3, #14]
 8007e72:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007e74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	7bdb      	ldrb	r3, [r3, #15]
 8007e7a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007e7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	7a5b      	ldrb	r3, [r3, #9]
 8007e82:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007e84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	7a1b      	ldrb	r3, [r3, #8]
 8007e8a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007e8c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	7812      	ldrb	r2, [r2, #0]
 8007e92:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e94:	4a04      	ldr	r2, [pc, #16]	@ (8007ea8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007e96:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007e98:	6113      	str	r3, [r2, #16]
}
 8007e9a:	bf00      	nop
 8007e9c:	370c      	adds	r7, #12
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop
 8007ea8:	e000ed90 	.word	0xe000ed90

08007eac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b086      	sub	sp, #24
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007eb4:	f7fd fe0c 	bl	8005ad0 <HAL_GetTick>
 8007eb8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d101      	bne.n	8007ec4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e312      	b.n	80084ea <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a66      	ldr	r2, [pc, #408]	@ (8008064 <HAL_DMA_Init+0x1b8>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d04a      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a65      	ldr	r2, [pc, #404]	@ (8008068 <HAL_DMA_Init+0x1bc>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d045      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a63      	ldr	r2, [pc, #396]	@ (800806c <HAL_DMA_Init+0x1c0>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d040      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a62      	ldr	r2, [pc, #392]	@ (8008070 <HAL_DMA_Init+0x1c4>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d03b      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a60      	ldr	r2, [pc, #384]	@ (8008074 <HAL_DMA_Init+0x1c8>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d036      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a5f      	ldr	r2, [pc, #380]	@ (8008078 <HAL_DMA_Init+0x1cc>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d031      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a5d      	ldr	r2, [pc, #372]	@ (800807c <HAL_DMA_Init+0x1d0>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d02c      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a5c      	ldr	r2, [pc, #368]	@ (8008080 <HAL_DMA_Init+0x1d4>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d027      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a5a      	ldr	r2, [pc, #360]	@ (8008084 <HAL_DMA_Init+0x1d8>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d022      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a59      	ldr	r2, [pc, #356]	@ (8008088 <HAL_DMA_Init+0x1dc>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d01d      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a57      	ldr	r2, [pc, #348]	@ (800808c <HAL_DMA_Init+0x1e0>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d018      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a56      	ldr	r2, [pc, #344]	@ (8008090 <HAL_DMA_Init+0x1e4>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d013      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a54      	ldr	r2, [pc, #336]	@ (8008094 <HAL_DMA_Init+0x1e8>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d00e      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a53      	ldr	r2, [pc, #332]	@ (8008098 <HAL_DMA_Init+0x1ec>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d009      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a51      	ldr	r2, [pc, #324]	@ (800809c <HAL_DMA_Init+0x1f0>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d004      	beq.n	8007f64 <HAL_DMA_Init+0xb8>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a50      	ldr	r2, [pc, #320]	@ (80080a0 <HAL_DMA_Init+0x1f4>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d101      	bne.n	8007f68 <HAL_DMA_Init+0xbc>
 8007f64:	2301      	movs	r3, #1
 8007f66:	e000      	b.n	8007f6a <HAL_DMA_Init+0xbe>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	f000 813c 	beq.w	80081e8 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2202      	movs	r2, #2
 8007f74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a37      	ldr	r2, [pc, #220]	@ (8008064 <HAL_DMA_Init+0x1b8>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d04a      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a36      	ldr	r2, [pc, #216]	@ (8008068 <HAL_DMA_Init+0x1bc>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d045      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a34      	ldr	r2, [pc, #208]	@ (800806c <HAL_DMA_Init+0x1c0>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d040      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a33      	ldr	r2, [pc, #204]	@ (8008070 <HAL_DMA_Init+0x1c4>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d03b      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a31      	ldr	r2, [pc, #196]	@ (8008074 <HAL_DMA_Init+0x1c8>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d036      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a30      	ldr	r2, [pc, #192]	@ (8008078 <HAL_DMA_Init+0x1cc>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d031      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a2e      	ldr	r2, [pc, #184]	@ (800807c <HAL_DMA_Init+0x1d0>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d02c      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a2d      	ldr	r2, [pc, #180]	@ (8008080 <HAL_DMA_Init+0x1d4>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d027      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8008084 <HAL_DMA_Init+0x1d8>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d022      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a2a      	ldr	r2, [pc, #168]	@ (8008088 <HAL_DMA_Init+0x1dc>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d01d      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a28      	ldr	r2, [pc, #160]	@ (800808c <HAL_DMA_Init+0x1e0>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d018      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a27      	ldr	r2, [pc, #156]	@ (8008090 <HAL_DMA_Init+0x1e4>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d013      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a25      	ldr	r2, [pc, #148]	@ (8008094 <HAL_DMA_Init+0x1e8>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d00e      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a24      	ldr	r2, [pc, #144]	@ (8008098 <HAL_DMA_Init+0x1ec>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d009      	beq.n	8008020 <HAL_DMA_Init+0x174>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a22      	ldr	r2, [pc, #136]	@ (800809c <HAL_DMA_Init+0x1f0>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d004      	beq.n	8008020 <HAL_DMA_Init+0x174>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a21      	ldr	r2, [pc, #132]	@ (80080a0 <HAL_DMA_Init+0x1f4>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d108      	bne.n	8008032 <HAL_DMA_Init+0x186>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f022 0201 	bic.w	r2, r2, #1
 800802e:	601a      	str	r2, [r3, #0]
 8008030:	e007      	b.n	8008042 <HAL_DMA_Init+0x196>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f022 0201 	bic.w	r2, r2, #1
 8008040:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008042:	e02f      	b.n	80080a4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008044:	f7fd fd44 	bl	8005ad0 <HAL_GetTick>
 8008048:	4602      	mov	r2, r0
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	1ad3      	subs	r3, r2, r3
 800804e:	2b05      	cmp	r3, #5
 8008050:	d928      	bls.n	80080a4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2220      	movs	r2, #32
 8008056:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2203      	movs	r2, #3
 800805c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e242      	b.n	80084ea <HAL_DMA_Init+0x63e>
 8008064:	40020010 	.word	0x40020010
 8008068:	40020028 	.word	0x40020028
 800806c:	40020040 	.word	0x40020040
 8008070:	40020058 	.word	0x40020058
 8008074:	40020070 	.word	0x40020070
 8008078:	40020088 	.word	0x40020088
 800807c:	400200a0 	.word	0x400200a0
 8008080:	400200b8 	.word	0x400200b8
 8008084:	40020410 	.word	0x40020410
 8008088:	40020428 	.word	0x40020428
 800808c:	40020440 	.word	0x40020440
 8008090:	40020458 	.word	0x40020458
 8008094:	40020470 	.word	0x40020470
 8008098:	40020488 	.word	0x40020488
 800809c:	400204a0 	.word	0x400204a0
 80080a0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d1c8      	bne.n	8008044 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80080ba:	697a      	ldr	r2, [r7, #20]
 80080bc:	4b83      	ldr	r3, [pc, #524]	@ (80082cc <HAL_DMA_Init+0x420>)
 80080be:	4013      	ands	r3, r2
 80080c0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80080ca:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	691b      	ldr	r3, [r3, #16]
 80080d0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080d6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080e2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6a1b      	ldr	r3, [r3, #32]
 80080e8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80080ea:	697a      	ldr	r2, [r7, #20]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f4:	2b04      	cmp	r3, #4
 80080f6:	d107      	bne.n	8008108 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008100:	4313      	orrs	r3, r2
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	4313      	orrs	r3, r2
 8008106:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	2b28      	cmp	r3, #40	@ 0x28
 800810e:	d903      	bls.n	8008118 <HAL_DMA_Init+0x26c>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	2b2e      	cmp	r3, #46	@ 0x2e
 8008116:	d91f      	bls.n	8008158 <HAL_DMA_Init+0x2ac>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	2b3e      	cmp	r3, #62	@ 0x3e
 800811e:	d903      	bls.n	8008128 <HAL_DMA_Init+0x27c>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	2b42      	cmp	r3, #66	@ 0x42
 8008126:	d917      	bls.n	8008158 <HAL_DMA_Init+0x2ac>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	2b46      	cmp	r3, #70	@ 0x46
 800812e:	d903      	bls.n	8008138 <HAL_DMA_Init+0x28c>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	2b48      	cmp	r3, #72	@ 0x48
 8008136:	d90f      	bls.n	8008158 <HAL_DMA_Init+0x2ac>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	2b4e      	cmp	r3, #78	@ 0x4e
 800813e:	d903      	bls.n	8008148 <HAL_DMA_Init+0x29c>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	2b52      	cmp	r3, #82	@ 0x52
 8008146:	d907      	bls.n	8008158 <HAL_DMA_Init+0x2ac>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	2b73      	cmp	r3, #115	@ 0x73
 800814e:	d905      	bls.n	800815c <HAL_DMA_Init+0x2b0>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	2b77      	cmp	r3, #119	@ 0x77
 8008156:	d801      	bhi.n	800815c <HAL_DMA_Init+0x2b0>
 8008158:	2301      	movs	r3, #1
 800815a:	e000      	b.n	800815e <HAL_DMA_Init+0x2b2>
 800815c:	2300      	movs	r3, #0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d003      	beq.n	800816a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008168:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	697a      	ldr	r2, [r7, #20]
 8008170:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	695b      	ldr	r3, [r3, #20]
 8008178:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	f023 0307 	bic.w	r3, r3, #7
 8008180:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008186:	697a      	ldr	r2, [r7, #20]
 8008188:	4313      	orrs	r3, r2
 800818a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008190:	2b04      	cmp	r3, #4
 8008192:	d117      	bne.n	80081c4 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008198:	697a      	ldr	r2, [r7, #20]
 800819a:	4313      	orrs	r3, r2
 800819c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00e      	beq.n	80081c4 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f002 fb2e 	bl	800a808 <DMA_CheckFifoParam>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d008      	beq.n	80081c4 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2240      	movs	r2, #64	@ 0x40
 80081b6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	e192      	b.n	80084ea <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	697a      	ldr	r2, [r7, #20]
 80081ca:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f002 fa69 	bl	800a6a4 <DMA_CalcBaseAndBitshift>
 80081d2:	4603      	mov	r3, r0
 80081d4:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081da:	f003 031f 	and.w	r3, r3, #31
 80081de:	223f      	movs	r2, #63	@ 0x3f
 80081e0:	409a      	lsls	r2, r3
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	609a      	str	r2, [r3, #8]
 80081e6:	e0c8      	b.n	800837a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a38      	ldr	r2, [pc, #224]	@ (80082d0 <HAL_DMA_Init+0x424>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d022      	beq.n	8008238 <HAL_DMA_Init+0x38c>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a37      	ldr	r2, [pc, #220]	@ (80082d4 <HAL_DMA_Init+0x428>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d01d      	beq.n	8008238 <HAL_DMA_Init+0x38c>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a35      	ldr	r2, [pc, #212]	@ (80082d8 <HAL_DMA_Init+0x42c>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d018      	beq.n	8008238 <HAL_DMA_Init+0x38c>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a34      	ldr	r2, [pc, #208]	@ (80082dc <HAL_DMA_Init+0x430>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d013      	beq.n	8008238 <HAL_DMA_Init+0x38c>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a32      	ldr	r2, [pc, #200]	@ (80082e0 <HAL_DMA_Init+0x434>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d00e      	beq.n	8008238 <HAL_DMA_Init+0x38c>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a31      	ldr	r2, [pc, #196]	@ (80082e4 <HAL_DMA_Init+0x438>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d009      	beq.n	8008238 <HAL_DMA_Init+0x38c>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a2f      	ldr	r2, [pc, #188]	@ (80082e8 <HAL_DMA_Init+0x43c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d004      	beq.n	8008238 <HAL_DMA_Init+0x38c>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a2e      	ldr	r2, [pc, #184]	@ (80082ec <HAL_DMA_Init+0x440>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d101      	bne.n	800823c <HAL_DMA_Init+0x390>
 8008238:	2301      	movs	r3, #1
 800823a:	e000      	b.n	800823e <HAL_DMA_Init+0x392>
 800823c:	2300      	movs	r3, #0
 800823e:	2b00      	cmp	r3, #0
 8008240:	f000 8092 	beq.w	8008368 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a21      	ldr	r2, [pc, #132]	@ (80082d0 <HAL_DMA_Init+0x424>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d021      	beq.n	8008292 <HAL_DMA_Init+0x3e6>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a20      	ldr	r2, [pc, #128]	@ (80082d4 <HAL_DMA_Init+0x428>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d01c      	beq.n	8008292 <HAL_DMA_Init+0x3e6>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a1e      	ldr	r2, [pc, #120]	@ (80082d8 <HAL_DMA_Init+0x42c>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d017      	beq.n	8008292 <HAL_DMA_Init+0x3e6>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a1d      	ldr	r2, [pc, #116]	@ (80082dc <HAL_DMA_Init+0x430>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d012      	beq.n	8008292 <HAL_DMA_Init+0x3e6>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a1b      	ldr	r2, [pc, #108]	@ (80082e0 <HAL_DMA_Init+0x434>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d00d      	beq.n	8008292 <HAL_DMA_Init+0x3e6>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a1a      	ldr	r2, [pc, #104]	@ (80082e4 <HAL_DMA_Init+0x438>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d008      	beq.n	8008292 <HAL_DMA_Init+0x3e6>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a18      	ldr	r2, [pc, #96]	@ (80082e8 <HAL_DMA_Init+0x43c>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d003      	beq.n	8008292 <HAL_DMA_Init+0x3e6>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a17      	ldr	r2, [pc, #92]	@ (80082ec <HAL_DMA_Init+0x440>)
 8008290:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2202      	movs	r2, #2
 8008296:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2200      	movs	r2, #0
 800829e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80082aa:	697a      	ldr	r2, [r7, #20]
 80082ac:	4b10      	ldr	r3, [pc, #64]	@ (80082f0 <HAL_DMA_Init+0x444>)
 80082ae:	4013      	ands	r3, r2
 80082b0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	2b40      	cmp	r3, #64	@ 0x40
 80082b8:	d01c      	beq.n	80082f4 <HAL_DMA_Init+0x448>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	2b80      	cmp	r3, #128	@ 0x80
 80082c0:	d102      	bne.n	80082c8 <HAL_DMA_Init+0x41c>
 80082c2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80082c6:	e016      	b.n	80082f6 <HAL_DMA_Init+0x44a>
 80082c8:	2300      	movs	r3, #0
 80082ca:	e014      	b.n	80082f6 <HAL_DMA_Init+0x44a>
 80082cc:	fe10803f 	.word	0xfe10803f
 80082d0:	58025408 	.word	0x58025408
 80082d4:	5802541c 	.word	0x5802541c
 80082d8:	58025430 	.word	0x58025430
 80082dc:	58025444 	.word	0x58025444
 80082e0:	58025458 	.word	0x58025458
 80082e4:	5802546c 	.word	0x5802546c
 80082e8:	58025480 	.word	0x58025480
 80082ec:	58025494 	.word	0x58025494
 80082f0:	fffe000f 	.word	0xfffe000f
 80082f4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	68d2      	ldr	r2, [r2, #12]
 80082fa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80082fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	691b      	ldr	r3, [r3, #16]
 8008302:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008304:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800830c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008314:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	69db      	ldr	r3, [r3, #28]
 800831a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800831c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008324:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008326:	697a      	ldr	r2, [r7, #20]
 8008328:	4313      	orrs	r3, r2
 800832a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	697a      	ldr	r2, [r7, #20]
 8008332:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	461a      	mov	r2, r3
 800833a:	4b6e      	ldr	r3, [pc, #440]	@ (80084f4 <HAL_DMA_Init+0x648>)
 800833c:	4413      	add	r3, r2
 800833e:	4a6e      	ldr	r2, [pc, #440]	@ (80084f8 <HAL_DMA_Init+0x64c>)
 8008340:	fba2 2303 	umull	r2, r3, r2, r3
 8008344:	091b      	lsrs	r3, r3, #4
 8008346:	009a      	lsls	r2, r3, #2
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f002 f9a9 	bl	800a6a4 <DMA_CalcBaseAndBitshift>
 8008352:	4603      	mov	r3, r0
 8008354:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800835a:	f003 031f 	and.w	r3, r3, #31
 800835e:	2201      	movs	r2, #1
 8008360:	409a      	lsls	r2, r3
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	605a      	str	r2, [r3, #4]
 8008366:	e008      	b.n	800837a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2240      	movs	r2, #64	@ 0x40
 800836c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2203      	movs	r2, #3
 8008372:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	e0b7      	b.n	80084ea <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a5f      	ldr	r2, [pc, #380]	@ (80084fc <HAL_DMA_Init+0x650>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d072      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4a5d      	ldr	r2, [pc, #372]	@ (8008500 <HAL_DMA_Init+0x654>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d06d      	beq.n	800846a <HAL_DMA_Init+0x5be>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a5c      	ldr	r2, [pc, #368]	@ (8008504 <HAL_DMA_Init+0x658>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d068      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a5a      	ldr	r2, [pc, #360]	@ (8008508 <HAL_DMA_Init+0x65c>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d063      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a59      	ldr	r2, [pc, #356]	@ (800850c <HAL_DMA_Init+0x660>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d05e      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a57      	ldr	r2, [pc, #348]	@ (8008510 <HAL_DMA_Init+0x664>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d059      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a56      	ldr	r2, [pc, #344]	@ (8008514 <HAL_DMA_Init+0x668>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d054      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a54      	ldr	r2, [pc, #336]	@ (8008518 <HAL_DMA_Init+0x66c>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d04f      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a53      	ldr	r2, [pc, #332]	@ (800851c <HAL_DMA_Init+0x670>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d04a      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a51      	ldr	r2, [pc, #324]	@ (8008520 <HAL_DMA_Init+0x674>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d045      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a50      	ldr	r2, [pc, #320]	@ (8008524 <HAL_DMA_Init+0x678>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d040      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a4e      	ldr	r2, [pc, #312]	@ (8008528 <HAL_DMA_Init+0x67c>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d03b      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a4d      	ldr	r2, [pc, #308]	@ (800852c <HAL_DMA_Init+0x680>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d036      	beq.n	800846a <HAL_DMA_Init+0x5be>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a4b      	ldr	r2, [pc, #300]	@ (8008530 <HAL_DMA_Init+0x684>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d031      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a4a      	ldr	r2, [pc, #296]	@ (8008534 <HAL_DMA_Init+0x688>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d02c      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a48      	ldr	r2, [pc, #288]	@ (8008538 <HAL_DMA_Init+0x68c>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d027      	beq.n	800846a <HAL_DMA_Init+0x5be>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a47      	ldr	r2, [pc, #284]	@ (800853c <HAL_DMA_Init+0x690>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d022      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a45      	ldr	r2, [pc, #276]	@ (8008540 <HAL_DMA_Init+0x694>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d01d      	beq.n	800846a <HAL_DMA_Init+0x5be>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a44      	ldr	r2, [pc, #272]	@ (8008544 <HAL_DMA_Init+0x698>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d018      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a42      	ldr	r2, [pc, #264]	@ (8008548 <HAL_DMA_Init+0x69c>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d013      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a41      	ldr	r2, [pc, #260]	@ (800854c <HAL_DMA_Init+0x6a0>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d00e      	beq.n	800846a <HAL_DMA_Init+0x5be>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a3f      	ldr	r2, [pc, #252]	@ (8008550 <HAL_DMA_Init+0x6a4>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d009      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a3e      	ldr	r2, [pc, #248]	@ (8008554 <HAL_DMA_Init+0x6a8>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d004      	beq.n	800846a <HAL_DMA_Init+0x5be>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a3c      	ldr	r2, [pc, #240]	@ (8008558 <HAL_DMA_Init+0x6ac>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d101      	bne.n	800846e <HAL_DMA_Init+0x5c2>
 800846a:	2301      	movs	r3, #1
 800846c:	e000      	b.n	8008470 <HAL_DMA_Init+0x5c4>
 800846e:	2300      	movs	r3, #0
 8008470:	2b00      	cmp	r3, #0
 8008472:	d032      	beq.n	80084da <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f002 fa43 	bl	800a900 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	2b80      	cmp	r3, #128	@ 0x80
 8008480:	d102      	bne.n	8008488 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	685a      	ldr	r2, [r3, #4]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008490:	b2d2      	uxtb	r2, r2
 8008492:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800849c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d010      	beq.n	80084c8 <HAL_DMA_Init+0x61c>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	2b08      	cmp	r3, #8
 80084ac:	d80c      	bhi.n	80084c8 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f002 fac0 	bl	800aa34 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084b8:	2200      	movs	r2, #0
 80084ba:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80084c4:	605a      	str	r2, [r3, #4]
 80084c6:	e008      	b.n	80084da <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3718      	adds	r7, #24
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	a7fdabf8 	.word	0xa7fdabf8
 80084f8:	cccccccd 	.word	0xcccccccd
 80084fc:	40020010 	.word	0x40020010
 8008500:	40020028 	.word	0x40020028
 8008504:	40020040 	.word	0x40020040
 8008508:	40020058 	.word	0x40020058
 800850c:	40020070 	.word	0x40020070
 8008510:	40020088 	.word	0x40020088
 8008514:	400200a0 	.word	0x400200a0
 8008518:	400200b8 	.word	0x400200b8
 800851c:	40020410 	.word	0x40020410
 8008520:	40020428 	.word	0x40020428
 8008524:	40020440 	.word	0x40020440
 8008528:	40020458 	.word	0x40020458
 800852c:	40020470 	.word	0x40020470
 8008530:	40020488 	.word	0x40020488
 8008534:	400204a0 	.word	0x400204a0
 8008538:	400204b8 	.word	0x400204b8
 800853c:	58025408 	.word	0x58025408
 8008540:	5802541c 	.word	0x5802541c
 8008544:	58025430 	.word	0x58025430
 8008548:	58025444 	.word	0x58025444
 800854c:	58025458 	.word	0x58025458
 8008550:	5802546c 	.word	0x5802546c
 8008554:	58025480 	.word	0x58025480
 8008558:	58025494 	.word	0x58025494

0800855c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b086      	sub	sp, #24
 8008560:	af00      	add	r7, sp, #0
 8008562:	60f8      	str	r0, [r7, #12]
 8008564:	60b9      	str	r1, [r7, #8]
 8008566:	607a      	str	r2, [r7, #4]
 8008568:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800856a:	2300      	movs	r3, #0
 800856c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d101      	bne.n	8008578 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008574:	2301      	movs	r3, #1
 8008576:	e226      	b.n	80089c6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800857e:	2b01      	cmp	r3, #1
 8008580:	d101      	bne.n	8008586 <HAL_DMA_Start_IT+0x2a>
 8008582:	2302      	movs	r3, #2
 8008584:	e21f      	b.n	80089c6 <HAL_DMA_Start_IT+0x46a>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2201      	movs	r2, #1
 800858a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008594:	b2db      	uxtb	r3, r3
 8008596:	2b01      	cmp	r3, #1
 8008598:	f040 820a 	bne.w	80089b0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2202      	movs	r2, #2
 80085a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a68      	ldr	r2, [pc, #416]	@ (8008750 <HAL_DMA_Start_IT+0x1f4>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d04a      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a66      	ldr	r2, [pc, #408]	@ (8008754 <HAL_DMA_Start_IT+0x1f8>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d045      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a65      	ldr	r2, [pc, #404]	@ (8008758 <HAL_DMA_Start_IT+0x1fc>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d040      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a63      	ldr	r2, [pc, #396]	@ (800875c <HAL_DMA_Start_IT+0x200>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d03b      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a62      	ldr	r2, [pc, #392]	@ (8008760 <HAL_DMA_Start_IT+0x204>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d036      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a60      	ldr	r2, [pc, #384]	@ (8008764 <HAL_DMA_Start_IT+0x208>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d031      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a5f      	ldr	r2, [pc, #380]	@ (8008768 <HAL_DMA_Start_IT+0x20c>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d02c      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a5d      	ldr	r2, [pc, #372]	@ (800876c <HAL_DMA_Start_IT+0x210>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d027      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a5c      	ldr	r2, [pc, #368]	@ (8008770 <HAL_DMA_Start_IT+0x214>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d022      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a5a      	ldr	r2, [pc, #360]	@ (8008774 <HAL_DMA_Start_IT+0x218>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d01d      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a59      	ldr	r2, [pc, #356]	@ (8008778 <HAL_DMA_Start_IT+0x21c>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d018      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a57      	ldr	r2, [pc, #348]	@ (800877c <HAL_DMA_Start_IT+0x220>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d013      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a56      	ldr	r2, [pc, #344]	@ (8008780 <HAL_DMA_Start_IT+0x224>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d00e      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a54      	ldr	r2, [pc, #336]	@ (8008784 <HAL_DMA_Start_IT+0x228>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d009      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a53      	ldr	r2, [pc, #332]	@ (8008788 <HAL_DMA_Start_IT+0x22c>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d004      	beq.n	800864a <HAL_DMA_Start_IT+0xee>
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a51      	ldr	r2, [pc, #324]	@ (800878c <HAL_DMA_Start_IT+0x230>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d108      	bne.n	800865c <HAL_DMA_Start_IT+0x100>
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	681a      	ldr	r2, [r3, #0]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f022 0201 	bic.w	r2, r2, #1
 8008658:	601a      	str	r2, [r3, #0]
 800865a:	e007      	b.n	800866c <HAL_DMA_Start_IT+0x110>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f022 0201 	bic.w	r2, r2, #1
 800866a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	68b9      	ldr	r1, [r7, #8]
 8008672:	68f8      	ldr	r0, [r7, #12]
 8008674:	f001 fe6a 	bl	800a34c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a34      	ldr	r2, [pc, #208]	@ (8008750 <HAL_DMA_Start_IT+0x1f4>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d04a      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a33      	ldr	r2, [pc, #204]	@ (8008754 <HAL_DMA_Start_IT+0x1f8>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d045      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a31      	ldr	r2, [pc, #196]	@ (8008758 <HAL_DMA_Start_IT+0x1fc>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d040      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a30      	ldr	r2, [pc, #192]	@ (800875c <HAL_DMA_Start_IT+0x200>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d03b      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a2e      	ldr	r2, [pc, #184]	@ (8008760 <HAL_DMA_Start_IT+0x204>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d036      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a2d      	ldr	r2, [pc, #180]	@ (8008764 <HAL_DMA_Start_IT+0x208>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d031      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a2b      	ldr	r2, [pc, #172]	@ (8008768 <HAL_DMA_Start_IT+0x20c>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d02c      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a2a      	ldr	r2, [pc, #168]	@ (800876c <HAL_DMA_Start_IT+0x210>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d027      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a28      	ldr	r2, [pc, #160]	@ (8008770 <HAL_DMA_Start_IT+0x214>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d022      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a27      	ldr	r2, [pc, #156]	@ (8008774 <HAL_DMA_Start_IT+0x218>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d01d      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a25      	ldr	r2, [pc, #148]	@ (8008778 <HAL_DMA_Start_IT+0x21c>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d018      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a24      	ldr	r2, [pc, #144]	@ (800877c <HAL_DMA_Start_IT+0x220>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d013      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a22      	ldr	r2, [pc, #136]	@ (8008780 <HAL_DMA_Start_IT+0x224>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d00e      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a21      	ldr	r2, [pc, #132]	@ (8008784 <HAL_DMA_Start_IT+0x228>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d009      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a1f      	ldr	r2, [pc, #124]	@ (8008788 <HAL_DMA_Start_IT+0x22c>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d004      	beq.n	8008718 <HAL_DMA_Start_IT+0x1bc>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a1e      	ldr	r2, [pc, #120]	@ (800878c <HAL_DMA_Start_IT+0x230>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d101      	bne.n	800871c <HAL_DMA_Start_IT+0x1c0>
 8008718:	2301      	movs	r3, #1
 800871a:	e000      	b.n	800871e <HAL_DMA_Start_IT+0x1c2>
 800871c:	2300      	movs	r3, #0
 800871e:	2b00      	cmp	r3, #0
 8008720:	d036      	beq.n	8008790 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f023 021e 	bic.w	r2, r3, #30
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f042 0216 	orr.w	r2, r2, #22
 8008734:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800873a:	2b00      	cmp	r3, #0
 800873c:	d03e      	beq.n	80087bc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f042 0208 	orr.w	r2, r2, #8
 800874c:	601a      	str	r2, [r3, #0]
 800874e:	e035      	b.n	80087bc <HAL_DMA_Start_IT+0x260>
 8008750:	40020010 	.word	0x40020010
 8008754:	40020028 	.word	0x40020028
 8008758:	40020040 	.word	0x40020040
 800875c:	40020058 	.word	0x40020058
 8008760:	40020070 	.word	0x40020070
 8008764:	40020088 	.word	0x40020088
 8008768:	400200a0 	.word	0x400200a0
 800876c:	400200b8 	.word	0x400200b8
 8008770:	40020410 	.word	0x40020410
 8008774:	40020428 	.word	0x40020428
 8008778:	40020440 	.word	0x40020440
 800877c:	40020458 	.word	0x40020458
 8008780:	40020470 	.word	0x40020470
 8008784:	40020488 	.word	0x40020488
 8008788:	400204a0 	.word	0x400204a0
 800878c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f023 020e 	bic.w	r2, r3, #14
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f042 020a 	orr.w	r2, r2, #10
 80087a2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d007      	beq.n	80087bc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f042 0204 	orr.w	r2, r2, #4
 80087ba:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a83      	ldr	r2, [pc, #524]	@ (80089d0 <HAL_DMA_Start_IT+0x474>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d072      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a82      	ldr	r2, [pc, #520]	@ (80089d4 <HAL_DMA_Start_IT+0x478>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d06d      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a80      	ldr	r2, [pc, #512]	@ (80089d8 <HAL_DMA_Start_IT+0x47c>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d068      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a7f      	ldr	r2, [pc, #508]	@ (80089dc <HAL_DMA_Start_IT+0x480>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d063      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a7d      	ldr	r2, [pc, #500]	@ (80089e0 <HAL_DMA_Start_IT+0x484>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d05e      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a7c      	ldr	r2, [pc, #496]	@ (80089e4 <HAL_DMA_Start_IT+0x488>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d059      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a7a      	ldr	r2, [pc, #488]	@ (80089e8 <HAL_DMA_Start_IT+0x48c>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d054      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a79      	ldr	r2, [pc, #484]	@ (80089ec <HAL_DMA_Start_IT+0x490>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d04f      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a77      	ldr	r2, [pc, #476]	@ (80089f0 <HAL_DMA_Start_IT+0x494>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d04a      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a76      	ldr	r2, [pc, #472]	@ (80089f4 <HAL_DMA_Start_IT+0x498>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d045      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a74      	ldr	r2, [pc, #464]	@ (80089f8 <HAL_DMA_Start_IT+0x49c>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d040      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a73      	ldr	r2, [pc, #460]	@ (80089fc <HAL_DMA_Start_IT+0x4a0>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d03b      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a71      	ldr	r2, [pc, #452]	@ (8008a00 <HAL_DMA_Start_IT+0x4a4>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d036      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a70      	ldr	r2, [pc, #448]	@ (8008a04 <HAL_DMA_Start_IT+0x4a8>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d031      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a6e      	ldr	r2, [pc, #440]	@ (8008a08 <HAL_DMA_Start_IT+0x4ac>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d02c      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a6d      	ldr	r2, [pc, #436]	@ (8008a0c <HAL_DMA_Start_IT+0x4b0>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d027      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a6b      	ldr	r2, [pc, #428]	@ (8008a10 <HAL_DMA_Start_IT+0x4b4>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d022      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a6a      	ldr	r2, [pc, #424]	@ (8008a14 <HAL_DMA_Start_IT+0x4b8>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d01d      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a68      	ldr	r2, [pc, #416]	@ (8008a18 <HAL_DMA_Start_IT+0x4bc>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d018      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a67      	ldr	r2, [pc, #412]	@ (8008a1c <HAL_DMA_Start_IT+0x4c0>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d013      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a65      	ldr	r2, [pc, #404]	@ (8008a20 <HAL_DMA_Start_IT+0x4c4>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d00e      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a64      	ldr	r2, [pc, #400]	@ (8008a24 <HAL_DMA_Start_IT+0x4c8>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d009      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a62      	ldr	r2, [pc, #392]	@ (8008a28 <HAL_DMA_Start_IT+0x4cc>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d004      	beq.n	80088ac <HAL_DMA_Start_IT+0x350>
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a61      	ldr	r2, [pc, #388]	@ (8008a2c <HAL_DMA_Start_IT+0x4d0>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d101      	bne.n	80088b0 <HAL_DMA_Start_IT+0x354>
 80088ac:	2301      	movs	r3, #1
 80088ae:	e000      	b.n	80088b2 <HAL_DMA_Start_IT+0x356>
 80088b0:	2300      	movs	r3, #0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d01a      	beq.n	80088ec <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d007      	beq.n	80088d4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088c8:	681a      	ldr	r2, [r3, #0]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088d2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d007      	beq.n	80088ec <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088ea:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a37      	ldr	r2, [pc, #220]	@ (80089d0 <HAL_DMA_Start_IT+0x474>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d04a      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a36      	ldr	r2, [pc, #216]	@ (80089d4 <HAL_DMA_Start_IT+0x478>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d045      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a34      	ldr	r2, [pc, #208]	@ (80089d8 <HAL_DMA_Start_IT+0x47c>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d040      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a33      	ldr	r2, [pc, #204]	@ (80089dc <HAL_DMA_Start_IT+0x480>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d03b      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a31      	ldr	r2, [pc, #196]	@ (80089e0 <HAL_DMA_Start_IT+0x484>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d036      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a30      	ldr	r2, [pc, #192]	@ (80089e4 <HAL_DMA_Start_IT+0x488>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d031      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a2e      	ldr	r2, [pc, #184]	@ (80089e8 <HAL_DMA_Start_IT+0x48c>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d02c      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a2d      	ldr	r2, [pc, #180]	@ (80089ec <HAL_DMA_Start_IT+0x490>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d027      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a2b      	ldr	r2, [pc, #172]	@ (80089f0 <HAL_DMA_Start_IT+0x494>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d022      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a2a      	ldr	r2, [pc, #168]	@ (80089f4 <HAL_DMA_Start_IT+0x498>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d01d      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a28      	ldr	r2, [pc, #160]	@ (80089f8 <HAL_DMA_Start_IT+0x49c>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d018      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a27      	ldr	r2, [pc, #156]	@ (80089fc <HAL_DMA_Start_IT+0x4a0>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d013      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a25      	ldr	r2, [pc, #148]	@ (8008a00 <HAL_DMA_Start_IT+0x4a4>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d00e      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a24      	ldr	r2, [pc, #144]	@ (8008a04 <HAL_DMA_Start_IT+0x4a8>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d009      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a22      	ldr	r2, [pc, #136]	@ (8008a08 <HAL_DMA_Start_IT+0x4ac>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d004      	beq.n	800898c <HAL_DMA_Start_IT+0x430>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a21      	ldr	r2, [pc, #132]	@ (8008a0c <HAL_DMA_Start_IT+0x4b0>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d108      	bne.n	800899e <HAL_DMA_Start_IT+0x442>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	681a      	ldr	r2, [r3, #0]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f042 0201 	orr.w	r2, r2, #1
 800899a:	601a      	str	r2, [r3, #0]
 800899c:	e012      	b.n	80089c4 <HAL_DMA_Start_IT+0x468>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f042 0201 	orr.w	r2, r2, #1
 80089ac:	601a      	str	r2, [r3, #0]
 80089ae:	e009      	b.n	80089c4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089b6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2200      	movs	r2, #0
 80089bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80089c0:	2301      	movs	r3, #1
 80089c2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80089c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3718      	adds	r7, #24
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}
 80089ce:	bf00      	nop
 80089d0:	40020010 	.word	0x40020010
 80089d4:	40020028 	.word	0x40020028
 80089d8:	40020040 	.word	0x40020040
 80089dc:	40020058 	.word	0x40020058
 80089e0:	40020070 	.word	0x40020070
 80089e4:	40020088 	.word	0x40020088
 80089e8:	400200a0 	.word	0x400200a0
 80089ec:	400200b8 	.word	0x400200b8
 80089f0:	40020410 	.word	0x40020410
 80089f4:	40020428 	.word	0x40020428
 80089f8:	40020440 	.word	0x40020440
 80089fc:	40020458 	.word	0x40020458
 8008a00:	40020470 	.word	0x40020470
 8008a04:	40020488 	.word	0x40020488
 8008a08:	400204a0 	.word	0x400204a0
 8008a0c:	400204b8 	.word	0x400204b8
 8008a10:	58025408 	.word	0x58025408
 8008a14:	5802541c 	.word	0x5802541c
 8008a18:	58025430 	.word	0x58025430
 8008a1c:	58025444 	.word	0x58025444
 8008a20:	58025458 	.word	0x58025458
 8008a24:	5802546c 	.word	0x5802546c
 8008a28:	58025480 	.word	0x58025480
 8008a2c:	58025494 	.word	0x58025494

08008a30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b086      	sub	sp, #24
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008a38:	f7fd f84a 	bl	8005ad0 <HAL_GetTick>
 8008a3c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d101      	bne.n	8008a48 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	e2dc      	b.n	8009002 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008a4e:	b2db      	uxtb	r3, r3
 8008a50:	2b02      	cmp	r3, #2
 8008a52:	d008      	beq.n	8008a66 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2280      	movs	r2, #128	@ 0x80
 8008a58:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008a62:	2301      	movs	r3, #1
 8008a64:	e2cd      	b.n	8009002 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a76      	ldr	r2, [pc, #472]	@ (8008c44 <HAL_DMA_Abort+0x214>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d04a      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a74      	ldr	r2, [pc, #464]	@ (8008c48 <HAL_DMA_Abort+0x218>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d045      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a73      	ldr	r2, [pc, #460]	@ (8008c4c <HAL_DMA_Abort+0x21c>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d040      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a71      	ldr	r2, [pc, #452]	@ (8008c50 <HAL_DMA_Abort+0x220>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d03b      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4a70      	ldr	r2, [pc, #448]	@ (8008c54 <HAL_DMA_Abort+0x224>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d036      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a6e      	ldr	r2, [pc, #440]	@ (8008c58 <HAL_DMA_Abort+0x228>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d031      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a6d      	ldr	r2, [pc, #436]	@ (8008c5c <HAL_DMA_Abort+0x22c>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d02c      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a6b      	ldr	r2, [pc, #428]	@ (8008c60 <HAL_DMA_Abort+0x230>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d027      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a6a      	ldr	r2, [pc, #424]	@ (8008c64 <HAL_DMA_Abort+0x234>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d022      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a68      	ldr	r2, [pc, #416]	@ (8008c68 <HAL_DMA_Abort+0x238>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d01d      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a67      	ldr	r2, [pc, #412]	@ (8008c6c <HAL_DMA_Abort+0x23c>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d018      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a65      	ldr	r2, [pc, #404]	@ (8008c70 <HAL_DMA_Abort+0x240>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d013      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a64      	ldr	r2, [pc, #400]	@ (8008c74 <HAL_DMA_Abort+0x244>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d00e      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a62      	ldr	r2, [pc, #392]	@ (8008c78 <HAL_DMA_Abort+0x248>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d009      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a61      	ldr	r2, [pc, #388]	@ (8008c7c <HAL_DMA_Abort+0x24c>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d004      	beq.n	8008b06 <HAL_DMA_Abort+0xd6>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a5f      	ldr	r2, [pc, #380]	@ (8008c80 <HAL_DMA_Abort+0x250>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d101      	bne.n	8008b0a <HAL_DMA_Abort+0xda>
 8008b06:	2301      	movs	r3, #1
 8008b08:	e000      	b.n	8008b0c <HAL_DMA_Abort+0xdc>
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d013      	beq.n	8008b38 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f022 021e 	bic.w	r2, r2, #30
 8008b1e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	695a      	ldr	r2, [r3, #20]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008b2e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	617b      	str	r3, [r7, #20]
 8008b36:	e00a      	b.n	8008b4e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f022 020e 	bic.w	r2, r2, #14
 8008b46:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a3c      	ldr	r2, [pc, #240]	@ (8008c44 <HAL_DMA_Abort+0x214>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d072      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a3a      	ldr	r2, [pc, #232]	@ (8008c48 <HAL_DMA_Abort+0x218>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d06d      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a39      	ldr	r2, [pc, #228]	@ (8008c4c <HAL_DMA_Abort+0x21c>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d068      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a37      	ldr	r2, [pc, #220]	@ (8008c50 <HAL_DMA_Abort+0x220>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d063      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a36      	ldr	r2, [pc, #216]	@ (8008c54 <HAL_DMA_Abort+0x224>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d05e      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a34      	ldr	r2, [pc, #208]	@ (8008c58 <HAL_DMA_Abort+0x228>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d059      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a33      	ldr	r2, [pc, #204]	@ (8008c5c <HAL_DMA_Abort+0x22c>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d054      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a31      	ldr	r2, [pc, #196]	@ (8008c60 <HAL_DMA_Abort+0x230>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d04f      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a30      	ldr	r2, [pc, #192]	@ (8008c64 <HAL_DMA_Abort+0x234>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d04a      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a2e      	ldr	r2, [pc, #184]	@ (8008c68 <HAL_DMA_Abort+0x238>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d045      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a2d      	ldr	r2, [pc, #180]	@ (8008c6c <HAL_DMA_Abort+0x23c>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d040      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a2b      	ldr	r2, [pc, #172]	@ (8008c70 <HAL_DMA_Abort+0x240>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d03b      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a2a      	ldr	r2, [pc, #168]	@ (8008c74 <HAL_DMA_Abort+0x244>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d036      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a28      	ldr	r2, [pc, #160]	@ (8008c78 <HAL_DMA_Abort+0x248>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d031      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a27      	ldr	r2, [pc, #156]	@ (8008c7c <HAL_DMA_Abort+0x24c>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d02c      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a25      	ldr	r2, [pc, #148]	@ (8008c80 <HAL_DMA_Abort+0x250>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d027      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a24      	ldr	r2, [pc, #144]	@ (8008c84 <HAL_DMA_Abort+0x254>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d022      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a22      	ldr	r2, [pc, #136]	@ (8008c88 <HAL_DMA_Abort+0x258>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d01d      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a21      	ldr	r2, [pc, #132]	@ (8008c8c <HAL_DMA_Abort+0x25c>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d018      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a1f      	ldr	r2, [pc, #124]	@ (8008c90 <HAL_DMA_Abort+0x260>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d013      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8008c94 <HAL_DMA_Abort+0x264>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d00e      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a1c      	ldr	r2, [pc, #112]	@ (8008c98 <HAL_DMA_Abort+0x268>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d009      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8008c9c <HAL_DMA_Abort+0x26c>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d004      	beq.n	8008c3e <HAL_DMA_Abort+0x20e>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a19      	ldr	r2, [pc, #100]	@ (8008ca0 <HAL_DMA_Abort+0x270>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d132      	bne.n	8008ca4 <HAL_DMA_Abort+0x274>
 8008c3e:	2301      	movs	r3, #1
 8008c40:	e031      	b.n	8008ca6 <HAL_DMA_Abort+0x276>
 8008c42:	bf00      	nop
 8008c44:	40020010 	.word	0x40020010
 8008c48:	40020028 	.word	0x40020028
 8008c4c:	40020040 	.word	0x40020040
 8008c50:	40020058 	.word	0x40020058
 8008c54:	40020070 	.word	0x40020070
 8008c58:	40020088 	.word	0x40020088
 8008c5c:	400200a0 	.word	0x400200a0
 8008c60:	400200b8 	.word	0x400200b8
 8008c64:	40020410 	.word	0x40020410
 8008c68:	40020428 	.word	0x40020428
 8008c6c:	40020440 	.word	0x40020440
 8008c70:	40020458 	.word	0x40020458
 8008c74:	40020470 	.word	0x40020470
 8008c78:	40020488 	.word	0x40020488
 8008c7c:	400204a0 	.word	0x400204a0
 8008c80:	400204b8 	.word	0x400204b8
 8008c84:	58025408 	.word	0x58025408
 8008c88:	5802541c 	.word	0x5802541c
 8008c8c:	58025430 	.word	0x58025430
 8008c90:	58025444 	.word	0x58025444
 8008c94:	58025458 	.word	0x58025458
 8008c98:	5802546c 	.word	0x5802546c
 8008c9c:	58025480 	.word	0x58025480
 8008ca0:	58025494 	.word	0x58025494
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d007      	beq.n	8008cba <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cb4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008cb8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a6d      	ldr	r2, [pc, #436]	@ (8008e74 <HAL_DMA_Abort+0x444>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d04a      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a6b      	ldr	r2, [pc, #428]	@ (8008e78 <HAL_DMA_Abort+0x448>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d045      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a6a      	ldr	r2, [pc, #424]	@ (8008e7c <HAL_DMA_Abort+0x44c>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d040      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a68      	ldr	r2, [pc, #416]	@ (8008e80 <HAL_DMA_Abort+0x450>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d03b      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a67      	ldr	r2, [pc, #412]	@ (8008e84 <HAL_DMA_Abort+0x454>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d036      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a65      	ldr	r2, [pc, #404]	@ (8008e88 <HAL_DMA_Abort+0x458>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d031      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a64      	ldr	r2, [pc, #400]	@ (8008e8c <HAL_DMA_Abort+0x45c>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d02c      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a62      	ldr	r2, [pc, #392]	@ (8008e90 <HAL_DMA_Abort+0x460>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d027      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a61      	ldr	r2, [pc, #388]	@ (8008e94 <HAL_DMA_Abort+0x464>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d022      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a5f      	ldr	r2, [pc, #380]	@ (8008e98 <HAL_DMA_Abort+0x468>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d01d      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a5e      	ldr	r2, [pc, #376]	@ (8008e9c <HAL_DMA_Abort+0x46c>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d018      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a5c      	ldr	r2, [pc, #368]	@ (8008ea0 <HAL_DMA_Abort+0x470>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d013      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a5b      	ldr	r2, [pc, #364]	@ (8008ea4 <HAL_DMA_Abort+0x474>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d00e      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a59      	ldr	r2, [pc, #356]	@ (8008ea8 <HAL_DMA_Abort+0x478>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d009      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a58      	ldr	r2, [pc, #352]	@ (8008eac <HAL_DMA_Abort+0x47c>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d004      	beq.n	8008d5a <HAL_DMA_Abort+0x32a>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a56      	ldr	r2, [pc, #344]	@ (8008eb0 <HAL_DMA_Abort+0x480>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d108      	bne.n	8008d6c <HAL_DMA_Abort+0x33c>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	681a      	ldr	r2, [r3, #0]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f022 0201 	bic.w	r2, r2, #1
 8008d68:	601a      	str	r2, [r3, #0]
 8008d6a:	e007      	b.n	8008d7c <HAL_DMA_Abort+0x34c>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f022 0201 	bic.w	r2, r2, #1
 8008d7a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008d7c:	e013      	b.n	8008da6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008d7e:	f7fc fea7 	bl	8005ad0 <HAL_GetTick>
 8008d82:	4602      	mov	r2, r0
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	1ad3      	subs	r3, r2, r3
 8008d88:	2b05      	cmp	r3, #5
 8008d8a:	d90c      	bls.n	8008da6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2220      	movs	r2, #32
 8008d90:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2203      	movs	r2, #3
 8008d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e12d      	b.n	8009002 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 0301 	and.w	r3, r3, #1
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1e5      	bne.n	8008d7e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a2f      	ldr	r2, [pc, #188]	@ (8008e74 <HAL_DMA_Abort+0x444>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d04a      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a2d      	ldr	r2, [pc, #180]	@ (8008e78 <HAL_DMA_Abort+0x448>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d045      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a2c      	ldr	r2, [pc, #176]	@ (8008e7c <HAL_DMA_Abort+0x44c>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d040      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a2a      	ldr	r2, [pc, #168]	@ (8008e80 <HAL_DMA_Abort+0x450>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d03b      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a29      	ldr	r2, [pc, #164]	@ (8008e84 <HAL_DMA_Abort+0x454>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d036      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a27      	ldr	r2, [pc, #156]	@ (8008e88 <HAL_DMA_Abort+0x458>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d031      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a26      	ldr	r2, [pc, #152]	@ (8008e8c <HAL_DMA_Abort+0x45c>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d02c      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a24      	ldr	r2, [pc, #144]	@ (8008e90 <HAL_DMA_Abort+0x460>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d027      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a23      	ldr	r2, [pc, #140]	@ (8008e94 <HAL_DMA_Abort+0x464>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d022      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a21      	ldr	r2, [pc, #132]	@ (8008e98 <HAL_DMA_Abort+0x468>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d01d      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a20      	ldr	r2, [pc, #128]	@ (8008e9c <HAL_DMA_Abort+0x46c>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d018      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a1e      	ldr	r2, [pc, #120]	@ (8008ea0 <HAL_DMA_Abort+0x470>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d013      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8008ea4 <HAL_DMA_Abort+0x474>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d00e      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a1b      	ldr	r2, [pc, #108]	@ (8008ea8 <HAL_DMA_Abort+0x478>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d009      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a1a      	ldr	r2, [pc, #104]	@ (8008eac <HAL_DMA_Abort+0x47c>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d004      	beq.n	8008e52 <HAL_DMA_Abort+0x422>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a18      	ldr	r2, [pc, #96]	@ (8008eb0 <HAL_DMA_Abort+0x480>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d101      	bne.n	8008e56 <HAL_DMA_Abort+0x426>
 8008e52:	2301      	movs	r3, #1
 8008e54:	e000      	b.n	8008e58 <HAL_DMA_Abort+0x428>
 8008e56:	2300      	movs	r3, #0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d02b      	beq.n	8008eb4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e60:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e66:	f003 031f 	and.w	r3, r3, #31
 8008e6a:	223f      	movs	r2, #63	@ 0x3f
 8008e6c:	409a      	lsls	r2, r3
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	609a      	str	r2, [r3, #8]
 8008e72:	e02a      	b.n	8008eca <HAL_DMA_Abort+0x49a>
 8008e74:	40020010 	.word	0x40020010
 8008e78:	40020028 	.word	0x40020028
 8008e7c:	40020040 	.word	0x40020040
 8008e80:	40020058 	.word	0x40020058
 8008e84:	40020070 	.word	0x40020070
 8008e88:	40020088 	.word	0x40020088
 8008e8c:	400200a0 	.word	0x400200a0
 8008e90:	400200b8 	.word	0x400200b8
 8008e94:	40020410 	.word	0x40020410
 8008e98:	40020428 	.word	0x40020428
 8008e9c:	40020440 	.word	0x40020440
 8008ea0:	40020458 	.word	0x40020458
 8008ea4:	40020470 	.word	0x40020470
 8008ea8:	40020488 	.word	0x40020488
 8008eac:	400204a0 	.word	0x400204a0
 8008eb0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008eb8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ebe:	f003 031f 	and.w	r3, r3, #31
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	409a      	lsls	r2, r3
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a4f      	ldr	r2, [pc, #316]	@ (800900c <HAL_DMA_Abort+0x5dc>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d072      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a4d      	ldr	r2, [pc, #308]	@ (8009010 <HAL_DMA_Abort+0x5e0>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d06d      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a4c      	ldr	r2, [pc, #304]	@ (8009014 <HAL_DMA_Abort+0x5e4>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d068      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a4a      	ldr	r2, [pc, #296]	@ (8009018 <HAL_DMA_Abort+0x5e8>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d063      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a49      	ldr	r2, [pc, #292]	@ (800901c <HAL_DMA_Abort+0x5ec>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d05e      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a47      	ldr	r2, [pc, #284]	@ (8009020 <HAL_DMA_Abort+0x5f0>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d059      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	4a46      	ldr	r2, [pc, #280]	@ (8009024 <HAL_DMA_Abort+0x5f4>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d054      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a44      	ldr	r2, [pc, #272]	@ (8009028 <HAL_DMA_Abort+0x5f8>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d04f      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	4a43      	ldr	r2, [pc, #268]	@ (800902c <HAL_DMA_Abort+0x5fc>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d04a      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4a41      	ldr	r2, [pc, #260]	@ (8009030 <HAL_DMA_Abort+0x600>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d045      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	4a40      	ldr	r2, [pc, #256]	@ (8009034 <HAL_DMA_Abort+0x604>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d040      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a3e      	ldr	r2, [pc, #248]	@ (8009038 <HAL_DMA_Abort+0x608>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d03b      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a3d      	ldr	r2, [pc, #244]	@ (800903c <HAL_DMA_Abort+0x60c>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d036      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a3b      	ldr	r2, [pc, #236]	@ (8009040 <HAL_DMA_Abort+0x610>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d031      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a3a      	ldr	r2, [pc, #232]	@ (8009044 <HAL_DMA_Abort+0x614>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d02c      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4a38      	ldr	r2, [pc, #224]	@ (8009048 <HAL_DMA_Abort+0x618>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d027      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4a37      	ldr	r2, [pc, #220]	@ (800904c <HAL_DMA_Abort+0x61c>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d022      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	4a35      	ldr	r2, [pc, #212]	@ (8009050 <HAL_DMA_Abort+0x620>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d01d      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4a34      	ldr	r2, [pc, #208]	@ (8009054 <HAL_DMA_Abort+0x624>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d018      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a32      	ldr	r2, [pc, #200]	@ (8009058 <HAL_DMA_Abort+0x628>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d013      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4a31      	ldr	r2, [pc, #196]	@ (800905c <HAL_DMA_Abort+0x62c>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d00e      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4a2f      	ldr	r2, [pc, #188]	@ (8009060 <HAL_DMA_Abort+0x630>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d009      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a2e      	ldr	r2, [pc, #184]	@ (8009064 <HAL_DMA_Abort+0x634>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d004      	beq.n	8008fba <HAL_DMA_Abort+0x58a>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a2c      	ldr	r2, [pc, #176]	@ (8009068 <HAL_DMA_Abort+0x638>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d101      	bne.n	8008fbe <HAL_DMA_Abort+0x58e>
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e000      	b.n	8008fc0 <HAL_DMA_Abort+0x590>
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d015      	beq.n	8008ff0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008fcc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d00c      	beq.n	8008ff0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fe0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008fe4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008fee:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3718      	adds	r7, #24
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
 800900a:	bf00      	nop
 800900c:	40020010 	.word	0x40020010
 8009010:	40020028 	.word	0x40020028
 8009014:	40020040 	.word	0x40020040
 8009018:	40020058 	.word	0x40020058
 800901c:	40020070 	.word	0x40020070
 8009020:	40020088 	.word	0x40020088
 8009024:	400200a0 	.word	0x400200a0
 8009028:	400200b8 	.word	0x400200b8
 800902c:	40020410 	.word	0x40020410
 8009030:	40020428 	.word	0x40020428
 8009034:	40020440 	.word	0x40020440
 8009038:	40020458 	.word	0x40020458
 800903c:	40020470 	.word	0x40020470
 8009040:	40020488 	.word	0x40020488
 8009044:	400204a0 	.word	0x400204a0
 8009048:	400204b8 	.word	0x400204b8
 800904c:	58025408 	.word	0x58025408
 8009050:	5802541c 	.word	0x5802541c
 8009054:	58025430 	.word	0x58025430
 8009058:	58025444 	.word	0x58025444
 800905c:	58025458 	.word	0x58025458
 8009060:	5802546c 	.word	0x5802546c
 8009064:	58025480 	.word	0x58025480
 8009068:	58025494 	.word	0x58025494

0800906c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b084      	sub	sp, #16
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d101      	bne.n	800907e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	e237      	b.n	80094ee <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009084:	b2db      	uxtb	r3, r3
 8009086:	2b02      	cmp	r3, #2
 8009088:	d004      	beq.n	8009094 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2280      	movs	r2, #128	@ 0x80
 800908e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009090:	2301      	movs	r3, #1
 8009092:	e22c      	b.n	80094ee <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a5c      	ldr	r2, [pc, #368]	@ (800920c <HAL_DMA_Abort_IT+0x1a0>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d04a      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4a5b      	ldr	r2, [pc, #364]	@ (8009210 <HAL_DMA_Abort_IT+0x1a4>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d045      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a59      	ldr	r2, [pc, #356]	@ (8009214 <HAL_DMA_Abort_IT+0x1a8>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d040      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	4a58      	ldr	r2, [pc, #352]	@ (8009218 <HAL_DMA_Abort_IT+0x1ac>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d03b      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a56      	ldr	r2, [pc, #344]	@ (800921c <HAL_DMA_Abort_IT+0x1b0>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d036      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a55      	ldr	r2, [pc, #340]	@ (8009220 <HAL_DMA_Abort_IT+0x1b4>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d031      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a53      	ldr	r2, [pc, #332]	@ (8009224 <HAL_DMA_Abort_IT+0x1b8>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d02c      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a52      	ldr	r2, [pc, #328]	@ (8009228 <HAL_DMA_Abort_IT+0x1bc>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d027      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a50      	ldr	r2, [pc, #320]	@ (800922c <HAL_DMA_Abort_IT+0x1c0>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d022      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a4f      	ldr	r2, [pc, #316]	@ (8009230 <HAL_DMA_Abort_IT+0x1c4>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d01d      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a4d      	ldr	r2, [pc, #308]	@ (8009234 <HAL_DMA_Abort_IT+0x1c8>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d018      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a4c      	ldr	r2, [pc, #304]	@ (8009238 <HAL_DMA_Abort_IT+0x1cc>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d013      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a4a      	ldr	r2, [pc, #296]	@ (800923c <HAL_DMA_Abort_IT+0x1d0>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d00e      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a49      	ldr	r2, [pc, #292]	@ (8009240 <HAL_DMA_Abort_IT+0x1d4>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d009      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a47      	ldr	r2, [pc, #284]	@ (8009244 <HAL_DMA_Abort_IT+0x1d8>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d004      	beq.n	8009134 <HAL_DMA_Abort_IT+0xc8>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a46      	ldr	r2, [pc, #280]	@ (8009248 <HAL_DMA_Abort_IT+0x1dc>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d101      	bne.n	8009138 <HAL_DMA_Abort_IT+0xcc>
 8009134:	2301      	movs	r3, #1
 8009136:	e000      	b.n	800913a <HAL_DMA_Abort_IT+0xce>
 8009138:	2300      	movs	r3, #0
 800913a:	2b00      	cmp	r3, #0
 800913c:	f000 8086 	beq.w	800924c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2204      	movs	r2, #4
 8009144:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a2f      	ldr	r2, [pc, #188]	@ (800920c <HAL_DMA_Abort_IT+0x1a0>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d04a      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a2e      	ldr	r2, [pc, #184]	@ (8009210 <HAL_DMA_Abort_IT+0x1a4>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d045      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a2c      	ldr	r2, [pc, #176]	@ (8009214 <HAL_DMA_Abort_IT+0x1a8>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d040      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a2b      	ldr	r2, [pc, #172]	@ (8009218 <HAL_DMA_Abort_IT+0x1ac>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d03b      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a29      	ldr	r2, [pc, #164]	@ (800921c <HAL_DMA_Abort_IT+0x1b0>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d036      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a28      	ldr	r2, [pc, #160]	@ (8009220 <HAL_DMA_Abort_IT+0x1b4>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d031      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a26      	ldr	r2, [pc, #152]	@ (8009224 <HAL_DMA_Abort_IT+0x1b8>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d02c      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a25      	ldr	r2, [pc, #148]	@ (8009228 <HAL_DMA_Abort_IT+0x1bc>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d027      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a23      	ldr	r2, [pc, #140]	@ (800922c <HAL_DMA_Abort_IT+0x1c0>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d022      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a22      	ldr	r2, [pc, #136]	@ (8009230 <HAL_DMA_Abort_IT+0x1c4>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d01d      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a20      	ldr	r2, [pc, #128]	@ (8009234 <HAL_DMA_Abort_IT+0x1c8>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d018      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a1f      	ldr	r2, [pc, #124]	@ (8009238 <HAL_DMA_Abort_IT+0x1cc>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d013      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a1d      	ldr	r2, [pc, #116]	@ (800923c <HAL_DMA_Abort_IT+0x1d0>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d00e      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a1c      	ldr	r2, [pc, #112]	@ (8009240 <HAL_DMA_Abort_IT+0x1d4>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d009      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a1a      	ldr	r2, [pc, #104]	@ (8009244 <HAL_DMA_Abort_IT+0x1d8>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d004      	beq.n	80091e8 <HAL_DMA_Abort_IT+0x17c>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a19      	ldr	r2, [pc, #100]	@ (8009248 <HAL_DMA_Abort_IT+0x1dc>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d108      	bne.n	80091fa <HAL_DMA_Abort_IT+0x18e>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f022 0201 	bic.w	r2, r2, #1
 80091f6:	601a      	str	r2, [r3, #0]
 80091f8:	e178      	b.n	80094ec <HAL_DMA_Abort_IT+0x480>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	681a      	ldr	r2, [r3, #0]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f022 0201 	bic.w	r2, r2, #1
 8009208:	601a      	str	r2, [r3, #0]
 800920a:	e16f      	b.n	80094ec <HAL_DMA_Abort_IT+0x480>
 800920c:	40020010 	.word	0x40020010
 8009210:	40020028 	.word	0x40020028
 8009214:	40020040 	.word	0x40020040
 8009218:	40020058 	.word	0x40020058
 800921c:	40020070 	.word	0x40020070
 8009220:	40020088 	.word	0x40020088
 8009224:	400200a0 	.word	0x400200a0
 8009228:	400200b8 	.word	0x400200b8
 800922c:	40020410 	.word	0x40020410
 8009230:	40020428 	.word	0x40020428
 8009234:	40020440 	.word	0x40020440
 8009238:	40020458 	.word	0x40020458
 800923c:	40020470 	.word	0x40020470
 8009240:	40020488 	.word	0x40020488
 8009244:	400204a0 	.word	0x400204a0
 8009248:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f022 020e 	bic.w	r2, r2, #14
 800925a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a6c      	ldr	r2, [pc, #432]	@ (8009414 <HAL_DMA_Abort_IT+0x3a8>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d04a      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a6b      	ldr	r2, [pc, #428]	@ (8009418 <HAL_DMA_Abort_IT+0x3ac>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d045      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a69      	ldr	r2, [pc, #420]	@ (800941c <HAL_DMA_Abort_IT+0x3b0>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d040      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a68      	ldr	r2, [pc, #416]	@ (8009420 <HAL_DMA_Abort_IT+0x3b4>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d03b      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a66      	ldr	r2, [pc, #408]	@ (8009424 <HAL_DMA_Abort_IT+0x3b8>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d036      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a65      	ldr	r2, [pc, #404]	@ (8009428 <HAL_DMA_Abort_IT+0x3bc>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d031      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a63      	ldr	r2, [pc, #396]	@ (800942c <HAL_DMA_Abort_IT+0x3c0>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d02c      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a62      	ldr	r2, [pc, #392]	@ (8009430 <HAL_DMA_Abort_IT+0x3c4>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d027      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a60      	ldr	r2, [pc, #384]	@ (8009434 <HAL_DMA_Abort_IT+0x3c8>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d022      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a5f      	ldr	r2, [pc, #380]	@ (8009438 <HAL_DMA_Abort_IT+0x3cc>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d01d      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a5d      	ldr	r2, [pc, #372]	@ (800943c <HAL_DMA_Abort_IT+0x3d0>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d018      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a5c      	ldr	r2, [pc, #368]	@ (8009440 <HAL_DMA_Abort_IT+0x3d4>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d013      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a5a      	ldr	r2, [pc, #360]	@ (8009444 <HAL_DMA_Abort_IT+0x3d8>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d00e      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a59      	ldr	r2, [pc, #356]	@ (8009448 <HAL_DMA_Abort_IT+0x3dc>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d009      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a57      	ldr	r2, [pc, #348]	@ (800944c <HAL_DMA_Abort_IT+0x3e0>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d004      	beq.n	80092fc <HAL_DMA_Abort_IT+0x290>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a56      	ldr	r2, [pc, #344]	@ (8009450 <HAL_DMA_Abort_IT+0x3e4>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d108      	bne.n	800930e <HAL_DMA_Abort_IT+0x2a2>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f022 0201 	bic.w	r2, r2, #1
 800930a:	601a      	str	r2, [r3, #0]
 800930c:	e007      	b.n	800931e <HAL_DMA_Abort_IT+0x2b2>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f022 0201 	bic.w	r2, r2, #1
 800931c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4a3c      	ldr	r2, [pc, #240]	@ (8009414 <HAL_DMA_Abort_IT+0x3a8>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d072      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a3a      	ldr	r2, [pc, #232]	@ (8009418 <HAL_DMA_Abort_IT+0x3ac>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d06d      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4a39      	ldr	r2, [pc, #228]	@ (800941c <HAL_DMA_Abort_IT+0x3b0>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d068      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a37      	ldr	r2, [pc, #220]	@ (8009420 <HAL_DMA_Abort_IT+0x3b4>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d063      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	4a36      	ldr	r2, [pc, #216]	@ (8009424 <HAL_DMA_Abort_IT+0x3b8>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d05e      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a34      	ldr	r2, [pc, #208]	@ (8009428 <HAL_DMA_Abort_IT+0x3bc>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d059      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4a33      	ldr	r2, [pc, #204]	@ (800942c <HAL_DMA_Abort_IT+0x3c0>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d054      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a31      	ldr	r2, [pc, #196]	@ (8009430 <HAL_DMA_Abort_IT+0x3c4>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d04f      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4a30      	ldr	r2, [pc, #192]	@ (8009434 <HAL_DMA_Abort_IT+0x3c8>)
 8009374:	4293      	cmp	r3, r2
 8009376:	d04a      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4a2e      	ldr	r2, [pc, #184]	@ (8009438 <HAL_DMA_Abort_IT+0x3cc>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d045      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a2d      	ldr	r2, [pc, #180]	@ (800943c <HAL_DMA_Abort_IT+0x3d0>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d040      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4a2b      	ldr	r2, [pc, #172]	@ (8009440 <HAL_DMA_Abort_IT+0x3d4>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d03b      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a2a      	ldr	r2, [pc, #168]	@ (8009444 <HAL_DMA_Abort_IT+0x3d8>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d036      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a28      	ldr	r2, [pc, #160]	@ (8009448 <HAL_DMA_Abort_IT+0x3dc>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d031      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a27      	ldr	r2, [pc, #156]	@ (800944c <HAL_DMA_Abort_IT+0x3e0>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d02c      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	4a25      	ldr	r2, [pc, #148]	@ (8009450 <HAL_DMA_Abort_IT+0x3e4>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d027      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	4a24      	ldr	r2, [pc, #144]	@ (8009454 <HAL_DMA_Abort_IT+0x3e8>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d022      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a22      	ldr	r2, [pc, #136]	@ (8009458 <HAL_DMA_Abort_IT+0x3ec>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d01d      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a21      	ldr	r2, [pc, #132]	@ (800945c <HAL_DMA_Abort_IT+0x3f0>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d018      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a1f      	ldr	r2, [pc, #124]	@ (8009460 <HAL_DMA_Abort_IT+0x3f4>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d013      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	4a1e      	ldr	r2, [pc, #120]	@ (8009464 <HAL_DMA_Abort_IT+0x3f8>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d00e      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009468 <HAL_DMA_Abort_IT+0x3fc>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d009      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a1b      	ldr	r2, [pc, #108]	@ (800946c <HAL_DMA_Abort_IT+0x400>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d004      	beq.n	800940e <HAL_DMA_Abort_IT+0x3a2>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a19      	ldr	r2, [pc, #100]	@ (8009470 <HAL_DMA_Abort_IT+0x404>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d132      	bne.n	8009474 <HAL_DMA_Abort_IT+0x408>
 800940e:	2301      	movs	r3, #1
 8009410:	e031      	b.n	8009476 <HAL_DMA_Abort_IT+0x40a>
 8009412:	bf00      	nop
 8009414:	40020010 	.word	0x40020010
 8009418:	40020028 	.word	0x40020028
 800941c:	40020040 	.word	0x40020040
 8009420:	40020058 	.word	0x40020058
 8009424:	40020070 	.word	0x40020070
 8009428:	40020088 	.word	0x40020088
 800942c:	400200a0 	.word	0x400200a0
 8009430:	400200b8 	.word	0x400200b8
 8009434:	40020410 	.word	0x40020410
 8009438:	40020428 	.word	0x40020428
 800943c:	40020440 	.word	0x40020440
 8009440:	40020458 	.word	0x40020458
 8009444:	40020470 	.word	0x40020470
 8009448:	40020488 	.word	0x40020488
 800944c:	400204a0 	.word	0x400204a0
 8009450:	400204b8 	.word	0x400204b8
 8009454:	58025408 	.word	0x58025408
 8009458:	5802541c 	.word	0x5802541c
 800945c:	58025430 	.word	0x58025430
 8009460:	58025444 	.word	0x58025444
 8009464:	58025458 	.word	0x58025458
 8009468:	5802546c 	.word	0x5802546c
 800946c:	58025480 	.word	0x58025480
 8009470:	58025494 	.word	0x58025494
 8009474:	2300      	movs	r3, #0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d028      	beq.n	80094cc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009484:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009488:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800948e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009494:	f003 031f 	and.w	r3, r3, #31
 8009498:	2201      	movs	r2, #1
 800949a:	409a      	lsls	r2, r3
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80094a8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d00c      	beq.n	80094cc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094b6:	681a      	ldr	r2, [r3, #0]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094c0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094c6:	687a      	ldr	r2, [r7, #4]
 80094c8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80094ca:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d003      	beq.n	80094ec <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop

080094f8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b08a      	sub	sp, #40	@ 0x28
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009500:	2300      	movs	r3, #0
 8009502:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009504:	4b67      	ldr	r3, [pc, #412]	@ (80096a4 <HAL_DMA_IRQHandler+0x1ac>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a67      	ldr	r2, [pc, #412]	@ (80096a8 <HAL_DMA_IRQHandler+0x1b0>)
 800950a:	fba2 2303 	umull	r2, r3, r2, r3
 800950e:	0a9b      	lsrs	r3, r3, #10
 8009510:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009516:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800951c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800951e:	6a3b      	ldr	r3, [r7, #32]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009524:	69fb      	ldr	r3, [r7, #28]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a5f      	ldr	r2, [pc, #380]	@ (80096ac <HAL_DMA_IRQHandler+0x1b4>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d04a      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a5d      	ldr	r2, [pc, #372]	@ (80096b0 <HAL_DMA_IRQHandler+0x1b8>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d045      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a5c      	ldr	r2, [pc, #368]	@ (80096b4 <HAL_DMA_IRQHandler+0x1bc>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d040      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a5a      	ldr	r2, [pc, #360]	@ (80096b8 <HAL_DMA_IRQHandler+0x1c0>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d03b      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a59      	ldr	r2, [pc, #356]	@ (80096bc <HAL_DMA_IRQHandler+0x1c4>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d036      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a57      	ldr	r2, [pc, #348]	@ (80096c0 <HAL_DMA_IRQHandler+0x1c8>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d031      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a56      	ldr	r2, [pc, #344]	@ (80096c4 <HAL_DMA_IRQHandler+0x1cc>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d02c      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a54      	ldr	r2, [pc, #336]	@ (80096c8 <HAL_DMA_IRQHandler+0x1d0>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d027      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a53      	ldr	r2, [pc, #332]	@ (80096cc <HAL_DMA_IRQHandler+0x1d4>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d022      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a51      	ldr	r2, [pc, #324]	@ (80096d0 <HAL_DMA_IRQHandler+0x1d8>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d01d      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4a50      	ldr	r2, [pc, #320]	@ (80096d4 <HAL_DMA_IRQHandler+0x1dc>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d018      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a4e      	ldr	r2, [pc, #312]	@ (80096d8 <HAL_DMA_IRQHandler+0x1e0>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d013      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a4d      	ldr	r2, [pc, #308]	@ (80096dc <HAL_DMA_IRQHandler+0x1e4>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d00e      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a4b      	ldr	r2, [pc, #300]	@ (80096e0 <HAL_DMA_IRQHandler+0x1e8>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d009      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a4a      	ldr	r2, [pc, #296]	@ (80096e4 <HAL_DMA_IRQHandler+0x1ec>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d004      	beq.n	80095ca <HAL_DMA_IRQHandler+0xd2>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a48      	ldr	r2, [pc, #288]	@ (80096e8 <HAL_DMA_IRQHandler+0x1f0>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d101      	bne.n	80095ce <HAL_DMA_IRQHandler+0xd6>
 80095ca:	2301      	movs	r3, #1
 80095cc:	e000      	b.n	80095d0 <HAL_DMA_IRQHandler+0xd8>
 80095ce:	2300      	movs	r3, #0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f000 842b 	beq.w	8009e2c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095da:	f003 031f 	and.w	r3, r3, #31
 80095de:	2208      	movs	r2, #8
 80095e0:	409a      	lsls	r2, r3
 80095e2:	69bb      	ldr	r3, [r7, #24]
 80095e4:	4013      	ands	r3, r2
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	f000 80a2 	beq.w	8009730 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a2e      	ldr	r2, [pc, #184]	@ (80096ac <HAL_DMA_IRQHandler+0x1b4>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d04a      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a2d      	ldr	r2, [pc, #180]	@ (80096b0 <HAL_DMA_IRQHandler+0x1b8>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d045      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4a2b      	ldr	r2, [pc, #172]	@ (80096b4 <HAL_DMA_IRQHandler+0x1bc>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d040      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a2a      	ldr	r2, [pc, #168]	@ (80096b8 <HAL_DMA_IRQHandler+0x1c0>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d03b      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a28      	ldr	r2, [pc, #160]	@ (80096bc <HAL_DMA_IRQHandler+0x1c4>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d036      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4a27      	ldr	r2, [pc, #156]	@ (80096c0 <HAL_DMA_IRQHandler+0x1c8>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d031      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4a25      	ldr	r2, [pc, #148]	@ (80096c4 <HAL_DMA_IRQHandler+0x1cc>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d02c      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a24      	ldr	r2, [pc, #144]	@ (80096c8 <HAL_DMA_IRQHandler+0x1d0>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d027      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a22      	ldr	r2, [pc, #136]	@ (80096cc <HAL_DMA_IRQHandler+0x1d4>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d022      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a21      	ldr	r2, [pc, #132]	@ (80096d0 <HAL_DMA_IRQHandler+0x1d8>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d01d      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a1f      	ldr	r2, [pc, #124]	@ (80096d4 <HAL_DMA_IRQHandler+0x1dc>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d018      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a1e      	ldr	r2, [pc, #120]	@ (80096d8 <HAL_DMA_IRQHandler+0x1e0>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d013      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a1c      	ldr	r2, [pc, #112]	@ (80096dc <HAL_DMA_IRQHandler+0x1e4>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d00e      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a1b      	ldr	r2, [pc, #108]	@ (80096e0 <HAL_DMA_IRQHandler+0x1e8>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d009      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a19      	ldr	r2, [pc, #100]	@ (80096e4 <HAL_DMA_IRQHandler+0x1ec>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d004      	beq.n	800968c <HAL_DMA_IRQHandler+0x194>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a18      	ldr	r2, [pc, #96]	@ (80096e8 <HAL_DMA_IRQHandler+0x1f0>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d12f      	bne.n	80096ec <HAL_DMA_IRQHandler+0x1f4>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 0304 	and.w	r3, r3, #4
 8009696:	2b00      	cmp	r3, #0
 8009698:	bf14      	ite	ne
 800969a:	2301      	movne	r3, #1
 800969c:	2300      	moveq	r3, #0
 800969e:	b2db      	uxtb	r3, r3
 80096a0:	e02e      	b.n	8009700 <HAL_DMA_IRQHandler+0x208>
 80096a2:	bf00      	nop
 80096a4:	24000000 	.word	0x24000000
 80096a8:	1b4e81b5 	.word	0x1b4e81b5
 80096ac:	40020010 	.word	0x40020010
 80096b0:	40020028 	.word	0x40020028
 80096b4:	40020040 	.word	0x40020040
 80096b8:	40020058 	.word	0x40020058
 80096bc:	40020070 	.word	0x40020070
 80096c0:	40020088 	.word	0x40020088
 80096c4:	400200a0 	.word	0x400200a0
 80096c8:	400200b8 	.word	0x400200b8
 80096cc:	40020410 	.word	0x40020410
 80096d0:	40020428 	.word	0x40020428
 80096d4:	40020440 	.word	0x40020440
 80096d8:	40020458 	.word	0x40020458
 80096dc:	40020470 	.word	0x40020470
 80096e0:	40020488 	.word	0x40020488
 80096e4:	400204a0 	.word	0x400204a0
 80096e8:	400204b8 	.word	0x400204b8
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f003 0308 	and.w	r3, r3, #8
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	bf14      	ite	ne
 80096fa:	2301      	movne	r3, #1
 80096fc:	2300      	moveq	r3, #0
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	2b00      	cmp	r3, #0
 8009702:	d015      	beq.n	8009730 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	681a      	ldr	r2, [r3, #0]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f022 0204 	bic.w	r2, r2, #4
 8009712:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009718:	f003 031f 	and.w	r3, r3, #31
 800971c:	2208      	movs	r2, #8
 800971e:	409a      	lsls	r2, r3
 8009720:	6a3b      	ldr	r3, [r7, #32]
 8009722:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009728:	f043 0201 	orr.w	r2, r3, #1
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009734:	f003 031f 	and.w	r3, r3, #31
 8009738:	69ba      	ldr	r2, [r7, #24]
 800973a:	fa22 f303 	lsr.w	r3, r2, r3
 800973e:	f003 0301 	and.w	r3, r3, #1
 8009742:	2b00      	cmp	r3, #0
 8009744:	d06e      	beq.n	8009824 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a69      	ldr	r2, [pc, #420]	@ (80098f0 <HAL_DMA_IRQHandler+0x3f8>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d04a      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	4a67      	ldr	r2, [pc, #412]	@ (80098f4 <HAL_DMA_IRQHandler+0x3fc>)
 8009756:	4293      	cmp	r3, r2
 8009758:	d045      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4a66      	ldr	r2, [pc, #408]	@ (80098f8 <HAL_DMA_IRQHandler+0x400>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d040      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4a64      	ldr	r2, [pc, #400]	@ (80098fc <HAL_DMA_IRQHandler+0x404>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d03b      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a63      	ldr	r2, [pc, #396]	@ (8009900 <HAL_DMA_IRQHandler+0x408>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d036      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4a61      	ldr	r2, [pc, #388]	@ (8009904 <HAL_DMA_IRQHandler+0x40c>)
 800977e:	4293      	cmp	r3, r2
 8009780:	d031      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4a60      	ldr	r2, [pc, #384]	@ (8009908 <HAL_DMA_IRQHandler+0x410>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d02c      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4a5e      	ldr	r2, [pc, #376]	@ (800990c <HAL_DMA_IRQHandler+0x414>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d027      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a5d      	ldr	r2, [pc, #372]	@ (8009910 <HAL_DMA_IRQHandler+0x418>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d022      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a5b      	ldr	r2, [pc, #364]	@ (8009914 <HAL_DMA_IRQHandler+0x41c>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d01d      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a5a      	ldr	r2, [pc, #360]	@ (8009918 <HAL_DMA_IRQHandler+0x420>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d018      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a58      	ldr	r2, [pc, #352]	@ (800991c <HAL_DMA_IRQHandler+0x424>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d013      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a57      	ldr	r2, [pc, #348]	@ (8009920 <HAL_DMA_IRQHandler+0x428>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d00e      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4a55      	ldr	r2, [pc, #340]	@ (8009924 <HAL_DMA_IRQHandler+0x42c>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d009      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a54      	ldr	r2, [pc, #336]	@ (8009928 <HAL_DMA_IRQHandler+0x430>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d004      	beq.n	80097e6 <HAL_DMA_IRQHandler+0x2ee>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a52      	ldr	r2, [pc, #328]	@ (800992c <HAL_DMA_IRQHandler+0x434>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d10a      	bne.n	80097fc <HAL_DMA_IRQHandler+0x304>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	695b      	ldr	r3, [r3, #20]
 80097ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	bf14      	ite	ne
 80097f4:	2301      	movne	r3, #1
 80097f6:	2300      	moveq	r3, #0
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	e003      	b.n	8009804 <HAL_DMA_IRQHandler+0x30c>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2300      	movs	r3, #0
 8009804:	2b00      	cmp	r3, #0
 8009806:	d00d      	beq.n	8009824 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800980c:	f003 031f 	and.w	r3, r3, #31
 8009810:	2201      	movs	r2, #1
 8009812:	409a      	lsls	r2, r3
 8009814:	6a3b      	ldr	r3, [r7, #32]
 8009816:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800981c:	f043 0202 	orr.w	r2, r3, #2
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009828:	f003 031f 	and.w	r3, r3, #31
 800982c:	2204      	movs	r2, #4
 800982e:	409a      	lsls	r2, r3
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	4013      	ands	r3, r2
 8009834:	2b00      	cmp	r3, #0
 8009836:	f000 808f 	beq.w	8009958 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a2c      	ldr	r2, [pc, #176]	@ (80098f0 <HAL_DMA_IRQHandler+0x3f8>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d04a      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	4a2a      	ldr	r2, [pc, #168]	@ (80098f4 <HAL_DMA_IRQHandler+0x3fc>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d045      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4a29      	ldr	r2, [pc, #164]	@ (80098f8 <HAL_DMA_IRQHandler+0x400>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d040      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a27      	ldr	r2, [pc, #156]	@ (80098fc <HAL_DMA_IRQHandler+0x404>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d03b      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a26      	ldr	r2, [pc, #152]	@ (8009900 <HAL_DMA_IRQHandler+0x408>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d036      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a24      	ldr	r2, [pc, #144]	@ (8009904 <HAL_DMA_IRQHandler+0x40c>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d031      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a23      	ldr	r2, [pc, #140]	@ (8009908 <HAL_DMA_IRQHandler+0x410>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d02c      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a21      	ldr	r2, [pc, #132]	@ (800990c <HAL_DMA_IRQHandler+0x414>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d027      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a20      	ldr	r2, [pc, #128]	@ (8009910 <HAL_DMA_IRQHandler+0x418>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d022      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a1e      	ldr	r2, [pc, #120]	@ (8009914 <HAL_DMA_IRQHandler+0x41c>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d01d      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a1d      	ldr	r2, [pc, #116]	@ (8009918 <HAL_DMA_IRQHandler+0x420>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d018      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a1b      	ldr	r2, [pc, #108]	@ (800991c <HAL_DMA_IRQHandler+0x424>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d013      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a1a      	ldr	r2, [pc, #104]	@ (8009920 <HAL_DMA_IRQHandler+0x428>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d00e      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a18      	ldr	r2, [pc, #96]	@ (8009924 <HAL_DMA_IRQHandler+0x42c>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d009      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a17      	ldr	r2, [pc, #92]	@ (8009928 <HAL_DMA_IRQHandler+0x430>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d004      	beq.n	80098da <HAL_DMA_IRQHandler+0x3e2>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a15      	ldr	r2, [pc, #84]	@ (800992c <HAL_DMA_IRQHandler+0x434>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d12a      	bne.n	8009930 <HAL_DMA_IRQHandler+0x438>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f003 0302 	and.w	r3, r3, #2
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	bf14      	ite	ne
 80098e8:	2301      	movne	r3, #1
 80098ea:	2300      	moveq	r3, #0
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	e023      	b.n	8009938 <HAL_DMA_IRQHandler+0x440>
 80098f0:	40020010 	.word	0x40020010
 80098f4:	40020028 	.word	0x40020028
 80098f8:	40020040 	.word	0x40020040
 80098fc:	40020058 	.word	0x40020058
 8009900:	40020070 	.word	0x40020070
 8009904:	40020088 	.word	0x40020088
 8009908:	400200a0 	.word	0x400200a0
 800990c:	400200b8 	.word	0x400200b8
 8009910:	40020410 	.word	0x40020410
 8009914:	40020428 	.word	0x40020428
 8009918:	40020440 	.word	0x40020440
 800991c:	40020458 	.word	0x40020458
 8009920:	40020470 	.word	0x40020470
 8009924:	40020488 	.word	0x40020488
 8009928:	400204a0 	.word	0x400204a0
 800992c:	400204b8 	.word	0x400204b8
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	2300      	movs	r3, #0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00d      	beq.n	8009958 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009940:	f003 031f 	and.w	r3, r3, #31
 8009944:	2204      	movs	r2, #4
 8009946:	409a      	lsls	r2, r3
 8009948:	6a3b      	ldr	r3, [r7, #32]
 800994a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009950:	f043 0204 	orr.w	r2, r3, #4
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800995c:	f003 031f 	and.w	r3, r3, #31
 8009960:	2210      	movs	r2, #16
 8009962:	409a      	lsls	r2, r3
 8009964:	69bb      	ldr	r3, [r7, #24]
 8009966:	4013      	ands	r3, r2
 8009968:	2b00      	cmp	r3, #0
 800996a:	f000 80a6 	beq.w	8009aba <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a85      	ldr	r2, [pc, #532]	@ (8009b88 <HAL_DMA_IRQHandler+0x690>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d04a      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	4a83      	ldr	r2, [pc, #524]	@ (8009b8c <HAL_DMA_IRQHandler+0x694>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d045      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a82      	ldr	r2, [pc, #520]	@ (8009b90 <HAL_DMA_IRQHandler+0x698>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d040      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a80      	ldr	r2, [pc, #512]	@ (8009b94 <HAL_DMA_IRQHandler+0x69c>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d03b      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4a7f      	ldr	r2, [pc, #508]	@ (8009b98 <HAL_DMA_IRQHandler+0x6a0>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d036      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a7d      	ldr	r2, [pc, #500]	@ (8009b9c <HAL_DMA_IRQHandler+0x6a4>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d031      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a7c      	ldr	r2, [pc, #496]	@ (8009ba0 <HAL_DMA_IRQHandler+0x6a8>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d02c      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a7a      	ldr	r2, [pc, #488]	@ (8009ba4 <HAL_DMA_IRQHandler+0x6ac>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d027      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	4a79      	ldr	r2, [pc, #484]	@ (8009ba8 <HAL_DMA_IRQHandler+0x6b0>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d022      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a77      	ldr	r2, [pc, #476]	@ (8009bac <HAL_DMA_IRQHandler+0x6b4>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d01d      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a76      	ldr	r2, [pc, #472]	@ (8009bb0 <HAL_DMA_IRQHandler+0x6b8>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d018      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a74      	ldr	r2, [pc, #464]	@ (8009bb4 <HAL_DMA_IRQHandler+0x6bc>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d013      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a73      	ldr	r2, [pc, #460]	@ (8009bb8 <HAL_DMA_IRQHandler+0x6c0>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d00e      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a71      	ldr	r2, [pc, #452]	@ (8009bbc <HAL_DMA_IRQHandler+0x6c4>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d009      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a70      	ldr	r2, [pc, #448]	@ (8009bc0 <HAL_DMA_IRQHandler+0x6c8>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d004      	beq.n	8009a0e <HAL_DMA_IRQHandler+0x516>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a6e      	ldr	r2, [pc, #440]	@ (8009bc4 <HAL_DMA_IRQHandler+0x6cc>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d10a      	bne.n	8009a24 <HAL_DMA_IRQHandler+0x52c>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f003 0308 	and.w	r3, r3, #8
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	bf14      	ite	ne
 8009a1c:	2301      	movne	r3, #1
 8009a1e:	2300      	moveq	r3, #0
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	e009      	b.n	8009a38 <HAL_DMA_IRQHandler+0x540>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f003 0304 	and.w	r3, r3, #4
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	bf14      	ite	ne
 8009a32:	2301      	movne	r3, #1
 8009a34:	2300      	moveq	r3, #0
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d03e      	beq.n	8009aba <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a40:	f003 031f 	and.w	r3, r3, #31
 8009a44:	2210      	movs	r2, #16
 8009a46:	409a      	lsls	r2, r3
 8009a48:	6a3b      	ldr	r3, [r7, #32]
 8009a4a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d018      	beq.n	8009a8c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d108      	bne.n	8009a7a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d024      	beq.n	8009aba <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	4798      	blx	r3
 8009a78:	e01f      	b.n	8009aba <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d01b      	beq.n	8009aba <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	4798      	blx	r3
 8009a8a:	e016      	b.n	8009aba <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d107      	bne.n	8009aaa <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f022 0208 	bic.w	r2, r2, #8
 8009aa8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d003      	beq.n	8009aba <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009abe:	f003 031f 	and.w	r3, r3, #31
 8009ac2:	2220      	movs	r2, #32
 8009ac4:	409a      	lsls	r2, r3
 8009ac6:	69bb      	ldr	r3, [r7, #24]
 8009ac8:	4013      	ands	r3, r2
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	f000 8110 	beq.w	8009cf0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8009b88 <HAL_DMA_IRQHandler+0x690>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d04a      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	4a2b      	ldr	r2, [pc, #172]	@ (8009b8c <HAL_DMA_IRQHandler+0x694>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d045      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	4a29      	ldr	r2, [pc, #164]	@ (8009b90 <HAL_DMA_IRQHandler+0x698>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d040      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	4a28      	ldr	r2, [pc, #160]	@ (8009b94 <HAL_DMA_IRQHandler+0x69c>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d03b      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a26      	ldr	r2, [pc, #152]	@ (8009b98 <HAL_DMA_IRQHandler+0x6a0>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d036      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a25      	ldr	r2, [pc, #148]	@ (8009b9c <HAL_DMA_IRQHandler+0x6a4>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d031      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a23      	ldr	r2, [pc, #140]	@ (8009ba0 <HAL_DMA_IRQHandler+0x6a8>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d02c      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a22      	ldr	r2, [pc, #136]	@ (8009ba4 <HAL_DMA_IRQHandler+0x6ac>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d027      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a20      	ldr	r2, [pc, #128]	@ (8009ba8 <HAL_DMA_IRQHandler+0x6b0>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d022      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a1f      	ldr	r2, [pc, #124]	@ (8009bac <HAL_DMA_IRQHandler+0x6b4>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d01d      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a1d      	ldr	r2, [pc, #116]	@ (8009bb0 <HAL_DMA_IRQHandler+0x6b8>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d018      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4a1c      	ldr	r2, [pc, #112]	@ (8009bb4 <HAL_DMA_IRQHandler+0x6bc>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d013      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a1a      	ldr	r2, [pc, #104]	@ (8009bb8 <HAL_DMA_IRQHandler+0x6c0>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d00e      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a19      	ldr	r2, [pc, #100]	@ (8009bbc <HAL_DMA_IRQHandler+0x6c4>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d009      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a17      	ldr	r2, [pc, #92]	@ (8009bc0 <HAL_DMA_IRQHandler+0x6c8>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d004      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x678>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a16      	ldr	r2, [pc, #88]	@ (8009bc4 <HAL_DMA_IRQHandler+0x6cc>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d12b      	bne.n	8009bc8 <HAL_DMA_IRQHandler+0x6d0>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f003 0310 	and.w	r3, r3, #16
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bf14      	ite	ne
 8009b7e:	2301      	movne	r3, #1
 8009b80:	2300      	moveq	r3, #0
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	e02a      	b.n	8009bdc <HAL_DMA_IRQHandler+0x6e4>
 8009b86:	bf00      	nop
 8009b88:	40020010 	.word	0x40020010
 8009b8c:	40020028 	.word	0x40020028
 8009b90:	40020040 	.word	0x40020040
 8009b94:	40020058 	.word	0x40020058
 8009b98:	40020070 	.word	0x40020070
 8009b9c:	40020088 	.word	0x40020088
 8009ba0:	400200a0 	.word	0x400200a0
 8009ba4:	400200b8 	.word	0x400200b8
 8009ba8:	40020410 	.word	0x40020410
 8009bac:	40020428 	.word	0x40020428
 8009bb0:	40020440 	.word	0x40020440
 8009bb4:	40020458 	.word	0x40020458
 8009bb8:	40020470 	.word	0x40020470
 8009bbc:	40020488 	.word	0x40020488
 8009bc0:	400204a0 	.word	0x400204a0
 8009bc4:	400204b8 	.word	0x400204b8
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f003 0302 	and.w	r3, r3, #2
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	bf14      	ite	ne
 8009bd6:	2301      	movne	r3, #1
 8009bd8:	2300      	moveq	r3, #0
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	f000 8087 	beq.w	8009cf0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009be6:	f003 031f 	and.w	r3, r3, #31
 8009bea:	2220      	movs	r2, #32
 8009bec:	409a      	lsls	r2, r3
 8009bee:	6a3b      	ldr	r3, [r7, #32]
 8009bf0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	2b04      	cmp	r3, #4
 8009bfc:	d139      	bne.n	8009c72 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f022 0216 	bic.w	r2, r2, #22
 8009c0c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	695a      	ldr	r2, [r3, #20]
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c1c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d103      	bne.n	8009c2e <HAL_DMA_IRQHandler+0x736>
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d007      	beq.n	8009c3e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	681a      	ldr	r2, [r3, #0]
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f022 0208 	bic.w	r2, r2, #8
 8009c3c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c42:	f003 031f 	and.w	r3, r3, #31
 8009c46:	223f      	movs	r2, #63	@ 0x3f
 8009c48:	409a      	lsls	r2, r3
 8009c4a:	6a3b      	ldr	r3, [r7, #32]
 8009c4c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2201      	movs	r2, #1
 8009c52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	f000 834a 	beq.w	800a2fc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	4798      	blx	r3
          }
          return;
 8009c70:	e344      	b.n	800a2fc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d018      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d108      	bne.n	8009ca0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d02c      	beq.n	8009cf0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	4798      	blx	r3
 8009c9e:	e027      	b.n	8009cf0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d023      	beq.n	8009cf0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	4798      	blx	r3
 8009cb0:	e01e      	b.n	8009cf0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d10f      	bne.n	8009ce0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f022 0210 	bic.w	r2, r2, #16
 8009cce:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d003      	beq.n	8009cf0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	f000 8306 	beq.w	800a306 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cfe:	f003 0301 	and.w	r3, r3, #1
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	f000 8088 	beq.w	8009e18 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2204      	movs	r2, #4
 8009d0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a7a      	ldr	r2, [pc, #488]	@ (8009f00 <HAL_DMA_IRQHandler+0xa08>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d04a      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4a79      	ldr	r2, [pc, #484]	@ (8009f04 <HAL_DMA_IRQHandler+0xa0c>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	d045      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a77      	ldr	r2, [pc, #476]	@ (8009f08 <HAL_DMA_IRQHandler+0xa10>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d040      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	4a76      	ldr	r2, [pc, #472]	@ (8009f0c <HAL_DMA_IRQHandler+0xa14>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d03b      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a74      	ldr	r2, [pc, #464]	@ (8009f10 <HAL_DMA_IRQHandler+0xa18>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d036      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a73      	ldr	r2, [pc, #460]	@ (8009f14 <HAL_DMA_IRQHandler+0xa1c>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d031      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a71      	ldr	r2, [pc, #452]	@ (8009f18 <HAL_DMA_IRQHandler+0xa20>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d02c      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	4a70      	ldr	r2, [pc, #448]	@ (8009f1c <HAL_DMA_IRQHandler+0xa24>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d027      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a6e      	ldr	r2, [pc, #440]	@ (8009f20 <HAL_DMA_IRQHandler+0xa28>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d022      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4a6d      	ldr	r2, [pc, #436]	@ (8009f24 <HAL_DMA_IRQHandler+0xa2c>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d01d      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a6b      	ldr	r2, [pc, #428]	@ (8009f28 <HAL_DMA_IRQHandler+0xa30>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d018      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a6a      	ldr	r2, [pc, #424]	@ (8009f2c <HAL_DMA_IRQHandler+0xa34>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d013      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a68      	ldr	r2, [pc, #416]	@ (8009f30 <HAL_DMA_IRQHandler+0xa38>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d00e      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a67      	ldr	r2, [pc, #412]	@ (8009f34 <HAL_DMA_IRQHandler+0xa3c>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d009      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a65      	ldr	r2, [pc, #404]	@ (8009f38 <HAL_DMA_IRQHandler+0xa40>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d004      	beq.n	8009db0 <HAL_DMA_IRQHandler+0x8b8>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a64      	ldr	r2, [pc, #400]	@ (8009f3c <HAL_DMA_IRQHandler+0xa44>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d108      	bne.n	8009dc2 <HAL_DMA_IRQHandler+0x8ca>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f022 0201 	bic.w	r2, r2, #1
 8009dbe:	601a      	str	r2, [r3, #0]
 8009dc0:	e007      	b.n	8009dd2 <HAL_DMA_IRQHandler+0x8da>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f022 0201 	bic.w	r2, r2, #1
 8009dd0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	3301      	adds	r3, #1
 8009dd6:	60fb      	str	r3, [r7, #12]
 8009dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d307      	bcc.n	8009dee <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f003 0301 	and.w	r3, r3, #1
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1f2      	bne.n	8009dd2 <HAL_DMA_IRQHandler+0x8da>
 8009dec:	e000      	b.n	8009df0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009dee:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f003 0301 	and.w	r3, r3, #1
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d004      	beq.n	8009e08 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2203      	movs	r2, #3
 8009e02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8009e06:	e003      	b.n	8009e10 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f000 8272 	beq.w	800a306 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	4798      	blx	r3
 8009e2a:	e26c      	b.n	800a306 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4a43      	ldr	r2, [pc, #268]	@ (8009f40 <HAL_DMA_IRQHandler+0xa48>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d022      	beq.n	8009e7c <HAL_DMA_IRQHandler+0x984>
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4a42      	ldr	r2, [pc, #264]	@ (8009f44 <HAL_DMA_IRQHandler+0xa4c>)
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d01d      	beq.n	8009e7c <HAL_DMA_IRQHandler+0x984>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a40      	ldr	r2, [pc, #256]	@ (8009f48 <HAL_DMA_IRQHandler+0xa50>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d018      	beq.n	8009e7c <HAL_DMA_IRQHandler+0x984>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8009f4c <HAL_DMA_IRQHandler+0xa54>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d013      	beq.n	8009e7c <HAL_DMA_IRQHandler+0x984>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a3d      	ldr	r2, [pc, #244]	@ (8009f50 <HAL_DMA_IRQHandler+0xa58>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d00e      	beq.n	8009e7c <HAL_DMA_IRQHandler+0x984>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a3c      	ldr	r2, [pc, #240]	@ (8009f54 <HAL_DMA_IRQHandler+0xa5c>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d009      	beq.n	8009e7c <HAL_DMA_IRQHandler+0x984>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a3a      	ldr	r2, [pc, #232]	@ (8009f58 <HAL_DMA_IRQHandler+0xa60>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d004      	beq.n	8009e7c <HAL_DMA_IRQHandler+0x984>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a39      	ldr	r2, [pc, #228]	@ (8009f5c <HAL_DMA_IRQHandler+0xa64>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d101      	bne.n	8009e80 <HAL_DMA_IRQHandler+0x988>
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	e000      	b.n	8009e82 <HAL_DMA_IRQHandler+0x98a>
 8009e80:	2300      	movs	r3, #0
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f000 823f 	beq.w	800a306 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e94:	f003 031f 	and.w	r3, r3, #31
 8009e98:	2204      	movs	r2, #4
 8009e9a:	409a      	lsls	r2, r3
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	4013      	ands	r3, r2
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	f000 80cd 	beq.w	800a040 <HAL_DMA_IRQHandler+0xb48>
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	f003 0304 	and.w	r3, r3, #4
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f000 80c7 	beq.w	800a040 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eb6:	f003 031f 	and.w	r3, r3, #31
 8009eba:	2204      	movs	r2, #4
 8009ebc:	409a      	lsls	r2, r3
 8009ebe:	69fb      	ldr	r3, [r7, #28]
 8009ec0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d049      	beq.n	8009f60 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d109      	bne.n	8009eea <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	f000 8210 	beq.w	800a300 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ee8:	e20a      	b.n	800a300 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	f000 8206 	beq.w	800a300 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009efc:	e200      	b.n	800a300 <HAL_DMA_IRQHandler+0xe08>
 8009efe:	bf00      	nop
 8009f00:	40020010 	.word	0x40020010
 8009f04:	40020028 	.word	0x40020028
 8009f08:	40020040 	.word	0x40020040
 8009f0c:	40020058 	.word	0x40020058
 8009f10:	40020070 	.word	0x40020070
 8009f14:	40020088 	.word	0x40020088
 8009f18:	400200a0 	.word	0x400200a0
 8009f1c:	400200b8 	.word	0x400200b8
 8009f20:	40020410 	.word	0x40020410
 8009f24:	40020428 	.word	0x40020428
 8009f28:	40020440 	.word	0x40020440
 8009f2c:	40020458 	.word	0x40020458
 8009f30:	40020470 	.word	0x40020470
 8009f34:	40020488 	.word	0x40020488
 8009f38:	400204a0 	.word	0x400204a0
 8009f3c:	400204b8 	.word	0x400204b8
 8009f40:	58025408 	.word	0x58025408
 8009f44:	5802541c 	.word	0x5802541c
 8009f48:	58025430 	.word	0x58025430
 8009f4c:	58025444 	.word	0x58025444
 8009f50:	58025458 	.word	0x58025458
 8009f54:	5802546c 	.word	0x5802546c
 8009f58:	58025480 	.word	0x58025480
 8009f5c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	f003 0320 	and.w	r3, r3, #32
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d160      	bne.n	800a02c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a7f      	ldr	r2, [pc, #508]	@ (800a16c <HAL_DMA_IRQHandler+0xc74>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d04a      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4a7d      	ldr	r2, [pc, #500]	@ (800a170 <HAL_DMA_IRQHandler+0xc78>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d045      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a7c      	ldr	r2, [pc, #496]	@ (800a174 <HAL_DMA_IRQHandler+0xc7c>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d040      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a7a      	ldr	r2, [pc, #488]	@ (800a178 <HAL_DMA_IRQHandler+0xc80>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d03b      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a79      	ldr	r2, [pc, #484]	@ (800a17c <HAL_DMA_IRQHandler+0xc84>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d036      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a77      	ldr	r2, [pc, #476]	@ (800a180 <HAL_DMA_IRQHandler+0xc88>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d031      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a76      	ldr	r2, [pc, #472]	@ (800a184 <HAL_DMA_IRQHandler+0xc8c>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d02c      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a74      	ldr	r2, [pc, #464]	@ (800a188 <HAL_DMA_IRQHandler+0xc90>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d027      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a73      	ldr	r2, [pc, #460]	@ (800a18c <HAL_DMA_IRQHandler+0xc94>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d022      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a71      	ldr	r2, [pc, #452]	@ (800a190 <HAL_DMA_IRQHandler+0xc98>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d01d      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a70      	ldr	r2, [pc, #448]	@ (800a194 <HAL_DMA_IRQHandler+0xc9c>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d018      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4a6e      	ldr	r2, [pc, #440]	@ (800a198 <HAL_DMA_IRQHandler+0xca0>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d013      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a6d      	ldr	r2, [pc, #436]	@ (800a19c <HAL_DMA_IRQHandler+0xca4>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d00e      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a6b      	ldr	r2, [pc, #428]	@ (800a1a0 <HAL_DMA_IRQHandler+0xca8>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d009      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a6a      	ldr	r2, [pc, #424]	@ (800a1a4 <HAL_DMA_IRQHandler+0xcac>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d004      	beq.n	800a00a <HAL_DMA_IRQHandler+0xb12>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a68      	ldr	r2, [pc, #416]	@ (800a1a8 <HAL_DMA_IRQHandler+0xcb0>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d108      	bne.n	800a01c <HAL_DMA_IRQHandler+0xb24>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	681a      	ldr	r2, [r3, #0]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f022 0208 	bic.w	r2, r2, #8
 800a018:	601a      	str	r2, [r3, #0]
 800a01a:	e007      	b.n	800a02c <HAL_DMA_IRQHandler+0xb34>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	681a      	ldr	r2, [r3, #0]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f022 0204 	bic.w	r2, r2, #4
 800a02a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a030:	2b00      	cmp	r3, #0
 800a032:	f000 8165 	beq.w	800a300 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a03e:	e15f      	b.n	800a300 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a044:	f003 031f 	and.w	r3, r3, #31
 800a048:	2202      	movs	r2, #2
 800a04a:	409a      	lsls	r2, r3
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	4013      	ands	r3, r2
 800a050:	2b00      	cmp	r3, #0
 800a052:	f000 80c5 	beq.w	800a1e0 <HAL_DMA_IRQHandler+0xce8>
 800a056:	693b      	ldr	r3, [r7, #16]
 800a058:	f003 0302 	and.w	r3, r3, #2
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	f000 80bf 	beq.w	800a1e0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a066:	f003 031f 	and.w	r3, r3, #31
 800a06a:	2202      	movs	r2, #2
 800a06c:	409a      	lsls	r2, r3
 800a06e:	69fb      	ldr	r3, [r7, #28]
 800a070:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d018      	beq.n	800a0ae <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a082:	2b00      	cmp	r3, #0
 800a084:	d109      	bne.n	800a09a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f000 813a 	beq.w	800a304 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a098:	e134      	b.n	800a304 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	f000 8130 	beq.w	800a304 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a0ac:	e12a      	b.n	800a304 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	f003 0320 	and.w	r3, r3, #32
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	f040 8089 	bne.w	800a1cc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a2b      	ldr	r2, [pc, #172]	@ (800a16c <HAL_DMA_IRQHandler+0xc74>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d04a      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a29      	ldr	r2, [pc, #164]	@ (800a170 <HAL_DMA_IRQHandler+0xc78>)
 800a0ca:	4293      	cmp	r3, r2
 800a0cc:	d045      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4a28      	ldr	r2, [pc, #160]	@ (800a174 <HAL_DMA_IRQHandler+0xc7c>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d040      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a26      	ldr	r2, [pc, #152]	@ (800a178 <HAL_DMA_IRQHandler+0xc80>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d03b      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a25      	ldr	r2, [pc, #148]	@ (800a17c <HAL_DMA_IRQHandler+0xc84>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d036      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a23      	ldr	r2, [pc, #140]	@ (800a180 <HAL_DMA_IRQHandler+0xc88>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d031      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a22      	ldr	r2, [pc, #136]	@ (800a184 <HAL_DMA_IRQHandler+0xc8c>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d02c      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a20      	ldr	r2, [pc, #128]	@ (800a188 <HAL_DMA_IRQHandler+0xc90>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d027      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a1f      	ldr	r2, [pc, #124]	@ (800a18c <HAL_DMA_IRQHandler+0xc94>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d022      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a1d      	ldr	r2, [pc, #116]	@ (800a190 <HAL_DMA_IRQHandler+0xc98>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d01d      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4a1c      	ldr	r2, [pc, #112]	@ (800a194 <HAL_DMA_IRQHandler+0xc9c>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d018      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a1a      	ldr	r2, [pc, #104]	@ (800a198 <HAL_DMA_IRQHandler+0xca0>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d013      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a19      	ldr	r2, [pc, #100]	@ (800a19c <HAL_DMA_IRQHandler+0xca4>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d00e      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a17      	ldr	r2, [pc, #92]	@ (800a1a0 <HAL_DMA_IRQHandler+0xca8>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d009      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a16      	ldr	r2, [pc, #88]	@ (800a1a4 <HAL_DMA_IRQHandler+0xcac>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d004      	beq.n	800a15a <HAL_DMA_IRQHandler+0xc62>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a14      	ldr	r2, [pc, #80]	@ (800a1a8 <HAL_DMA_IRQHandler+0xcb0>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d128      	bne.n	800a1ac <HAL_DMA_IRQHandler+0xcb4>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	681a      	ldr	r2, [r3, #0]
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f022 0214 	bic.w	r2, r2, #20
 800a168:	601a      	str	r2, [r3, #0]
 800a16a:	e027      	b.n	800a1bc <HAL_DMA_IRQHandler+0xcc4>
 800a16c:	40020010 	.word	0x40020010
 800a170:	40020028 	.word	0x40020028
 800a174:	40020040 	.word	0x40020040
 800a178:	40020058 	.word	0x40020058
 800a17c:	40020070 	.word	0x40020070
 800a180:	40020088 	.word	0x40020088
 800a184:	400200a0 	.word	0x400200a0
 800a188:	400200b8 	.word	0x400200b8
 800a18c:	40020410 	.word	0x40020410
 800a190:	40020428 	.word	0x40020428
 800a194:	40020440 	.word	0x40020440
 800a198:	40020458 	.word	0x40020458
 800a19c:	40020470 	.word	0x40020470
 800a1a0:	40020488 	.word	0x40020488
 800a1a4:	400204a0 	.word	0x400204a0
 800a1a8:	400204b8 	.word	0x400204b8
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	681a      	ldr	r2, [r3, #0]
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f022 020a 	bic.w	r2, r2, #10
 800a1ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2201      	movs	r2, #1
 800a1c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	f000 8097 	beq.w	800a304 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a1de:	e091      	b.n	800a304 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1e4:	f003 031f 	and.w	r3, r3, #31
 800a1e8:	2208      	movs	r2, #8
 800a1ea:	409a      	lsls	r2, r3
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	4013      	ands	r3, r2
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	f000 8088 	beq.w	800a306 <HAL_DMA_IRQHandler+0xe0e>
 800a1f6:	693b      	ldr	r3, [r7, #16]
 800a1f8:	f003 0308 	and.w	r3, r3, #8
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	f000 8082 	beq.w	800a306 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a41      	ldr	r2, [pc, #260]	@ (800a30c <HAL_DMA_IRQHandler+0xe14>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d04a      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a3f      	ldr	r2, [pc, #252]	@ (800a310 <HAL_DMA_IRQHandler+0xe18>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d045      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a3e      	ldr	r2, [pc, #248]	@ (800a314 <HAL_DMA_IRQHandler+0xe1c>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d040      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a3c      	ldr	r2, [pc, #240]	@ (800a318 <HAL_DMA_IRQHandler+0xe20>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d03b      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a3b      	ldr	r2, [pc, #236]	@ (800a31c <HAL_DMA_IRQHandler+0xe24>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d036      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a39      	ldr	r2, [pc, #228]	@ (800a320 <HAL_DMA_IRQHandler+0xe28>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d031      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a38      	ldr	r2, [pc, #224]	@ (800a324 <HAL_DMA_IRQHandler+0xe2c>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d02c      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a36      	ldr	r2, [pc, #216]	@ (800a328 <HAL_DMA_IRQHandler+0xe30>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d027      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4a35      	ldr	r2, [pc, #212]	@ (800a32c <HAL_DMA_IRQHandler+0xe34>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d022      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a33      	ldr	r2, [pc, #204]	@ (800a330 <HAL_DMA_IRQHandler+0xe38>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d01d      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a32      	ldr	r2, [pc, #200]	@ (800a334 <HAL_DMA_IRQHandler+0xe3c>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d018      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a30      	ldr	r2, [pc, #192]	@ (800a338 <HAL_DMA_IRQHandler+0xe40>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d013      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a2f      	ldr	r2, [pc, #188]	@ (800a33c <HAL_DMA_IRQHandler+0xe44>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d00e      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a2d      	ldr	r2, [pc, #180]	@ (800a340 <HAL_DMA_IRQHandler+0xe48>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d009      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4a2c      	ldr	r2, [pc, #176]	@ (800a344 <HAL_DMA_IRQHandler+0xe4c>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d004      	beq.n	800a2a2 <HAL_DMA_IRQHandler+0xdaa>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a2a      	ldr	r2, [pc, #168]	@ (800a348 <HAL_DMA_IRQHandler+0xe50>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d108      	bne.n	800a2b4 <HAL_DMA_IRQHandler+0xdbc>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	681a      	ldr	r2, [r3, #0]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f022 021c 	bic.w	r2, r2, #28
 800a2b0:	601a      	str	r2, [r3, #0]
 800a2b2:	e007      	b.n	800a2c4 <HAL_DMA_IRQHandler+0xdcc>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f022 020e 	bic.w	r2, r2, #14
 800a2c2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2c8:	f003 031f 	and.w	r3, r3, #31
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	409a      	lsls	r2, r3
 800a2d0:	69fb      	ldr	r3, [r7, #28]
 800a2d2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d009      	beq.n	800a306 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	4798      	blx	r3
 800a2fa:	e004      	b.n	800a306 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a2fc:	bf00      	nop
 800a2fe:	e002      	b.n	800a306 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a300:	bf00      	nop
 800a302:	e000      	b.n	800a306 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a304:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a306:	3728      	adds	r7, #40	@ 0x28
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	40020010 	.word	0x40020010
 800a310:	40020028 	.word	0x40020028
 800a314:	40020040 	.word	0x40020040
 800a318:	40020058 	.word	0x40020058
 800a31c:	40020070 	.word	0x40020070
 800a320:	40020088 	.word	0x40020088
 800a324:	400200a0 	.word	0x400200a0
 800a328:	400200b8 	.word	0x400200b8
 800a32c:	40020410 	.word	0x40020410
 800a330:	40020428 	.word	0x40020428
 800a334:	40020440 	.word	0x40020440
 800a338:	40020458 	.word	0x40020458
 800a33c:	40020470 	.word	0x40020470
 800a340:	40020488 	.word	0x40020488
 800a344:	400204a0 	.word	0x400204a0
 800a348:	400204b8 	.word	0x400204b8

0800a34c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b087      	sub	sp, #28
 800a350:	af00      	add	r7, sp, #0
 800a352:	60f8      	str	r0, [r7, #12]
 800a354:	60b9      	str	r1, [r7, #8]
 800a356:	607a      	str	r2, [r7, #4]
 800a358:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a35e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a364:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4a7f      	ldr	r2, [pc, #508]	@ (800a568 <DMA_SetConfig+0x21c>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d072      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	4a7d      	ldr	r2, [pc, #500]	@ (800a56c <DMA_SetConfig+0x220>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d06d      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a7c      	ldr	r2, [pc, #496]	@ (800a570 <DMA_SetConfig+0x224>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d068      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a7a      	ldr	r2, [pc, #488]	@ (800a574 <DMA_SetConfig+0x228>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d063      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a79      	ldr	r2, [pc, #484]	@ (800a578 <DMA_SetConfig+0x22c>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d05e      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a77      	ldr	r2, [pc, #476]	@ (800a57c <DMA_SetConfig+0x230>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d059      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a76      	ldr	r2, [pc, #472]	@ (800a580 <DMA_SetConfig+0x234>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d054      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a74      	ldr	r2, [pc, #464]	@ (800a584 <DMA_SetConfig+0x238>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d04f      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a73      	ldr	r2, [pc, #460]	@ (800a588 <DMA_SetConfig+0x23c>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d04a      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a71      	ldr	r2, [pc, #452]	@ (800a58c <DMA_SetConfig+0x240>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d045      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a70      	ldr	r2, [pc, #448]	@ (800a590 <DMA_SetConfig+0x244>)
 800a3d0:	4293      	cmp	r3, r2
 800a3d2:	d040      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a6e      	ldr	r2, [pc, #440]	@ (800a594 <DMA_SetConfig+0x248>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d03b      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a6d      	ldr	r2, [pc, #436]	@ (800a598 <DMA_SetConfig+0x24c>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d036      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a6b      	ldr	r2, [pc, #428]	@ (800a59c <DMA_SetConfig+0x250>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d031      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4a6a      	ldr	r2, [pc, #424]	@ (800a5a0 <DMA_SetConfig+0x254>)
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d02c      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a68      	ldr	r2, [pc, #416]	@ (800a5a4 <DMA_SetConfig+0x258>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d027      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a67      	ldr	r2, [pc, #412]	@ (800a5a8 <DMA_SetConfig+0x25c>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d022      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a65      	ldr	r2, [pc, #404]	@ (800a5ac <DMA_SetConfig+0x260>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d01d      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a64      	ldr	r2, [pc, #400]	@ (800a5b0 <DMA_SetConfig+0x264>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d018      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a62      	ldr	r2, [pc, #392]	@ (800a5b4 <DMA_SetConfig+0x268>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d013      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4a61      	ldr	r2, [pc, #388]	@ (800a5b8 <DMA_SetConfig+0x26c>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d00e      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a5f      	ldr	r2, [pc, #380]	@ (800a5bc <DMA_SetConfig+0x270>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d009      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a5e      	ldr	r2, [pc, #376]	@ (800a5c0 <DMA_SetConfig+0x274>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d004      	beq.n	800a456 <DMA_SetConfig+0x10a>
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	4a5c      	ldr	r2, [pc, #368]	@ (800a5c4 <DMA_SetConfig+0x278>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d101      	bne.n	800a45a <DMA_SetConfig+0x10e>
 800a456:	2301      	movs	r3, #1
 800a458:	e000      	b.n	800a45c <DMA_SetConfig+0x110>
 800a45a:	2300      	movs	r3, #0
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d00d      	beq.n	800a47c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a464:	68fa      	ldr	r2, [r7, #12]
 800a466:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a468:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d004      	beq.n	800a47c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a476:	68fa      	ldr	r2, [r7, #12]
 800a478:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a47a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a39      	ldr	r2, [pc, #228]	@ (800a568 <DMA_SetConfig+0x21c>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d04a      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4a38      	ldr	r2, [pc, #224]	@ (800a56c <DMA_SetConfig+0x220>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d045      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4a36      	ldr	r2, [pc, #216]	@ (800a570 <DMA_SetConfig+0x224>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d040      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a35      	ldr	r2, [pc, #212]	@ (800a574 <DMA_SetConfig+0x228>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d03b      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	4a33      	ldr	r2, [pc, #204]	@ (800a578 <DMA_SetConfig+0x22c>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d036      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	4a32      	ldr	r2, [pc, #200]	@ (800a57c <DMA_SetConfig+0x230>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d031      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4a30      	ldr	r2, [pc, #192]	@ (800a580 <DMA_SetConfig+0x234>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d02c      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4a2f      	ldr	r2, [pc, #188]	@ (800a584 <DMA_SetConfig+0x238>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d027      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4a2d      	ldr	r2, [pc, #180]	@ (800a588 <DMA_SetConfig+0x23c>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d022      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a2c      	ldr	r2, [pc, #176]	@ (800a58c <DMA_SetConfig+0x240>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d01d      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4a2a      	ldr	r2, [pc, #168]	@ (800a590 <DMA_SetConfig+0x244>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d018      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	4a29      	ldr	r2, [pc, #164]	@ (800a594 <DMA_SetConfig+0x248>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d013      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4a27      	ldr	r2, [pc, #156]	@ (800a598 <DMA_SetConfig+0x24c>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d00e      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a26      	ldr	r2, [pc, #152]	@ (800a59c <DMA_SetConfig+0x250>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d009      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a24      	ldr	r2, [pc, #144]	@ (800a5a0 <DMA_SetConfig+0x254>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d004      	beq.n	800a51c <DMA_SetConfig+0x1d0>
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a23      	ldr	r2, [pc, #140]	@ (800a5a4 <DMA_SetConfig+0x258>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d101      	bne.n	800a520 <DMA_SetConfig+0x1d4>
 800a51c:	2301      	movs	r3, #1
 800a51e:	e000      	b.n	800a522 <DMA_SetConfig+0x1d6>
 800a520:	2300      	movs	r3, #0
 800a522:	2b00      	cmp	r3, #0
 800a524:	d059      	beq.n	800a5da <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a52a:	f003 031f 	and.w	r3, r3, #31
 800a52e:	223f      	movs	r2, #63	@ 0x3f
 800a530:	409a      	lsls	r2, r3
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	681a      	ldr	r2, [r3, #0]
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a544:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	683a      	ldr	r2, [r7, #0]
 800a54c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	2b40      	cmp	r3, #64	@ 0x40
 800a554:	d138      	bne.n	800a5c8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	68ba      	ldr	r2, [r7, #8]
 800a564:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a566:	e086      	b.n	800a676 <DMA_SetConfig+0x32a>
 800a568:	40020010 	.word	0x40020010
 800a56c:	40020028 	.word	0x40020028
 800a570:	40020040 	.word	0x40020040
 800a574:	40020058 	.word	0x40020058
 800a578:	40020070 	.word	0x40020070
 800a57c:	40020088 	.word	0x40020088
 800a580:	400200a0 	.word	0x400200a0
 800a584:	400200b8 	.word	0x400200b8
 800a588:	40020410 	.word	0x40020410
 800a58c:	40020428 	.word	0x40020428
 800a590:	40020440 	.word	0x40020440
 800a594:	40020458 	.word	0x40020458
 800a598:	40020470 	.word	0x40020470
 800a59c:	40020488 	.word	0x40020488
 800a5a0:	400204a0 	.word	0x400204a0
 800a5a4:	400204b8 	.word	0x400204b8
 800a5a8:	58025408 	.word	0x58025408
 800a5ac:	5802541c 	.word	0x5802541c
 800a5b0:	58025430 	.word	0x58025430
 800a5b4:	58025444 	.word	0x58025444
 800a5b8:	58025458 	.word	0x58025458
 800a5bc:	5802546c 	.word	0x5802546c
 800a5c0:	58025480 	.word	0x58025480
 800a5c4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	68ba      	ldr	r2, [r7, #8]
 800a5ce:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	687a      	ldr	r2, [r7, #4]
 800a5d6:	60da      	str	r2, [r3, #12]
}
 800a5d8:	e04d      	b.n	800a676 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	4a29      	ldr	r2, [pc, #164]	@ (800a684 <DMA_SetConfig+0x338>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d022      	beq.n	800a62a <DMA_SetConfig+0x2de>
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	4a27      	ldr	r2, [pc, #156]	@ (800a688 <DMA_SetConfig+0x33c>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d01d      	beq.n	800a62a <DMA_SetConfig+0x2de>
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4a26      	ldr	r2, [pc, #152]	@ (800a68c <DMA_SetConfig+0x340>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d018      	beq.n	800a62a <DMA_SetConfig+0x2de>
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4a24      	ldr	r2, [pc, #144]	@ (800a690 <DMA_SetConfig+0x344>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d013      	beq.n	800a62a <DMA_SetConfig+0x2de>
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4a23      	ldr	r2, [pc, #140]	@ (800a694 <DMA_SetConfig+0x348>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d00e      	beq.n	800a62a <DMA_SetConfig+0x2de>
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a21      	ldr	r2, [pc, #132]	@ (800a698 <DMA_SetConfig+0x34c>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d009      	beq.n	800a62a <DMA_SetConfig+0x2de>
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4a20      	ldr	r2, [pc, #128]	@ (800a69c <DMA_SetConfig+0x350>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d004      	beq.n	800a62a <DMA_SetConfig+0x2de>
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4a1e      	ldr	r2, [pc, #120]	@ (800a6a0 <DMA_SetConfig+0x354>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d101      	bne.n	800a62e <DMA_SetConfig+0x2e2>
 800a62a:	2301      	movs	r3, #1
 800a62c:	e000      	b.n	800a630 <DMA_SetConfig+0x2e4>
 800a62e:	2300      	movs	r3, #0
 800a630:	2b00      	cmp	r3, #0
 800a632:	d020      	beq.n	800a676 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a638:	f003 031f 	and.w	r3, r3, #31
 800a63c:	2201      	movs	r2, #1
 800a63e:	409a      	lsls	r2, r3
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	683a      	ldr	r2, [r7, #0]
 800a64a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	689b      	ldr	r3, [r3, #8]
 800a650:	2b40      	cmp	r3, #64	@ 0x40
 800a652:	d108      	bne.n	800a666 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	68ba      	ldr	r2, [r7, #8]
 800a662:	60da      	str	r2, [r3, #12]
}
 800a664:	e007      	b.n	800a676 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	68ba      	ldr	r2, [r7, #8]
 800a66c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	60da      	str	r2, [r3, #12]
}
 800a676:	bf00      	nop
 800a678:	371c      	adds	r7, #28
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr
 800a682:	bf00      	nop
 800a684:	58025408 	.word	0x58025408
 800a688:	5802541c 	.word	0x5802541c
 800a68c:	58025430 	.word	0x58025430
 800a690:	58025444 	.word	0x58025444
 800a694:	58025458 	.word	0x58025458
 800a698:	5802546c 	.word	0x5802546c
 800a69c:	58025480 	.word	0x58025480
 800a6a0:	58025494 	.word	0x58025494

0800a6a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b085      	sub	sp, #20
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4a42      	ldr	r2, [pc, #264]	@ (800a7bc <DMA_CalcBaseAndBitshift+0x118>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d04a      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a41      	ldr	r2, [pc, #260]	@ (800a7c0 <DMA_CalcBaseAndBitshift+0x11c>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d045      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4a3f      	ldr	r2, [pc, #252]	@ (800a7c4 <DMA_CalcBaseAndBitshift+0x120>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d040      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	4a3e      	ldr	r2, [pc, #248]	@ (800a7c8 <DMA_CalcBaseAndBitshift+0x124>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d03b      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a3c      	ldr	r2, [pc, #240]	@ (800a7cc <DMA_CalcBaseAndBitshift+0x128>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d036      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4a3b      	ldr	r2, [pc, #236]	@ (800a7d0 <DMA_CalcBaseAndBitshift+0x12c>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d031      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4a39      	ldr	r2, [pc, #228]	@ (800a7d4 <DMA_CalcBaseAndBitshift+0x130>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d02c      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4a38      	ldr	r2, [pc, #224]	@ (800a7d8 <DMA_CalcBaseAndBitshift+0x134>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d027      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	4a36      	ldr	r2, [pc, #216]	@ (800a7dc <DMA_CalcBaseAndBitshift+0x138>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d022      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	4a35      	ldr	r2, [pc, #212]	@ (800a7e0 <DMA_CalcBaseAndBitshift+0x13c>)
 800a70c:	4293      	cmp	r3, r2
 800a70e:	d01d      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	4a33      	ldr	r2, [pc, #204]	@ (800a7e4 <DMA_CalcBaseAndBitshift+0x140>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d018      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	4a32      	ldr	r2, [pc, #200]	@ (800a7e8 <DMA_CalcBaseAndBitshift+0x144>)
 800a720:	4293      	cmp	r3, r2
 800a722:	d013      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	4a30      	ldr	r2, [pc, #192]	@ (800a7ec <DMA_CalcBaseAndBitshift+0x148>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d00e      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4a2f      	ldr	r2, [pc, #188]	@ (800a7f0 <DMA_CalcBaseAndBitshift+0x14c>)
 800a734:	4293      	cmp	r3, r2
 800a736:	d009      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	4a2d      	ldr	r2, [pc, #180]	@ (800a7f4 <DMA_CalcBaseAndBitshift+0x150>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d004      	beq.n	800a74c <DMA_CalcBaseAndBitshift+0xa8>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a2c      	ldr	r2, [pc, #176]	@ (800a7f8 <DMA_CalcBaseAndBitshift+0x154>)
 800a748:	4293      	cmp	r3, r2
 800a74a:	d101      	bne.n	800a750 <DMA_CalcBaseAndBitshift+0xac>
 800a74c:	2301      	movs	r3, #1
 800a74e:	e000      	b.n	800a752 <DMA_CalcBaseAndBitshift+0xae>
 800a750:	2300      	movs	r3, #0
 800a752:	2b00      	cmp	r3, #0
 800a754:	d024      	beq.n	800a7a0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	3b10      	subs	r3, #16
 800a75e:	4a27      	ldr	r2, [pc, #156]	@ (800a7fc <DMA_CalcBaseAndBitshift+0x158>)
 800a760:	fba2 2303 	umull	r2, r3, r2, r3
 800a764:	091b      	lsrs	r3, r3, #4
 800a766:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f003 0307 	and.w	r3, r3, #7
 800a76e:	4a24      	ldr	r2, [pc, #144]	@ (800a800 <DMA_CalcBaseAndBitshift+0x15c>)
 800a770:	5cd3      	ldrb	r3, [r2, r3]
 800a772:	461a      	mov	r2, r3
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	2b03      	cmp	r3, #3
 800a77c:	d908      	bls.n	800a790 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	461a      	mov	r2, r3
 800a784:	4b1f      	ldr	r3, [pc, #124]	@ (800a804 <DMA_CalcBaseAndBitshift+0x160>)
 800a786:	4013      	ands	r3, r2
 800a788:	1d1a      	adds	r2, r3, #4
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	659a      	str	r2, [r3, #88]	@ 0x58
 800a78e:	e00d      	b.n	800a7ac <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	461a      	mov	r2, r3
 800a796:	4b1b      	ldr	r3, [pc, #108]	@ (800a804 <DMA_CalcBaseAndBitshift+0x160>)
 800a798:	4013      	ands	r3, r2
 800a79a:	687a      	ldr	r2, [r7, #4]
 800a79c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a79e:	e005      	b.n	800a7ac <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3714      	adds	r7, #20
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr
 800a7bc:	40020010 	.word	0x40020010
 800a7c0:	40020028 	.word	0x40020028
 800a7c4:	40020040 	.word	0x40020040
 800a7c8:	40020058 	.word	0x40020058
 800a7cc:	40020070 	.word	0x40020070
 800a7d0:	40020088 	.word	0x40020088
 800a7d4:	400200a0 	.word	0x400200a0
 800a7d8:	400200b8 	.word	0x400200b8
 800a7dc:	40020410 	.word	0x40020410
 800a7e0:	40020428 	.word	0x40020428
 800a7e4:	40020440 	.word	0x40020440
 800a7e8:	40020458 	.word	0x40020458
 800a7ec:	40020470 	.word	0x40020470
 800a7f0:	40020488 	.word	0x40020488
 800a7f4:	400204a0 	.word	0x400204a0
 800a7f8:	400204b8 	.word	0x400204b8
 800a7fc:	aaaaaaab 	.word	0xaaaaaaab
 800a800:	0801f410 	.word	0x0801f410
 800a804:	fffffc00 	.word	0xfffffc00

0800a808 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800a808:	b480      	push	{r7}
 800a80a:	b085      	sub	sp, #20
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a810:	2300      	movs	r3, #0
 800a812:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	699b      	ldr	r3, [r3, #24]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d120      	bne.n	800a85e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a820:	2b03      	cmp	r3, #3
 800a822:	d858      	bhi.n	800a8d6 <DMA_CheckFifoParam+0xce>
 800a824:	a201      	add	r2, pc, #4	@ (adr r2, 800a82c <DMA_CheckFifoParam+0x24>)
 800a826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a82a:	bf00      	nop
 800a82c:	0800a83d 	.word	0x0800a83d
 800a830:	0800a84f 	.word	0x0800a84f
 800a834:	0800a83d 	.word	0x0800a83d
 800a838:	0800a8d7 	.word	0x0800a8d7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a840:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a844:	2b00      	cmp	r3, #0
 800a846:	d048      	beq.n	800a8da <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a848:	2301      	movs	r3, #1
 800a84a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a84c:	e045      	b.n	800a8da <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a852:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a856:	d142      	bne.n	800a8de <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a858:	2301      	movs	r3, #1
 800a85a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a85c:	e03f      	b.n	800a8de <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	699b      	ldr	r3, [r3, #24]
 800a862:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a866:	d123      	bne.n	800a8b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a86c:	2b03      	cmp	r3, #3
 800a86e:	d838      	bhi.n	800a8e2 <DMA_CheckFifoParam+0xda>
 800a870:	a201      	add	r2, pc, #4	@ (adr r2, 800a878 <DMA_CheckFifoParam+0x70>)
 800a872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a876:	bf00      	nop
 800a878:	0800a889 	.word	0x0800a889
 800a87c:	0800a88f 	.word	0x0800a88f
 800a880:	0800a889 	.word	0x0800a889
 800a884:	0800a8a1 	.word	0x0800a8a1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a888:	2301      	movs	r3, #1
 800a88a:	73fb      	strb	r3, [r7, #15]
        break;
 800a88c:	e030      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a892:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a896:	2b00      	cmp	r3, #0
 800a898:	d025      	beq.n	800a8e6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a89e:	e022      	b.n	800a8e6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a8a8:	d11f      	bne.n	800a8ea <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a8ae:	e01c      	b.n	800a8ea <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8b4:	2b02      	cmp	r3, #2
 800a8b6:	d902      	bls.n	800a8be <DMA_CheckFifoParam+0xb6>
 800a8b8:	2b03      	cmp	r3, #3
 800a8ba:	d003      	beq.n	800a8c4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a8bc:	e018      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a8be:	2301      	movs	r3, #1
 800a8c0:	73fb      	strb	r3, [r7, #15]
        break;
 800a8c2:	e015      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d00e      	beq.n	800a8ee <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	73fb      	strb	r3, [r7, #15]
    break;
 800a8d4:	e00b      	b.n	800a8ee <DMA_CheckFifoParam+0xe6>
        break;
 800a8d6:	bf00      	nop
 800a8d8:	e00a      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a8da:	bf00      	nop
 800a8dc:	e008      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a8de:	bf00      	nop
 800a8e0:	e006      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a8e2:	bf00      	nop
 800a8e4:	e004      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a8e6:	bf00      	nop
 800a8e8:	e002      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a8ea:	bf00      	nop
 800a8ec:	e000      	b.n	800a8f0 <DMA_CheckFifoParam+0xe8>
    break;
 800a8ee:	bf00      	nop
    }
  }

  return status;
 800a8f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3714      	adds	r7, #20
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop

0800a900 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a900:	b480      	push	{r7}
 800a902:	b085      	sub	sp, #20
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	4a38      	ldr	r2, [pc, #224]	@ (800a9f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a914:	4293      	cmp	r3, r2
 800a916:	d022      	beq.n	800a95e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4a36      	ldr	r2, [pc, #216]	@ (800a9f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a91e:	4293      	cmp	r3, r2
 800a920:	d01d      	beq.n	800a95e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	4a35      	ldr	r2, [pc, #212]	@ (800a9fc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a928:	4293      	cmp	r3, r2
 800a92a:	d018      	beq.n	800a95e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	4a33      	ldr	r2, [pc, #204]	@ (800aa00 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a932:	4293      	cmp	r3, r2
 800a934:	d013      	beq.n	800a95e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	4a32      	ldr	r2, [pc, #200]	@ (800aa04 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d00e      	beq.n	800a95e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	4a30      	ldr	r2, [pc, #192]	@ (800aa08 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a946:	4293      	cmp	r3, r2
 800a948:	d009      	beq.n	800a95e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	4a2f      	ldr	r2, [pc, #188]	@ (800aa0c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a950:	4293      	cmp	r3, r2
 800a952:	d004      	beq.n	800a95e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	4a2d      	ldr	r2, [pc, #180]	@ (800aa10 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a95a:	4293      	cmp	r3, r2
 800a95c:	d101      	bne.n	800a962 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a95e:	2301      	movs	r3, #1
 800a960:	e000      	b.n	800a964 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a962:	2300      	movs	r3, #0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d01a      	beq.n	800a99e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	3b08      	subs	r3, #8
 800a970:	4a28      	ldr	r2, [pc, #160]	@ (800aa14 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a972:	fba2 2303 	umull	r2, r3, r2, r3
 800a976:	091b      	lsrs	r3, r3, #4
 800a978:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a97a:	68fa      	ldr	r2, [r7, #12]
 800a97c:	4b26      	ldr	r3, [pc, #152]	@ (800aa18 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a97e:	4413      	add	r3, r2
 800a980:	009b      	lsls	r3, r3, #2
 800a982:	461a      	mov	r2, r3
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	4a24      	ldr	r2, [pc, #144]	@ (800aa1c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a98c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	f003 031f 	and.w	r3, r3, #31
 800a994:	2201      	movs	r2, #1
 800a996:	409a      	lsls	r2, r3
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a99c:	e024      	b.n	800a9e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	b2db      	uxtb	r3, r3
 800a9a4:	3b10      	subs	r3, #16
 800a9a6:	4a1e      	ldr	r2, [pc, #120]	@ (800aa20 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a9a8:	fba2 2303 	umull	r2, r3, r2, r3
 800a9ac:	091b      	lsrs	r3, r3, #4
 800a9ae:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	4a1c      	ldr	r2, [pc, #112]	@ (800aa24 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d806      	bhi.n	800a9c6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	4a1b      	ldr	r2, [pc, #108]	@ (800aa28 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	d902      	bls.n	800a9c6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	3308      	adds	r3, #8
 800a9c4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a9c6:	68fa      	ldr	r2, [r7, #12]
 800a9c8:	4b18      	ldr	r3, [pc, #96]	@ (800aa2c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a9ca:	4413      	add	r3, r2
 800a9cc:	009b      	lsls	r3, r3, #2
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	4a16      	ldr	r2, [pc, #88]	@ (800aa30 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a9d8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	f003 031f 	and.w	r3, r3, #31
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	409a      	lsls	r2, r3
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a9e8:	bf00      	nop
 800a9ea:	3714      	adds	r7, #20
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f2:	4770      	bx	lr
 800a9f4:	58025408 	.word	0x58025408
 800a9f8:	5802541c 	.word	0x5802541c
 800a9fc:	58025430 	.word	0x58025430
 800aa00:	58025444 	.word	0x58025444
 800aa04:	58025458 	.word	0x58025458
 800aa08:	5802546c 	.word	0x5802546c
 800aa0c:	58025480 	.word	0x58025480
 800aa10:	58025494 	.word	0x58025494
 800aa14:	cccccccd 	.word	0xcccccccd
 800aa18:	16009600 	.word	0x16009600
 800aa1c:	58025880 	.word	0x58025880
 800aa20:	aaaaaaab 	.word	0xaaaaaaab
 800aa24:	400204b8 	.word	0x400204b8
 800aa28:	4002040f 	.word	0x4002040f
 800aa2c:	10008200 	.word	0x10008200
 800aa30:	40020880 	.word	0x40020880

0800aa34 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	b2db      	uxtb	r3, r3
 800aa42:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d04a      	beq.n	800aae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2b08      	cmp	r3, #8
 800aa4e:	d847      	bhi.n	800aae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4a25      	ldr	r2, [pc, #148]	@ (800aaec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d022      	beq.n	800aaa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a24      	ldr	r2, [pc, #144]	@ (800aaf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d01d      	beq.n	800aaa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a22      	ldr	r2, [pc, #136]	@ (800aaf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d018      	beq.n	800aaa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a21      	ldr	r2, [pc, #132]	@ (800aaf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d013      	beq.n	800aaa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4a1f      	ldr	r2, [pc, #124]	@ (800aafc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d00e      	beq.n	800aaa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4a1e      	ldr	r2, [pc, #120]	@ (800ab00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d009      	beq.n	800aaa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a1c      	ldr	r2, [pc, #112]	@ (800ab04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d004      	beq.n	800aaa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4a1b      	ldr	r2, [pc, #108]	@ (800ab08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d101      	bne.n	800aaa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	e000      	b.n	800aaa6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d00a      	beq.n	800aac0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800aaaa:	68fa      	ldr	r2, [r7, #12]
 800aaac:	4b17      	ldr	r3, [pc, #92]	@ (800ab0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800aaae:	4413      	add	r3, r2
 800aab0:	009b      	lsls	r3, r3, #2
 800aab2:	461a      	mov	r2, r3
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	4a15      	ldr	r2, [pc, #84]	@ (800ab10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800aabc:	671a      	str	r2, [r3, #112]	@ 0x70
 800aabe:	e009      	b.n	800aad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800aac0:	68fa      	ldr	r2, [r7, #12]
 800aac2:	4b14      	ldr	r3, [pc, #80]	@ (800ab14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800aac4:	4413      	add	r3, r2
 800aac6:	009b      	lsls	r3, r3, #2
 800aac8:	461a      	mov	r2, r3
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	4a11      	ldr	r2, [pc, #68]	@ (800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800aad2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	3b01      	subs	r3, #1
 800aad8:	2201      	movs	r2, #1
 800aada:	409a      	lsls	r2, r3
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800aae0:	bf00      	nop
 800aae2:	3714      	adds	r7, #20
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr
 800aaec:	58025408 	.word	0x58025408
 800aaf0:	5802541c 	.word	0x5802541c
 800aaf4:	58025430 	.word	0x58025430
 800aaf8:	58025444 	.word	0x58025444
 800aafc:	58025458 	.word	0x58025458
 800ab00:	5802546c 	.word	0x5802546c
 800ab04:	58025480 	.word	0x58025480
 800ab08:	58025494 	.word	0x58025494
 800ab0c:	1600963f 	.word	0x1600963f
 800ab10:	58025940 	.word	0x58025940
 800ab14:	1000823f 	.word	0x1000823f
 800ab18:	40020940 	.word	0x40020940

0800ab1c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b098      	sub	sp, #96	@ 0x60
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800ab24:	4a84      	ldr	r2, [pc, #528]	@ (800ad38 <HAL_FDCAN_Init+0x21c>)
 800ab26:	f107 030c 	add.w	r3, r7, #12
 800ab2a:	4611      	mov	r1, r2
 800ab2c:	224c      	movs	r2, #76	@ 0x4c
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f010 f9cf 	bl	801aed2 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d101      	bne.n	800ab3e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	e1c6      	b.n	800aecc <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4a7e      	ldr	r2, [pc, #504]	@ (800ad3c <HAL_FDCAN_Init+0x220>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d106      	bne.n	800ab56 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ab50:	461a      	mov	r2, r3
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d106      	bne.n	800ab70 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2200      	movs	r2, #0
 800ab66:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f7f7 fb5a 	bl	8002224 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	699a      	ldr	r2, [r3, #24]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f022 0210 	bic.w	r2, r2, #16
 800ab7e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ab80:	f7fa ffa6 	bl	8005ad0 <HAL_GetTick>
 800ab84:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ab86:	e014      	b.n	800abb2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ab88:	f7fa ffa2 	bl	8005ad0 <HAL_GetTick>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab90:	1ad3      	subs	r3, r2, r3
 800ab92:	2b0a      	cmp	r3, #10
 800ab94:	d90d      	bls.n	800abb2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab9c:	f043 0201 	orr.w	r2, r3, #1
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2203      	movs	r2, #3
 800abaa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800abae:	2301      	movs	r3, #1
 800abb0:	e18c      	b.n	800aecc <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	699b      	ldr	r3, [r3, #24]
 800abb8:	f003 0308 	and.w	r3, r3, #8
 800abbc:	2b08      	cmp	r3, #8
 800abbe:	d0e3      	beq.n	800ab88 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	699a      	ldr	r2, [r3, #24]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f042 0201 	orr.w	r2, r2, #1
 800abce:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800abd0:	f7fa ff7e 	bl	8005ad0 <HAL_GetTick>
 800abd4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800abd6:	e014      	b.n	800ac02 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800abd8:	f7fa ff7a 	bl	8005ad0 <HAL_GetTick>
 800abdc:	4602      	mov	r2, r0
 800abde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800abe0:	1ad3      	subs	r3, r2, r3
 800abe2:	2b0a      	cmp	r3, #10
 800abe4:	d90d      	bls.n	800ac02 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800abec:	f043 0201 	orr.w	r2, r3, #1
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2203      	movs	r2, #3
 800abfa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800abfe:	2301      	movs	r3, #1
 800ac00:	e164      	b.n	800aecc <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	699b      	ldr	r3, [r3, #24]
 800ac08:	f003 0301 	and.w	r3, r3, #1
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d0e3      	beq.n	800abd8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	699a      	ldr	r2, [r3, #24]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f042 0202 	orr.w	r2, r2, #2
 800ac1e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	7c1b      	ldrb	r3, [r3, #16]
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	d108      	bne.n	800ac3a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	699a      	ldr	r2, [r3, #24]
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac36:	619a      	str	r2, [r3, #24]
 800ac38:	e007      	b.n	800ac4a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	699a      	ldr	r2, [r3, #24]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ac48:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	7c5b      	ldrb	r3, [r3, #17]
 800ac4e:	2b01      	cmp	r3, #1
 800ac50:	d108      	bne.n	800ac64 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	699a      	ldr	r2, [r3, #24]
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac60:	619a      	str	r2, [r3, #24]
 800ac62:	e007      	b.n	800ac74 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	699a      	ldr	r2, [r3, #24]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ac72:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	7c9b      	ldrb	r3, [r3, #18]
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d108      	bne.n	800ac8e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	699a      	ldr	r2, [r3, #24]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ac8a:	619a      	str	r2, [r3, #24]
 800ac8c:	e007      	b.n	800ac9e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	699a      	ldr	r2, [r3, #24]
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ac9c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	699b      	ldr	r3, [r3, #24]
 800aca4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	689a      	ldr	r2, [r3, #8]
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	430a      	orrs	r2, r1
 800acb2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	699a      	ldr	r2, [r3, #24]
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800acc2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	691a      	ldr	r2, [r3, #16]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f022 0210 	bic.w	r2, r2, #16
 800acd2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d108      	bne.n	800acee <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	699a      	ldr	r2, [r3, #24]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f042 0204 	orr.w	r2, r2, #4
 800acea:	619a      	str	r2, [r3, #24]
 800acec:	e030      	b.n	800ad50 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	68db      	ldr	r3, [r3, #12]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d02c      	beq.n	800ad50 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	68db      	ldr	r3, [r3, #12]
 800acfa:	2b02      	cmp	r3, #2
 800acfc:	d020      	beq.n	800ad40 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	699a      	ldr	r2, [r3, #24]
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ad0c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	691a      	ldr	r2, [r3, #16]
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f042 0210 	orr.w	r2, r2, #16
 800ad1c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	2b03      	cmp	r3, #3
 800ad24:	d114      	bne.n	800ad50 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	699a      	ldr	r2, [r3, #24]
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f042 0220 	orr.w	r2, r2, #32
 800ad34:	619a      	str	r2, [r3, #24]
 800ad36:	e00b      	b.n	800ad50 <HAL_FDCAN_Init+0x234>
 800ad38:	0801f138 	.word	0x0801f138
 800ad3c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	699a      	ldr	r2, [r3, #24]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f042 0220 	orr.w	r2, r2, #32
 800ad4e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	699b      	ldr	r3, [r3, #24]
 800ad54:	3b01      	subs	r3, #1
 800ad56:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	69db      	ldr	r3, [r3, #28]
 800ad5c:	3b01      	subs	r3, #1
 800ad5e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad60:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a1b      	ldr	r3, [r3, #32]
 800ad66:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800ad68:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	695b      	ldr	r3, [r3, #20]
 800ad70:	3b01      	subs	r3, #1
 800ad72:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800ad78:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800ad7a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad84:	d115      	bne.n	800adb2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad8a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad90:	3b01      	subs	r3, #1
 800ad92:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ad94:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad9a:	3b01      	subs	r3, #1
 800ad9c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ad9e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ada6:	3b01      	subs	r3, #1
 800ada8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800adae:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800adb0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d00a      	beq.n	800add0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	430a      	orrs	r2, r1
 800adcc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800add8:	4413      	add	r3, r2
 800adda:	2b00      	cmp	r3, #0
 800addc:	d011      	beq.n	800ae02 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800ade6:	f023 0107 	bic.w	r1, r3, #7
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800adee:	009b      	lsls	r3, r3, #2
 800adf0:	3360      	adds	r3, #96	@ 0x60
 800adf2:	443b      	add	r3, r7
 800adf4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	430a      	orrs	r2, r1
 800adfe:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d011      	beq.n	800ae2e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ae12:	f023 0107 	bic.w	r1, r3, #7
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae1a:	009b      	lsls	r3, r3, #2
 800ae1c:	3360      	adds	r3, #96	@ 0x60
 800ae1e:	443b      	add	r3, r7
 800ae20:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	430a      	orrs	r2, r1
 800ae2a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d012      	beq.n	800ae5c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ae3e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae46:	009b      	lsls	r3, r3, #2
 800ae48:	3360      	adds	r3, #96	@ 0x60
 800ae4a:	443b      	add	r3, r7
 800ae4c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800ae50:	011a      	lsls	r2, r3, #4
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	430a      	orrs	r2, r1
 800ae58:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d012      	beq.n	800ae8a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ae6c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae74:	009b      	lsls	r3, r3, #2
 800ae76:	3360      	adds	r3, #96	@ 0x60
 800ae78:	443b      	add	r3, r7
 800ae7a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800ae7e:	021a      	lsls	r2, r3, #8
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	430a      	orrs	r2, r1
 800ae86:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a11      	ldr	r2, [pc, #68]	@ (800aed4 <HAL_FDCAN_Init+0x3b8>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d107      	bne.n	800aea4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	689a      	ldr	r2, [r3, #8]
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	685b      	ldr	r3, [r3, #4]
 800ae9e:	f022 0203 	bic.w	r2, r2, #3
 800aea2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2200      	movs	r2, #0
 800aea8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	f000 fdc9 	bl	800ba54 <FDCAN_CalcultateRamBlockAddresses>
 800aec2:	4603      	mov	r3, r0
 800aec4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800aec8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3760      	adds	r7, #96	@ 0x60
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}
 800aed4:	4000a000 	.word	0x4000a000

0800aed8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800aed8:	b480      	push	{r7}
 800aeda:	b087      	sub	sp, #28
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
 800aee0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800aee8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800aeea:	7bfb      	ldrb	r3, [r7, #15]
 800aeec:	2b01      	cmp	r3, #1
 800aeee:	d002      	beq.n	800aef6 <HAL_FDCAN_ConfigFilter+0x1e>
 800aef0:	7bfb      	ldrb	r3, [r7, #15]
 800aef2:	2b02      	cmp	r3, #2
 800aef4:	d157      	bne.n	800afa6 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d12b      	bne.n	800af56 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	68db      	ldr	r3, [r3, #12]
 800af02:	2b07      	cmp	r3, #7
 800af04:	d10d      	bne.n	800af22 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	691b      	ldr	r3, [r3, #16]
 800af0a:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	69db      	ldr	r3, [r3, #28]
 800af10:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800af12:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800af18:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800af1a:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800af1e:	617b      	str	r3, [r7, #20]
 800af20:	e00e      	b.n	800af40 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	689b      	ldr	r3, [r3, #8]
 800af26:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	68db      	ldr	r3, [r3, #12]
 800af2c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800af2e:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	691b      	ldr	r3, [r3, #16]
 800af34:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800af36:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800af3c:	4313      	orrs	r3, r2
 800af3e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	009b      	lsls	r3, r3, #2
 800af4a:	4413      	add	r3, r2
 800af4c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	697a      	ldr	r2, [r7, #20]
 800af52:	601a      	str	r2, [r3, #0]
 800af54:	e025      	b.n	800afa2 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	68db      	ldr	r3, [r3, #12]
 800af5a:	075a      	lsls	r2, r3, #29
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	691b      	ldr	r3, [r3, #16]
 800af60:	4313      	orrs	r3, r2
 800af62:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	68db      	ldr	r3, [r3, #12]
 800af68:	2b07      	cmp	r3, #7
 800af6a:	d103      	bne.n	800af74 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	613b      	str	r3, [r7, #16]
 800af72:	e006      	b.n	800af82 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	689b      	ldr	r3, [r3, #8]
 800af78:	079a      	lsls	r2, r3, #30
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	695b      	ldr	r3, [r3, #20]
 800af7e:	4313      	orrs	r3, r2
 800af80:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	685b      	ldr	r3, [r3, #4]
 800af8a:	00db      	lsls	r3, r3, #3
 800af8c:	4413      	add	r3, r2
 800af8e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	697a      	ldr	r2, [r7, #20]
 800af94:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	3304      	adds	r3, #4
 800af9a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	693a      	ldr	r2, [r7, #16]
 800afa0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800afa2:	2300      	movs	r3, #0
 800afa4:	e008      	b.n	800afb8 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800afac:	f043 0202 	orr.w	r2, r3, #2
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800afb6:	2301      	movs	r3, #1
  }
}
 800afb8:	4618      	mov	r0, r3
 800afba:	371c      	adds	r7, #28
 800afbc:	46bd      	mov	sp, r7
 800afbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc2:	4770      	bx	lr

0800afc4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b085      	sub	sp, #20
 800afc8:	af00      	add	r7, sp, #0
 800afca:	60f8      	str	r0, [r7, #12]
 800afcc:	60b9      	str	r1, [r7, #8]
 800afce:	607a      	str	r2, [r7, #4]
 800afd0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800afd8:	b2db      	uxtb	r3, r3
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d110      	bne.n	800b000 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800afe6:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800afec:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800aff4:	69ba      	ldr	r2, [r7, #24]
 800aff6:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800aff8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800affc:	2300      	movs	r3, #0
 800affe:	e008      	b.n	800b012 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b006:	f043 0204 	orr.w	r2, r3, #4
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b010:	2301      	movs	r3, #1
  }
}
 800b012:	4618      	mov	r0, r3
 800b014:	3714      	adds	r7, #20
 800b016:	46bd      	mov	sp, r7
 800b018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01c:	4770      	bx	lr

0800b01e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800b01e:	b480      	push	{r7}
 800b020:	b083      	sub	sp, #12
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b02c:	b2db      	uxtb	r3, r3
 800b02e:	2b01      	cmp	r3, #1
 800b030:	d111      	bne.n	800b056 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2202      	movs	r2, #2
 800b036:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	699a      	ldr	r2, [r3, #24]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f022 0201 	bic.w	r2, r2, #1
 800b048:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2200      	movs	r2, #0
 800b04e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800b052:	2300      	movs	r3, #0
 800b054:	e008      	b.n	800b068 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b05c:	f043 0204 	orr.w	r2, r3, #4
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b066:	2301      	movs	r3, #1
  }
}
 800b068:	4618      	mov	r0, r3
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr

0800b074 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b074:	b480      	push	{r7}
 800b076:	b08b      	sub	sp, #44	@ 0x2c
 800b078:	af00      	add	r7, sp, #0
 800b07a:	60f8      	str	r0, [r7, #12]
 800b07c:	60b9      	str	r1, [r7, #8]
 800b07e:	607a      	str	r2, [r7, #4]
 800b080:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800b082:	2300      	movs	r3, #0
 800b084:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b08c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800b08e:	7efb      	ldrb	r3, [r7, #27]
 800b090:	2b02      	cmp	r3, #2
 800b092:	f040 8149 	bne.w	800b328 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	2b40      	cmp	r3, #64	@ 0x40
 800b09a:	d14c      	bne.n	800b136 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b0a4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d109      	bne.n	800b0c0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b0b2:	f043 0220 	orr.w	r2, r3, #32
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b0bc:	2301      	movs	r3, #1
 800b0be:	e13c      	b.n	800b33a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b0c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d109      	bne.n	800b0e4 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b0d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	e12a      	b.n	800b33a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b0ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b0f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b0f4:	d10a      	bne.n	800b10c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b0fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b102:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b106:	d101      	bne.n	800b10c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b108:	2301      	movs	r3, #1
 800b10a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b114:	0a1b      	lsrs	r3, r3, #8
 800b116:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b11a:	69fa      	ldr	r2, [r7, #28]
 800b11c:	4413      	add	r3, r2
 800b11e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b128:	69f9      	ldr	r1, [r7, #28]
 800b12a:	fb01 f303 	mul.w	r3, r1, r3
 800b12e:	009b      	lsls	r3, r3, #2
 800b130:	4413      	add	r3, r2
 800b132:	627b      	str	r3, [r7, #36]	@ 0x24
 800b134:	e068      	b.n	800b208 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	2b41      	cmp	r3, #65	@ 0x41
 800b13a:	d14c      	bne.n	800b1d6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b144:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d109      	bne.n	800b160 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b152:	f043 0220 	orr.w	r2, r3, #32
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	e0ec      	b.n	800b33a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b168:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d109      	bne.n	800b184 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b176:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b180:	2301      	movs	r3, #1
 800b182:	e0da      	b.n	800b33a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b18c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b190:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b194:	d10a      	bne.n	800b1ac <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b19e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b1a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b1a6:	d101      	bne.n	800b1ac <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b1b4:	0a1b      	lsrs	r3, r3, #8
 800b1b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b1ba:	69fa      	ldr	r2, [r7, #28]
 800b1bc:	4413      	add	r3, r2
 800b1be:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1c8:	69f9      	ldr	r1, [r7, #28]
 800b1ca:	fb01 f303 	mul.w	r3, r1, r3
 800b1ce:	009b      	lsls	r3, r3, #2
 800b1d0:	4413      	add	r3, r2
 800b1d2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1d4:	e018      	b.n	800b208 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1da:	68ba      	ldr	r2, [r7, #8]
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d309      	bcc.n	800b1f4 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b1e6:	f043 0220 	orr.w	r2, r3, #32
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e0a2      	b.n	800b33a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1fc:	68b9      	ldr	r1, [r7, #8]
 800b1fe:	fb01 f303 	mul.w	r3, r1, r3
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	4413      	add	r3, r2
 800b206:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	685b      	ldr	r3, [r3, #4]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d107      	bne.n	800b22c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b21c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	0c9b      	lsrs	r3, r3, #18
 800b222:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	601a      	str	r2, [r3, #0]
 800b22a:	e005      	b.n	800b238 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b252:	3304      	adds	r3, #4
 800b254:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	b29a      	uxth	r2, r3
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800b260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	0c1b      	lsrs	r3, r3, #16
 800b266:	f003 020f 	and.w	r2, r3, #15
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	0e1b      	lsrs	r3, r3, #24
 800b28c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	0fda      	lsrs	r2, r3, #31
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a0:	3304      	adds	r3, #4
 800b2a2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	623b      	str	r3, [r7, #32]
 800b2ac:	e00a      	b.n	800b2c4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b2ae:	697a      	ldr	r2, [r7, #20]
 800b2b0:	6a3b      	ldr	r3, [r7, #32]
 800b2b2:	441a      	add	r2, r3
 800b2b4:	6839      	ldr	r1, [r7, #0]
 800b2b6:	6a3b      	ldr	r3, [r7, #32]
 800b2b8:	440b      	add	r3, r1
 800b2ba:	7812      	ldrb	r2, [r2, #0]
 800b2bc:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b2be:	6a3b      	ldr	r3, [r7, #32]
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	623b      	str	r3, [r7, #32]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	4a1f      	ldr	r2, [pc, #124]	@ (800b348 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800b2ca:	5cd3      	ldrb	r3, [r2, r3]
 800b2cc:	461a      	mov	r2, r3
 800b2ce:	6a3b      	ldr	r3, [r7, #32]
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d3ec      	bcc.n	800b2ae <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	2b40      	cmp	r3, #64	@ 0x40
 800b2d8:	d105      	bne.n	800b2e6 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	69fa      	ldr	r2, [r7, #28]
 800b2e0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800b2e4:	e01e      	b.n	800b324 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	2b41      	cmp	r3, #65	@ 0x41
 800b2ea:	d105      	bne.n	800b2f8 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	69fa      	ldr	r2, [r7, #28]
 800b2f2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800b2f6:	e015      	b.n	800b324 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	2b1f      	cmp	r3, #31
 800b2fc:	d808      	bhi.n	800b310 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	2101      	movs	r1, #1
 800b304:	68ba      	ldr	r2, [r7, #8]
 800b306:	fa01 f202 	lsl.w	r2, r1, r2
 800b30a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b30e:	e009      	b.n	800b324 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	f003 021f 	and.w	r2, r3, #31
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	2101      	movs	r1, #1
 800b31c:	fa01 f202 	lsl.w	r2, r1, r2
 800b320:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800b324:	2300      	movs	r3, #0
 800b326:	e008      	b.n	800b33a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b32e:	f043 0208 	orr.w	r2, r3, #8
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b338:	2301      	movs	r3, #1
  }
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	372c      	adds	r7, #44	@ 0x2c
 800b33e:	46bd      	mov	sp, r7
 800b340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b344:	4770      	bx	lr
 800b346:	bf00      	nop
 800b348:	0801f418 	.word	0x0801f418

0800b34c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800b34c:	b480      	push	{r7}
 800b34e:	b087      	sub	sp, #28
 800b350:	af00      	add	r7, sp, #0
 800b352:	60f8      	str	r0, [r7, #12]
 800b354:	60b9      	str	r1, [r7, #8]
 800b356:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b35e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b360:	7dfb      	ldrb	r3, [r7, #23]
 800b362:	2b01      	cmp	r3, #1
 800b364:	d002      	beq.n	800b36c <HAL_FDCAN_ActivateNotification+0x20>
 800b366:	7dfb      	ldrb	r3, [r7, #23]
 800b368:	2b02      	cmp	r3, #2
 800b36a:	d155      	bne.n	800b418 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	4013      	ands	r3, r2
 800b376:	2b00      	cmp	r3, #0
 800b378:	d108      	bne.n	800b38c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f042 0201 	orr.w	r2, r2, #1
 800b388:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b38a:	e014      	b.n	800b3b6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	4013      	ands	r3, r2
 800b396:	68ba      	ldr	r2, [r7, #8]
 800b398:	429a      	cmp	r2, r3
 800b39a:	d108      	bne.n	800b3ae <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f042 0202 	orr.w	r2, r2, #2
 800b3aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b3ac:	e003      	b.n	800b3b6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	2203      	movs	r2, #3
 800b3b4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d009      	beq.n	800b3d4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	430a      	orrs	r2, r1
 800b3d0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d009      	beq.n	800b3f2 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	430a      	orrs	r2, r1
 800b3ee:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b3f8:	68ba      	ldr	r2, [r7, #8]
 800b3fa:	4b0f      	ldr	r3, [pc, #60]	@ (800b438 <HAL_FDCAN_ActivateNotification+0xec>)
 800b3fc:	4013      	ands	r3, r2
 800b3fe:	68fa      	ldr	r2, [r7, #12]
 800b400:	6812      	ldr	r2, [r2, #0]
 800b402:	430b      	orrs	r3, r1
 800b404:	6553      	str	r3, [r2, #84]	@ 0x54
 800b406:	4b0d      	ldr	r3, [pc, #52]	@ (800b43c <HAL_FDCAN_ActivateNotification+0xf0>)
 800b408:	695a      	ldr	r2, [r3, #20]
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	0f9b      	lsrs	r3, r3, #30
 800b40e:	490b      	ldr	r1, [pc, #44]	@ (800b43c <HAL_FDCAN_ActivateNotification+0xf0>)
 800b410:	4313      	orrs	r3, r2
 800b412:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800b414:	2300      	movs	r3, #0
 800b416:	e008      	b.n	800b42a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b41e:	f043 0202 	orr.w	r2, r3, #2
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b428:	2301      	movs	r3, #1
  }
}
 800b42a:	4618      	mov	r0, r3
 800b42c:	371c      	adds	r7, #28
 800b42e:	46bd      	mov	sp, r7
 800b430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b434:	4770      	bx	lr
 800b436:	bf00      	nop
 800b438:	3fcfffff 	.word	0x3fcfffff
 800b43c:	4000a800 	.word	0x4000a800

0800b440 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b096      	sub	sp, #88	@ 0x58
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800b448:	4b9a      	ldr	r3, [pc, #616]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b44a:	691b      	ldr	r3, [r3, #16]
 800b44c:	079b      	lsls	r3, r3, #30
 800b44e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800b450:	4b98      	ldr	r3, [pc, #608]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b452:	695b      	ldr	r3, [r3, #20]
 800b454:	079b      	lsls	r3, r3, #30
 800b456:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b458:	4013      	ands	r3, r2
 800b45a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b462:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b466:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b46e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b470:	4013      	ands	r3, r2
 800b472:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b47a:	f003 030f 	and.w	r3, r3, #15
 800b47e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b486:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b488:	4013      	ands	r3, r2
 800b48a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b492:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b496:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b49e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4aa:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800b4ae:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4b8:	4013      	ands	r3, r2
 800b4ba:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4c2:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800b4c6:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b4d0:	4013      	ands	r3, r2
 800b4d2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800b4e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4e6:	0a1b      	lsrs	r3, r3, #8
 800b4e8:	f003 0301 	and.w	r3, r3, #1
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d010      	beq.n	800b512 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800b4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4f2:	0a1b      	lsrs	r3, r3, #8
 800b4f4:	f003 0301 	and.w	r3, r3, #1
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d00a      	beq.n	800b512 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b504:	651a      	str	r2, [r3, #80]	@ 0x50
 800b506:	4b6b      	ldr	r3, [pc, #428]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b508:	2200      	movs	r2, #0
 800b50a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 fa54 	bl	800b9ba <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800b512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b514:	0a9b      	lsrs	r3, r3, #10
 800b516:	f003 0301 	and.w	r3, r3, #1
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d01d      	beq.n	800b55a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800b51e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b520:	0a9b      	lsrs	r3, r3, #10
 800b522:	f003 0301 	and.w	r3, r3, #1
 800b526:	2b00      	cmp	r3, #0
 800b528:	d017      	beq.n	800b55a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b532:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b53c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b53e:	4013      	ands	r3, r2
 800b540:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b54a:	651a      	str	r2, [r3, #80]	@ 0x50
 800b54c:	4b59      	ldr	r3, [pc, #356]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b54e:	2200      	movs	r2, #0
 800b550:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800b552:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f000 fa07 	bl	800b968 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800b55a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d00d      	beq.n	800b57c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b566:	4b54      	ldr	r3, [pc, #336]	@ (800b6b8 <HAL_FDCAN_IRQHandler+0x278>)
 800b568:	400b      	ands	r3, r1
 800b56a:	6513      	str	r3, [r2, #80]	@ 0x50
 800b56c:	4a51      	ldr	r2, [pc, #324]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b56e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b570:	0f9b      	lsrs	r3, r3, #30
 800b572:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800b574:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f000 f9c0 	bl	800b8fc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800b57c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d00d      	beq.n	800b59e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681a      	ldr	r2, [r3, #0]
 800b586:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b588:	4b4b      	ldr	r3, [pc, #300]	@ (800b6b8 <HAL_FDCAN_IRQHandler+0x278>)
 800b58a:	400b      	ands	r3, r1
 800b58c:	6513      	str	r3, [r2, #80]	@ 0x50
 800b58e:	4a49      	ldr	r2, [pc, #292]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b590:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b592:	0f9b      	lsrs	r3, r3, #30
 800b594:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800b596:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 f9ba 	bl	800b912 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800b59e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d00d      	beq.n	800b5c0 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681a      	ldr	r2, [r3, #0]
 800b5a8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b5aa:	4b43      	ldr	r3, [pc, #268]	@ (800b6b8 <HAL_FDCAN_IRQHandler+0x278>)
 800b5ac:	400b      	ands	r3, r1
 800b5ae:	6513      	str	r3, [r2, #80]	@ 0x50
 800b5b0:	4a40      	ldr	r2, [pc, #256]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b5b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5b4:	0f9b      	lsrs	r3, r3, #30
 800b5b6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800b5b8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f7f7 faee 	bl	8002b9c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800b5c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d00d      	beq.n	800b5e2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681a      	ldr	r2, [r3, #0]
 800b5ca:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b5cc:	4b3a      	ldr	r3, [pc, #232]	@ (800b6b8 <HAL_FDCAN_IRQHandler+0x278>)
 800b5ce:	400b      	ands	r3, r1
 800b5d0:	6513      	str	r3, [r2, #80]	@ 0x50
 800b5d2:	4a38      	ldr	r2, [pc, #224]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b5d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5d6:	0f9b      	lsrs	r3, r3, #30
 800b5d8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800b5da:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f000 f9a3 	bl	800b928 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800b5e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5e4:	0adb      	lsrs	r3, r3, #11
 800b5e6:	f003 0301 	and.w	r3, r3, #1
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d010      	beq.n	800b610 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800b5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5f0:	0adb      	lsrs	r3, r3, #11
 800b5f2:	f003 0301 	and.w	r3, r3, #1
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d00a      	beq.n	800b610 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b602:	651a      	str	r2, [r3, #80]	@ 0x50
 800b604:	4b2b      	ldr	r3, [pc, #172]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b606:	2200      	movs	r2, #0
 800b608:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f000 f997 	bl	800b93e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800b610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b612:	0a5b      	lsrs	r3, r3, #9
 800b614:	f003 0301 	and.w	r3, r3, #1
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d01d      	beq.n	800b658 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800b61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b61e:	0a5b      	lsrs	r3, r3, #9
 800b620:	f003 0301 	and.w	r3, r3, #1
 800b624:	2b00      	cmp	r3, #0
 800b626:	d017      	beq.n	800b658 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b630:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b63a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b63c:	4013      	ands	r3, r2
 800b63e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b648:	651a      	str	r2, [r3, #80]	@ 0x50
 800b64a:	4b1a      	ldr	r3, [pc, #104]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b64c:	2200      	movs	r2, #0
 800b64e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800b650:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 f97d 	bl	800b952 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b65a:	0cdb      	lsrs	r3, r3, #19
 800b65c:	f003 0301 	and.w	r3, r3, #1
 800b660:	2b00      	cmp	r3, #0
 800b662:	d010      	beq.n	800b686 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b666:	0cdb      	lsrs	r3, r3, #19
 800b668:	f003 0301 	and.w	r3, r3, #1
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d00a      	beq.n	800b686 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800b678:	651a      	str	r2, [r3, #80]	@ 0x50
 800b67a:	4b0e      	ldr	r3, [pc, #56]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b67c:	2200      	movs	r2, #0
 800b67e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f000 f97c 	bl	800b97e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800b686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b688:	0c1b      	lsrs	r3, r3, #16
 800b68a:	f003 0301 	and.w	r3, r3, #1
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d016      	beq.n	800b6c0 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800b692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b694:	0c1b      	lsrs	r3, r3, #16
 800b696:	f003 0301 	and.w	r3, r3, #1
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d010      	beq.n	800b6c0 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b6a6:	651a      	str	r2, [r3, #80]	@ 0x50
 800b6a8:	4b02      	ldr	r3, [pc, #8]	@ (800b6b4 <HAL_FDCAN_IRQHandler+0x274>)
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	e004      	b.n	800b6bc <HAL_FDCAN_IRQHandler+0x27c>
 800b6b2:	bf00      	nop
 800b6b4:	4000a800 	.word	0x4000a800
 800b6b8:	3fcfffff 	.word	0x3fcfffff
 800b6bc:	f000 f969 	bl	800b992 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800b6c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6c2:	0c9b      	lsrs	r3, r3, #18
 800b6c4:	f003 0301 	and.w	r3, r3, #1
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d010      	beq.n	800b6ee <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800b6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6ce:	0c9b      	lsrs	r3, r3, #18
 800b6d0:	f003 0301 	and.w	r3, r3, #1
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d00a      	beq.n	800b6ee <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b6e0:	651a      	str	r2, [r3, #80]	@ 0x50
 800b6e2:	4b83      	ldr	r3, [pc, #524]	@ (800b8f0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f000 f95c 	bl	800b9a6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800b6ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6f0:	0c5b      	lsrs	r3, r3, #17
 800b6f2:	f003 0301 	and.w	r3, r3, #1
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d015      	beq.n	800b726 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800b6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6fc:	0c5b      	lsrs	r3, r3, #17
 800b6fe:	f003 0301 	and.w	r3, r3, #1
 800b702:	2b00      	cmp	r3, #0
 800b704:	d00f      	beq.n	800b726 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b70e:	651a      	str	r2, [r3, #80]	@ 0x50
 800b710:	4b77      	ldr	r3, [pc, #476]	@ (800b8f0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b712:	2200      	movs	r2, #0
 800b714:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b71c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800b726:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00d      	beq.n	800b748 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681a      	ldr	r2, [r3, #0]
 800b730:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b732:	4b70      	ldr	r3, [pc, #448]	@ (800b8f4 <HAL_FDCAN_IRQHandler+0x4b4>)
 800b734:	400b      	ands	r3, r1
 800b736:	6513      	str	r3, [r2, #80]	@ 0x50
 800b738:	4a6d      	ldr	r2, [pc, #436]	@ (800b8f0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b73a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b73c:	0f9b      	lsrs	r3, r3, #30
 800b73e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800b740:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f000 f94d 	bl	800b9e2 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800b748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d011      	beq.n	800b772 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b754:	4b67      	ldr	r3, [pc, #412]	@ (800b8f4 <HAL_FDCAN_IRQHandler+0x4b4>)
 800b756:	400b      	ands	r3, r1
 800b758:	6513      	str	r3, [r2, #80]	@ 0x50
 800b75a:	4a65      	ldr	r2, [pc, #404]	@ (800b8f0 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b75c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b75e:	0f9b      	lsrs	r3, r3, #30
 800b760:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b76a:	431a      	orrs	r2, r3
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	4a60      	ldr	r2, [pc, #384]	@ (800b8f8 <HAL_FDCAN_IRQHandler+0x4b8>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	f040 80ac 	bne.w	800b8d6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	685b      	ldr	r3, [r3, #4]
 800b782:	689b      	ldr	r3, [r3, #8]
 800b784:	f003 0303 	and.w	r3, r3, #3
 800b788:	2b00      	cmp	r3, #0
 800b78a:	f000 80a4 	beq.w	800b8d6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	6a1b      	ldr	r3, [r3, #32]
 800b794:	f003 030f 	and.w	r3, r3, #15
 800b798:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7a2:	4013      	ands	r3, r2
 800b7a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	6a1b      	ldr	r3, [r3, #32]
 800b7ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b7b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b7ba:	4013      	ands	r3, r2
 800b7bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	6a1b      	ldr	r3, [r3, #32]
 800b7c4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800b7c8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b7d2:	4013      	ands	r3, r2
 800b7d4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	6a1b      	ldr	r3, [r3, #32]
 800b7dc:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800b7e0:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	685b      	ldr	r3, [r3, #4]
 800b7e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7e8:	6a3a      	ldr	r2, [r7, #32]
 800b7ea:	4013      	ands	r3, r2
 800b7ec:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	685b      	ldr	r3, [r3, #4]
 800b7f2:	6a1b      	ldr	r3, [r3, #32]
 800b7f4:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 800b7f8:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	685b      	ldr	r3, [r3, #4]
 800b7fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b800:	69fa      	ldr	r2, [r7, #28]
 800b802:	4013      	ands	r3, r2
 800b804:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b80c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	685b      	ldr	r3, [r3, #4]
 800b812:	6a1b      	ldr	r3, [r3, #32]
 800b814:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800b816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d007      	beq.n	800b82c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	685b      	ldr	r3, [r3, #4]
 800b820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b822:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800b824:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f000 f8e6 	bl	800b9f8 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800b82c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d007      	beq.n	800b842 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b838:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800b83a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 f8e6 	bl	800ba0e <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800b842:	69bb      	ldr	r3, [r7, #24]
 800b844:	099b      	lsrs	r3, r3, #6
 800b846:	f003 0301 	and.w	r3, r3, #1
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d01a      	beq.n	800b884 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800b84e:	697b      	ldr	r3, [r7, #20]
 800b850:	099b      	lsrs	r3, r3, #6
 800b852:	f003 0301 	and.w	r3, r3, #1
 800b856:	2b00      	cmp	r3, #0
 800b858:	d014      	beq.n	800b884 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b860:	0c1b      	lsrs	r3, r3, #16
 800b862:	b29b      	uxth	r3, r3
 800b864:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	685b      	ldr	r3, [r3, #4]
 800b86a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b86c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b870:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	2240      	movs	r2, #64	@ 0x40
 800b878:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800b87a:	68fa      	ldr	r2, [r7, #12]
 800b87c:	6939      	ldr	r1, [r7, #16]
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f000 f8d0 	bl	800ba24 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800b884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b886:	2b00      	cmp	r3, #0
 800b888:	d007      	beq.n	800b89a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b890:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800b892:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f000 f8d1 	bl	800ba3c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800b89a:	6a3b      	ldr	r3, [r7, #32]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d00b      	beq.n	800b8b8 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	685b      	ldr	r3, [r3, #4]
 800b8a4:	6a3a      	ldr	r2, [r7, #32]
 800b8a6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b8ae:	6a3b      	ldr	r3, [r7, #32]
 800b8b0:	431a      	orrs	r2, r3
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800b8b8:	69fb      	ldr	r3, [r7, #28]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d00b      	beq.n	800b8d6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	685b      	ldr	r3, [r3, #4]
 800b8c2:	69fa      	ldr	r2, [r7, #28]
 800b8c4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b8cc:	69fb      	ldr	r3, [r7, #28]
 800b8ce:	431a      	orrs	r2, r3
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d002      	beq.n	800b8e6 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800b8e0:	6878      	ldr	r0, [r7, #4]
 800b8e2:	f000 f874 	bl	800b9ce <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800b8e6:	bf00      	nop
 800b8e8:	3758      	adds	r7, #88	@ 0x58
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}
 800b8ee:	bf00      	nop
 800b8f0:	4000a800 	.word	0x4000a800
 800b8f4:	3fcfffff 	.word	0x3fcfffff
 800b8f8:	4000a000 	.word	0x4000a000

0800b8fc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b083      	sub	sp, #12
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800b906:	bf00      	nop
 800b908:	370c      	adds	r7, #12
 800b90a:	46bd      	mov	sp, r7
 800b90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b910:	4770      	bx	lr

0800b912 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800b912:	b480      	push	{r7}
 800b914:	b083      	sub	sp, #12
 800b916:	af00      	add	r7, sp, #0
 800b918:	6078      	str	r0, [r7, #4]
 800b91a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800b91c:	bf00      	nop
 800b91e:	370c      	adds	r7, #12
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr

0800b928 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800b928:	b480      	push	{r7}
 800b92a:	b083      	sub	sp, #12
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
 800b930:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800b932:	bf00      	nop
 800b934:	370c      	adds	r7, #12
 800b936:	46bd      	mov	sp, r7
 800b938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93c:	4770      	bx	lr

0800b93e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b93e:	b480      	push	{r7}
 800b940:	b083      	sub	sp, #12
 800b942:	af00      	add	r7, sp, #0
 800b944:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800b946:	bf00      	nop
 800b948:	370c      	adds	r7, #12
 800b94a:	46bd      	mov	sp, r7
 800b94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b950:	4770      	bx	lr

0800b952 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b952:	b480      	push	{r7}
 800b954:	b083      	sub	sp, #12
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
 800b95a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800b95c:	bf00      	nop
 800b95e:	370c      	adds	r7, #12
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr

0800b968 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b968:	b480      	push	{r7}
 800b96a:	b083      	sub	sp, #12
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800b972:	bf00      	nop
 800b974:	370c      	adds	r7, #12
 800b976:	46bd      	mov	sp, r7
 800b978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97c:	4770      	bx	lr

0800b97e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b97e:	b480      	push	{r7}
 800b980:	b083      	sub	sp, #12
 800b982:	af00      	add	r7, sp, #0
 800b984:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800b986:	bf00      	nop
 800b988:	370c      	adds	r7, #12
 800b98a:	46bd      	mov	sp, r7
 800b98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b990:	4770      	bx	lr

0800b992 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b992:	b480      	push	{r7}
 800b994:	b083      	sub	sp, #12
 800b996:	af00      	add	r7, sp, #0
 800b998:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800b99a:	bf00      	nop
 800b99c:	370c      	adds	r7, #12
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a4:	4770      	bx	lr

0800b9a6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b9a6:	b480      	push	{r7}
 800b9a8:	b083      	sub	sp, #12
 800b9aa:	af00      	add	r7, sp, #0
 800b9ac:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800b9ae:	bf00      	nop
 800b9b0:	370c      	adds	r7, #12
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b8:	4770      	bx	lr

0800b9ba <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b9ba:	b480      	push	{r7}
 800b9bc:	b083      	sub	sp, #12
 800b9be:	af00      	add	r7, sp, #0
 800b9c0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800b9c2:	bf00      	nop
 800b9c4:	370c      	adds	r7, #12
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9cc:	4770      	bx	lr

0800b9ce <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b9ce:	b480      	push	{r7}
 800b9d0:	b083      	sub	sp, #12
 800b9d2:	af00      	add	r7, sp, #0
 800b9d4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800b9d6:	bf00      	nop
 800b9d8:	370c      	adds	r7, #12
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e0:	4770      	bx	lr

0800b9e2 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800b9e2:	b480      	push	{r7}
 800b9e4:	b083      	sub	sp, #12
 800b9e6:	af00      	add	r7, sp, #0
 800b9e8:	6078      	str	r0, [r7, #4]
 800b9ea:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800b9ec:	bf00      	nop
 800b9ee:	370c      	adds	r7, #12
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f6:	4770      	bx	lr

0800b9f8 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b083      	sub	sp, #12
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
 800ba00:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800ba02:	bf00      	nop
 800ba04:	370c      	adds	r7, #12
 800ba06:	46bd      	mov	sp, r7
 800ba08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0c:	4770      	bx	lr

0800ba0e <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800ba0e:	b480      	push	{r7}
 800ba10:	b083      	sub	sp, #12
 800ba12:	af00      	add	r7, sp, #0
 800ba14:	6078      	str	r0, [r7, #4]
 800ba16:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800ba18:	bf00      	nop
 800ba1a:	370c      	adds	r7, #12
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba22:	4770      	bx	lr

0800ba24 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800ba24:	b480      	push	{r7}
 800ba26:	b085      	sub	sp, #20
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	60f8      	str	r0, [r7, #12]
 800ba2c:	60b9      	str	r1, [r7, #8]
 800ba2e:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800ba30:	bf00      	nop
 800ba32:	3714      	adds	r7, #20
 800ba34:	46bd      	mov	sp, r7
 800ba36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3a:	4770      	bx	lr

0800ba3c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	b083      	sub	sp, #12
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
 800ba44:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800ba46:	bf00      	nop
 800ba48:	370c      	adds	r7, #12
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba50:	4770      	bx	lr
	...

0800ba54 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800ba54:	b480      	push	{r7}
 800ba56:	b085      	sub	sp, #20
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba60:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800ba6a:	4ba7      	ldr	r3, [pc, #668]	@ (800bd08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800ba6c:	4013      	ands	r3, r2
 800ba6e:	68ba      	ldr	r2, [r7, #8]
 800ba70:	0091      	lsls	r1, r2, #2
 800ba72:	687a      	ldr	r2, [r7, #4]
 800ba74:	6812      	ldr	r2, [r2, #0]
 800ba76:	430b      	orrs	r3, r1
 800ba78:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba84:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba8c:	041a      	lsls	r2, r3, #16
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	430a      	orrs	r2, r1
 800ba94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba9c:	68ba      	ldr	r2, [r7, #8]
 800ba9e:	4413      	add	r3, r2
 800baa0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800baaa:	4b97      	ldr	r3, [pc, #604]	@ (800bd08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800baac:	4013      	ands	r3, r2
 800baae:	68ba      	ldr	r2, [r7, #8]
 800bab0:	0091      	lsls	r1, r2, #2
 800bab2:	687a      	ldr	r2, [r7, #4]
 800bab4:	6812      	ldr	r2, [r2, #0]
 800bab6:	430b      	orrs	r3, r1
 800bab8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bac4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bacc:	041a      	lsls	r2, r3, #16
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	430a      	orrs	r2, r1
 800bad4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800badc:	005b      	lsls	r3, r3, #1
 800bade:	68ba      	ldr	r2, [r7, #8]
 800bae0:	4413      	add	r3, r2
 800bae2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800baec:	4b86      	ldr	r3, [pc, #536]	@ (800bd08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800baee:	4013      	ands	r3, r2
 800baf0:	68ba      	ldr	r2, [r7, #8]
 800baf2:	0091      	lsls	r1, r2, #2
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	6812      	ldr	r2, [r2, #0]
 800baf8:	430b      	orrs	r3, r1
 800bafa:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bb06:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb0e:	041a      	lsls	r2, r3, #16
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	430a      	orrs	r2, r1
 800bb16:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb1e:	687a      	ldr	r2, [r7, #4]
 800bb20:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800bb22:	fb02 f303 	mul.w	r3, r2, r3
 800bb26:	68ba      	ldr	r2, [r7, #8]
 800bb28:	4413      	add	r3, r2
 800bb2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800bb34:	4b74      	ldr	r3, [pc, #464]	@ (800bd08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb36:	4013      	ands	r3, r2
 800bb38:	68ba      	ldr	r2, [r7, #8]
 800bb3a:	0091      	lsls	r1, r2, #2
 800bb3c:	687a      	ldr	r2, [r7, #4]
 800bb3e:	6812      	ldr	r2, [r2, #0]
 800bb40:	430b      	orrs	r3, r1
 800bb42:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bb4e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb56:	041a      	lsls	r2, r3, #16
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	430a      	orrs	r2, r1
 800bb5e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb66:	687a      	ldr	r2, [r7, #4]
 800bb68:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800bb6a:	fb02 f303 	mul.w	r3, r2, r3
 800bb6e:	68ba      	ldr	r2, [r7, #8]
 800bb70:	4413      	add	r3, r2
 800bb72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800bb7c:	4b62      	ldr	r3, [pc, #392]	@ (800bd08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb7e:	4013      	ands	r3, r2
 800bb80:	68ba      	ldr	r2, [r7, #8]
 800bb82:	0091      	lsls	r1, r2, #2
 800bb84:	687a      	ldr	r2, [r7, #4]
 800bb86:	6812      	ldr	r2, [r2, #0]
 800bb88:	430b      	orrs	r3, r1
 800bb8a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb92:	687a      	ldr	r2, [r7, #4]
 800bb94:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800bb96:	fb02 f303 	mul.w	r3, r2, r3
 800bb9a:	68ba      	ldr	r2, [r7, #8]
 800bb9c:	4413      	add	r3, r2
 800bb9e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800bba8:	4b57      	ldr	r3, [pc, #348]	@ (800bd08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bbaa:	4013      	ands	r3, r2
 800bbac:	68ba      	ldr	r2, [r7, #8]
 800bbae:	0091      	lsls	r1, r2, #2
 800bbb0:	687a      	ldr	r2, [r7, #4]
 800bbb2:	6812      	ldr	r2, [r2, #0]
 800bbb4:	430b      	orrs	r3, r1
 800bbb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bbc2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbca:	041a      	lsls	r2, r3, #16
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	430a      	orrs	r2, r1
 800bbd2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbda:	005b      	lsls	r3, r3, #1
 800bbdc:	68ba      	ldr	r2, [r7, #8]
 800bbde:	4413      	add	r3, r2
 800bbe0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800bbea:	4b47      	ldr	r3, [pc, #284]	@ (800bd08 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bbec:	4013      	ands	r3, r2
 800bbee:	68ba      	ldr	r2, [r7, #8]
 800bbf0:	0091      	lsls	r1, r2, #2
 800bbf2:	687a      	ldr	r2, [r7, #4]
 800bbf4:	6812      	ldr	r2, [r2, #0]
 800bbf6:	430b      	orrs	r3, r1
 800bbf8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bc04:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc0c:	041a      	lsls	r2, r3, #16
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	430a      	orrs	r2, r1
 800bc14:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bc20:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc28:	061a      	lsls	r2, r3, #24
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	430a      	orrs	r2, r1
 800bc30:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bc38:	4b34      	ldr	r3, [pc, #208]	@ (800bd0c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800bc3a:	4413      	add	r3, r2
 800bc3c:	009a      	lsls	r2, r3, #2
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc4a:	009b      	lsls	r3, r3, #2
 800bc4c:	441a      	add	r2, r3
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc5a:	00db      	lsls	r3, r3, #3
 800bc5c:	441a      	add	r2, r3
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc6a:	6879      	ldr	r1, [r7, #4]
 800bc6c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800bc6e:	fb01 f303 	mul.w	r3, r1, r3
 800bc72:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800bc74:	441a      	add	r2, r3
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc82:	6879      	ldr	r1, [r7, #4]
 800bc84:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800bc86:	fb01 f303 	mul.w	r3, r1, r3
 800bc8a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800bc8c:	441a      	add	r2, r3
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc9a:	6879      	ldr	r1, [r7, #4]
 800bc9c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800bc9e:	fb01 f303 	mul.w	r3, r1, r3
 800bca2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bca4:	441a      	add	r2, r3
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcb6:	00db      	lsls	r3, r3, #3
 800bcb8:	441a      	add	r2, r3
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bcca:	6879      	ldr	r1, [r7, #4]
 800bccc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bcce:	fb01 f303 	mul.w	r3, r1, r3
 800bcd2:	009b      	lsls	r3, r3, #2
 800bcd4:	441a      	add	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bce6:	6879      	ldr	r1, [r7, #4]
 800bce8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bcea:	fb01 f303 	mul.w	r3, r1, r3
 800bcee:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bcf0:	441a      	add	r2, r3
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcfe:	4a04      	ldr	r2, [pc, #16]	@ (800bd10 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d915      	bls.n	800bd30 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800bd04:	e006      	b.n	800bd14 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800bd06:	bf00      	nop
 800bd08:	ffff0003 	.word	0xffff0003
 800bd0c:	10002b00 	.word	0x10002b00
 800bd10:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bd1a:	f043 0220 	orr.w	r2, r3, #32
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2203      	movs	r2, #3
 800bd28:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	e010      	b.n	800bd52 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd34:	60fb      	str	r3, [r7, #12]
 800bd36:	e005      	b.n	800bd44 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	3304      	adds	r3, #4
 800bd42:	60fb      	str	r3, [r7, #12]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd4a:	68fa      	ldr	r2, [r7, #12]
 800bd4c:	429a      	cmp	r2, r3
 800bd4e:	d3f3      	bcc.n	800bd38 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800bd50:	2300      	movs	r3, #0
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	3714      	adds	r7, #20
 800bd56:	46bd      	mov	sp, r7
 800bd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5c:	4770      	bx	lr
 800bd5e:	bf00      	nop

0800bd60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b089      	sub	sp, #36	@ 0x24
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800bd6e:	4b86      	ldr	r3, [pc, #536]	@ (800bf88 <HAL_GPIO_Init+0x228>)
 800bd70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800bd72:	e18c      	b.n	800c08e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	681a      	ldr	r2, [r3, #0]
 800bd78:	2101      	movs	r1, #1
 800bd7a:	69fb      	ldr	r3, [r7, #28]
 800bd7c:	fa01 f303 	lsl.w	r3, r1, r3
 800bd80:	4013      	ands	r3, r2
 800bd82:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	f000 817e 	beq.w	800c088 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	685b      	ldr	r3, [r3, #4]
 800bd90:	f003 0303 	and.w	r3, r3, #3
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d005      	beq.n	800bda4 <HAL_GPIO_Init+0x44>
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	685b      	ldr	r3, [r3, #4]
 800bd9c:	f003 0303 	and.w	r3, r3, #3
 800bda0:	2b02      	cmp	r3, #2
 800bda2:	d130      	bne.n	800be06 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	689b      	ldr	r3, [r3, #8]
 800bda8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800bdaa:	69fb      	ldr	r3, [r7, #28]
 800bdac:	005b      	lsls	r3, r3, #1
 800bdae:	2203      	movs	r2, #3
 800bdb0:	fa02 f303 	lsl.w	r3, r2, r3
 800bdb4:	43db      	mvns	r3, r3
 800bdb6:	69ba      	ldr	r2, [r7, #24]
 800bdb8:	4013      	ands	r3, r2
 800bdba:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	68da      	ldr	r2, [r3, #12]
 800bdc0:	69fb      	ldr	r3, [r7, #28]
 800bdc2:	005b      	lsls	r3, r3, #1
 800bdc4:	fa02 f303 	lsl.w	r3, r2, r3
 800bdc8:	69ba      	ldr	r2, [r7, #24]
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	69ba      	ldr	r2, [r7, #24]
 800bdd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bdda:	2201      	movs	r2, #1
 800bddc:	69fb      	ldr	r3, [r7, #28]
 800bdde:	fa02 f303 	lsl.w	r3, r2, r3
 800bde2:	43db      	mvns	r3, r3
 800bde4:	69ba      	ldr	r2, [r7, #24]
 800bde6:	4013      	ands	r3, r2
 800bde8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	685b      	ldr	r3, [r3, #4]
 800bdee:	091b      	lsrs	r3, r3, #4
 800bdf0:	f003 0201 	and.w	r2, r3, #1
 800bdf4:	69fb      	ldr	r3, [r7, #28]
 800bdf6:	fa02 f303 	lsl.w	r3, r2, r3
 800bdfa:	69ba      	ldr	r2, [r7, #24]
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	69ba      	ldr	r2, [r7, #24]
 800be04:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	685b      	ldr	r3, [r3, #4]
 800be0a:	f003 0303 	and.w	r3, r3, #3
 800be0e:	2b03      	cmp	r3, #3
 800be10:	d017      	beq.n	800be42 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	68db      	ldr	r3, [r3, #12]
 800be16:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800be18:	69fb      	ldr	r3, [r7, #28]
 800be1a:	005b      	lsls	r3, r3, #1
 800be1c:	2203      	movs	r2, #3
 800be1e:	fa02 f303 	lsl.w	r3, r2, r3
 800be22:	43db      	mvns	r3, r3
 800be24:	69ba      	ldr	r2, [r7, #24]
 800be26:	4013      	ands	r3, r2
 800be28:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	689a      	ldr	r2, [r3, #8]
 800be2e:	69fb      	ldr	r3, [r7, #28]
 800be30:	005b      	lsls	r3, r3, #1
 800be32:	fa02 f303 	lsl.w	r3, r2, r3
 800be36:	69ba      	ldr	r2, [r7, #24]
 800be38:	4313      	orrs	r3, r2
 800be3a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	69ba      	ldr	r2, [r7, #24]
 800be40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	685b      	ldr	r3, [r3, #4]
 800be46:	f003 0303 	and.w	r3, r3, #3
 800be4a:	2b02      	cmp	r3, #2
 800be4c:	d123      	bne.n	800be96 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800be4e:	69fb      	ldr	r3, [r7, #28]
 800be50:	08da      	lsrs	r2, r3, #3
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	3208      	adds	r2, #8
 800be56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800be5c:	69fb      	ldr	r3, [r7, #28]
 800be5e:	f003 0307 	and.w	r3, r3, #7
 800be62:	009b      	lsls	r3, r3, #2
 800be64:	220f      	movs	r2, #15
 800be66:	fa02 f303 	lsl.w	r3, r2, r3
 800be6a:	43db      	mvns	r3, r3
 800be6c:	69ba      	ldr	r2, [r7, #24]
 800be6e:	4013      	ands	r3, r2
 800be70:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	691a      	ldr	r2, [r3, #16]
 800be76:	69fb      	ldr	r3, [r7, #28]
 800be78:	f003 0307 	and.w	r3, r3, #7
 800be7c:	009b      	lsls	r3, r3, #2
 800be7e:	fa02 f303 	lsl.w	r3, r2, r3
 800be82:	69ba      	ldr	r2, [r7, #24]
 800be84:	4313      	orrs	r3, r2
 800be86:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800be88:	69fb      	ldr	r3, [r7, #28]
 800be8a:	08da      	lsrs	r2, r3, #3
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	3208      	adds	r2, #8
 800be90:	69b9      	ldr	r1, [r7, #24]
 800be92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800be9c:	69fb      	ldr	r3, [r7, #28]
 800be9e:	005b      	lsls	r3, r3, #1
 800bea0:	2203      	movs	r2, #3
 800bea2:	fa02 f303 	lsl.w	r3, r2, r3
 800bea6:	43db      	mvns	r3, r3
 800bea8:	69ba      	ldr	r2, [r7, #24]
 800beaa:	4013      	ands	r3, r2
 800beac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	685b      	ldr	r3, [r3, #4]
 800beb2:	f003 0203 	and.w	r2, r3, #3
 800beb6:	69fb      	ldr	r3, [r7, #28]
 800beb8:	005b      	lsls	r3, r3, #1
 800beba:	fa02 f303 	lsl.w	r3, r2, r3
 800bebe:	69ba      	ldr	r2, [r7, #24]
 800bec0:	4313      	orrs	r3, r2
 800bec2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	69ba      	ldr	r2, [r7, #24]
 800bec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	f000 80d8 	beq.w	800c088 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bed8:	4b2c      	ldr	r3, [pc, #176]	@ (800bf8c <HAL_GPIO_Init+0x22c>)
 800beda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bede:	4a2b      	ldr	r2, [pc, #172]	@ (800bf8c <HAL_GPIO_Init+0x22c>)
 800bee0:	f043 0302 	orr.w	r3, r3, #2
 800bee4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800bee8:	4b28      	ldr	r3, [pc, #160]	@ (800bf8c <HAL_GPIO_Init+0x22c>)
 800beea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800beee:	f003 0302 	and.w	r3, r3, #2
 800bef2:	60fb      	str	r3, [r7, #12]
 800bef4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bef6:	4a26      	ldr	r2, [pc, #152]	@ (800bf90 <HAL_GPIO_Init+0x230>)
 800bef8:	69fb      	ldr	r3, [r7, #28]
 800befa:	089b      	lsrs	r3, r3, #2
 800befc:	3302      	adds	r3, #2
 800befe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800bf04:	69fb      	ldr	r3, [r7, #28]
 800bf06:	f003 0303 	and.w	r3, r3, #3
 800bf0a:	009b      	lsls	r3, r3, #2
 800bf0c:	220f      	movs	r2, #15
 800bf0e:	fa02 f303 	lsl.w	r3, r2, r3
 800bf12:	43db      	mvns	r3, r3
 800bf14:	69ba      	ldr	r2, [r7, #24]
 800bf16:	4013      	ands	r3, r2
 800bf18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	4a1d      	ldr	r2, [pc, #116]	@ (800bf94 <HAL_GPIO_Init+0x234>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d04a      	beq.n	800bfb8 <HAL_GPIO_Init+0x258>
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	4a1c      	ldr	r2, [pc, #112]	@ (800bf98 <HAL_GPIO_Init+0x238>)
 800bf26:	4293      	cmp	r3, r2
 800bf28:	d02b      	beq.n	800bf82 <HAL_GPIO_Init+0x222>
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	4a1b      	ldr	r2, [pc, #108]	@ (800bf9c <HAL_GPIO_Init+0x23c>)
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	d025      	beq.n	800bf7e <HAL_GPIO_Init+0x21e>
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	4a1a      	ldr	r2, [pc, #104]	@ (800bfa0 <HAL_GPIO_Init+0x240>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d01f      	beq.n	800bf7a <HAL_GPIO_Init+0x21a>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	4a19      	ldr	r2, [pc, #100]	@ (800bfa4 <HAL_GPIO_Init+0x244>)
 800bf3e:	4293      	cmp	r3, r2
 800bf40:	d019      	beq.n	800bf76 <HAL_GPIO_Init+0x216>
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	4a18      	ldr	r2, [pc, #96]	@ (800bfa8 <HAL_GPIO_Init+0x248>)
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d013      	beq.n	800bf72 <HAL_GPIO_Init+0x212>
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	4a17      	ldr	r2, [pc, #92]	@ (800bfac <HAL_GPIO_Init+0x24c>)
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	d00d      	beq.n	800bf6e <HAL_GPIO_Init+0x20e>
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	4a16      	ldr	r2, [pc, #88]	@ (800bfb0 <HAL_GPIO_Init+0x250>)
 800bf56:	4293      	cmp	r3, r2
 800bf58:	d007      	beq.n	800bf6a <HAL_GPIO_Init+0x20a>
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	4a15      	ldr	r2, [pc, #84]	@ (800bfb4 <HAL_GPIO_Init+0x254>)
 800bf5e:	4293      	cmp	r3, r2
 800bf60:	d101      	bne.n	800bf66 <HAL_GPIO_Init+0x206>
 800bf62:	2309      	movs	r3, #9
 800bf64:	e029      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf66:	230a      	movs	r3, #10
 800bf68:	e027      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf6a:	2307      	movs	r3, #7
 800bf6c:	e025      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf6e:	2306      	movs	r3, #6
 800bf70:	e023      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf72:	2305      	movs	r3, #5
 800bf74:	e021      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf76:	2304      	movs	r3, #4
 800bf78:	e01f      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf7a:	2303      	movs	r3, #3
 800bf7c:	e01d      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf7e:	2302      	movs	r3, #2
 800bf80:	e01b      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf82:	2301      	movs	r3, #1
 800bf84:	e019      	b.n	800bfba <HAL_GPIO_Init+0x25a>
 800bf86:	bf00      	nop
 800bf88:	58000080 	.word	0x58000080
 800bf8c:	58024400 	.word	0x58024400
 800bf90:	58000400 	.word	0x58000400
 800bf94:	58020000 	.word	0x58020000
 800bf98:	58020400 	.word	0x58020400
 800bf9c:	58020800 	.word	0x58020800
 800bfa0:	58020c00 	.word	0x58020c00
 800bfa4:	58021000 	.word	0x58021000
 800bfa8:	58021400 	.word	0x58021400
 800bfac:	58021800 	.word	0x58021800
 800bfb0:	58021c00 	.word	0x58021c00
 800bfb4:	58022400 	.word	0x58022400
 800bfb8:	2300      	movs	r3, #0
 800bfba:	69fa      	ldr	r2, [r7, #28]
 800bfbc:	f002 0203 	and.w	r2, r2, #3
 800bfc0:	0092      	lsls	r2, r2, #2
 800bfc2:	4093      	lsls	r3, r2
 800bfc4:	69ba      	ldr	r2, [r7, #24]
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bfca:	4938      	ldr	r1, [pc, #224]	@ (800c0ac <HAL_GPIO_Init+0x34c>)
 800bfcc:	69fb      	ldr	r3, [r7, #28]
 800bfce:	089b      	lsrs	r3, r3, #2
 800bfd0:	3302      	adds	r3, #2
 800bfd2:	69ba      	ldr	r2, [r7, #24]
 800bfd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800bfd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	43db      	mvns	r3, r3
 800bfe4:	69ba      	ldr	r2, [r7, #24]
 800bfe6:	4013      	ands	r3, r2
 800bfe8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	685b      	ldr	r3, [r3, #4]
 800bfee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d003      	beq.n	800bffe <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800bff6:	69ba      	ldr	r2, [r7, #24]
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	4313      	orrs	r3, r2
 800bffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800bffe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c002:	69bb      	ldr	r3, [r7, #24]
 800c004:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800c006:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c00a:	685b      	ldr	r3, [r3, #4]
 800c00c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c00e:	693b      	ldr	r3, [r7, #16]
 800c010:	43db      	mvns	r3, r3
 800c012:	69ba      	ldr	r2, [r7, #24]
 800c014:	4013      	ands	r3, r2
 800c016:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	685b      	ldr	r3, [r3, #4]
 800c01c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c020:	2b00      	cmp	r3, #0
 800c022:	d003      	beq.n	800c02c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800c024:	69ba      	ldr	r2, [r7, #24]
 800c026:	693b      	ldr	r3, [r7, #16]
 800c028:	4313      	orrs	r3, r2
 800c02a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800c02c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c030:	69bb      	ldr	r3, [r7, #24]
 800c032:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800c034:	697b      	ldr	r3, [r7, #20]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c03a:	693b      	ldr	r3, [r7, #16]
 800c03c:	43db      	mvns	r3, r3
 800c03e:	69ba      	ldr	r2, [r7, #24]
 800c040:	4013      	ands	r3, r2
 800c042:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	685b      	ldr	r3, [r3, #4]
 800c048:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d003      	beq.n	800c058 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800c050:	69ba      	ldr	r2, [r7, #24]
 800c052:	693b      	ldr	r3, [r7, #16]
 800c054:	4313      	orrs	r3, r2
 800c056:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800c058:	697b      	ldr	r3, [r7, #20]
 800c05a:	69ba      	ldr	r2, [r7, #24]
 800c05c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c064:	693b      	ldr	r3, [r7, #16]
 800c066:	43db      	mvns	r3, r3
 800c068:	69ba      	ldr	r2, [r7, #24]
 800c06a:	4013      	ands	r3, r2
 800c06c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c076:	2b00      	cmp	r3, #0
 800c078:	d003      	beq.n	800c082 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800c07a:	69ba      	ldr	r2, [r7, #24]
 800c07c:	693b      	ldr	r3, [r7, #16]
 800c07e:	4313      	orrs	r3, r2
 800c080:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800c082:	697b      	ldr	r3, [r7, #20]
 800c084:	69ba      	ldr	r2, [r7, #24]
 800c086:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800c088:	69fb      	ldr	r3, [r7, #28]
 800c08a:	3301      	adds	r3, #1
 800c08c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	681a      	ldr	r2, [r3, #0]
 800c092:	69fb      	ldr	r3, [r7, #28]
 800c094:	fa22 f303 	lsr.w	r3, r2, r3
 800c098:	2b00      	cmp	r3, #0
 800c09a:	f47f ae6b 	bne.w	800bd74 <HAL_GPIO_Init+0x14>
  }
}
 800c09e:	bf00      	nop
 800c0a0:	bf00      	nop
 800c0a2:	3724      	adds	r7, #36	@ 0x24
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0aa:	4770      	bx	lr
 800c0ac:	58000400 	.word	0x58000400

0800c0b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b083      	sub	sp, #12
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	807b      	strh	r3, [r7, #2]
 800c0bc:	4613      	mov	r3, r2
 800c0be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c0c0:	787b      	ldrb	r3, [r7, #1]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d003      	beq.n	800c0ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c0c6:	887a      	ldrh	r2, [r7, #2]
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800c0cc:	e003      	b.n	800c0d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800c0ce:	887b      	ldrh	r3, [r7, #2]
 800c0d0:	041a      	lsls	r2, r3, #16
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	619a      	str	r2, [r3, #24]
}
 800c0d6:	bf00      	nop
 800c0d8:	370c      	adds	r7, #12
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr

0800c0e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c0e2:	b480      	push	{r7}
 800c0e4:	b085      	sub	sp, #20
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	6078      	str	r0, [r7, #4]
 800c0ea:	460b      	mov	r3, r1
 800c0ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	695b      	ldr	r3, [r3, #20]
 800c0f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800c0f4:	887a      	ldrh	r2, [r7, #2]
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	4013      	ands	r3, r2
 800c0fa:	041a      	lsls	r2, r3, #16
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	43d9      	mvns	r1, r3
 800c100:	887b      	ldrh	r3, [r7, #2]
 800c102:	400b      	ands	r3, r1
 800c104:	431a      	orrs	r2, r3
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	619a      	str	r2, [r3, #24]
}
 800c10a:	bf00      	nop
 800c10c:	3714      	adds	r7, #20
 800c10e:	46bd      	mov	sp, r7
 800c110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c114:	4770      	bx	lr

0800c116 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b082      	sub	sp, #8
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	4603      	mov	r3, r0
 800c11e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800c120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c124:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c128:	88fb      	ldrh	r3, [r7, #6]
 800c12a:	4013      	ands	r3, r2
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d008      	beq.n	800c142 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c130:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c134:	88fb      	ldrh	r3, [r7, #6]
 800c136:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c13a:	88fb      	ldrh	r3, [r7, #6]
 800c13c:	4618      	mov	r0, r3
 800c13e:	f000 f804 	bl	800c14a <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800c142:	bf00      	nop
 800c144:	3708      	adds	r7, #8
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}

0800c14a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800c14a:	b480      	push	{r7}
 800c14c:	b083      	sub	sp, #12
 800c14e:	af00      	add	r7, sp, #0
 800c150:	4603      	mov	r3, r0
 800c152:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800c154:	bf00      	nop
 800c156:	370c      	adds	r7, #12
 800c158:	46bd      	mov	sp, r7
 800c15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15e:	4770      	bx	lr

0800c160 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b082      	sub	sp, #8
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d101      	bne.n	800c172 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c16e:	2301      	movs	r3, #1
 800c170:	e08b      	b.n	800c28a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c178:	b2db      	uxtb	r3, r3
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d106      	bne.n	800c18c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2200      	movs	r2, #0
 800c182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800c186:	6878      	ldr	r0, [r7, #4]
 800c188:	f7f6 fc9e 	bl	8002ac8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2224      	movs	r2, #36	@ 0x24
 800c190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	681a      	ldr	r2, [r3, #0]
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	f022 0201 	bic.w	r2, r2, #1
 800c1a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	685a      	ldr	r2, [r3, #4]
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800c1b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	689a      	ldr	r2, [r3, #8]
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c1c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	68db      	ldr	r3, [r3, #12]
 800c1c6:	2b01      	cmp	r3, #1
 800c1c8:	d107      	bne.n	800c1da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	689a      	ldr	r2, [r3, #8]
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c1d6:	609a      	str	r2, [r3, #8]
 800c1d8:	e006      	b.n	800c1e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	689a      	ldr	r2, [r3, #8]
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800c1e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	68db      	ldr	r3, [r3, #12]
 800c1ec:	2b02      	cmp	r3, #2
 800c1ee:	d108      	bne.n	800c202 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	685a      	ldr	r2, [r3, #4]
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c1fe:	605a      	str	r2, [r3, #4]
 800c200:	e007      	b.n	800c212 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	685a      	ldr	r2, [r3, #4]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c210:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	6859      	ldr	r1, [r3, #4]
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681a      	ldr	r2, [r3, #0]
 800c21c:	4b1d      	ldr	r3, [pc, #116]	@ (800c294 <HAL_I2C_Init+0x134>)
 800c21e:	430b      	orrs	r3, r1
 800c220:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	68da      	ldr	r2, [r3, #12]
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c230:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	691a      	ldr	r2, [r3, #16]
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	695b      	ldr	r3, [r3, #20]
 800c23a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	699b      	ldr	r3, [r3, #24]
 800c242:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	430a      	orrs	r2, r1
 800c24a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	69d9      	ldr	r1, [r3, #28]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6a1a      	ldr	r2, [r3, #32]
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	430a      	orrs	r2, r1
 800c25a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	681a      	ldr	r2, [r3, #0]
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	f042 0201 	orr.w	r2, r2, #1
 800c26a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	2200      	movs	r2, #0
 800c270:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2220      	movs	r2, #32
 800c276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2200      	movs	r2, #0
 800c27e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2200      	movs	r2, #0
 800c284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800c288:	2300      	movs	r3, #0
}
 800c28a:	4618      	mov	r0, r3
 800c28c:	3708      	adds	r7, #8
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}
 800c292:	bf00      	nop
 800c294:	02008000 	.word	0x02008000

0800c298 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b088      	sub	sp, #32
 800c29c:	af02      	add	r7, sp, #8
 800c29e:	60f8      	str	r0, [r7, #12]
 800c2a0:	4608      	mov	r0, r1
 800c2a2:	4611      	mov	r1, r2
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	817b      	strh	r3, [r7, #10]
 800c2aa:	460b      	mov	r3, r1
 800c2ac:	813b      	strh	r3, [r7, #8]
 800c2ae:	4613      	mov	r3, r2
 800c2b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c2b8:	b2db      	uxtb	r3, r3
 800c2ba:	2b20      	cmp	r3, #32
 800c2bc:	f040 80f9 	bne.w	800c4b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c2c0:	6a3b      	ldr	r3, [r7, #32]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d002      	beq.n	800c2cc <HAL_I2C_Mem_Write+0x34>
 800c2c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d105      	bne.n	800c2d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c2d2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	e0ed      	b.n	800c4b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c2de:	2b01      	cmp	r3, #1
 800c2e0:	d101      	bne.n	800c2e6 <HAL_I2C_Mem_Write+0x4e>
 800c2e2:	2302      	movs	r3, #2
 800c2e4:	e0e6      	b.n	800c4b4 <HAL_I2C_Mem_Write+0x21c>
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	2201      	movs	r2, #1
 800c2ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c2ee:	f7f9 fbef 	bl	8005ad0 <HAL_GetTick>
 800c2f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c2f4:	697b      	ldr	r3, [r7, #20]
 800c2f6:	9300      	str	r3, [sp, #0]
 800c2f8:	2319      	movs	r3, #25
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c300:	68f8      	ldr	r0, [r7, #12]
 800c302:	f000 fac3 	bl	800c88c <I2C_WaitOnFlagUntilTimeout>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d001      	beq.n	800c310 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c30c:	2301      	movs	r3, #1
 800c30e:	e0d1      	b.n	800c4b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	2221      	movs	r2, #33	@ 0x21
 800c314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	2240      	movs	r2, #64	@ 0x40
 800c31c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	2200      	movs	r2, #0
 800c324:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	6a3a      	ldr	r2, [r7, #32]
 800c32a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c330:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	2200      	movs	r2, #0
 800c336:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c338:	88f8      	ldrh	r0, [r7, #6]
 800c33a:	893a      	ldrh	r2, [r7, #8]
 800c33c:	8979      	ldrh	r1, [r7, #10]
 800c33e:	697b      	ldr	r3, [r7, #20]
 800c340:	9301      	str	r3, [sp, #4]
 800c342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c344:	9300      	str	r3, [sp, #0]
 800c346:	4603      	mov	r3, r0
 800c348:	68f8      	ldr	r0, [r7, #12]
 800c34a:	f000 f9d3 	bl	800c6f4 <I2C_RequestMemoryWrite>
 800c34e:	4603      	mov	r3, r0
 800c350:	2b00      	cmp	r3, #0
 800c352:	d005      	beq.n	800c360 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	2200      	movs	r2, #0
 800c358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c35c:	2301      	movs	r3, #1
 800c35e:	e0a9      	b.n	800c4b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c364:	b29b      	uxth	r3, r3
 800c366:	2bff      	cmp	r3, #255	@ 0xff
 800c368:	d90e      	bls.n	800c388 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	22ff      	movs	r2, #255	@ 0xff
 800c36e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c374:	b2da      	uxtb	r2, r3
 800c376:	8979      	ldrh	r1, [r7, #10]
 800c378:	2300      	movs	r3, #0
 800c37a:	9300      	str	r3, [sp, #0]
 800c37c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c380:	68f8      	ldr	r0, [r7, #12]
 800c382:	f000 fc47 	bl	800cc14 <I2C_TransferConfig>
 800c386:	e00f      	b.n	800c3a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c38c:	b29a      	uxth	r2, r3
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c396:	b2da      	uxtb	r2, r3
 800c398:	8979      	ldrh	r1, [r7, #10]
 800c39a:	2300      	movs	r3, #0
 800c39c:	9300      	str	r3, [sp, #0]
 800c39e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c3a2:	68f8      	ldr	r0, [r7, #12]
 800c3a4:	f000 fc36 	bl	800cc14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c3a8:	697a      	ldr	r2, [r7, #20]
 800c3aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c3ac:	68f8      	ldr	r0, [r7, #12]
 800c3ae:	f000 fac6 	bl	800c93e <I2C_WaitOnTXISFlagUntilTimeout>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d001      	beq.n	800c3bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c3b8:	2301      	movs	r3, #1
 800c3ba:	e07b      	b.n	800c4b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3c0:	781a      	ldrb	r2, [r3, #0]
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3cc:	1c5a      	adds	r2, r3, #1
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	3b01      	subs	r3, #1
 800c3da:	b29a      	uxth	r2, r3
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3e4:	3b01      	subs	r3, #1
 800c3e6:	b29a      	uxth	r2, r3
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3f0:	b29b      	uxth	r3, r3
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d034      	beq.n	800c460 <HAL_I2C_Mem_Write+0x1c8>
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d130      	bne.n	800c460 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	9300      	str	r3, [sp, #0]
 800c402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c404:	2200      	movs	r2, #0
 800c406:	2180      	movs	r1, #128	@ 0x80
 800c408:	68f8      	ldr	r0, [r7, #12]
 800c40a:	f000 fa3f 	bl	800c88c <I2C_WaitOnFlagUntilTimeout>
 800c40e:	4603      	mov	r3, r0
 800c410:	2b00      	cmp	r3, #0
 800c412:	d001      	beq.n	800c418 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c414:	2301      	movs	r3, #1
 800c416:	e04d      	b.n	800c4b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c41c:	b29b      	uxth	r3, r3
 800c41e:	2bff      	cmp	r3, #255	@ 0xff
 800c420:	d90e      	bls.n	800c440 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	22ff      	movs	r2, #255	@ 0xff
 800c426:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c42c:	b2da      	uxtb	r2, r3
 800c42e:	8979      	ldrh	r1, [r7, #10]
 800c430:	2300      	movs	r3, #0
 800c432:	9300      	str	r3, [sp, #0]
 800c434:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c438:	68f8      	ldr	r0, [r7, #12]
 800c43a:	f000 fbeb 	bl	800cc14 <I2C_TransferConfig>
 800c43e:	e00f      	b.n	800c460 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c444:	b29a      	uxth	r2, r3
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c44e:	b2da      	uxtb	r2, r3
 800c450:	8979      	ldrh	r1, [r7, #10]
 800c452:	2300      	movs	r3, #0
 800c454:	9300      	str	r3, [sp, #0]
 800c456:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c45a:	68f8      	ldr	r0, [r7, #12]
 800c45c:	f000 fbda 	bl	800cc14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c464:	b29b      	uxth	r3, r3
 800c466:	2b00      	cmp	r3, #0
 800c468:	d19e      	bne.n	800c3a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c46a:	697a      	ldr	r2, [r7, #20]
 800c46c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c46e:	68f8      	ldr	r0, [r7, #12]
 800c470:	f000 faac 	bl	800c9cc <I2C_WaitOnSTOPFlagUntilTimeout>
 800c474:	4603      	mov	r3, r0
 800c476:	2b00      	cmp	r3, #0
 800c478:	d001      	beq.n	800c47e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c47a:	2301      	movs	r3, #1
 800c47c:	e01a      	b.n	800c4b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	2220      	movs	r2, #32
 800c484:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	6859      	ldr	r1, [r3, #4]
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681a      	ldr	r2, [r3, #0]
 800c490:	4b0a      	ldr	r3, [pc, #40]	@ (800c4bc <HAL_I2C_Mem_Write+0x224>)
 800c492:	400b      	ands	r3, r1
 800c494:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	2220      	movs	r2, #32
 800c49a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	e000      	b.n	800c4b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c4b2:	2302      	movs	r3, #2
  }
}
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	3718      	adds	r7, #24
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}
 800c4bc:	fe00e800 	.word	0xfe00e800

0800c4c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b088      	sub	sp, #32
 800c4c4:	af02      	add	r7, sp, #8
 800c4c6:	60f8      	str	r0, [r7, #12]
 800c4c8:	4608      	mov	r0, r1
 800c4ca:	4611      	mov	r1, r2
 800c4cc:	461a      	mov	r2, r3
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	817b      	strh	r3, [r7, #10]
 800c4d2:	460b      	mov	r3, r1
 800c4d4:	813b      	strh	r3, [r7, #8]
 800c4d6:	4613      	mov	r3, r2
 800c4d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	2b20      	cmp	r3, #32
 800c4e4:	f040 80fd 	bne.w	800c6e2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4e8:	6a3b      	ldr	r3, [r7, #32]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d002      	beq.n	800c4f4 <HAL_I2C_Mem_Read+0x34>
 800c4ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d105      	bne.n	800c500 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	e0f1      	b.n	800c6e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c506:	2b01      	cmp	r3, #1
 800c508:	d101      	bne.n	800c50e <HAL_I2C_Mem_Read+0x4e>
 800c50a:	2302      	movs	r3, #2
 800c50c:	e0ea      	b.n	800c6e4 <HAL_I2C_Mem_Read+0x224>
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2201      	movs	r2, #1
 800c512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c516:	f7f9 fadb 	bl	8005ad0 <HAL_GetTick>
 800c51a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	9300      	str	r3, [sp, #0]
 800c520:	2319      	movs	r3, #25
 800c522:	2201      	movs	r2, #1
 800c524:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f000 f9af 	bl	800c88c <I2C_WaitOnFlagUntilTimeout>
 800c52e:	4603      	mov	r3, r0
 800c530:	2b00      	cmp	r3, #0
 800c532:	d001      	beq.n	800c538 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c534:	2301      	movs	r3, #1
 800c536:	e0d5      	b.n	800c6e4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	2222      	movs	r2, #34	@ 0x22
 800c53c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	2240      	movs	r2, #64	@ 0x40
 800c544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	2200      	movs	r2, #0
 800c54c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	6a3a      	ldr	r2, [r7, #32]
 800c552:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c558:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	2200      	movs	r2, #0
 800c55e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c560:	88f8      	ldrh	r0, [r7, #6]
 800c562:	893a      	ldrh	r2, [r7, #8]
 800c564:	8979      	ldrh	r1, [r7, #10]
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	9301      	str	r3, [sp, #4]
 800c56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c56c:	9300      	str	r3, [sp, #0]
 800c56e:	4603      	mov	r3, r0
 800c570:	68f8      	ldr	r0, [r7, #12]
 800c572:	f000 f913 	bl	800c79c <I2C_RequestMemoryRead>
 800c576:	4603      	mov	r3, r0
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d005      	beq.n	800c588 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2200      	movs	r2, #0
 800c580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c584:	2301      	movs	r3, #1
 800c586:	e0ad      	b.n	800c6e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c58c:	b29b      	uxth	r3, r3
 800c58e:	2bff      	cmp	r3, #255	@ 0xff
 800c590:	d90e      	bls.n	800c5b0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	22ff      	movs	r2, #255	@ 0xff
 800c596:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c59c:	b2da      	uxtb	r2, r3
 800c59e:	8979      	ldrh	r1, [r7, #10]
 800c5a0:	4b52      	ldr	r3, [pc, #328]	@ (800c6ec <HAL_I2C_Mem_Read+0x22c>)
 800c5a2:	9300      	str	r3, [sp, #0]
 800c5a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c5a8:	68f8      	ldr	r0, [r7, #12]
 800c5aa:	f000 fb33 	bl	800cc14 <I2C_TransferConfig>
 800c5ae:	e00f      	b.n	800c5d0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5b4:	b29a      	uxth	r2, r3
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c5be:	b2da      	uxtb	r2, r3
 800c5c0:	8979      	ldrh	r1, [r7, #10]
 800c5c2:	4b4a      	ldr	r3, [pc, #296]	@ (800c6ec <HAL_I2C_Mem_Read+0x22c>)
 800c5c4:	9300      	str	r3, [sp, #0]
 800c5c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f000 fb22 	bl	800cc14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	9300      	str	r3, [sp, #0]
 800c5d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	2104      	movs	r1, #4
 800c5da:	68f8      	ldr	r0, [r7, #12]
 800c5dc:	f000 f956 	bl	800c88c <I2C_WaitOnFlagUntilTimeout>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d001      	beq.n	800c5ea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	e07c      	b.n	800c6e4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5f4:	b2d2      	uxtb	r2, r2
 800c5f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5fc:	1c5a      	adds	r2, r3, #1
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c606:	3b01      	subs	r3, #1
 800c608:	b29a      	uxth	r2, r3
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c612:	b29b      	uxth	r3, r3
 800c614:	3b01      	subs	r3, #1
 800c616:	b29a      	uxth	r2, r3
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c620:	b29b      	uxth	r3, r3
 800c622:	2b00      	cmp	r3, #0
 800c624:	d034      	beq.n	800c690 <HAL_I2C_Mem_Read+0x1d0>
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d130      	bne.n	800c690 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	9300      	str	r3, [sp, #0]
 800c632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c634:	2200      	movs	r2, #0
 800c636:	2180      	movs	r1, #128	@ 0x80
 800c638:	68f8      	ldr	r0, [r7, #12]
 800c63a:	f000 f927 	bl	800c88c <I2C_WaitOnFlagUntilTimeout>
 800c63e:	4603      	mov	r3, r0
 800c640:	2b00      	cmp	r3, #0
 800c642:	d001      	beq.n	800c648 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c644:	2301      	movs	r3, #1
 800c646:	e04d      	b.n	800c6e4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c64c:	b29b      	uxth	r3, r3
 800c64e:	2bff      	cmp	r3, #255	@ 0xff
 800c650:	d90e      	bls.n	800c670 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	22ff      	movs	r2, #255	@ 0xff
 800c656:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c65c:	b2da      	uxtb	r2, r3
 800c65e:	8979      	ldrh	r1, [r7, #10]
 800c660:	2300      	movs	r3, #0
 800c662:	9300      	str	r3, [sp, #0]
 800c664:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c668:	68f8      	ldr	r0, [r7, #12]
 800c66a:	f000 fad3 	bl	800cc14 <I2C_TransferConfig>
 800c66e:	e00f      	b.n	800c690 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c674:	b29a      	uxth	r2, r3
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c67e:	b2da      	uxtb	r2, r3
 800c680:	8979      	ldrh	r1, [r7, #10]
 800c682:	2300      	movs	r3, #0
 800c684:	9300      	str	r3, [sp, #0]
 800c686:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c68a:	68f8      	ldr	r0, [r7, #12]
 800c68c:	f000 fac2 	bl	800cc14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c694:	b29b      	uxth	r3, r3
 800c696:	2b00      	cmp	r3, #0
 800c698:	d19a      	bne.n	800c5d0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c69a:	697a      	ldr	r2, [r7, #20]
 800c69c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c69e:	68f8      	ldr	r0, [r7, #12]
 800c6a0:	f000 f994 	bl	800c9cc <I2C_WaitOnSTOPFlagUntilTimeout>
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d001      	beq.n	800c6ae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	e01a      	b.n	800c6e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	2220      	movs	r2, #32
 800c6b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	6859      	ldr	r1, [r3, #4]
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	681a      	ldr	r2, [r3, #0]
 800c6c0:	4b0b      	ldr	r3, [pc, #44]	@ (800c6f0 <HAL_I2C_Mem_Read+0x230>)
 800c6c2:	400b      	ands	r3, r1
 800c6c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	2220      	movs	r2, #32
 800c6ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	2200      	movs	r2, #0
 800c6da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	e000      	b.n	800c6e4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c6e2:	2302      	movs	r3, #2
  }
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3718      	adds	r7, #24
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}
 800c6ec:	80002400 	.word	0x80002400
 800c6f0:	fe00e800 	.word	0xfe00e800

0800c6f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b086      	sub	sp, #24
 800c6f8:	af02      	add	r7, sp, #8
 800c6fa:	60f8      	str	r0, [r7, #12]
 800c6fc:	4608      	mov	r0, r1
 800c6fe:	4611      	mov	r1, r2
 800c700:	461a      	mov	r2, r3
 800c702:	4603      	mov	r3, r0
 800c704:	817b      	strh	r3, [r7, #10]
 800c706:	460b      	mov	r3, r1
 800c708:	813b      	strh	r3, [r7, #8]
 800c70a:	4613      	mov	r3, r2
 800c70c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c70e:	88fb      	ldrh	r3, [r7, #6]
 800c710:	b2da      	uxtb	r2, r3
 800c712:	8979      	ldrh	r1, [r7, #10]
 800c714:	4b20      	ldr	r3, [pc, #128]	@ (800c798 <I2C_RequestMemoryWrite+0xa4>)
 800c716:	9300      	str	r3, [sp, #0]
 800c718:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c71c:	68f8      	ldr	r0, [r7, #12]
 800c71e:	f000 fa79 	bl	800cc14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c722:	69fa      	ldr	r2, [r7, #28]
 800c724:	69b9      	ldr	r1, [r7, #24]
 800c726:	68f8      	ldr	r0, [r7, #12]
 800c728:	f000 f909 	bl	800c93e <I2C_WaitOnTXISFlagUntilTimeout>
 800c72c:	4603      	mov	r3, r0
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d001      	beq.n	800c736 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c732:	2301      	movs	r3, #1
 800c734:	e02c      	b.n	800c790 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c736:	88fb      	ldrh	r3, [r7, #6]
 800c738:	2b01      	cmp	r3, #1
 800c73a:	d105      	bne.n	800c748 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c73c:	893b      	ldrh	r3, [r7, #8]
 800c73e:	b2da      	uxtb	r2, r3
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	629a      	str	r2, [r3, #40]	@ 0x28
 800c746:	e015      	b.n	800c774 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c748:	893b      	ldrh	r3, [r7, #8]
 800c74a:	0a1b      	lsrs	r3, r3, #8
 800c74c:	b29b      	uxth	r3, r3
 800c74e:	b2da      	uxtb	r2, r3
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c756:	69fa      	ldr	r2, [r7, #28]
 800c758:	69b9      	ldr	r1, [r7, #24]
 800c75a:	68f8      	ldr	r0, [r7, #12]
 800c75c:	f000 f8ef 	bl	800c93e <I2C_WaitOnTXISFlagUntilTimeout>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d001      	beq.n	800c76a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c766:	2301      	movs	r3, #1
 800c768:	e012      	b.n	800c790 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c76a:	893b      	ldrh	r3, [r7, #8]
 800c76c:	b2da      	uxtb	r2, r3
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c774:	69fb      	ldr	r3, [r7, #28]
 800c776:	9300      	str	r3, [sp, #0]
 800c778:	69bb      	ldr	r3, [r7, #24]
 800c77a:	2200      	movs	r2, #0
 800c77c:	2180      	movs	r1, #128	@ 0x80
 800c77e:	68f8      	ldr	r0, [r7, #12]
 800c780:	f000 f884 	bl	800c88c <I2C_WaitOnFlagUntilTimeout>
 800c784:	4603      	mov	r3, r0
 800c786:	2b00      	cmp	r3, #0
 800c788:	d001      	beq.n	800c78e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c78a:	2301      	movs	r3, #1
 800c78c:	e000      	b.n	800c790 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c78e:	2300      	movs	r3, #0
}
 800c790:	4618      	mov	r0, r3
 800c792:	3710      	adds	r7, #16
 800c794:	46bd      	mov	sp, r7
 800c796:	bd80      	pop	{r7, pc}
 800c798:	80002000 	.word	0x80002000

0800c79c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b086      	sub	sp, #24
 800c7a0:	af02      	add	r7, sp, #8
 800c7a2:	60f8      	str	r0, [r7, #12]
 800c7a4:	4608      	mov	r0, r1
 800c7a6:	4611      	mov	r1, r2
 800c7a8:	461a      	mov	r2, r3
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	817b      	strh	r3, [r7, #10]
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	813b      	strh	r3, [r7, #8]
 800c7b2:	4613      	mov	r3, r2
 800c7b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c7b6:	88fb      	ldrh	r3, [r7, #6]
 800c7b8:	b2da      	uxtb	r2, r3
 800c7ba:	8979      	ldrh	r1, [r7, #10]
 800c7bc:	4b20      	ldr	r3, [pc, #128]	@ (800c840 <I2C_RequestMemoryRead+0xa4>)
 800c7be:	9300      	str	r3, [sp, #0]
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	68f8      	ldr	r0, [r7, #12]
 800c7c4:	f000 fa26 	bl	800cc14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7c8:	69fa      	ldr	r2, [r7, #28]
 800c7ca:	69b9      	ldr	r1, [r7, #24]
 800c7cc:	68f8      	ldr	r0, [r7, #12]
 800c7ce:	f000 f8b6 	bl	800c93e <I2C_WaitOnTXISFlagUntilTimeout>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d001      	beq.n	800c7dc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	e02c      	b.n	800c836 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c7dc:	88fb      	ldrh	r3, [r7, #6]
 800c7de:	2b01      	cmp	r3, #1
 800c7e0:	d105      	bne.n	800c7ee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c7e2:	893b      	ldrh	r3, [r7, #8]
 800c7e4:	b2da      	uxtb	r2, r3
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	629a      	str	r2, [r3, #40]	@ 0x28
 800c7ec:	e015      	b.n	800c81a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c7ee:	893b      	ldrh	r3, [r7, #8]
 800c7f0:	0a1b      	lsrs	r3, r3, #8
 800c7f2:	b29b      	uxth	r3, r3
 800c7f4:	b2da      	uxtb	r2, r3
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7fc:	69fa      	ldr	r2, [r7, #28]
 800c7fe:	69b9      	ldr	r1, [r7, #24]
 800c800:	68f8      	ldr	r0, [r7, #12]
 800c802:	f000 f89c 	bl	800c93e <I2C_WaitOnTXISFlagUntilTimeout>
 800c806:	4603      	mov	r3, r0
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d001      	beq.n	800c810 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c80c:	2301      	movs	r3, #1
 800c80e:	e012      	b.n	800c836 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c810:	893b      	ldrh	r3, [r7, #8]
 800c812:	b2da      	uxtb	r2, r3
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c81a:	69fb      	ldr	r3, [r7, #28]
 800c81c:	9300      	str	r3, [sp, #0]
 800c81e:	69bb      	ldr	r3, [r7, #24]
 800c820:	2200      	movs	r2, #0
 800c822:	2140      	movs	r1, #64	@ 0x40
 800c824:	68f8      	ldr	r0, [r7, #12]
 800c826:	f000 f831 	bl	800c88c <I2C_WaitOnFlagUntilTimeout>
 800c82a:	4603      	mov	r3, r0
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d001      	beq.n	800c834 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c830:	2301      	movs	r3, #1
 800c832:	e000      	b.n	800c836 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c834:	2300      	movs	r3, #0
}
 800c836:	4618      	mov	r0, r3
 800c838:	3710      	adds	r7, #16
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}
 800c83e:	bf00      	nop
 800c840:	80002000 	.word	0x80002000

0800c844 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c844:	b480      	push	{r7}
 800c846:	b083      	sub	sp, #12
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	699b      	ldr	r3, [r3, #24]
 800c852:	f003 0302 	and.w	r3, r3, #2
 800c856:	2b02      	cmp	r3, #2
 800c858:	d103      	bne.n	800c862 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	2200      	movs	r2, #0
 800c860:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	699b      	ldr	r3, [r3, #24]
 800c868:	f003 0301 	and.w	r3, r3, #1
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	d007      	beq.n	800c880 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	699a      	ldr	r2, [r3, #24]
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f042 0201 	orr.w	r2, r2, #1
 800c87e:	619a      	str	r2, [r3, #24]
  }
}
 800c880:	bf00      	nop
 800c882:	370c      	adds	r7, #12
 800c884:	46bd      	mov	sp, r7
 800c886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88a:	4770      	bx	lr

0800c88c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b084      	sub	sp, #16
 800c890:	af00      	add	r7, sp, #0
 800c892:	60f8      	str	r0, [r7, #12]
 800c894:	60b9      	str	r1, [r7, #8]
 800c896:	603b      	str	r3, [r7, #0]
 800c898:	4613      	mov	r3, r2
 800c89a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c89c:	e03b      	b.n	800c916 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c89e:	69ba      	ldr	r2, [r7, #24]
 800c8a0:	6839      	ldr	r1, [r7, #0]
 800c8a2:	68f8      	ldr	r0, [r7, #12]
 800c8a4:	f000 f8d6 	bl	800ca54 <I2C_IsErrorOccurred>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d001      	beq.n	800c8b2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	e041      	b.n	800c936 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8b8:	d02d      	beq.n	800c916 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c8ba:	f7f9 f909 	bl	8005ad0 <HAL_GetTick>
 800c8be:	4602      	mov	r2, r0
 800c8c0:	69bb      	ldr	r3, [r7, #24]
 800c8c2:	1ad3      	subs	r3, r2, r3
 800c8c4:	683a      	ldr	r2, [r7, #0]
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d302      	bcc.n	800c8d0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800c8ca:	683b      	ldr	r3, [r7, #0]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d122      	bne.n	800c916 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	699a      	ldr	r2, [r3, #24]
 800c8d6:	68bb      	ldr	r3, [r7, #8]
 800c8d8:	4013      	ands	r3, r2
 800c8da:	68ba      	ldr	r2, [r7, #8]
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	bf0c      	ite	eq
 800c8e0:	2301      	moveq	r3, #1
 800c8e2:	2300      	movne	r3, #0
 800c8e4:	b2db      	uxtb	r3, r3
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	79fb      	ldrb	r3, [r7, #7]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d113      	bne.n	800c916 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8f2:	f043 0220 	orr.w	r2, r3, #32
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	2220      	movs	r2, #32
 800c8fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	2200      	movs	r2, #0
 800c906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	2200      	movs	r2, #0
 800c90e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800c912:	2301      	movs	r3, #1
 800c914:	e00f      	b.n	800c936 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	699a      	ldr	r2, [r3, #24]
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	4013      	ands	r3, r2
 800c920:	68ba      	ldr	r2, [r7, #8]
 800c922:	429a      	cmp	r2, r3
 800c924:	bf0c      	ite	eq
 800c926:	2301      	moveq	r3, #1
 800c928:	2300      	movne	r3, #0
 800c92a:	b2db      	uxtb	r3, r3
 800c92c:	461a      	mov	r2, r3
 800c92e:	79fb      	ldrb	r3, [r7, #7]
 800c930:	429a      	cmp	r2, r3
 800c932:	d0b4      	beq.n	800c89e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c934:	2300      	movs	r3, #0
}
 800c936:	4618      	mov	r0, r3
 800c938:	3710      	adds	r7, #16
 800c93a:	46bd      	mov	sp, r7
 800c93c:	bd80      	pop	{r7, pc}

0800c93e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c93e:	b580      	push	{r7, lr}
 800c940:	b084      	sub	sp, #16
 800c942:	af00      	add	r7, sp, #0
 800c944:	60f8      	str	r0, [r7, #12]
 800c946:	60b9      	str	r1, [r7, #8]
 800c948:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c94a:	e033      	b.n	800c9b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c94c:	687a      	ldr	r2, [r7, #4]
 800c94e:	68b9      	ldr	r1, [r7, #8]
 800c950:	68f8      	ldr	r0, [r7, #12]
 800c952:	f000 f87f 	bl	800ca54 <I2C_IsErrorOccurred>
 800c956:	4603      	mov	r3, r0
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d001      	beq.n	800c960 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c95c:	2301      	movs	r3, #1
 800c95e:	e031      	b.n	800c9c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c966:	d025      	beq.n	800c9b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c968:	f7f9 f8b2 	bl	8005ad0 <HAL_GetTick>
 800c96c:	4602      	mov	r2, r0
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	1ad3      	subs	r3, r2, r3
 800c972:	68ba      	ldr	r2, [r7, #8]
 800c974:	429a      	cmp	r2, r3
 800c976:	d302      	bcc.n	800c97e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d11a      	bne.n	800c9b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	699b      	ldr	r3, [r3, #24]
 800c984:	f003 0302 	and.w	r3, r3, #2
 800c988:	2b02      	cmp	r3, #2
 800c98a:	d013      	beq.n	800c9b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c990:	f043 0220 	orr.w	r2, r3, #32
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	2220      	movs	r2, #32
 800c99c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	e007      	b.n	800c9c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	699b      	ldr	r3, [r3, #24]
 800c9ba:	f003 0302 	and.w	r3, r3, #2
 800c9be:	2b02      	cmp	r3, #2
 800c9c0:	d1c4      	bne.n	800c94c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c9c2:	2300      	movs	r3, #0
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	3710      	adds	r7, #16
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}

0800c9cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b084      	sub	sp, #16
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	60f8      	str	r0, [r7, #12]
 800c9d4:	60b9      	str	r1, [r7, #8]
 800c9d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c9d8:	e02f      	b.n	800ca3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c9da:	687a      	ldr	r2, [r7, #4]
 800c9dc:	68b9      	ldr	r1, [r7, #8]
 800c9de:	68f8      	ldr	r0, [r7, #12]
 800c9e0:	f000 f838 	bl	800ca54 <I2C_IsErrorOccurred>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d001      	beq.n	800c9ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	e02d      	b.n	800ca4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c9ee:	f7f9 f86f 	bl	8005ad0 <HAL_GetTick>
 800c9f2:	4602      	mov	r2, r0
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	1ad3      	subs	r3, r2, r3
 800c9f8:	68ba      	ldr	r2, [r7, #8]
 800c9fa:	429a      	cmp	r2, r3
 800c9fc:	d302      	bcc.n	800ca04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c9fe:	68bb      	ldr	r3, [r7, #8]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d11a      	bne.n	800ca3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	699b      	ldr	r3, [r3, #24]
 800ca0a:	f003 0320 	and.w	r3, r3, #32
 800ca0e:	2b20      	cmp	r3, #32
 800ca10:	d013      	beq.n	800ca3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca16:	f043 0220 	orr.w	r2, r3, #32
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	2220      	movs	r2, #32
 800ca22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	2200      	movs	r2, #0
 800ca32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800ca36:	2301      	movs	r3, #1
 800ca38:	e007      	b.n	800ca4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	699b      	ldr	r3, [r3, #24]
 800ca40:	f003 0320 	and.w	r3, r3, #32
 800ca44:	2b20      	cmp	r3, #32
 800ca46:	d1c8      	bne.n	800c9da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ca48:	2300      	movs	r3, #0
}
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	3710      	adds	r7, #16
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}
	...

0800ca54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b08a      	sub	sp, #40	@ 0x28
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	60f8      	str	r0, [r7, #12]
 800ca5c:	60b9      	str	r1, [r7, #8]
 800ca5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ca60:	2300      	movs	r3, #0
 800ca62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	699b      	ldr	r3, [r3, #24]
 800ca6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ca76:	69bb      	ldr	r3, [r7, #24]
 800ca78:	f003 0310 	and.w	r3, r3, #16
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d068      	beq.n	800cb52 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	2210      	movs	r2, #16
 800ca86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ca88:	e049      	b.n	800cb1e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ca8a:	68bb      	ldr	r3, [r7, #8]
 800ca8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca90:	d045      	beq.n	800cb1e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ca92:	f7f9 f81d 	bl	8005ad0 <HAL_GetTick>
 800ca96:	4602      	mov	r2, r0
 800ca98:	69fb      	ldr	r3, [r7, #28]
 800ca9a:	1ad3      	subs	r3, r2, r3
 800ca9c:	68ba      	ldr	r2, [r7, #8]
 800ca9e:	429a      	cmp	r2, r3
 800caa0:	d302      	bcc.n	800caa8 <I2C_IsErrorOccurred+0x54>
 800caa2:	68bb      	ldr	r3, [r7, #8]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d13a      	bne.n	800cb1e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	685b      	ldr	r3, [r3, #4]
 800caae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cab2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800caba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	699b      	ldr	r3, [r3, #24]
 800cac2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cac6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800caca:	d121      	bne.n	800cb10 <I2C_IsErrorOccurred+0xbc>
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cad2:	d01d      	beq.n	800cb10 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800cad4:	7cfb      	ldrb	r3, [r7, #19]
 800cad6:	2b20      	cmp	r3, #32
 800cad8:	d01a      	beq.n	800cb10 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	685a      	ldr	r2, [r3, #4]
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cae8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800caea:	f7f8 fff1 	bl	8005ad0 <HAL_GetTick>
 800caee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800caf0:	e00e      	b.n	800cb10 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800caf2:	f7f8 ffed 	bl	8005ad0 <HAL_GetTick>
 800caf6:	4602      	mov	r2, r0
 800caf8:	69fb      	ldr	r3, [r7, #28]
 800cafa:	1ad3      	subs	r3, r2, r3
 800cafc:	2b19      	cmp	r3, #25
 800cafe:	d907      	bls.n	800cb10 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800cb00:	6a3b      	ldr	r3, [r7, #32]
 800cb02:	f043 0320 	orr.w	r3, r3, #32
 800cb06:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800cb08:	2301      	movs	r3, #1
 800cb0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800cb0e:	e006      	b.n	800cb1e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	699b      	ldr	r3, [r3, #24]
 800cb16:	f003 0320 	and.w	r3, r3, #32
 800cb1a:	2b20      	cmp	r3, #32
 800cb1c:	d1e9      	bne.n	800caf2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	699b      	ldr	r3, [r3, #24]
 800cb24:	f003 0320 	and.w	r3, r3, #32
 800cb28:	2b20      	cmp	r3, #32
 800cb2a:	d003      	beq.n	800cb34 <I2C_IsErrorOccurred+0xe0>
 800cb2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d0aa      	beq.n	800ca8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800cb34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d103      	bne.n	800cb44 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	2220      	movs	r2, #32
 800cb42:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800cb44:	6a3b      	ldr	r3, [r7, #32]
 800cb46:	f043 0304 	orr.w	r3, r3, #4
 800cb4a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	699b      	ldr	r3, [r3, #24]
 800cb58:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cb5a:	69bb      	ldr	r3, [r7, #24]
 800cb5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d00b      	beq.n	800cb7c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800cb64:	6a3b      	ldr	r3, [r7, #32]
 800cb66:	f043 0301 	orr.w	r3, r3, #1
 800cb6a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cb76:	2301      	movs	r3, #1
 800cb78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cb7c:	69bb      	ldr	r3, [r7, #24]
 800cb7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d00b      	beq.n	800cb9e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800cb86:	6a3b      	ldr	r3, [r7, #32]
 800cb88:	f043 0308 	orr.w	r3, r3, #8
 800cb8c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cb96:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cb9e:	69bb      	ldr	r3, [r7, #24]
 800cba0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d00b      	beq.n	800cbc0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800cba8:	6a3b      	ldr	r3, [r7, #32]
 800cbaa:	f043 0302 	orr.w	r3, r3, #2
 800cbae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cbb8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cbba:	2301      	movs	r3, #1
 800cbbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800cbc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d01c      	beq.n	800cc02 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cbc8:	68f8      	ldr	r0, [r7, #12]
 800cbca:	f7ff fe3b 	bl	800c844 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	6859      	ldr	r1, [r3, #4]
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681a      	ldr	r2, [r3, #0]
 800cbd8:	4b0d      	ldr	r3, [pc, #52]	@ (800cc10 <I2C_IsErrorOccurred+0x1bc>)
 800cbda:	400b      	ands	r3, r1
 800cbdc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cbe2:	6a3b      	ldr	r3, [r7, #32]
 800cbe4:	431a      	orrs	r2, r3
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	2220      	movs	r2, #32
 800cbee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800cc02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cc06:	4618      	mov	r0, r3
 800cc08:	3728      	adds	r7, #40	@ 0x28
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}
 800cc0e:	bf00      	nop
 800cc10:	fe00e800 	.word	0xfe00e800

0800cc14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cc14:	b480      	push	{r7}
 800cc16:	b087      	sub	sp, #28
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	60f8      	str	r0, [r7, #12]
 800cc1c:	607b      	str	r3, [r7, #4]
 800cc1e:	460b      	mov	r3, r1
 800cc20:	817b      	strh	r3, [r7, #10]
 800cc22:	4613      	mov	r3, r2
 800cc24:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cc26:	897b      	ldrh	r3, [r7, #10]
 800cc28:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cc2c:	7a7b      	ldrb	r3, [r7, #9]
 800cc2e:	041b      	lsls	r3, r3, #16
 800cc30:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cc34:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cc3a:	6a3b      	ldr	r3, [r7, #32]
 800cc3c:	4313      	orrs	r3, r2
 800cc3e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cc42:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	685a      	ldr	r2, [r3, #4]
 800cc4a:	6a3b      	ldr	r3, [r7, #32]
 800cc4c:	0d5b      	lsrs	r3, r3, #21
 800cc4e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800cc52:	4b08      	ldr	r3, [pc, #32]	@ (800cc74 <I2C_TransferConfig+0x60>)
 800cc54:	430b      	orrs	r3, r1
 800cc56:	43db      	mvns	r3, r3
 800cc58:	ea02 0103 	and.w	r1, r2, r3
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	697a      	ldr	r2, [r7, #20]
 800cc62:	430a      	orrs	r2, r1
 800cc64:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cc66:	bf00      	nop
 800cc68:	371c      	adds	r7, #28
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc70:	4770      	bx	lr
 800cc72:	bf00      	nop
 800cc74:	03ff63ff 	.word	0x03ff63ff

0800cc78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b083      	sub	sp, #12
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cc88:	b2db      	uxtb	r3, r3
 800cc8a:	2b20      	cmp	r3, #32
 800cc8c:	d138      	bne.n	800cd00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	d101      	bne.n	800cc9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cc98:	2302      	movs	r3, #2
 800cc9a:	e032      	b.n	800cd02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2224      	movs	r2, #36	@ 0x24
 800cca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	681a      	ldr	r2, [r3, #0]
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f022 0201 	bic.w	r2, r2, #1
 800ccba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	681a      	ldr	r2, [r3, #0]
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ccca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	6819      	ldr	r1, [r3, #0]
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	683a      	ldr	r2, [r7, #0]
 800ccd8:	430a      	orrs	r2, r1
 800ccda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	681a      	ldr	r2, [r3, #0]
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	f042 0201 	orr.w	r2, r2, #1
 800ccea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2220      	movs	r2, #32
 800ccf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	e000      	b.n	800cd02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cd00:	2302      	movs	r3, #2
  }
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	370c      	adds	r7, #12
 800cd06:	46bd      	mov	sp, r7
 800cd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0c:	4770      	bx	lr

0800cd0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800cd0e:	b480      	push	{r7}
 800cd10:	b085      	sub	sp, #20
 800cd12:	af00      	add	r7, sp, #0
 800cd14:	6078      	str	r0, [r7, #4]
 800cd16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd1e:	b2db      	uxtb	r3, r3
 800cd20:	2b20      	cmp	r3, #32
 800cd22:	d139      	bne.n	800cd98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cd2a:	2b01      	cmp	r3, #1
 800cd2c:	d101      	bne.n	800cd32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800cd2e:	2302      	movs	r3, #2
 800cd30:	e033      	b.n	800cd9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2201      	movs	r2, #1
 800cd36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2224      	movs	r2, #36	@ 0x24
 800cd3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	681a      	ldr	r2, [r3, #0]
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	f022 0201 	bic.w	r2, r2, #1
 800cd50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800cd60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	021b      	lsls	r3, r3, #8
 800cd66:	68fa      	ldr	r2, [r7, #12]
 800cd68:	4313      	orrs	r3, r2
 800cd6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	68fa      	ldr	r2, [r7, #12]
 800cd72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	681a      	ldr	r2, [r3, #0]
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f042 0201 	orr.w	r2, r2, #1
 800cd82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2220      	movs	r2, #32
 800cd88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2200      	movs	r2, #0
 800cd90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cd94:	2300      	movs	r3, #0
 800cd96:	e000      	b.n	800cd9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800cd98:	2302      	movs	r3, #2
  }
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3714      	adds	r7, #20
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda4:	4770      	bx	lr

0800cda6 <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 800cda6:	b480      	push	{r7}
 800cda8:	b083      	sub	sp, #12
 800cdaa:	af00      	add	r7, sp, #0
 800cdac:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d101      	bne.n	800cdb8 <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	e017      	b.n	800cde8 <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cdbe:	b2db      	uxtb	r3, r3
 800cdc0:	2b02      	cmp	r3, #2
 800cdc2:	d004      	beq.n	800cdce <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	2280      	movs	r2, #128	@ 0x80
 800cdc8:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 800cdca:	2301      	movs	r3, #1
 800cdcc:	e00c      	b.n	800cde8 <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	2204      	movs	r2, #4
 800cdd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	68da      	ldr	r2, [r3, #12]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f022 0201 	bic.w	r2, r2, #1
 800cde4:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 800cde6:	2300      	movs	r3, #0
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	370c      	adds	r7, #12
 800cdec:	46bd      	mov	sp, r7
 800cdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf2:	4770      	bx	lr

0800cdf4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b086      	sub	sp, #24
 800cdf8:	af02      	add	r7, sp, #8
 800cdfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800ce00:	f7f8 fe66 	bl	8005ad0 <HAL_GetTick>
 800ce04:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d102      	bne.n	800ce12 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	73fb      	strb	r3, [r7, #15]
 800ce10:	e0a5      	b.n	800cf5e <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2200      	movs	r2, #0
 800ce16:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	f040 809e 	bne.w	800cf5e <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f7f6 fb80 	bl	8003528 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800ce28:	f241 3188 	movw	r1, #5000	@ 0x1388
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f000 fbd2 	bl	800d5d6 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	689a      	ldr	r2, [r3, #8]
 800ce38:	4b4b      	ldr	r3, [pc, #300]	@ (800cf68 <HAL_OSPI_Init+0x174>)
 800ce3a:	4013      	ands	r3, r2
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	68d1      	ldr	r1, [r2, #12]
 800ce40:	687a      	ldr	r2, [r7, #4]
 800ce42:	6912      	ldr	r2, [r2, #16]
 800ce44:	3a01      	subs	r2, #1
 800ce46:	0412      	lsls	r2, r2, #16
 800ce48:	4311      	orrs	r1, r2
 800ce4a:	687a      	ldr	r2, [r7, #4]
 800ce4c:	6952      	ldr	r2, [r2, #20]
 800ce4e:	3a01      	subs	r2, #1
 800ce50:	0212      	lsls	r2, r2, #8
 800ce52:	4311      	orrs	r1, r2
 800ce54:	687a      	ldr	r2, [r7, #4]
 800ce56:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ce58:	4311      	orrs	r1, r2
 800ce5a:	687a      	ldr	r2, [r7, #4]
 800ce5c:	69d2      	ldr	r2, [r2, #28]
 800ce5e:	4311      	orrs	r1, r2
 800ce60:	687a      	ldr	r2, [r7, #4]
 800ce62:	6812      	ldr	r2, [r2, #0]
 800ce64:	430b      	orrs	r3, r1
 800ce66:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	68db      	ldr	r3, [r3, #12]
 800ce6e:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6a1a      	ldr	r2, [r3, #32]
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	430a      	orrs	r2, r1
 800ce7c:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce82:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	430a      	orrs	r2, r1
 800ce8e:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	687a      	ldr	r2, [r7, #4]
 800ce96:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ce98:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	685b      	ldr	r3, [r3, #4]
 800cea8:	3b01      	subs	r3, #1
 800ceaa:	021a      	lsls	r2, r3, #8
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	430a      	orrs	r2, r1
 800ceb2:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ceb8:	9300      	str	r3, [sp, #0]
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	2200      	movs	r2, #0
 800cebe:	2120      	movs	r1, #32
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f001 f8bf 	bl	800e044 <OSPI_WaitFlagStateUntilTimeout>
 800cec6:	4603      	mov	r3, r0
 800cec8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800ceca:	7bfb      	ldrb	r3, [r7, #15]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d146      	bne.n	800cf5e <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	68db      	ldr	r3, [r3, #12]
 800ced6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cede:	1e5a      	subs	r2, r3, #1
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	430a      	orrs	r2, r1
 800cee6:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	689a      	ldr	r2, [r3, #8]
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	430a      	orrs	r2, r1
 800cefc:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800cf06:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf12:	431a      	orrs	r2, r3
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	430a      	orrs	r2, r1
 800cf1a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	681a      	ldr	r2, [r3, #0]
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f042 0201 	orr.w	r2, r2, #1
 800cf2c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	699b      	ldr	r3, [r3, #24]
 800cf32:	2b02      	cmp	r3, #2
 800cf34:	d107      	bne.n	800cf46 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	689a      	ldr	r2, [r3, #8]
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	f042 0202 	orr.w	r2, r2, #2
 800cf44:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	68db      	ldr	r3, [r3, #12]
 800cf4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cf4e:	d103      	bne.n	800cf58 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2201      	movs	r2, #1
 800cf54:	651a      	str	r2, [r3, #80]	@ 0x50
 800cf56:	e002      	b.n	800cf5e <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2202      	movs	r2, #2
 800cf5c:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 800cf5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf60:	4618      	mov	r0, r3
 800cf62:	3710      	adds	r7, #16
 800cf64:	46bd      	mov	sp, r7
 800cf66:	bd80      	pop	{r7, pc}
 800cf68:	f8e0f8f4 	.word	0xf8e0f8f4

0800cf6c <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
 800cf6c:	b580      	push	{r7, lr}
 800cf6e:	b086      	sub	sp, #24
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	3350      	adds	r3, #80	@ 0x50
 800cf7a:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	6a1b      	ldr	r3, [r3, #32]
 800cf82:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf90:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
 800cf92:	693b      	ldr	r3, [r7, #16]
 800cf94:	f003 0304 	and.w	r3, r3, #4
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d03a      	beq.n	800d012 <HAL_OSPI_IRQHandler+0xa6>
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d035      	beq.n	800d012 <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	2b18      	cmp	r3, #24
 800cfaa:	d10f      	bne.n	800cfcc <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfb0:	781a      	ldrb	r2, [r3, #0]
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfba:	1c5a      	adds	r2, r3, #1
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfc4:	1e5a      	subs	r2, r3, #1
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	649a      	str	r2, [r3, #72]	@ 0x48
 800cfca:	e012      	b.n	800cff2 <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	2b28      	cmp	r3, #40	@ 0x28
 800cfd0:	d10f      	bne.n	800cff2 <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfd6:	697a      	ldr	r2, [r7, #20]
 800cfd8:	7812      	ldrb	r2, [r2, #0]
 800cfda:	b2d2      	uxtb	r2, r2
 800cfdc:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfe2:	1c5a      	adds	r2, r3, #1
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfec:	1e5a      	subs	r2, r3, #1
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	649a      	str	r2, [r3, #72]	@ 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d107      	bne.n	800d00a <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	681a      	ldr	r2, [r3, #0]
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800d008:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f000 faa7 	bl	800d55e <HAL_OSPI_FifoThresholdCallback>
 800d010:	e0e7      	b.n	800d1e2 <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
 800d012:	693b      	ldr	r3, [r7, #16]
 800d014:	f003 0302 	and.w	r3, r3, #2
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d067      	beq.n	800d0ec <HAL_OSPI_IRQHandler+0x180>
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d022:	2b00      	cmp	r3, #0
 800d024:	d062      	beq.n	800d0ec <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	2b28      	cmp	r3, #40	@ 0x28
 800d02a:	d131      	bne.n	800d090 <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d030:	2b00      	cmp	r3, #0
 800d032:	d015      	beq.n	800d060 <HAL_OSPI_IRQHandler+0xf4>
 800d034:	693b      	ldr	r3, [r7, #16]
 800d036:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d010      	beq.n	800d060 <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d042:	697a      	ldr	r2, [r7, #20]
 800d044:	7812      	ldrb	r2, [r2, #0]
 800d046:	b2d2      	uxtb	r2, r2
 800d048:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d04e:	1c5a      	adds	r2, r3, #1
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d058:	1e5a      	subs	r2, r3, #1
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	649a      	str	r2, [r3, #72]	@ 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d05e:	e0bd      	b.n	800d1dc <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d064:	2b00      	cmp	r3, #0
 800d066:	f040 80b9 	bne.w	800d1dc <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	2202      	movs	r2, #2
 800d070:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	681a      	ldr	r2, [r3, #0]
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d080:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2202      	movs	r2, #2
 800d086:	651a      	str	r2, [r3, #80]	@ 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f000 fa7c 	bl	800d586 <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d08e:	e0a5      	b.n	800d1dc <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	2202      	movs	r2, #2
 800d096:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	681a      	ldr	r2, [r3, #0]
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d0a6:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2202      	movs	r2, #2
 800d0ac:	651a      	str	r2, [r3, #80]	@ 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800d0ae:	68bb      	ldr	r3, [r7, #8]
 800d0b0:	2b18      	cmp	r3, #24
 800d0b2:	d103      	bne.n	800d0bc <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f000 fa70 	bl	800d59a <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d0ba:	e08f      	b.n	800d1dc <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	2b08      	cmp	r3, #8
 800d0c0:	d103      	bne.n	800d0ca <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f000 fa55 	bl	800d572 <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d0c8:	e088      	b.n	800d1dc <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
 800d0ca:	68bb      	ldr	r3, [r7, #8]
 800d0cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d0d0:	f040 8084 	bne.w	800d1dc <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d103      	bne.n	800d0e4 <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
 800d0dc:	6878      	ldr	r0, [r7, #4]
 800d0de:	f000 fa34 	bl	800d54a <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d0e2:	e07b      	b.n	800d1dc <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
 800d0e4:	6878      	ldr	r0, [r7, #4]
 800d0e6:	f000 fa26 	bl	800d536 <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d0ea:	e077      	b.n	800d1dc <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	f003 0308 	and.w	r3, r3, #8
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d01e      	beq.n	800d134 <HAL_OSPI_IRQHandler+0x1c8>
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d019      	beq.n	800d134 <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	2208      	movs	r2, #8
 800d106:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d112:	2b00      	cmp	r3, #0
 800d114:	d00a      	beq.n	800d12c <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	681a      	ldr	r2, [r3, #0]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 800d124:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2202      	movs	r2, #2
 800d12a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
 800d12c:	6878      	ldr	r0, [r7, #4]
 800d12e:	f000 fa3e 	bl	800d5ae <HAL_OSPI_StatusMatchCallback>
 800d132:	e056      	b.n	800d1e2 <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	f003 0301 	and.w	r3, r3, #1
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d03c      	beq.n	800d1b8 <HAL_OSPI_IRQHandler+0x24c>
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d144:	2b00      	cmp	r3, #0
 800d146:	d037      	beq.n	800d1b8 <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	2201      	movs	r2, #1
 800d14e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	681a      	ldr	r2, [r3, #0]
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800d15e:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2202      	movs	r2, #2
 800d164:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f003 0304 	and.w	r3, r3, #4
 800d170:	2b00      	cmp	r3, #0
 800d172:	d01a      	beq.n	800d1aa <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	681a      	ldr	r2, [r3, #0]
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f022 0204 	bic.w	r2, r2, #4
 800d182:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hmdma->XferAbortCallback = OSPI_DMAAbortCplt;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d188:	4a18      	ldr	r2, [pc, #96]	@ (800d1ec <HAL_OSPI_IRQHandler+0x280>)
 800d18a:	659a      	str	r2, [r3, #88]	@ 0x58
      if (HAL_MDMA_Abort_IT(hospi->hmdma) != HAL_OK)
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d190:	4618      	mov	r0, r3
 800d192:	f7ff fe08 	bl	800cda6 <HAL_MDMA_Abort_IT>
 800d196:	4603      	mov	r3, r0
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d021      	beq.n	800d1e0 <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2202      	movs	r2, #2
 800d1a0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
 800d1a2:	6878      	ldr	r0, [r7, #4]
 800d1a4:	f000 f9c7 	bl	800d536 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d1a8:	e01a      	b.n	800d1e0 <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	2202      	movs	r2, #2
 800d1ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f000 f9c0 	bl	800d536 <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d1b6:	e013      	b.n	800d1e0 <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
 800d1b8:	693b      	ldr	r3, [r7, #16]
 800d1ba:	f003 0310 	and.w	r3, r3, #16
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d00f      	beq.n	800d1e2 <HAL_OSPI_IRQHandler+0x276>
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d00a      	beq.n	800d1e2 <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	2210      	movs	r2, #16
 800d1d2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
 800d1d4:	6878      	ldr	r0, [r7, #4]
 800d1d6:	f000 f9f4 	bl	800d5c2 <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d1da:	e002      	b.n	800d1e2 <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d1dc:	bf00      	nop
 800d1de:	e000      	b.n	800d1e2 <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d1e0:	bf00      	nop
}
 800d1e2:	bf00      	nop
 800d1e4:	3718      	adds	r7, #24
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}
 800d1ea:	bf00      	nop
 800d1ec:	0800dfcd 	.word	0x0800dfcd

0800d1f0 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b08a      	sub	sp, #40	@ 0x28
 800d1f4:	af02      	add	r7, sp, #8
 800d1f6:	60f8      	str	r0, [r7, #12]
 800d1f8:	60b9      	str	r1, [r7, #8]
 800d1fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800d1fc:	f7f8 fc68 	bl	8005ad0 <HAL_GetTick>
 800d200:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d206:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d20c:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	2b02      	cmp	r3, #2
 800d212:	d104      	bne.n	800d21e <HAL_OSPI_Command+0x2e>
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	68db      	ldr	r3, [r3, #12]
 800d218:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d21c:	d115      	bne.n	800d24a <HAL_OSPI_Command+0x5a>
 800d21e:	697b      	ldr	r3, [r7, #20]
 800d220:	2b14      	cmp	r3, #20
 800d222:	d107      	bne.n	800d234 <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	2b02      	cmp	r3, #2
 800d22a:	d00e      	beq.n	800d24a <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	2b03      	cmp	r3, #3
 800d232:	d00a      	beq.n	800d24a <HAL_OSPI_Command+0x5a>
 800d234:	697b      	ldr	r3, [r7, #20]
 800d236:	2b24      	cmp	r3, #36	@ 0x24
 800d238:	d15b      	bne.n	800d2f2 <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	2b01      	cmp	r3, #1
 800d240:	d003      	beq.n	800d24a <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d246:	2b03      	cmp	r3, #3
 800d248:	d153      	bne.n	800d2f2 <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	9300      	str	r3, [sp, #0]
 800d24e:	69bb      	ldr	r3, [r7, #24]
 800d250:	2200      	movs	r2, #0
 800d252:	2120      	movs	r1, #32
 800d254:	68f8      	ldr	r0, [r7, #12]
 800d256:	f000 fef5 	bl	800e044 <OSPI_WaitFlagStateUntilTimeout>
 800d25a:	4603      	mov	r3, r0
 800d25c:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800d25e:	7ffb      	ldrb	r3, [r7, #31]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d14c      	bne.n	800d2fe <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	2200      	movs	r2, #0
 800d268:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 800d26a:	68b9      	ldr	r1, [r7, #8]
 800d26c:	68f8      	ldr	r0, [r7, #12]
 800d26e:	f000 ff21 	bl	800e0b4 <OSPI_ConfigCmd>
 800d272:	4603      	mov	r3, r0
 800d274:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 800d276:	7ffb      	ldrb	r3, [r7, #31]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d140      	bne.n	800d2fe <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800d27c:	68bb      	ldr	r3, [r7, #8]
 800d27e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d280:	2b00      	cmp	r3, #0
 800d282:	d10e      	bne.n	800d2a2 <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	9300      	str	r3, [sp, #0]
 800d288:	69bb      	ldr	r3, [r7, #24]
 800d28a:	2201      	movs	r2, #1
 800d28c:	2102      	movs	r1, #2
 800d28e:	68f8      	ldr	r0, [r7, #12]
 800d290:	f000 fed8 	bl	800e044 <OSPI_WaitFlagStateUntilTimeout>
 800d294:	4603      	mov	r3, r0
 800d296:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	2202      	movs	r2, #2
 800d29e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800d2a0:	e02d      	b.n	800d2fe <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d103      	bne.n	800d2b2 <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	2204      	movs	r2, #4
 800d2ae:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2b0:	e025      	b.n	800d2fe <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	2b01      	cmp	r3, #1
 800d2b8:	d10b      	bne.n	800d2d2 <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2be:	2b24      	cmp	r3, #36	@ 0x24
 800d2c0:	d103      	bne.n	800d2ca <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2204      	movs	r2, #4
 800d2c6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2c8:	e019      	b.n	800d2fe <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	2214      	movs	r2, #20
 800d2ce:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2d0:	e015      	b.n	800d2fe <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d2d2:	68bb      	ldr	r3, [r7, #8]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	2b02      	cmp	r3, #2
 800d2d8:	d111      	bne.n	800d2fe <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2de:	2b14      	cmp	r3, #20
 800d2e0:	d103      	bne.n	800d2ea <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	2204      	movs	r2, #4
 800d2e6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2e8:	e009      	b.n	800d2fe <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2224      	movs	r2, #36	@ 0x24
 800d2ee:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d2f0:	e005      	b.n	800d2fe <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2210      	movs	r2, #16
 800d2fa:	655a      	str	r2, [r3, #84]	@ 0x54
 800d2fc:	e000      	b.n	800d300 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
 800d2fe:	bf00      	nop
  }

  /* Return function status */
  return status;
 800d300:	7ffb      	ldrb	r3, [r7, #31]
}
 800d302:	4618      	mov	r0, r3
 800d304:	3720      	adds	r7, #32
 800d306:	46bd      	mov	sp, r7
 800d308:	bd80      	pop	{r7, pc}

0800d30a <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d30a:	b580      	push	{r7, lr}
 800d30c:	b08a      	sub	sp, #40	@ 0x28
 800d30e:	af02      	add	r7, sp, #8
 800d310:	60f8      	str	r0, [r7, #12]
 800d312:	60b9      	str	r1, [r7, #8]
 800d314:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d316:	f7f8 fbdb 	bl	8005ad0 <HAL_GetTick>
 800d31a:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	3350      	adds	r3, #80	@ 0x50
 800d322:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d324:	68bb      	ldr	r3, [r7, #8]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d105      	bne.n	800d336 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 800d32a:	2301      	movs	r3, #1
 800d32c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2208      	movs	r2, #8
 800d332:	655a      	str	r2, [r3, #84]	@ 0x54
 800d334:	e057      	b.n	800d3e6 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d33a:	2b04      	cmp	r3, #4
 800d33c:	d14e      	bne.n	800d3dc <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d344:	1c5a      	adds	r2, r3, #1
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	68ba      	ldr	r2, [r7, #8]
 800d356:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	681a      	ldr	r2, [r3, #0]
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800d366:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	9300      	str	r3, [sp, #0]
 800d36c:	69bb      	ldr	r3, [r7, #24]
 800d36e:	2201      	movs	r2, #1
 800d370:	2104      	movs	r1, #4
 800d372:	68f8      	ldr	r0, [r7, #12]
 800d374:	f000 fe66 	bl	800e044 <OSPI_WaitFlagStateUntilTimeout>
 800d378:	4603      	mov	r3, r0
 800d37a:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800d37c:	7ffb      	ldrb	r3, [r7, #31]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d113      	bne.n	800d3aa <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d386:	781a      	ldrb	r2, [r3, #0]
 800d388:	697b      	ldr	r3, [r7, #20]
 800d38a:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d390:	1c5a      	adds	r2, r3, #1
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d39a:	1e5a      	subs	r2, r3, #1
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d1df      	bne.n	800d368 <HAL_OSPI_Transmit+0x5e>
 800d3a8:	e000      	b.n	800d3ac <HAL_OSPI_Transmit+0xa2>
          break;
 800d3aa:	bf00      	nop

      if (status == HAL_OK)
 800d3ac:	7ffb      	ldrb	r3, [r7, #31]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d119      	bne.n	800d3e6 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	9300      	str	r3, [sp, #0]
 800d3b6:	69bb      	ldr	r3, [r7, #24]
 800d3b8:	2201      	movs	r2, #1
 800d3ba:	2102      	movs	r1, #2
 800d3bc:	68f8      	ldr	r0, [r7, #12]
 800d3be:	f000 fe41 	bl	800e044 <OSPI_WaitFlagStateUntilTimeout>
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800d3c6:	7ffb      	ldrb	r3, [r7, #31]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d10c      	bne.n	800d3e6 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	2202      	movs	r2, #2
 800d3d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	2202      	movs	r2, #2
 800d3d8:	651a      	str	r2, [r3, #80]	@ 0x50
 800d3da:	e004      	b.n	800d3e6 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d3dc:	2301      	movs	r3, #1
 800d3de:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	2210      	movs	r2, #16
 800d3e4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d3e6:	7ffb      	ldrb	r3, [r7, #31]
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3720      	adds	r7, #32
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}

0800d3f0 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b08c      	sub	sp, #48	@ 0x30
 800d3f4:	af02      	add	r7, sp, #8
 800d3f6:	60f8      	str	r0, [r7, #12]
 800d3f8:	60b9      	str	r1, [r7, #8]
 800d3fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d3fc:	f7f8 fb68 	bl	8005ad0 <HAL_GetTick>
 800d400:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	3350      	adds	r3, #80	@ 0x50
 800d408:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d410:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d41a:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d106      	bne.n	800d430 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 800d422:	2301      	movs	r3, #1
 800d424:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	2208      	movs	r2, #8
 800d42c:	655a      	str	r2, [r3, #84]	@ 0x54
 800d42e:	e07c      	b.n	800d52a <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d434:	2b04      	cmp	r3, #4
 800d436:	d172      	bne.n	800d51e <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d43e:	1c5a      	adds	r2, r3, #1
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	68ba      	ldr	r2, [r7, #8]
 800d450:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800d464:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	68db      	ldr	r3, [r3, #12]
 800d46a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d46e:	d104      	bne.n	800d47a <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	69ba      	ldr	r2, [r7, #24]
 800d476:	649a      	str	r2, [r3, #72]	@ 0x48
 800d478:	e011      	b.n	800d49e <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800d482:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d486:	2b00      	cmp	r3, #0
 800d488:	d004      	beq.n	800d494 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	69ba      	ldr	r2, [r7, #24]
 800d490:	649a      	str	r2, [r3, #72]	@ 0x48
 800d492:	e004      	b.n	800d49e <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	697a      	ldr	r2, [r7, #20]
 800d49a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	9300      	str	r3, [sp, #0]
 800d4a2:	6a3b      	ldr	r3, [r7, #32]
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	2106      	movs	r1, #6
 800d4a8:	68f8      	ldr	r0, [r7, #12]
 800d4aa:	f000 fdcb 	bl	800e044 <OSPI_WaitFlagStateUntilTimeout>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800d4b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d114      	bne.n	800d4e6 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4c0:	69fa      	ldr	r2, [r7, #28]
 800d4c2:	7812      	ldrb	r2, [r2, #0]
 800d4c4:	b2d2      	uxtb	r2, r2
 800d4c6:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4cc:	1c5a      	adds	r2, r3, #1
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4d6:	1e5a      	subs	r2, r3, #1
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d1dc      	bne.n	800d49e <HAL_OSPI_Receive+0xae>
 800d4e4:	e000      	b.n	800d4e8 <HAL_OSPI_Receive+0xf8>
          break;
 800d4e6:	bf00      	nop

      if (status == HAL_OK)
 800d4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d11c      	bne.n	800d52a <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	9300      	str	r3, [sp, #0]
 800d4f4:	6a3b      	ldr	r3, [r7, #32]
 800d4f6:	2201      	movs	r2, #1
 800d4f8:	2102      	movs	r1, #2
 800d4fa:	68f8      	ldr	r0, [r7, #12]
 800d4fc:	f000 fda2 	bl	800e044 <OSPI_WaitFlagStateUntilTimeout>
 800d500:	4603      	mov	r3, r0
 800d502:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 800d506:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d10d      	bne.n	800d52a <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	2202      	movs	r2, #2
 800d514:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	2202      	movs	r2, #2
 800d51a:	651a      	str	r2, [r3, #80]	@ 0x50
 800d51c:	e005      	b.n	800d52a <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d51e:	2301      	movs	r3, #1
 800d520:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2210      	movs	r2, #16
 800d528:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d52a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3728      	adds	r7, #40	@ 0x28
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}

0800d536 <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
 800d536:	b480      	push	{r7}
 800d538:	b083      	sub	sp, #12
 800d53a:	af00      	add	r7, sp, #0
 800d53c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
 800d53e:	bf00      	nop
 800d540:	370c      	adds	r7, #12
 800d542:	46bd      	mov	sp, r7
 800d544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d548:	4770      	bx	lr

0800d54a <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d54a:	b480      	push	{r7}
 800d54c:	b083      	sub	sp, #12
 800d54e:	af00      	add	r7, sp, #0
 800d550:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
 800d552:	bf00      	nop
 800d554:	370c      	adds	r7, #12
 800d556:	46bd      	mov	sp, r7
 800d558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55c:	4770      	bx	lr

0800d55e <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
 800d55e:	b480      	push	{r7}
 800d560:	b083      	sub	sp, #12
 800d562:	af00      	add	r7, sp, #0
 800d564:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800d566:	bf00      	nop
 800d568:	370c      	adds	r7, #12
 800d56a:	46bd      	mov	sp, r7
 800d56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d570:	4770      	bx	lr

0800d572 <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d572:	b480      	push	{r7}
 800d574:	b083      	sub	sp, #12
 800d576:	af00      	add	r7, sp, #0
 800d578:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800d57a:	bf00      	nop
 800d57c:	370c      	adds	r7, #12
 800d57e:	46bd      	mov	sp, r7
 800d580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d584:	4770      	bx	lr

0800d586 <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d586:	b480      	push	{r7}
 800d588:	b083      	sub	sp, #12
 800d58a:	af00      	add	r7, sp, #0
 800d58c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
 800d58e:	bf00      	nop
 800d590:	370c      	adds	r7, #12
 800d592:	46bd      	mov	sp, r7
 800d594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d598:	4770      	bx	lr

0800d59a <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d59a:	b480      	push	{r7}
 800d59c:	b083      	sub	sp, #12
 800d59e:	af00      	add	r7, sp, #0
 800d5a0:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
 800d5a2:	bf00      	nop
 800d5a4:	370c      	adds	r7, #12
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ac:	4770      	bx	lr

0800d5ae <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
 800d5ae:	b480      	push	{r7}
 800d5b0:	b083      	sub	sp, #12
 800d5b2:	af00      	add	r7, sp, #0
 800d5b4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800d5b6:	bf00      	nop
 800d5b8:	370c      	adds	r7, #12
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c0:	4770      	bx	lr

0800d5c2 <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
 800d5c2:	b480      	push	{r7}
 800d5c4:	b083      	sub	sp, #12
 800d5c6:	af00      	add	r7, sp, #0
 800d5c8:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
 800d5ca:	bf00      	nop
 800d5cc:	370c      	adds	r7, #12
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr

0800d5d6 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800d5d6:	b480      	push	{r7}
 800d5d8:	b083      	sub	sp, #12
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	6078      	str	r0, [r7, #4]
 800d5de:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	683a      	ldr	r2, [r7, #0]
 800d5e4:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 800d5e6:	2300      	movs	r3, #0
}
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	370c      	adds	r7, #12
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f2:	4770      	bx	lr

0800d5f4 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b094      	sub	sp, #80	@ 0x50
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	60f8      	str	r0, [r7, #12]
 800d5fc:	60b9      	str	r1, [r7, #8]
 800d5fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d600:	2300      	movs	r3, #0
 800d602:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800d606:	2300      	movs	r3, #0
 800d608:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	4a9d      	ldr	r2, [pc, #628]	@ (800d888 <HAL_OSPIM_Config+0x294>)
 800d612:	4293      	cmp	r3, r2
 800d614:	d105      	bne.n	800d622 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800d616:	2300      	movs	r3, #0
 800d618:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800d61a:	2301      	movs	r3, #1
 800d61c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800d620:	e004      	b.n	800d62c <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800d622:	2301      	movs	r3, #1
 800d624:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 800d626:	2300      	movs	r3, #0
 800d628:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d62c:	2300      	movs	r3, #0
 800d62e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d632:	e01d      	b.n	800d670 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800d634:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d638:	3301      	adds	r3, #1
 800d63a:	b2d8      	uxtb	r0, r3
 800d63c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800d640:	f107 0114 	add.w	r1, r7, #20
 800d644:	4613      	mov	r3, r2
 800d646:	005b      	lsls	r3, r3, #1
 800d648:	4413      	add	r3, r2
 800d64a:	00db      	lsls	r3, r3, #3
 800d64c:	440b      	add	r3, r1
 800d64e:	4619      	mov	r1, r3
 800d650:	f000 feaa 	bl	800e3a8 <OSPIM_GetConfig>
 800d654:	4603      	mov	r3, r0
 800d656:	2b00      	cmp	r3, #0
 800d658:	d005      	beq.n	800d666 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800d65a:	2301      	movs	r3, #1
 800d65c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	2208      	movs	r2, #8
 800d664:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d666:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d66a:	3301      	adds	r3, #1
 800d66c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d670:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d674:	2b01      	cmp	r3, #1
 800d676:	d9dd      	bls.n	800d634 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 800d678:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	f040 8499 	bne.w	800dfb4 <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800d682:	4b81      	ldr	r3, [pc, #516]	@ (800d888 <HAL_OSPIM_Config+0x294>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	f003 0301 	and.w	r3, r3, #1
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d00b      	beq.n	800d6a6 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800d68e:	4b7e      	ldr	r3, [pc, #504]	@ (800d888 <HAL_OSPIM_Config+0x294>)
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	4a7d      	ldr	r2, [pc, #500]	@ (800d888 <HAL_OSPIM_Config+0x294>)
 800d694:	f023 0301 	bic.w	r3, r3, #1
 800d698:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800d69a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d69e:	f043 0301 	orr.w	r3, r3, #1
 800d6a2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800d6a6:	4b79      	ldr	r3, [pc, #484]	@ (800d88c <HAL_OSPIM_Config+0x298>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	f003 0301 	and.w	r3, r3, #1
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d00b      	beq.n	800d6ca <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800d6b2:	4b76      	ldr	r3, [pc, #472]	@ (800d88c <HAL_OSPIM_Config+0x298>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	4a75      	ldr	r2, [pc, #468]	@ (800d88c <HAL_OSPIM_Config+0x298>)
 800d6b8:	f023 0301 	bic.w	r3, r3, #1
 800d6bc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800d6be:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d6c2:	f043 0302 	orr.w	r3, r3, #2
 800d6c6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800d6ca:	4971      	ldr	r1, [pc, #452]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d6cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6ce:	4613      	mov	r3, r2
 800d6d0:	005b      	lsls	r3, r3, #1
 800d6d2:	4413      	add	r3, r2
 800d6d4:	00db      	lsls	r3, r3, #3
 800d6d6:	3350      	adds	r3, #80	@ 0x50
 800d6d8:	443b      	add	r3, r7
 800d6da:	3b34      	subs	r3, #52	@ 0x34
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	3b01      	subs	r3, #1
 800d6e0:	009b      	lsls	r3, r3, #2
 800d6e2:	440b      	add	r3, r1
 800d6e4:	6859      	ldr	r1, [r3, #4]
 800d6e6:	486a      	ldr	r0, [pc, #424]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d6e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6ea:	4613      	mov	r3, r2
 800d6ec:	005b      	lsls	r3, r3, #1
 800d6ee:	4413      	add	r3, r2
 800d6f0:	00db      	lsls	r3, r3, #3
 800d6f2:	3350      	adds	r3, #80	@ 0x50
 800d6f4:	443b      	add	r3, r7
 800d6f6:	3b34      	subs	r3, #52	@ 0x34
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	3b01      	subs	r3, #1
 800d6fc:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800d700:	009b      	lsls	r3, r3, #2
 800d702:	4403      	add	r3, r0
 800d704:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800d706:	4b62      	ldr	r3, [pc, #392]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f003 0301 	and.w	r3, r3, #1
 800d70e:	2b00      	cmp	r3, #0
 800d710:	f000 80c0 	beq.w	800d894 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800d714:	4b5e      	ldr	r3, [pc, #376]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	4a5d      	ldr	r2, [pc, #372]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d71a:	f023 0301 	bic.w	r3, r3, #1
 800d71e:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 800d720:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d724:	2b01      	cmp	r3, #1
 800d726:	f040 8162 	bne.w	800d9ee <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800d72a:	4959      	ldr	r1, [pc, #356]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d72c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d730:	4613      	mov	r3, r2
 800d732:	005b      	lsls	r3, r3, #1
 800d734:	4413      	add	r3, r2
 800d736:	00db      	lsls	r3, r3, #3
 800d738:	3350      	adds	r3, #80	@ 0x50
 800d73a:	443b      	add	r3, r7
 800d73c:	3b3c      	subs	r3, #60	@ 0x3c
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	3b01      	subs	r3, #1
 800d742:	009b      	lsls	r3, r3, #2
 800d744:	440b      	add	r3, r1
 800d746:	6859      	ldr	r1, [r3, #4]
 800d748:	4851      	ldr	r0, [pc, #324]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d74a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d74e:	4613      	mov	r3, r2
 800d750:	005b      	lsls	r3, r3, #1
 800d752:	4413      	add	r3, r2
 800d754:	00db      	lsls	r3, r3, #3
 800d756:	3350      	adds	r3, #80	@ 0x50
 800d758:	443b      	add	r3, r7
 800d75a:	3b3c      	subs	r3, #60	@ 0x3c
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	3b01      	subs	r3, #1
 800d760:	f041 0202 	orr.w	r2, r1, #2
 800d764:	009b      	lsls	r3, r3, #2
 800d766:	4403      	add	r3, r0
 800d768:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800d76a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d76e:	4613      	mov	r3, r2
 800d770:	005b      	lsls	r3, r3, #1
 800d772:	4413      	add	r3, r2
 800d774:	00db      	lsls	r3, r3, #3
 800d776:	3350      	adds	r3, #80	@ 0x50
 800d778:	443b      	add	r3, r7
 800d77a:	3b38      	subs	r3, #56	@ 0x38
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d01f      	beq.n	800d7c2 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 800d782:	4943      	ldr	r1, [pc, #268]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d784:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d788:	4613      	mov	r3, r2
 800d78a:	005b      	lsls	r3, r3, #1
 800d78c:	4413      	add	r3, r2
 800d78e:	00db      	lsls	r3, r3, #3
 800d790:	3350      	adds	r3, #80	@ 0x50
 800d792:	443b      	add	r3, r7
 800d794:	3b38      	subs	r3, #56	@ 0x38
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	3b01      	subs	r3, #1
 800d79a:	009b      	lsls	r3, r3, #2
 800d79c:	440b      	add	r3, r1
 800d79e:	6859      	ldr	r1, [r3, #4]
 800d7a0:	483b      	ldr	r0, [pc, #236]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d7a2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7a6:	4613      	mov	r3, r2
 800d7a8:	005b      	lsls	r3, r3, #1
 800d7aa:	4413      	add	r3, r2
 800d7ac:	00db      	lsls	r3, r3, #3
 800d7ae:	3350      	adds	r3, #80	@ 0x50
 800d7b0:	443b      	add	r3, r7
 800d7b2:	3b38      	subs	r3, #56	@ 0x38
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	3b01      	subs	r3, #1
 800d7b8:	f041 0220 	orr.w	r2, r1, #32
 800d7bc:	009b      	lsls	r3, r3, #2
 800d7be:	4403      	add	r3, r0
 800d7c0:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d7c2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7c6:	4613      	mov	r3, r2
 800d7c8:	005b      	lsls	r3, r3, #1
 800d7ca:	4413      	add	r3, r2
 800d7cc:	00db      	lsls	r3, r3, #3
 800d7ce:	3350      	adds	r3, #80	@ 0x50
 800d7d0:	443b      	add	r3, r7
 800d7d2:	3b30      	subs	r3, #48	@ 0x30
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d023      	beq.n	800d822 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d7da:	492d      	ldr	r1, [pc, #180]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d7dc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7e0:	4613      	mov	r3, r2
 800d7e2:	005b      	lsls	r3, r3, #1
 800d7e4:	4413      	add	r3, r2
 800d7e6:	00db      	lsls	r3, r3, #3
 800d7e8:	3350      	adds	r3, #80	@ 0x50
 800d7ea:	443b      	add	r3, r7
 800d7ec:	3b30      	subs	r3, #48	@ 0x30
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	3b01      	subs	r3, #1
 800d7f2:	f003 0301 	and.w	r3, r3, #1
 800d7f6:	009b      	lsls	r3, r3, #2
 800d7f8:	440b      	add	r3, r1
 800d7fa:	6859      	ldr	r1, [r3, #4]
 800d7fc:	4824      	ldr	r0, [pc, #144]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d7fe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d802:	4613      	mov	r3, r2
 800d804:	005b      	lsls	r3, r3, #1
 800d806:	4413      	add	r3, r2
 800d808:	00db      	lsls	r3, r3, #3
 800d80a:	3350      	adds	r3, #80	@ 0x50
 800d80c:	443b      	add	r3, r7
 800d80e:	3b30      	subs	r3, #48	@ 0x30
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	3b01      	subs	r3, #1
 800d814:	f003 0301 	and.w	r3, r3, #1
 800d818:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 800d81c:	009b      	lsls	r3, r3, #2
 800d81e:	4403      	add	r3, r0
 800d820:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800d822:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d826:	4613      	mov	r3, r2
 800d828:	005b      	lsls	r3, r3, #1
 800d82a:	4413      	add	r3, r2
 800d82c:	00db      	lsls	r3, r3, #3
 800d82e:	3350      	adds	r3, #80	@ 0x50
 800d830:	443b      	add	r3, r7
 800d832:	3b2c      	subs	r3, #44	@ 0x2c
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	2b00      	cmp	r3, #0
 800d838:	f000 80d9 	beq.w	800d9ee <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d83c:	4914      	ldr	r1, [pc, #80]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d83e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d842:	4613      	mov	r3, r2
 800d844:	005b      	lsls	r3, r3, #1
 800d846:	4413      	add	r3, r2
 800d848:	00db      	lsls	r3, r3, #3
 800d84a:	3350      	adds	r3, #80	@ 0x50
 800d84c:	443b      	add	r3, r7
 800d84e:	3b2c      	subs	r3, #44	@ 0x2c
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	3b01      	subs	r3, #1
 800d854:	f003 0301 	and.w	r3, r3, #1
 800d858:	009b      	lsls	r3, r3, #2
 800d85a:	440b      	add	r3, r1
 800d85c:	6859      	ldr	r1, [r3, #4]
 800d85e:	480c      	ldr	r0, [pc, #48]	@ (800d890 <HAL_OSPIM_Config+0x29c>)
 800d860:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d864:	4613      	mov	r3, r2
 800d866:	005b      	lsls	r3, r3, #1
 800d868:	4413      	add	r3, r2
 800d86a:	00db      	lsls	r3, r3, #3
 800d86c:	3350      	adds	r3, #80	@ 0x50
 800d86e:	443b      	add	r3, r7
 800d870:	3b2c      	subs	r3, #44	@ 0x2c
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	3b01      	subs	r3, #1
 800d876:	f003 0301 	and.w	r3, r3, #1
 800d87a:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 800d87e:	009b      	lsls	r3, r3, #2
 800d880:	4403      	add	r3, r0
 800d882:	605a      	str	r2, [r3, #4]
 800d884:	e0b3      	b.n	800d9ee <HAL_OSPIM_Config+0x3fa>
 800d886:	bf00      	nop
 800d888:	52005000 	.word	0x52005000
 800d88c:	5200a000 	.word	0x5200a000
 800d890:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 800d894:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d896:	4613      	mov	r3, r2
 800d898:	005b      	lsls	r3, r3, #1
 800d89a:	4413      	add	r3, r2
 800d89c:	00db      	lsls	r3, r3, #3
 800d89e:	3350      	adds	r3, #80	@ 0x50
 800d8a0:	443b      	add	r3, r7
 800d8a2:	3b3c      	subs	r3, #60	@ 0x3c
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	f000 80a1 	beq.w	800d9ee <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800d8ac:	4995      	ldr	r1, [pc, #596]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800d8ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8b0:	4613      	mov	r3, r2
 800d8b2:	005b      	lsls	r3, r3, #1
 800d8b4:	4413      	add	r3, r2
 800d8b6:	00db      	lsls	r3, r3, #3
 800d8b8:	3350      	adds	r3, #80	@ 0x50
 800d8ba:	443b      	add	r3, r7
 800d8bc:	3b3c      	subs	r3, #60	@ 0x3c
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	3b01      	subs	r3, #1
 800d8c2:	009b      	lsls	r3, r3, #2
 800d8c4:	440b      	add	r3, r1
 800d8c6:	6859      	ldr	r1, [r3, #4]
 800d8c8:	488e      	ldr	r0, [pc, #568]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800d8ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8cc:	4613      	mov	r3, r2
 800d8ce:	005b      	lsls	r3, r3, #1
 800d8d0:	4413      	add	r3, r2
 800d8d2:	00db      	lsls	r3, r3, #3
 800d8d4:	3350      	adds	r3, #80	@ 0x50
 800d8d6:	443b      	add	r3, r7
 800d8d8:	3b3c      	subs	r3, #60	@ 0x3c
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	3b01      	subs	r3, #1
 800d8de:	f021 0201 	bic.w	r2, r1, #1
 800d8e2:	009b      	lsls	r3, r3, #2
 800d8e4:	4403      	add	r3, r0
 800d8e6:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800d8e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d8ea:	4613      	mov	r3, r2
 800d8ec:	005b      	lsls	r3, r3, #1
 800d8ee:	4413      	add	r3, r2
 800d8f0:	00db      	lsls	r3, r3, #3
 800d8f2:	3350      	adds	r3, #80	@ 0x50
 800d8f4:	443b      	add	r3, r7
 800d8f6:	3b38      	subs	r3, #56	@ 0x38
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d01d      	beq.n	800d93a <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800d8fe:	4981      	ldr	r1, [pc, #516]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800d900:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d902:	4613      	mov	r3, r2
 800d904:	005b      	lsls	r3, r3, #1
 800d906:	4413      	add	r3, r2
 800d908:	00db      	lsls	r3, r3, #3
 800d90a:	3350      	adds	r3, #80	@ 0x50
 800d90c:	443b      	add	r3, r7
 800d90e:	3b38      	subs	r3, #56	@ 0x38
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	3b01      	subs	r3, #1
 800d914:	009b      	lsls	r3, r3, #2
 800d916:	440b      	add	r3, r1
 800d918:	6859      	ldr	r1, [r3, #4]
 800d91a:	487a      	ldr	r0, [pc, #488]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800d91c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d91e:	4613      	mov	r3, r2
 800d920:	005b      	lsls	r3, r3, #1
 800d922:	4413      	add	r3, r2
 800d924:	00db      	lsls	r3, r3, #3
 800d926:	3350      	adds	r3, #80	@ 0x50
 800d928:	443b      	add	r3, r7
 800d92a:	3b38      	subs	r3, #56	@ 0x38
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	3b01      	subs	r3, #1
 800d930:	f021 0210 	bic.w	r2, r1, #16
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	4403      	add	r3, r0
 800d938:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d93a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d93c:	4613      	mov	r3, r2
 800d93e:	005b      	lsls	r3, r3, #1
 800d940:	4413      	add	r3, r2
 800d942:	00db      	lsls	r3, r3, #3
 800d944:	3350      	adds	r3, #80	@ 0x50
 800d946:	443b      	add	r3, r7
 800d948:	3b30      	subs	r3, #48	@ 0x30
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d021      	beq.n	800d994 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800d950:	496c      	ldr	r1, [pc, #432]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800d952:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d954:	4613      	mov	r3, r2
 800d956:	005b      	lsls	r3, r3, #1
 800d958:	4413      	add	r3, r2
 800d95a:	00db      	lsls	r3, r3, #3
 800d95c:	3350      	adds	r3, #80	@ 0x50
 800d95e:	443b      	add	r3, r7
 800d960:	3b30      	subs	r3, #48	@ 0x30
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	3b01      	subs	r3, #1
 800d966:	f003 0301 	and.w	r3, r3, #1
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	440b      	add	r3, r1
 800d96e:	6859      	ldr	r1, [r3, #4]
 800d970:	4864      	ldr	r0, [pc, #400]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800d972:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d974:	4613      	mov	r3, r2
 800d976:	005b      	lsls	r3, r3, #1
 800d978:	4413      	add	r3, r2
 800d97a:	00db      	lsls	r3, r3, #3
 800d97c:	3350      	adds	r3, #80	@ 0x50
 800d97e:	443b      	add	r3, r7
 800d980:	3b30      	subs	r3, #48	@ 0x30
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	3b01      	subs	r3, #1
 800d986:	f003 0301 	and.w	r3, r3, #1
 800d98a:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800d98e:	009b      	lsls	r3, r3, #2
 800d990:	4403      	add	r3, r0
 800d992:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800d994:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d996:	4613      	mov	r3, r2
 800d998:	005b      	lsls	r3, r3, #1
 800d99a:	4413      	add	r3, r2
 800d99c:	00db      	lsls	r3, r3, #3
 800d99e:	3350      	adds	r3, #80	@ 0x50
 800d9a0:	443b      	add	r3, r7
 800d9a2:	3b2c      	subs	r3, #44	@ 0x2c
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d021      	beq.n	800d9ee <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800d9aa:	4956      	ldr	r1, [pc, #344]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800d9ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9ae:	4613      	mov	r3, r2
 800d9b0:	005b      	lsls	r3, r3, #1
 800d9b2:	4413      	add	r3, r2
 800d9b4:	00db      	lsls	r3, r3, #3
 800d9b6:	3350      	adds	r3, #80	@ 0x50
 800d9b8:	443b      	add	r3, r7
 800d9ba:	3b2c      	subs	r3, #44	@ 0x2c
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	3b01      	subs	r3, #1
 800d9c0:	f003 0301 	and.w	r3, r3, #1
 800d9c4:	009b      	lsls	r3, r3, #2
 800d9c6:	440b      	add	r3, r1
 800d9c8:	6859      	ldr	r1, [r3, #4]
 800d9ca:	484e      	ldr	r0, [pc, #312]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800d9cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9ce:	4613      	mov	r3, r2
 800d9d0:	005b      	lsls	r3, r3, #1
 800d9d2:	4413      	add	r3, r2
 800d9d4:	00db      	lsls	r3, r3, #3
 800d9d6:	3350      	adds	r3, #80	@ 0x50
 800d9d8:	443b      	add	r3, r7
 800d9da:	3b2c      	subs	r3, #44	@ 0x2c
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	3b01      	subs	r3, #1
 800d9e0:	f003 0301 	and.w	r3, r3, #1
 800d9e4:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800d9e8:	009b      	lsls	r3, r3, #2
 800d9ea:	4403      	add	r3, r0
 800d9ec:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	6819      	ldr	r1, [r3, #0]
 800d9f2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d9f6:	4613      	mov	r3, r2
 800d9f8:	005b      	lsls	r3, r3, #1
 800d9fa:	4413      	add	r3, r2
 800d9fc:	00db      	lsls	r3, r3, #3
 800d9fe:	3350      	adds	r3, #80	@ 0x50
 800da00:	443b      	add	r3, r7
 800da02:	3b3c      	subs	r3, #60	@ 0x3c
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	4299      	cmp	r1, r3
 800da08:	d03c      	beq.n	800da84 <HAL_OSPIM_Config+0x490>
 800da0a:	68bb      	ldr	r3, [r7, #8]
 800da0c:	6899      	ldr	r1, [r3, #8]
 800da0e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da12:	4613      	mov	r3, r2
 800da14:	005b      	lsls	r3, r3, #1
 800da16:	4413      	add	r3, r2
 800da18:	00db      	lsls	r3, r3, #3
 800da1a:	3350      	adds	r3, #80	@ 0x50
 800da1c:	443b      	add	r3, r7
 800da1e:	3b34      	subs	r3, #52	@ 0x34
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4299      	cmp	r1, r3
 800da24:	d02e      	beq.n	800da84 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800da26:	68bb      	ldr	r3, [r7, #8]
 800da28:	6859      	ldr	r1, [r3, #4]
 800da2a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da2e:	4613      	mov	r3, r2
 800da30:	005b      	lsls	r3, r3, #1
 800da32:	4413      	add	r3, r2
 800da34:	00db      	lsls	r3, r3, #3
 800da36:	3350      	adds	r3, #80	@ 0x50
 800da38:	443b      	add	r3, r7
 800da3a:	3b38      	subs	r3, #56	@ 0x38
 800da3c:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800da3e:	4299      	cmp	r1, r3
 800da40:	d103      	bne.n	800da4a <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800da42:	68bb      	ldr	r3, [r7, #8]
 800da44:	685b      	ldr	r3, [r3, #4]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d11c      	bne.n	800da84 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800da4a:	68bb      	ldr	r3, [r7, #8]
 800da4c:	68d9      	ldr	r1, [r3, #12]
 800da4e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da52:	4613      	mov	r3, r2
 800da54:	005b      	lsls	r3, r3, #1
 800da56:	4413      	add	r3, r2
 800da58:	00db      	lsls	r3, r3, #3
 800da5a:	3350      	adds	r3, #80	@ 0x50
 800da5c:	443b      	add	r3, r7
 800da5e:	3b30      	subs	r3, #48	@ 0x30
 800da60:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800da62:	4299      	cmp	r1, r3
 800da64:	d00e      	beq.n	800da84 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800da66:	68bb      	ldr	r3, [r7, #8]
 800da68:	6919      	ldr	r1, [r3, #16]
 800da6a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da6e:	4613      	mov	r3, r2
 800da70:	005b      	lsls	r3, r3, #1
 800da72:	4413      	add	r3, r2
 800da74:	00db      	lsls	r3, r3, #3
 800da76:	3350      	adds	r3, #80	@ 0x50
 800da78:	443b      	add	r3, r7
 800da7a:	3b2c      	subs	r3, #44	@ 0x2c
 800da7c:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800da7e:	4299      	cmp	r1, r3
 800da80:	f040 810e 	bne.w	800dca0 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	6819      	ldr	r1, [r3, #0]
 800da88:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da8c:	4613      	mov	r3, r2
 800da8e:	005b      	lsls	r3, r3, #1
 800da90:	4413      	add	r3, r2
 800da92:	00db      	lsls	r3, r3, #3
 800da94:	3350      	adds	r3, #80	@ 0x50
 800da96:	443b      	add	r3, r7
 800da98:	3b3c      	subs	r3, #60	@ 0x3c
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	4299      	cmp	r1, r3
 800da9e:	d133      	bne.n	800db08 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800daa0:	68bb      	ldr	r3, [r7, #8]
 800daa2:	6859      	ldr	r1, [r3, #4]
 800daa4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800daa8:	4613      	mov	r3, r2
 800daaa:	005b      	lsls	r3, r3, #1
 800daac:	4413      	add	r3, r2
 800daae:	00db      	lsls	r3, r3, #3
 800dab0:	3350      	adds	r3, #80	@ 0x50
 800dab2:	443b      	add	r3, r7
 800dab4:	3b38      	subs	r3, #56	@ 0x38
 800dab6:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800dab8:	4299      	cmp	r1, r3
 800daba:	d125      	bne.n	800db08 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	68d9      	ldr	r1, [r3, #12]
 800dac0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dac4:	4613      	mov	r3, r2
 800dac6:	005b      	lsls	r3, r3, #1
 800dac8:	4413      	add	r3, r2
 800daca:	00db      	lsls	r3, r3, #3
 800dacc:	3350      	adds	r3, #80	@ 0x50
 800dace:	443b      	add	r3, r7
 800dad0:	3b30      	subs	r3, #48	@ 0x30
 800dad2:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800dad4:	4299      	cmp	r1, r3
 800dad6:	d117      	bne.n	800db08 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800dad8:	68bb      	ldr	r3, [r7, #8]
 800dada:	6919      	ldr	r1, [r3, #16]
 800dadc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dae0:	4613      	mov	r3, r2
 800dae2:	005b      	lsls	r3, r3, #1
 800dae4:	4413      	add	r3, r2
 800dae6:	00db      	lsls	r3, r3, #3
 800dae8:	3350      	adds	r3, #80	@ 0x50
 800daea:	443b      	add	r3, r7
 800daec:	3b2c      	subs	r3, #44	@ 0x2c
 800daee:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800daf0:	4299      	cmp	r1, r3
 800daf2:	d109      	bne.n	800db08 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800daf4:	4b03      	ldr	r3, [pc, #12]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	4a02      	ldr	r2, [pc, #8]	@ (800db04 <HAL_OSPIM_Config+0x510>)
 800dafa:	f043 0301 	orr.w	r3, r3, #1
 800dafe:	6013      	str	r3, [r2, #0]
 800db00:	e0ce      	b.n	800dca0 <HAL_OSPIM_Config+0x6ac>
 800db02:	bf00      	nop
 800db04:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800db08:	49bb      	ldr	r1, [pc, #748]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800db0a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db0e:	4613      	mov	r3, r2
 800db10:	005b      	lsls	r3, r3, #1
 800db12:	4413      	add	r3, r2
 800db14:	00db      	lsls	r3, r3, #3
 800db16:	3350      	adds	r3, #80	@ 0x50
 800db18:	443b      	add	r3, r7
 800db1a:	3b3c      	subs	r3, #60	@ 0x3c
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	3b01      	subs	r3, #1
 800db20:	009b      	lsls	r3, r3, #2
 800db22:	440b      	add	r3, r1
 800db24:	6859      	ldr	r1, [r3, #4]
 800db26:	48b4      	ldr	r0, [pc, #720]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800db28:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db2c:	4613      	mov	r3, r2
 800db2e:	005b      	lsls	r3, r3, #1
 800db30:	4413      	add	r3, r2
 800db32:	00db      	lsls	r3, r3, #3
 800db34:	3350      	adds	r3, #80	@ 0x50
 800db36:	443b      	add	r3, r7
 800db38:	3b3c      	subs	r3, #60	@ 0x3c
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	3b01      	subs	r3, #1
 800db3e:	f021 0201 	bic.w	r2, r1, #1
 800db42:	009b      	lsls	r3, r3, #2
 800db44:	4403      	add	r3, r0
 800db46:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800db48:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db4c:	4613      	mov	r3, r2
 800db4e:	005b      	lsls	r3, r3, #1
 800db50:	4413      	add	r3, r2
 800db52:	00db      	lsls	r3, r3, #3
 800db54:	3350      	adds	r3, #80	@ 0x50
 800db56:	443b      	add	r3, r7
 800db58:	3b38      	subs	r3, #56	@ 0x38
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d01f      	beq.n	800dba0 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800db60:	49a5      	ldr	r1, [pc, #660]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800db62:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db66:	4613      	mov	r3, r2
 800db68:	005b      	lsls	r3, r3, #1
 800db6a:	4413      	add	r3, r2
 800db6c:	00db      	lsls	r3, r3, #3
 800db6e:	3350      	adds	r3, #80	@ 0x50
 800db70:	443b      	add	r3, r7
 800db72:	3b38      	subs	r3, #56	@ 0x38
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	3b01      	subs	r3, #1
 800db78:	009b      	lsls	r3, r3, #2
 800db7a:	440b      	add	r3, r1
 800db7c:	6859      	ldr	r1, [r3, #4]
 800db7e:	489e      	ldr	r0, [pc, #632]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800db80:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db84:	4613      	mov	r3, r2
 800db86:	005b      	lsls	r3, r3, #1
 800db88:	4413      	add	r3, r2
 800db8a:	00db      	lsls	r3, r3, #3
 800db8c:	3350      	adds	r3, #80	@ 0x50
 800db8e:	443b      	add	r3, r7
 800db90:	3b38      	subs	r3, #56	@ 0x38
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	3b01      	subs	r3, #1
 800db96:	f021 0210 	bic.w	r2, r1, #16
 800db9a:	009b      	lsls	r3, r3, #2
 800db9c:	4403      	add	r3, r0
 800db9e:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800dba0:	4995      	ldr	r1, [pc, #596]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dba2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dba6:	4613      	mov	r3, r2
 800dba8:	005b      	lsls	r3, r3, #1
 800dbaa:	4413      	add	r3, r2
 800dbac:	00db      	lsls	r3, r3, #3
 800dbae:	3350      	adds	r3, #80	@ 0x50
 800dbb0:	443b      	add	r3, r7
 800dbb2:	3b34      	subs	r3, #52	@ 0x34
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	3b01      	subs	r3, #1
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	440b      	add	r3, r1
 800dbbc:	6859      	ldr	r1, [r3, #4]
 800dbbe:	488e      	ldr	r0, [pc, #568]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dbc0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbc4:	4613      	mov	r3, r2
 800dbc6:	005b      	lsls	r3, r3, #1
 800dbc8:	4413      	add	r3, r2
 800dbca:	00db      	lsls	r3, r3, #3
 800dbcc:	3350      	adds	r3, #80	@ 0x50
 800dbce:	443b      	add	r3, r7
 800dbd0:	3b34      	subs	r3, #52	@ 0x34
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	3b01      	subs	r3, #1
 800dbd6:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800dbda:	009b      	lsls	r3, r3, #2
 800dbdc:	4403      	add	r3, r0
 800dbde:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800dbe0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbe4:	4613      	mov	r3, r2
 800dbe6:	005b      	lsls	r3, r3, #1
 800dbe8:	4413      	add	r3, r2
 800dbea:	00db      	lsls	r3, r3, #3
 800dbec:	3350      	adds	r3, #80	@ 0x50
 800dbee:	443b      	add	r3, r7
 800dbf0:	3b30      	subs	r3, #48	@ 0x30
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d023      	beq.n	800dc40 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dbf8:	497f      	ldr	r1, [pc, #508]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dbfa:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbfe:	4613      	mov	r3, r2
 800dc00:	005b      	lsls	r3, r3, #1
 800dc02:	4413      	add	r3, r2
 800dc04:	00db      	lsls	r3, r3, #3
 800dc06:	3350      	adds	r3, #80	@ 0x50
 800dc08:	443b      	add	r3, r7
 800dc0a:	3b30      	subs	r3, #48	@ 0x30
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	3b01      	subs	r3, #1
 800dc10:	f003 0301 	and.w	r3, r3, #1
 800dc14:	009b      	lsls	r3, r3, #2
 800dc16:	440b      	add	r3, r1
 800dc18:	6859      	ldr	r1, [r3, #4]
 800dc1a:	4877      	ldr	r0, [pc, #476]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dc1c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc20:	4613      	mov	r3, r2
 800dc22:	005b      	lsls	r3, r3, #1
 800dc24:	4413      	add	r3, r2
 800dc26:	00db      	lsls	r3, r3, #3
 800dc28:	3350      	adds	r3, #80	@ 0x50
 800dc2a:	443b      	add	r3, r7
 800dc2c:	3b30      	subs	r3, #48	@ 0x30
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	3b01      	subs	r3, #1
 800dc32:	f003 0301 	and.w	r3, r3, #1
 800dc36:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800dc3a:	009b      	lsls	r3, r3, #2
 800dc3c:	4403      	add	r3, r0
 800dc3e:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800dc40:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc44:	4613      	mov	r3, r2
 800dc46:	005b      	lsls	r3, r3, #1
 800dc48:	4413      	add	r3, r2
 800dc4a:	00db      	lsls	r3, r3, #3
 800dc4c:	3350      	adds	r3, #80	@ 0x50
 800dc4e:	443b      	add	r3, r7
 800dc50:	3b2c      	subs	r3, #44	@ 0x2c
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d023      	beq.n	800dca0 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dc58:	4967      	ldr	r1, [pc, #412]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dc5a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc5e:	4613      	mov	r3, r2
 800dc60:	005b      	lsls	r3, r3, #1
 800dc62:	4413      	add	r3, r2
 800dc64:	00db      	lsls	r3, r3, #3
 800dc66:	3350      	adds	r3, #80	@ 0x50
 800dc68:	443b      	add	r3, r7
 800dc6a:	3b2c      	subs	r3, #44	@ 0x2c
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	3b01      	subs	r3, #1
 800dc70:	f003 0301 	and.w	r3, r3, #1
 800dc74:	009b      	lsls	r3, r3, #2
 800dc76:	440b      	add	r3, r1
 800dc78:	6859      	ldr	r1, [r3, #4]
 800dc7a:	485f      	ldr	r0, [pc, #380]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dc7c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc80:	4613      	mov	r3, r2
 800dc82:	005b      	lsls	r3, r3, #1
 800dc84:	4413      	add	r3, r2
 800dc86:	00db      	lsls	r3, r3, #3
 800dc88:	3350      	adds	r3, #80	@ 0x50
 800dc8a:	443b      	add	r3, r7
 800dc8c:	3b2c      	subs	r3, #44	@ 0x2c
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	3b01      	subs	r3, #1
 800dc92:	f003 0301 	and.w	r3, r3, #1
 800dc96:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800dc9a:	009b      	lsls	r3, r3, #2
 800dc9c:	4403      	add	r3, r0
 800dc9e:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800dca0:	4a55      	ldr	r2, [pc, #340]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dca2:	68bb      	ldr	r3, [r7, #8]
 800dca4:	689b      	ldr	r3, [r3, #8]
 800dca6:	3b01      	subs	r3, #1
 800dca8:	009b      	lsls	r3, r3, #2
 800dcaa:	4413      	add	r3, r2
 800dcac:	685b      	ldr	r3, [r3, #4]
 800dcae:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dcb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dcb4:	025b      	lsls	r3, r3, #9
 800dcb6:	431a      	orrs	r2, r3
 800dcb8:	494f      	ldr	r1, [pc, #316]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dcba:	68bb      	ldr	r3, [r7, #8]
 800dcbc:	689b      	ldr	r3, [r3, #8]
 800dcbe:	3b01      	subs	r3, #1
 800dcc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dcc4:	009b      	lsls	r3, r3, #2
 800dcc6:	440b      	add	r3, r1
 800dcc8:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800dcca:	68bb      	ldr	r3, [r7, #8]
 800dccc:	695b      	ldr	r3, [r3, #20]
 800dcce:	1e5a      	subs	r2, r3, #1
 800dcd0:	4b49      	ldr	r3, [pc, #292]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	0c1b      	lsrs	r3, r3, #16
 800dcd6:	b2db      	uxtb	r3, r3
 800dcd8:	429a      	cmp	r2, r3
 800dcda:	d90a      	bls.n	800dcf2 <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800dcdc:	4b46      	ldr	r3, [pc, #280]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	695b      	ldr	r3, [r3, #20]
 800dce8:	3b01      	subs	r3, #1
 800dcea:	041b      	lsls	r3, r3, #16
 800dcec:	4942      	ldr	r1, [pc, #264]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dcee:	4313      	orrs	r3, r2
 800dcf0:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800dcf2:	4b41      	ldr	r3, [pc, #260]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	f003 0301 	and.w	r3, r3, #1
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	f000 809a 	beq.w	800de34 <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800dd00:	4a3d      	ldr	r2, [pc, #244]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	3b01      	subs	r3, #1
 800dd08:	009b      	lsls	r3, r3, #2
 800dd0a:	4413      	add	r3, r2
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	f023 0203 	bic.w	r2, r3, #3
 800dd12:	4939      	ldr	r1, [pc, #228]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dd14:	68bb      	ldr	r3, [r7, #8]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	3b01      	subs	r3, #1
 800dd1a:	f042 0201 	orr.w	r2, r2, #1
 800dd1e:	009b      	lsls	r3, r3, #2
 800dd20:	440b      	add	r3, r1
 800dd22:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800dd24:	68bb      	ldr	r3, [r7, #8]
 800dd26:	685b      	ldr	r3, [r3, #4]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d011      	beq.n	800dd50 <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800dd2c:	4a32      	ldr	r2, [pc, #200]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dd2e:	68bb      	ldr	r3, [r7, #8]
 800dd30:	685b      	ldr	r3, [r3, #4]
 800dd32:	3b01      	subs	r3, #1
 800dd34:	009b      	lsls	r3, r3, #2
 800dd36:	4413      	add	r3, r2
 800dd38:	685b      	ldr	r3, [r3, #4]
 800dd3a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800dd3e:	492e      	ldr	r1, [pc, #184]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	685b      	ldr	r3, [r3, #4]
 800dd44:	3b01      	subs	r3, #1
 800dd46:	f042 0210 	orr.w	r2, r2, #16
 800dd4a:	009b      	lsls	r3, r3, #2
 800dd4c:	440b      	add	r3, r1
 800dd4e:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	68db      	ldr	r3, [r3, #12]
 800dd54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d016      	beq.n	800dd8a <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dd5c:	4a26      	ldr	r2, [pc, #152]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dd5e:	68bb      	ldr	r3, [r7, #8]
 800dd60:	68db      	ldr	r3, [r3, #12]
 800dd62:	3b01      	subs	r3, #1
 800dd64:	f003 0301 	and.w	r3, r3, #1
 800dd68:	009b      	lsls	r3, r3, #2
 800dd6a:	4413      	add	r3, r2
 800dd6c:	685b      	ldr	r3, [r3, #4]
 800dd6e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800dd72:	4921      	ldr	r1, [pc, #132]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dd74:	68bb      	ldr	r3, [r7, #8]
 800dd76:	68db      	ldr	r3, [r3, #12]
 800dd78:	3b01      	subs	r3, #1
 800dd7a:	f003 0301 	and.w	r3, r3, #1
 800dd7e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800dd82:	009b      	lsls	r3, r3, #2
 800dd84:	440b      	add	r3, r1
 800dd86:	605a      	str	r2, [r3, #4]
 800dd88:	e019      	b.n	800ddbe <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	68db      	ldr	r3, [r3, #12]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d015      	beq.n	800ddbe <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dd92:	4a19      	ldr	r2, [pc, #100]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dd94:	68bb      	ldr	r3, [r7, #8]
 800dd96:	68db      	ldr	r3, [r3, #12]
 800dd98:	3b01      	subs	r3, #1
 800dd9a:	f003 0301 	and.w	r3, r3, #1
 800dd9e:	009b      	lsls	r3, r3, #2
 800dda0:	4413      	add	r3, r2
 800dda2:	685b      	ldr	r3, [r3, #4]
 800dda4:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800dda8:	4913      	ldr	r1, [pc, #76]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800ddaa:	68bb      	ldr	r3, [r7, #8]
 800ddac:	68db      	ldr	r3, [r3, #12]
 800ddae:	3b01      	subs	r3, #1
 800ddb0:	f003 0301 	and.w	r3, r3, #1
 800ddb4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800ddb8:	009b      	lsls	r3, r3, #2
 800ddba:	440b      	add	r3, r1
 800ddbc:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	691b      	ldr	r3, [r3, #16]
 800ddc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d018      	beq.n	800ddfc <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800ddca:	4a0b      	ldr	r2, [pc, #44]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800ddcc:	68bb      	ldr	r3, [r7, #8]
 800ddce:	691b      	ldr	r3, [r3, #16]
 800ddd0:	3b01      	subs	r3, #1
 800ddd2:	f003 0301 	and.w	r3, r3, #1
 800ddd6:	009b      	lsls	r3, r3, #2
 800ddd8:	4413      	add	r3, r2
 800ddda:	685b      	ldr	r3, [r3, #4]
 800dddc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800dde0:	4905      	ldr	r1, [pc, #20]	@ (800ddf8 <HAL_OSPIM_Config+0x804>)
 800dde2:	68bb      	ldr	r3, [r7, #8]
 800dde4:	691b      	ldr	r3, [r3, #16]
 800dde6:	3b01      	subs	r3, #1
 800dde8:	f003 0301 	and.w	r3, r3, #1
 800ddec:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800ddf0:	009b      	lsls	r3, r3, #2
 800ddf2:	440b      	add	r3, r1
 800ddf4:	605a      	str	r2, [r3, #4]
 800ddf6:	e0c5      	b.n	800df84 <HAL_OSPIM_Config+0x990>
 800ddf8:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800ddfc:	68bb      	ldr	r3, [r7, #8]
 800ddfe:	691b      	ldr	r3, [r3, #16]
 800de00:	2b00      	cmp	r3, #0
 800de02:	f000 80bf 	beq.w	800df84 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de06:	4a6e      	ldr	r2, [pc, #440]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	691b      	ldr	r3, [r3, #16]
 800de0c:	3b01      	subs	r3, #1
 800de0e:	f003 0301 	and.w	r3, r3, #1
 800de12:	009b      	lsls	r3, r3, #2
 800de14:	4413      	add	r3, r2
 800de16:	685b      	ldr	r3, [r3, #4]
 800de18:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800de1c:	4968      	ldr	r1, [pc, #416]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800de1e:	68bb      	ldr	r3, [r7, #8]
 800de20:	691b      	ldr	r3, [r3, #16]
 800de22:	3b01      	subs	r3, #1
 800de24:	f003 0301 	and.w	r3, r3, #1
 800de28:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800de2c:	009b      	lsls	r3, r3, #2
 800de2e:	440b      	add	r3, r1
 800de30:	605a      	str	r2, [r3, #4]
 800de32:	e0a7      	b.n	800df84 <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800de34:	4a62      	ldr	r2, [pc, #392]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800de36:	68bb      	ldr	r3, [r7, #8]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	3b01      	subs	r3, #1
 800de3c:	009b      	lsls	r3, r3, #2
 800de3e:	4413      	add	r3, r2
 800de40:	685b      	ldr	r3, [r3, #4]
 800de42:	f023 0203 	bic.w	r2, r3, #3
 800de46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de48:	005b      	lsls	r3, r3, #1
 800de4a:	431a      	orrs	r2, r3
 800de4c:	495c      	ldr	r1, [pc, #368]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800de4e:	68bb      	ldr	r3, [r7, #8]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	3b01      	subs	r3, #1
 800de54:	f042 0201 	orr.w	r2, r2, #1
 800de58:	009b      	lsls	r3, r3, #2
 800de5a:	440b      	add	r3, r1
 800de5c:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800de5e:	68bb      	ldr	r3, [r7, #8]
 800de60:	685b      	ldr	r3, [r3, #4]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d014      	beq.n	800de90 <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800de66:	4a56      	ldr	r2, [pc, #344]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800de68:	68bb      	ldr	r3, [r7, #8]
 800de6a:	685b      	ldr	r3, [r3, #4]
 800de6c:	3b01      	subs	r3, #1
 800de6e:	009b      	lsls	r3, r3, #2
 800de70:	4413      	add	r3, r2
 800de72:	685b      	ldr	r3, [r3, #4]
 800de74:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800de78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de7a:	015b      	lsls	r3, r3, #5
 800de7c:	431a      	orrs	r2, r3
 800de7e:	4950      	ldr	r1, [pc, #320]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800de80:	68bb      	ldr	r3, [r7, #8]
 800de82:	685b      	ldr	r3, [r3, #4]
 800de84:	3b01      	subs	r3, #1
 800de86:	f042 0210 	orr.w	r2, r2, #16
 800de8a:	009b      	lsls	r3, r3, #2
 800de8c:	440b      	add	r3, r1
 800de8e:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800de90:	68bb      	ldr	r3, [r7, #8]
 800de92:	68db      	ldr	r3, [r3, #12]
 800de94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d019      	beq.n	800ded0 <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de9c:	4a48      	ldr	r2, [pc, #288]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800de9e:	68bb      	ldr	r3, [r7, #8]
 800dea0:	68db      	ldr	r3, [r3, #12]
 800dea2:	3b01      	subs	r3, #1
 800dea4:	f003 0301 	and.w	r3, r3, #1
 800dea8:	009b      	lsls	r3, r3, #2
 800deaa:	4413      	add	r3, r2
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800deb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800deb4:	049b      	lsls	r3, r3, #18
 800deb6:	431a      	orrs	r2, r3
 800deb8:	4941      	ldr	r1, [pc, #260]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	68db      	ldr	r3, [r3, #12]
 800debe:	3b01      	subs	r3, #1
 800dec0:	f003 0301 	and.w	r3, r3, #1
 800dec4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800dec8:	009b      	lsls	r3, r3, #2
 800deca:	440b      	add	r3, r1
 800decc:	605a      	str	r2, [r3, #4]
 800dece:	e01c      	b.n	800df0a <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800ded0:	68bb      	ldr	r3, [r7, #8]
 800ded2:	68db      	ldr	r3, [r3, #12]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d018      	beq.n	800df0a <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800ded8:	4a39      	ldr	r2, [pc, #228]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800deda:	68bb      	ldr	r3, [r7, #8]
 800dedc:	68db      	ldr	r3, [r3, #12]
 800dede:	3b01      	subs	r3, #1
 800dee0:	f003 0301 	and.w	r3, r3, #1
 800dee4:	009b      	lsls	r3, r3, #2
 800dee6:	4413      	add	r3, r2
 800dee8:	685b      	ldr	r3, [r3, #4]
 800deea:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800deee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800def0:	069b      	lsls	r3, r3, #26
 800def2:	431a      	orrs	r2, r3
 800def4:	4932      	ldr	r1, [pc, #200]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800def6:	68bb      	ldr	r3, [r7, #8]
 800def8:	68db      	ldr	r3, [r3, #12]
 800defa:	3b01      	subs	r3, #1
 800defc:	f003 0301 	and.w	r3, r3, #1
 800df00:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800df04:	009b      	lsls	r3, r3, #2
 800df06:	440b      	add	r3, r1
 800df08:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	691b      	ldr	r3, [r3, #16]
 800df0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df12:	2b00      	cmp	r3, #0
 800df14:	d019      	beq.n	800df4a <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800df16:	4a2a      	ldr	r2, [pc, #168]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800df18:	68bb      	ldr	r3, [r7, #8]
 800df1a:	691b      	ldr	r3, [r3, #16]
 800df1c:	3b01      	subs	r3, #1
 800df1e:	f003 0301 	and.w	r3, r3, #1
 800df22:	009b      	lsls	r3, r3, #2
 800df24:	4413      	add	r3, r2
 800df26:	685b      	ldr	r3, [r3, #4]
 800df28:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800df2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df2e:	049b      	lsls	r3, r3, #18
 800df30:	431a      	orrs	r2, r3
 800df32:	4923      	ldr	r1, [pc, #140]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	691b      	ldr	r3, [r3, #16]
 800df38:	3b01      	subs	r3, #1
 800df3a:	f003 0301 	and.w	r3, r3, #1
 800df3e:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	440b      	add	r3, r1
 800df46:	605a      	str	r2, [r3, #4]
 800df48:	e01c      	b.n	800df84 <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800df4a:	68bb      	ldr	r3, [r7, #8]
 800df4c:	691b      	ldr	r3, [r3, #16]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d018      	beq.n	800df84 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800df52:	4a1b      	ldr	r2, [pc, #108]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	691b      	ldr	r3, [r3, #16]
 800df58:	3b01      	subs	r3, #1
 800df5a:	f003 0301 	and.w	r3, r3, #1
 800df5e:	009b      	lsls	r3, r3, #2
 800df60:	4413      	add	r3, r2
 800df62:	685b      	ldr	r3, [r3, #4]
 800df64:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800df68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df6a:	069b      	lsls	r3, r3, #26
 800df6c:	431a      	orrs	r2, r3
 800df6e:	4914      	ldr	r1, [pc, #80]	@ (800dfc0 <HAL_OSPIM_Config+0x9cc>)
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	691b      	ldr	r3, [r3, #16]
 800df74:	3b01      	subs	r3, #1
 800df76:	f003 0301 	and.w	r3, r3, #1
 800df7a:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	440b      	add	r3, r1
 800df82:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800df84:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800df88:	f003 0301 	and.w	r3, r3, #1
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d005      	beq.n	800df9c <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800df90:	4b0c      	ldr	r3, [pc, #48]	@ (800dfc4 <HAL_OSPIM_Config+0x9d0>)
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	4a0b      	ldr	r2, [pc, #44]	@ (800dfc4 <HAL_OSPIM_Config+0x9d0>)
 800df96:	f043 0301 	orr.w	r3, r3, #1
 800df9a:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800df9c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800dfa0:	f003 0302 	and.w	r3, r3, #2
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d005      	beq.n	800dfb4 <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800dfa8:	4b07      	ldr	r3, [pc, #28]	@ (800dfc8 <HAL_OSPIM_Config+0x9d4>)
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	4a06      	ldr	r2, [pc, #24]	@ (800dfc8 <HAL_OSPIM_Config+0x9d4>)
 800dfae:	f043 0301 	orr.w	r3, r3, #1
 800dfb2:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800dfb4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800dfb8:	4618      	mov	r0, r3
 800dfba:	3750      	adds	r7, #80	@ 0x50
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	bd80      	pop	{r7, pc}
 800dfc0:	5200b400 	.word	0x5200b400
 800dfc4:	52005000 	.word	0x52005000
 800dfc8:	5200a000 	.word	0x5200a000

0800dfcc <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(MDMA_HandleTypeDef *hmdma)
{
 800dfcc:	b580      	push	{r7, lr}
 800dfce:	b084      	sub	sp, #16
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hmdma->Parent);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfd8:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	2200      	movs	r2, #0
 800dfde:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dfe4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfe8:	d122      	bne.n	800e030 <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	6a1b      	ldr	r3, [r3, #32]
 800dff0:	f003 0320 	and.w	r3, r3, #32
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d014      	beq.n	800e022 <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	2202      	movs	r2, #2
 800dffe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	681a      	ldr	r2, [r3, #0]
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800e00e:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	681a      	ldr	r2, [r3, #0]
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	f042 0202 	orr.w	r2, r2, #2
 800e01e:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
 800e020:	e00c      	b.n	800e03c <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	2202      	movs	r2, #2
 800e026:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
 800e028:	68f8      	ldr	r0, [r7, #12]
 800e02a:	f7ff fa8e 	bl	800d54a <HAL_OSPI_AbortCpltCallback>
}
 800e02e:	e005      	b.n	800e03c <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	2202      	movs	r2, #2
 800e034:	651a      	str	r2, [r3, #80]	@ 0x50
    HAL_OSPI_ErrorCallback(hospi);
 800e036:	68f8      	ldr	r0, [r7, #12]
 800e038:	f7ff fa7d 	bl	800d536 <HAL_OSPI_ErrorCallback>
}
 800e03c:	bf00      	nop
 800e03e:	3710      	adds	r7, #16
 800e040:	46bd      	mov	sp, r7
 800e042:	bd80      	pop	{r7, pc}

0800e044 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b084      	sub	sp, #16
 800e048:	af00      	add	r7, sp, #0
 800e04a:	60f8      	str	r0, [r7, #12]
 800e04c:	60b9      	str	r1, [r7, #8]
 800e04e:	603b      	str	r3, [r7, #0]
 800e050:	4613      	mov	r3, r2
 800e052:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e054:	e01a      	b.n	800e08c <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e056:	69bb      	ldr	r3, [r7, #24]
 800e058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e05c:	d016      	beq.n	800e08c <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e05e:	f7f7 fd37 	bl	8005ad0 <HAL_GetTick>
 800e062:	4602      	mov	r2, r0
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	1ad3      	subs	r3, r2, r3
 800e068:	69ba      	ldr	r2, [r7, #24]
 800e06a:	429a      	cmp	r2, r3
 800e06c:	d302      	bcc.n	800e074 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800e06e:	69bb      	ldr	r3, [r7, #24]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d10b      	bne.n	800e08c <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e07a:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e080:	f043 0201 	orr.w	r2, r3, #1
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800e088:	2301      	movs	r3, #1
 800e08a:	e00e      	b.n	800e0aa <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	6a1a      	ldr	r2, [r3, #32]
 800e092:	68bb      	ldr	r3, [r7, #8]
 800e094:	4013      	ands	r3, r2
 800e096:	2b00      	cmp	r3, #0
 800e098:	bf14      	ite	ne
 800e09a:	2301      	movne	r3, #1
 800e09c:	2300      	moveq	r3, #0
 800e09e:	b2db      	uxtb	r3, r3
 800e0a0:	461a      	mov	r2, r3
 800e0a2:	79fb      	ldrb	r3, [r7, #7]
 800e0a4:	429a      	cmp	r2, r3
 800e0a6:	d1d6      	bne.n	800e056 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e0a8:	2300      	movs	r3, #0
}
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	3710      	adds	r7, #16
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	bd80      	pop	{r7, pc}
	...

0800e0b4 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800e0b4:	b480      	push	{r7}
 800e0b6:	b089      	sub	sp, #36	@ 0x24
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
 800e0bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	681a      	ldr	r2, [r3, #0]
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800e0d0:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	689b      	ldr	r3, [r3, #8]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d10a      	bne.n	800e0f0 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	685a      	ldr	r2, [r3, #4]
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	430a      	orrs	r2, r1
 800e0ee:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800e0f0:	683b      	ldr	r3, [r7, #0]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	2b02      	cmp	r3, #2
 800e0f6:	d114      	bne.n	800e122 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800e100:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800e10a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800e114:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800e11e:	60fb      	str	r3, [r7, #12]
 800e120:	e02c      	b.n	800e17c <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	2b03      	cmp	r3, #3
 800e128:	d114      	bne.n	800e154 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800e132:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800e13c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e146:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800e150:	60fb      	str	r3, [r7, #12]
 800e152:	e013      	b.n	800e17c <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e15c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800e166:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800e170:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800e17a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e184:	431a      	orrs	r2, r3
 800e186:	69bb      	ldr	r3, [r7, #24]
 800e188:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d012      	beq.n	800e1b8 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800e19a:	69bb      	ldr	r3, [r7, #24]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800e1a6:	683b      	ldr	r3, [r7, #0]
 800e1a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1aa:	4319      	orrs	r1, r3
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1b0:	430b      	orrs	r3, r1
 800e1b2:	431a      	orrs	r2, r3
 800e1b4:	69bb      	ldr	r3, [r7, #24]
 800e1b6:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800e1b8:	697b      	ldr	r3, [r7, #20]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	f023 021f 	bic.w	r2, r3, #31
 800e1c0:	683b      	ldr	r3, [r7, #0]
 800e1c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1c4:	431a      	orrs	r2, r3
 800e1c6:	697b      	ldr	r3, [r7, #20]
 800e1c8:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e1ca:	683b      	ldr	r3, [r7, #0]
 800e1cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d009      	beq.n	800e1e6 <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800e1d2:	683b      	ldr	r3, [r7, #0]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d105      	bne.n	800e1e6 <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	3a01      	subs	r2, #1
 800e1e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	68db      	ldr	r3, [r3, #12]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	f000 8095 	beq.w	800e31a <OSPI_ConfigCmd+0x266>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	69db      	ldr	r3, [r3, #28]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d053      	beq.n	800e2a0 <OSPI_ConfigCmd+0x1ec>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d01e      	beq.n	800e23e <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	681a      	ldr	r2, [r3, #0]
 800e204:	4b64      	ldr	r3, [pc, #400]	@ (800e398 <OSPI_ConfigCmd+0x2e4>)
 800e206:	4013      	ands	r3, r2
 800e208:	683a      	ldr	r2, [r7, #0]
 800e20a:	68d1      	ldr	r1, [r2, #12]
 800e20c:	683a      	ldr	r2, [r7, #0]
 800e20e:	6952      	ldr	r2, [r2, #20]
 800e210:	4311      	orrs	r1, r2
 800e212:	683a      	ldr	r2, [r7, #0]
 800e214:	6912      	ldr	r2, [r2, #16]
 800e216:	4311      	orrs	r1, r2
 800e218:	683a      	ldr	r2, [r7, #0]
 800e21a:	69d2      	ldr	r2, [r2, #28]
 800e21c:	4311      	orrs	r1, r2
 800e21e:	683a      	ldr	r2, [r7, #0]
 800e220:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e222:	4311      	orrs	r1, r2
 800e224:	683a      	ldr	r2, [r7, #0]
 800e226:	6a12      	ldr	r2, [r2, #32]
 800e228:	4311      	orrs	r1, r2
 800e22a:	683a      	ldr	r2, [r7, #0]
 800e22c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e22e:	4311      	orrs	r1, r2
 800e230:	683a      	ldr	r2, [r7, #0]
 800e232:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e234:	430a      	orrs	r2, r1
 800e236:	431a      	orrs	r2, r3
 800e238:	69bb      	ldr	r3, [r7, #24]
 800e23a:	601a      	str	r2, [r3, #0]
 800e23c:	e026      	b.n	800e28c <OSPI_ConfigCmd+0x1d8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e23e:	69bb      	ldr	r3, [r7, #24]
 800e240:	681a      	ldr	r2, [r3, #0]
 800e242:	4b56      	ldr	r3, [pc, #344]	@ (800e39c <OSPI_ConfigCmd+0x2e8>)
 800e244:	4013      	ands	r3, r2
 800e246:	683a      	ldr	r2, [r7, #0]
 800e248:	68d1      	ldr	r1, [r2, #12]
 800e24a:	683a      	ldr	r2, [r7, #0]
 800e24c:	6952      	ldr	r2, [r2, #20]
 800e24e:	4311      	orrs	r1, r2
 800e250:	683a      	ldr	r2, [r7, #0]
 800e252:	6912      	ldr	r2, [r2, #16]
 800e254:	4311      	orrs	r1, r2
 800e256:	683a      	ldr	r2, [r7, #0]
 800e258:	69d2      	ldr	r2, [r2, #28]
 800e25a:	4311      	orrs	r1, r2
 800e25c:	683a      	ldr	r2, [r7, #0]
 800e25e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e260:	4311      	orrs	r1, r2
 800e262:	683a      	ldr	r2, [r7, #0]
 800e264:	6a12      	ldr	r2, [r2, #32]
 800e266:	430a      	orrs	r2, r1
 800e268:	431a      	orrs	r2, r3
 800e26a:	69bb      	ldr	r3, [r7, #24]
 800e26c:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e272:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e276:	d109      	bne.n	800e28c <OSPI_ConfigCmd+0x1d8>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e278:	683b      	ldr	r3, [r7, #0]
 800e27a:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e27c:	2b08      	cmp	r3, #8
 800e27e:	d105      	bne.n	800e28c <OSPI_ConfigCmd+0x1d8>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e280:	69bb      	ldr	r3, [r7, #24]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e288:	69bb      	ldr	r3, [r7, #24]
 800e28a:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	689a      	ldr	r2, [r3, #8]
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	683a      	ldr	r2, [r7, #0]
 800e29a:	6992      	ldr	r2, [r2, #24]
 800e29c:	649a      	str	r2, [r3, #72]	@ 0x48
 800e29e:	e074      	b.n	800e38a <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d015      	beq.n	800e2d4 <OSPI_ConfigCmd+0x220>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800e2a8:	69bb      	ldr	r3, [r7, #24]
 800e2aa:	681a      	ldr	r2, [r3, #0]
 800e2ac:	4b3c      	ldr	r3, [pc, #240]	@ (800e3a0 <OSPI_ConfigCmd+0x2ec>)
 800e2ae:	4013      	ands	r3, r2
 800e2b0:	683a      	ldr	r2, [r7, #0]
 800e2b2:	68d1      	ldr	r1, [r2, #12]
 800e2b4:	683a      	ldr	r2, [r7, #0]
 800e2b6:	6952      	ldr	r2, [r2, #20]
 800e2b8:	4311      	orrs	r1, r2
 800e2ba:	683a      	ldr	r2, [r7, #0]
 800e2bc:	6912      	ldr	r2, [r2, #16]
 800e2be:	4311      	orrs	r1, r2
 800e2c0:	683a      	ldr	r2, [r7, #0]
 800e2c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e2c4:	4311      	orrs	r1, r2
 800e2c6:	683a      	ldr	r2, [r7, #0]
 800e2c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e2ca:	430a      	orrs	r2, r1
 800e2cc:	431a      	orrs	r2, r3
 800e2ce:	69bb      	ldr	r3, [r7, #24]
 800e2d0:	601a      	str	r2, [r3, #0]
 800e2d2:	e01d      	b.n	800e310 <OSPI_ConfigCmd+0x25c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800e2d4:	69bb      	ldr	r3, [r7, #24]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	68d9      	ldr	r1, [r3, #12]
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	695b      	ldr	r3, [r3, #20]
 800e2e4:	4319      	orrs	r1, r3
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	691b      	ldr	r3, [r3, #16]
 800e2ea:	430b      	orrs	r3, r1
 800e2ec:	431a      	orrs	r2, r3
 800e2ee:	69bb      	ldr	r3, [r7, #24]
 800e2f0:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e2fa:	d109      	bne.n	800e310 <OSPI_ConfigCmd+0x25c>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e300:	2b08      	cmp	r3, #8
 800e302:	d105      	bne.n	800e310 <OSPI_ConfigCmd+0x25c>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e304:	69bb      	ldr	r3, [r7, #24]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e30c:	69bb      	ldr	r3, [r7, #24]
 800e30e:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	689a      	ldr	r2, [r3, #8]
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	601a      	str	r2, [r3, #0]
 800e318:	e037      	b.n	800e38a <OSPI_ConfigCmd+0x2d6>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	69db      	ldr	r3, [r3, #28]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d02e      	beq.n	800e380 <OSPI_ConfigCmd+0x2cc>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e326:	2b00      	cmp	r3, #0
 800e328:	d015      	beq.n	800e356 <OSPI_ConfigCmd+0x2a2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800e32a:	69bb      	ldr	r3, [r7, #24]
 800e32c:	681a      	ldr	r2, [r3, #0]
 800e32e:	4b1d      	ldr	r3, [pc, #116]	@ (800e3a4 <OSPI_ConfigCmd+0x2f0>)
 800e330:	4013      	ands	r3, r2
 800e332:	683a      	ldr	r2, [r7, #0]
 800e334:	69d1      	ldr	r1, [r2, #28]
 800e336:	683a      	ldr	r2, [r7, #0]
 800e338:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e33a:	4311      	orrs	r1, r2
 800e33c:	683a      	ldr	r2, [r7, #0]
 800e33e:	6a12      	ldr	r2, [r2, #32]
 800e340:	4311      	orrs	r1, r2
 800e342:	683a      	ldr	r2, [r7, #0]
 800e344:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e346:	4311      	orrs	r1, r2
 800e348:	683a      	ldr	r2, [r7, #0]
 800e34a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e34c:	430a      	orrs	r2, r1
 800e34e:	431a      	orrs	r2, r3
 800e350:	69bb      	ldr	r3, [r7, #24]
 800e352:	601a      	str	r2, [r3, #0]
 800e354:	e00e      	b.n	800e374 <OSPI_ConfigCmd+0x2c0>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 800e356:	69bb      	ldr	r3, [r7, #24]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	69d9      	ldr	r1, [r3, #28]
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e366:	4319      	orrs	r1, r3
 800e368:	683b      	ldr	r3, [r7, #0]
 800e36a:	6a1b      	ldr	r3, [r3, #32]
 800e36c:	430b      	orrs	r3, r1
 800e36e:	431a      	orrs	r2, r3
 800e370:	69bb      	ldr	r3, [r7, #24]
 800e372:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	683a      	ldr	r2, [r7, #0]
 800e37a:	6992      	ldr	r2, [r2, #24]
 800e37c:	649a      	str	r2, [r3, #72]	@ 0x48
 800e37e:	e004      	b.n	800e38a <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800e380:	2301      	movs	r3, #1
 800e382:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	2208      	movs	r2, #8
 800e388:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800e38a:	7ffb      	ldrb	r3, [r7, #31]
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	3724      	adds	r7, #36	@ 0x24
 800e390:	46bd      	mov	sp, r7
 800e392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e396:	4770      	bx	lr
 800e398:	f0ffc0c0 	.word	0xf0ffc0c0
 800e39c:	ffffc0c0 	.word	0xffffc0c0
 800e3a0:	f0ffffc0 	.word	0xf0ffffc0
 800e3a4:	f0ffc0ff 	.word	0xf0ffc0ff

0800e3a8 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800e3a8:	b480      	push	{r7}
 800e3aa:	b087      	sub	sp, #28
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	6039      	str	r1, [r7, #0]
 800e3b2:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 800e3bc:	79fb      	ldrb	r3, [r7, #7]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d005      	beq.n	800e3ce <OSPIM_GetConfig+0x26>
 800e3c2:	79fb      	ldrb	r3, [r7, #7]
 800e3c4:	2b02      	cmp	r3, #2
 800e3c6:	d802      	bhi.n	800e3ce <OSPIM_GetConfig+0x26>
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d102      	bne.n	800e3d4 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	75fb      	strb	r3, [r7, #23]
 800e3d2:	e098      	b.n	800e506 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	2200      	movs	r2, #0
 800e3de:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800e3e0:	683b      	ldr	r3, [r7, #0]
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800e3e6:	683b      	ldr	r3, [r7, #0]
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800e3ec:	683b      	ldr	r3, [r7, #0]
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800e3f2:	79fb      	ldrb	r3, [r7, #7]
 800e3f4:	2b02      	cmp	r3, #2
 800e3f6:	d10b      	bne.n	800e410 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 800e3f8:	4b46      	ldr	r3, [pc, #280]	@ (800e514 <OSPIM_GetConfig+0x16c>)
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	f003 0301 	and.w	r3, r3, #1
 800e400:	2b00      	cmp	r3, #0
 800e402:	d102      	bne.n	800e40a <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800e404:	4b44      	ldr	r3, [pc, #272]	@ (800e518 <OSPIM_GetConfig+0x170>)
 800e406:	613b      	str	r3, [r7, #16]
 800e408:	e002      	b.n	800e410 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800e40a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e40e:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e410:	2300      	movs	r3, #0
 800e412:	60fb      	str	r3, [r7, #12]
 800e414:	e074      	b.n	800e500 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800e416:	4a3f      	ldr	r2, [pc, #252]	@ (800e514 <OSPIM_GetConfig+0x16c>)
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	009b      	lsls	r3, r3, #2
 800e41c:	4413      	add	r3, r2
 800e41e:	685b      	ldr	r3, [r3, #4]
 800e420:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800e422:	68bb      	ldr	r3, [r7, #8]
 800e424:	f003 0301 	and.w	r3, r3, #1
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d00a      	beq.n	800e442 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800e42c:	68ba      	ldr	r2, [r7, #8]
 800e42e:	693b      	ldr	r3, [r7, #16]
 800e430:	4053      	eors	r3, r2
 800e432:	f003 0302 	and.w	r3, r3, #2
 800e436:	2b00      	cmp	r3, #0
 800e438:	d103      	bne.n	800e442 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	1c5a      	adds	r2, r3, #1
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800e442:	68bb      	ldr	r3, [r7, #8]
 800e444:	f003 0310 	and.w	r3, r3, #16
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d00a      	beq.n	800e462 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800e44c:	68ba      	ldr	r2, [r7, #8]
 800e44e:	693b      	ldr	r3, [r7, #16]
 800e450:	4053      	eors	r3, r2
 800e452:	f003 0320 	and.w	r3, r3, #32
 800e456:	2b00      	cmp	r3, #0
 800e458:	d103      	bne.n	800e462 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	1c5a      	adds	r2, r3, #1
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d00a      	beq.n	800e482 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800e46c:	68ba      	ldr	r2, [r7, #8]
 800e46e:	693b      	ldr	r3, [r7, #16]
 800e470:	4053      	eors	r3, r2
 800e472:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e476:	2b00      	cmp	r3, #0
 800e478:	d103      	bne.n	800e482 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	1c5a      	adds	r2, r3, #1
 800e47e:	683b      	ldr	r3, [r7, #0]
 800e480:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800e482:	68bb      	ldr	r3, [r7, #8]
 800e484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d018      	beq.n	800e4be <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800e48c:	68ba      	ldr	r2, [r7, #8]
 800e48e:	693b      	ldr	r3, [r7, #16]
 800e490:	4053      	eors	r3, r2
 800e492:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e496:	2b00      	cmp	r3, #0
 800e498:	d111      	bne.n	800e4be <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800e49a:	68bb      	ldr	r3, [r7, #8]
 800e49c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d106      	bne.n	800e4b2 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	3301      	adds	r3, #1
 800e4a8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	60da      	str	r2, [r3, #12]
 800e4b0:	e005      	b.n	800e4be <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	3301      	adds	r3, #1
 800e4b6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d018      	beq.n	800e4fa <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800e4c8:	68ba      	ldr	r2, [r7, #8]
 800e4ca:	693b      	ldr	r3, [r7, #16]
 800e4cc:	4053      	eors	r3, r2
 800e4ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d111      	bne.n	800e4fa <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800e4d6:	68bb      	ldr	r3, [r7, #8]
 800e4d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d106      	bne.n	800e4ee <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	611a      	str	r2, [r3, #16]
 800e4ec:	e005      	b.n	800e4fa <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	3301      	adds	r3, #1
 800e4f2:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	3301      	adds	r3, #1
 800e4fe:	60fb      	str	r3, [r7, #12]
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	2b01      	cmp	r3, #1
 800e504:	d987      	bls.n	800e416 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800e506:	7dfb      	ldrb	r3, [r7, #23]
}
 800e508:	4618      	mov	r0, r3
 800e50a:	371c      	adds	r7, #28
 800e50c:	46bd      	mov	sp, r7
 800e50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e512:	4770      	bx	lr
 800e514:	5200b400 	.word	0x5200b400
 800e518:	04040222 	.word	0x04040222

0800e51c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b084      	sub	sp, #16
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800e524:	4b29      	ldr	r3, [pc, #164]	@ (800e5cc <HAL_PWREx_ConfigSupply+0xb0>)
 800e526:	68db      	ldr	r3, [r3, #12]
 800e528:	f003 0307 	and.w	r3, r3, #7
 800e52c:	2b06      	cmp	r3, #6
 800e52e:	d00a      	beq.n	800e546 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e530:	4b26      	ldr	r3, [pc, #152]	@ (800e5cc <HAL_PWREx_ConfigSupply+0xb0>)
 800e532:	68db      	ldr	r3, [r3, #12]
 800e534:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e538:	687a      	ldr	r2, [r7, #4]
 800e53a:	429a      	cmp	r2, r3
 800e53c:	d001      	beq.n	800e542 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e53e:	2301      	movs	r3, #1
 800e540:	e03f      	b.n	800e5c2 <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e542:	2300      	movs	r3, #0
 800e544:	e03d      	b.n	800e5c2 <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e546:	4b21      	ldr	r3, [pc, #132]	@ (800e5cc <HAL_PWREx_ConfigSupply+0xb0>)
 800e548:	68db      	ldr	r3, [r3, #12]
 800e54a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e54e:	491f      	ldr	r1, [pc, #124]	@ (800e5cc <HAL_PWREx_ConfigSupply+0xb0>)
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	4313      	orrs	r3, r2
 800e554:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e556:	f7f7 fabb 	bl	8005ad0 <HAL_GetTick>
 800e55a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e55c:	e009      	b.n	800e572 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e55e:	f7f7 fab7 	bl	8005ad0 <HAL_GetTick>
 800e562:	4602      	mov	r2, r0
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	1ad3      	subs	r3, r2, r3
 800e568:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e56c:	d901      	bls.n	800e572 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e56e:	2301      	movs	r3, #1
 800e570:	e027      	b.n	800e5c2 <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e572:	4b16      	ldr	r3, [pc, #88]	@ (800e5cc <HAL_PWREx_ConfigSupply+0xb0>)
 800e574:	685b      	ldr	r3, [r3, #4]
 800e576:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e57a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e57e:	d1ee      	bne.n	800e55e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	2b1e      	cmp	r3, #30
 800e584:	d008      	beq.n	800e598 <HAL_PWREx_ConfigSupply+0x7c>
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2b2e      	cmp	r3, #46	@ 0x2e
 800e58a:	d005      	beq.n	800e598 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	2b1d      	cmp	r3, #29
 800e590:	d002      	beq.n	800e598 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	2b2d      	cmp	r3, #45	@ 0x2d
 800e596:	d113      	bne.n	800e5c0 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800e598:	f7f7 fa9a 	bl	8005ad0 <HAL_GetTick>
 800e59c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e59e:	e009      	b.n	800e5b4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e5a0:	f7f7 fa96 	bl	8005ad0 <HAL_GetTick>
 800e5a4:	4602      	mov	r2, r0
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	1ad3      	subs	r3, r2, r3
 800e5aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e5ae:	d901      	bls.n	800e5b4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	e006      	b.n	800e5c2 <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e5b4:	4b05      	ldr	r3, [pc, #20]	@ (800e5cc <HAL_PWREx_ConfigSupply+0xb0>)
 800e5b6:	68db      	ldr	r3, [r3, #12]
 800e5b8:	f003 0311 	and.w	r3, r3, #17
 800e5bc:	2b11      	cmp	r3, #17
 800e5be:	d1ef      	bne.n	800e5a0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e5c0:	2300      	movs	r3, #0
}
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	3710      	adds	r7, #16
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}
 800e5ca:	bf00      	nop
 800e5cc:	58024800 	.word	0x58024800

0800e5d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b08c      	sub	sp, #48	@ 0x30
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d101      	bne.n	800e5e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e5de:	2301      	movs	r3, #1
 800e5e0:	e3c8      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	f003 0301 	and.w	r3, r3, #1
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	f000 8087 	beq.w	800e6fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e5f0:	4b88      	ldr	r3, [pc, #544]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e5f2:	691b      	ldr	r3, [r3, #16]
 800e5f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e5f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e5fa:	4b86      	ldr	r3, [pc, #536]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e5fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e602:	2b10      	cmp	r3, #16
 800e604:	d007      	beq.n	800e616 <HAL_RCC_OscConfig+0x46>
 800e606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e608:	2b18      	cmp	r3, #24
 800e60a:	d110      	bne.n	800e62e <HAL_RCC_OscConfig+0x5e>
 800e60c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e60e:	f003 0303 	and.w	r3, r3, #3
 800e612:	2b02      	cmp	r3, #2
 800e614:	d10b      	bne.n	800e62e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e616:	4b7f      	ldr	r3, [pc, #508]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d06c      	beq.n	800e6fc <HAL_RCC_OscConfig+0x12c>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	685b      	ldr	r3, [r3, #4]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d168      	bne.n	800e6fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800e62a:	2301      	movs	r3, #1
 800e62c:	e3a2      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	685b      	ldr	r3, [r3, #4]
 800e632:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e636:	d106      	bne.n	800e646 <HAL_RCC_OscConfig+0x76>
 800e638:	4b76      	ldr	r3, [pc, #472]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	4a75      	ldr	r2, [pc, #468]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e63e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e642:	6013      	str	r3, [r2, #0]
 800e644:	e02e      	b.n	800e6a4 <HAL_RCC_OscConfig+0xd4>
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	685b      	ldr	r3, [r3, #4]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d10c      	bne.n	800e668 <HAL_RCC_OscConfig+0x98>
 800e64e:	4b71      	ldr	r3, [pc, #452]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	4a70      	ldr	r2, [pc, #448]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e654:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e658:	6013      	str	r3, [r2, #0]
 800e65a:	4b6e      	ldr	r3, [pc, #440]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	4a6d      	ldr	r2, [pc, #436]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e660:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e664:	6013      	str	r3, [r2, #0]
 800e666:	e01d      	b.n	800e6a4 <HAL_RCC_OscConfig+0xd4>
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	685b      	ldr	r3, [r3, #4]
 800e66c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e670:	d10c      	bne.n	800e68c <HAL_RCC_OscConfig+0xbc>
 800e672:	4b68      	ldr	r3, [pc, #416]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	4a67      	ldr	r2, [pc, #412]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e67c:	6013      	str	r3, [r2, #0]
 800e67e:	4b65      	ldr	r3, [pc, #404]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	4a64      	ldr	r2, [pc, #400]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e688:	6013      	str	r3, [r2, #0]
 800e68a:	e00b      	b.n	800e6a4 <HAL_RCC_OscConfig+0xd4>
 800e68c:	4b61      	ldr	r3, [pc, #388]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	4a60      	ldr	r2, [pc, #384]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e692:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e696:	6013      	str	r3, [r2, #0]
 800e698:	4b5e      	ldr	r3, [pc, #376]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	4a5d      	ldr	r2, [pc, #372]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e69e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e6a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	685b      	ldr	r3, [r3, #4]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d013      	beq.n	800e6d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6ac:	f7f7 fa10 	bl	8005ad0 <HAL_GetTick>
 800e6b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e6b2:	e008      	b.n	800e6c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e6b4:	f7f7 fa0c 	bl	8005ad0 <HAL_GetTick>
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6bc:	1ad3      	subs	r3, r2, r3
 800e6be:	2b64      	cmp	r3, #100	@ 0x64
 800e6c0:	d901      	bls.n	800e6c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800e6c2:	2303      	movs	r3, #3
 800e6c4:	e356      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e6c6:	4b53      	ldr	r3, [pc, #332]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d0f0      	beq.n	800e6b4 <HAL_RCC_OscConfig+0xe4>
 800e6d2:	e014      	b.n	800e6fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6d4:	f7f7 f9fc 	bl	8005ad0 <HAL_GetTick>
 800e6d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e6da:	e008      	b.n	800e6ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e6dc:	f7f7 f9f8 	bl	8005ad0 <HAL_GetTick>
 800e6e0:	4602      	mov	r2, r0
 800e6e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6e4:	1ad3      	subs	r3, r2, r3
 800e6e6:	2b64      	cmp	r3, #100	@ 0x64
 800e6e8:	d901      	bls.n	800e6ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800e6ea:	2303      	movs	r3, #3
 800e6ec:	e342      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e6ee:	4b49      	ldr	r3, [pc, #292]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d1f0      	bne.n	800e6dc <HAL_RCC_OscConfig+0x10c>
 800e6fa:	e000      	b.n	800e6fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e6fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	f003 0302 	and.w	r3, r3, #2
 800e706:	2b00      	cmp	r3, #0
 800e708:	f000 808c 	beq.w	800e824 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e70c:	4b41      	ldr	r3, [pc, #260]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e70e:	691b      	ldr	r3, [r3, #16]
 800e710:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e714:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e716:	4b3f      	ldr	r3, [pc, #252]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e71a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e71c:	6a3b      	ldr	r3, [r7, #32]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d007      	beq.n	800e732 <HAL_RCC_OscConfig+0x162>
 800e722:	6a3b      	ldr	r3, [r7, #32]
 800e724:	2b18      	cmp	r3, #24
 800e726:	d137      	bne.n	800e798 <HAL_RCC_OscConfig+0x1c8>
 800e728:	69fb      	ldr	r3, [r7, #28]
 800e72a:	f003 0303 	and.w	r3, r3, #3
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d132      	bne.n	800e798 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e732:	4b38      	ldr	r3, [pc, #224]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	f003 0304 	and.w	r3, r3, #4
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d005      	beq.n	800e74a <HAL_RCC_OscConfig+0x17a>
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	68db      	ldr	r3, [r3, #12]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d101      	bne.n	800e74a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800e746:	2301      	movs	r3, #1
 800e748:	e314      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e74a:	4b32      	ldr	r3, [pc, #200]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	f023 0219 	bic.w	r2, r3, #25
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	68db      	ldr	r3, [r3, #12]
 800e756:	492f      	ldr	r1, [pc, #188]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e758:	4313      	orrs	r3, r2
 800e75a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e75c:	f7f7 f9b8 	bl	8005ad0 <HAL_GetTick>
 800e760:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e762:	e008      	b.n	800e776 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e764:	f7f7 f9b4 	bl	8005ad0 <HAL_GetTick>
 800e768:	4602      	mov	r2, r0
 800e76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e76c:	1ad3      	subs	r3, r2, r3
 800e76e:	2b02      	cmp	r3, #2
 800e770:	d901      	bls.n	800e776 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800e772:	2303      	movs	r3, #3
 800e774:	e2fe      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e776:	4b27      	ldr	r3, [pc, #156]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	f003 0304 	and.w	r3, r3, #4
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d0f0      	beq.n	800e764 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e782:	4b24      	ldr	r3, [pc, #144]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e784:	685b      	ldr	r3, [r3, #4]
 800e786:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	691b      	ldr	r3, [r3, #16]
 800e78e:	061b      	lsls	r3, r3, #24
 800e790:	4920      	ldr	r1, [pc, #128]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e792:	4313      	orrs	r3, r2
 800e794:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e796:	e045      	b.n	800e824 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	68db      	ldr	r3, [r3, #12]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d026      	beq.n	800e7ee <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e7a0:	4b1c      	ldr	r3, [pc, #112]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	f023 0219 	bic.w	r2, r3, #25
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	68db      	ldr	r3, [r3, #12]
 800e7ac:	4919      	ldr	r1, [pc, #100]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e7ae:	4313      	orrs	r3, r2
 800e7b0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7b2:	f7f7 f98d 	bl	8005ad0 <HAL_GetTick>
 800e7b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e7b8:	e008      	b.n	800e7cc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e7ba:	f7f7 f989 	bl	8005ad0 <HAL_GetTick>
 800e7be:	4602      	mov	r2, r0
 800e7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7c2:	1ad3      	subs	r3, r2, r3
 800e7c4:	2b02      	cmp	r3, #2
 800e7c6:	d901      	bls.n	800e7cc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800e7c8:	2303      	movs	r3, #3
 800e7ca:	e2d3      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e7cc:	4b11      	ldr	r3, [pc, #68]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	f003 0304 	and.w	r3, r3, #4
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d0f0      	beq.n	800e7ba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e7d8:	4b0e      	ldr	r3, [pc, #56]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e7da:	685b      	ldr	r3, [r3, #4]
 800e7dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	691b      	ldr	r3, [r3, #16]
 800e7e4:	061b      	lsls	r3, r3, #24
 800e7e6:	490b      	ldr	r1, [pc, #44]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e7e8:	4313      	orrs	r3, r2
 800e7ea:	604b      	str	r3, [r1, #4]
 800e7ec:	e01a      	b.n	800e824 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e7ee:	4b09      	ldr	r3, [pc, #36]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	4a08      	ldr	r2, [pc, #32]	@ (800e814 <HAL_RCC_OscConfig+0x244>)
 800e7f4:	f023 0301 	bic.w	r3, r3, #1
 800e7f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7fa:	f7f7 f969 	bl	8005ad0 <HAL_GetTick>
 800e7fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e800:	e00a      	b.n	800e818 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e802:	f7f7 f965 	bl	8005ad0 <HAL_GetTick>
 800e806:	4602      	mov	r2, r0
 800e808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e80a:	1ad3      	subs	r3, r2, r3
 800e80c:	2b02      	cmp	r3, #2
 800e80e:	d903      	bls.n	800e818 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800e810:	2303      	movs	r3, #3
 800e812:	e2af      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
 800e814:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e818:	4b96      	ldr	r3, [pc, #600]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	f003 0304 	and.w	r3, r3, #4
 800e820:	2b00      	cmp	r3, #0
 800e822:	d1ee      	bne.n	800e802 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	f003 0310 	and.w	r3, r3, #16
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d06a      	beq.n	800e906 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e830:	4b90      	ldr	r3, [pc, #576]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e832:	691b      	ldr	r3, [r3, #16]
 800e834:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e838:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e83a:	4b8e      	ldr	r3, [pc, #568]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e83c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e83e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e840:	69bb      	ldr	r3, [r7, #24]
 800e842:	2b08      	cmp	r3, #8
 800e844:	d007      	beq.n	800e856 <HAL_RCC_OscConfig+0x286>
 800e846:	69bb      	ldr	r3, [r7, #24]
 800e848:	2b18      	cmp	r3, #24
 800e84a:	d11b      	bne.n	800e884 <HAL_RCC_OscConfig+0x2b4>
 800e84c:	697b      	ldr	r3, [r7, #20]
 800e84e:	f003 0303 	and.w	r3, r3, #3
 800e852:	2b01      	cmp	r3, #1
 800e854:	d116      	bne.n	800e884 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e856:	4b87      	ldr	r3, [pc, #540]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d005      	beq.n	800e86e <HAL_RCC_OscConfig+0x29e>
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	69db      	ldr	r3, [r3, #28]
 800e866:	2b80      	cmp	r3, #128	@ 0x80
 800e868:	d001      	beq.n	800e86e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800e86a:	2301      	movs	r3, #1
 800e86c:	e282      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e86e:	4b81      	ldr	r3, [pc, #516]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e870:	68db      	ldr	r3, [r3, #12]
 800e872:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	6a1b      	ldr	r3, [r3, #32]
 800e87a:	061b      	lsls	r3, r3, #24
 800e87c:	497d      	ldr	r1, [pc, #500]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e87e:	4313      	orrs	r3, r2
 800e880:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e882:	e040      	b.n	800e906 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	69db      	ldr	r3, [r3, #28]
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d023      	beq.n	800e8d4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e88c:	4b79      	ldr	r3, [pc, #484]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	4a78      	ldr	r2, [pc, #480]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e898:	f7f7 f91a 	bl	8005ad0 <HAL_GetTick>
 800e89c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e89e:	e008      	b.n	800e8b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e8a0:	f7f7 f916 	bl	8005ad0 <HAL_GetTick>
 800e8a4:	4602      	mov	r2, r0
 800e8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8a8:	1ad3      	subs	r3, r2, r3
 800e8aa:	2b02      	cmp	r3, #2
 800e8ac:	d901      	bls.n	800e8b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	e260      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e8b2:	4b70      	ldr	r3, [pc, #448]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d0f0      	beq.n	800e8a0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e8be:	4b6d      	ldr	r3, [pc, #436]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e8c0:	68db      	ldr	r3, [r3, #12]
 800e8c2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	6a1b      	ldr	r3, [r3, #32]
 800e8ca:	061b      	lsls	r3, r3, #24
 800e8cc:	4969      	ldr	r1, [pc, #420]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e8ce:	4313      	orrs	r3, r2
 800e8d0:	60cb      	str	r3, [r1, #12]
 800e8d2:	e018      	b.n	800e906 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800e8d4:	4b67      	ldr	r3, [pc, #412]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4a66      	ldr	r2, [pc, #408]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e8da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e8de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e8e0:	f7f7 f8f6 	bl	8005ad0 <HAL_GetTick>
 800e8e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e8e6:	e008      	b.n	800e8fa <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e8e8:	f7f7 f8f2 	bl	8005ad0 <HAL_GetTick>
 800e8ec:	4602      	mov	r2, r0
 800e8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f0:	1ad3      	subs	r3, r2, r3
 800e8f2:	2b02      	cmp	r3, #2
 800e8f4:	d901      	bls.n	800e8fa <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800e8f6:	2303      	movs	r3, #3
 800e8f8:	e23c      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e8fa:	4b5e      	ldr	r3, [pc, #376]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e902:	2b00      	cmp	r3, #0
 800e904:	d1f0      	bne.n	800e8e8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	f003 0308 	and.w	r3, r3, #8
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d036      	beq.n	800e980 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	695b      	ldr	r3, [r3, #20]
 800e916:	2b00      	cmp	r3, #0
 800e918:	d019      	beq.n	800e94e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e91a:	4b56      	ldr	r3, [pc, #344]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e91c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e91e:	4a55      	ldr	r2, [pc, #340]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e920:	f043 0301 	orr.w	r3, r3, #1
 800e924:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e926:	f7f7 f8d3 	bl	8005ad0 <HAL_GetTick>
 800e92a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e92c:	e008      	b.n	800e940 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e92e:	f7f7 f8cf 	bl	8005ad0 <HAL_GetTick>
 800e932:	4602      	mov	r2, r0
 800e934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e936:	1ad3      	subs	r3, r2, r3
 800e938:	2b02      	cmp	r3, #2
 800e93a:	d901      	bls.n	800e940 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800e93c:	2303      	movs	r3, #3
 800e93e:	e219      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e940:	4b4c      	ldr	r3, [pc, #304]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e942:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e944:	f003 0302 	and.w	r3, r3, #2
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d0f0      	beq.n	800e92e <HAL_RCC_OscConfig+0x35e>
 800e94c:	e018      	b.n	800e980 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e94e:	4b49      	ldr	r3, [pc, #292]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e950:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e952:	4a48      	ldr	r2, [pc, #288]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e954:	f023 0301 	bic.w	r3, r3, #1
 800e958:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e95a:	f7f7 f8b9 	bl	8005ad0 <HAL_GetTick>
 800e95e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e960:	e008      	b.n	800e974 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e962:	f7f7 f8b5 	bl	8005ad0 <HAL_GetTick>
 800e966:	4602      	mov	r2, r0
 800e968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e96a:	1ad3      	subs	r3, r2, r3
 800e96c:	2b02      	cmp	r3, #2
 800e96e:	d901      	bls.n	800e974 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800e970:	2303      	movs	r3, #3
 800e972:	e1ff      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e974:	4b3f      	ldr	r3, [pc, #252]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e976:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e978:	f003 0302 	and.w	r3, r3, #2
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d1f0      	bne.n	800e962 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	f003 0320 	and.w	r3, r3, #32
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d036      	beq.n	800e9fa <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	699b      	ldr	r3, [r3, #24]
 800e990:	2b00      	cmp	r3, #0
 800e992:	d019      	beq.n	800e9c8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e994:	4b37      	ldr	r3, [pc, #220]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	4a36      	ldr	r2, [pc, #216]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e99a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e99e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e9a0:	f7f7 f896 	bl	8005ad0 <HAL_GetTick>
 800e9a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e9a6:	e008      	b.n	800e9ba <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e9a8:	f7f7 f892 	bl	8005ad0 <HAL_GetTick>
 800e9ac:	4602      	mov	r2, r0
 800e9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9b0:	1ad3      	subs	r3, r2, r3
 800e9b2:	2b02      	cmp	r3, #2
 800e9b4:	d901      	bls.n	800e9ba <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800e9b6:	2303      	movs	r3, #3
 800e9b8:	e1dc      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e9ba:	4b2e      	ldr	r3, [pc, #184]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d0f0      	beq.n	800e9a8 <HAL_RCC_OscConfig+0x3d8>
 800e9c6:	e018      	b.n	800e9fa <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e9c8:	4b2a      	ldr	r3, [pc, #168]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4a29      	ldr	r2, [pc, #164]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e9ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e9d2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e9d4:	f7f7 f87c 	bl	8005ad0 <HAL_GetTick>
 800e9d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e9da:	e008      	b.n	800e9ee <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e9dc:	f7f7 f878 	bl	8005ad0 <HAL_GetTick>
 800e9e0:	4602      	mov	r2, r0
 800e9e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e4:	1ad3      	subs	r3, r2, r3
 800e9e6:	2b02      	cmp	r3, #2
 800e9e8:	d901      	bls.n	800e9ee <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800e9ea:	2303      	movs	r3, #3
 800e9ec:	e1c2      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e9ee:	4b21      	ldr	r3, [pc, #132]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d1f0      	bne.n	800e9dc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	f003 0304 	and.w	r3, r3, #4
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	f000 8086 	beq.w	800eb14 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ea08:	4b1b      	ldr	r3, [pc, #108]	@ (800ea78 <HAL_RCC_OscConfig+0x4a8>)
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	4a1a      	ldr	r2, [pc, #104]	@ (800ea78 <HAL_RCC_OscConfig+0x4a8>)
 800ea0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ea12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ea14:	f7f7 f85c 	bl	8005ad0 <HAL_GetTick>
 800ea18:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ea1a:	e008      	b.n	800ea2e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ea1c:	f7f7 f858 	bl	8005ad0 <HAL_GetTick>
 800ea20:	4602      	mov	r2, r0
 800ea22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea24:	1ad3      	subs	r3, r2, r3
 800ea26:	2b64      	cmp	r3, #100	@ 0x64
 800ea28:	d901      	bls.n	800ea2e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800ea2a:	2303      	movs	r3, #3
 800ea2c:	e1a2      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ea2e:	4b12      	ldr	r3, [pc, #72]	@ (800ea78 <HAL_RCC_OscConfig+0x4a8>)
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d0f0      	beq.n	800ea1c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	689b      	ldr	r3, [r3, #8]
 800ea3e:	2b01      	cmp	r3, #1
 800ea40:	d106      	bne.n	800ea50 <HAL_RCC_OscConfig+0x480>
 800ea42:	4b0c      	ldr	r3, [pc, #48]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800ea44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea46:	4a0b      	ldr	r2, [pc, #44]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800ea48:	f043 0301 	orr.w	r3, r3, #1
 800ea4c:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea4e:	e032      	b.n	800eab6 <HAL_RCC_OscConfig+0x4e6>
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	689b      	ldr	r3, [r3, #8]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d111      	bne.n	800ea7c <HAL_RCC_OscConfig+0x4ac>
 800ea58:	4b06      	ldr	r3, [pc, #24]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800ea5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea5c:	4a05      	ldr	r2, [pc, #20]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800ea5e:	f023 0301 	bic.w	r3, r3, #1
 800ea62:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea64:	4b03      	ldr	r3, [pc, #12]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800ea66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea68:	4a02      	ldr	r2, [pc, #8]	@ (800ea74 <HAL_RCC_OscConfig+0x4a4>)
 800ea6a:	f023 0304 	bic.w	r3, r3, #4
 800ea6e:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea70:	e021      	b.n	800eab6 <HAL_RCC_OscConfig+0x4e6>
 800ea72:	bf00      	nop
 800ea74:	58024400 	.word	0x58024400
 800ea78:	58024800 	.word	0x58024800
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	689b      	ldr	r3, [r3, #8]
 800ea80:	2b05      	cmp	r3, #5
 800ea82:	d10c      	bne.n	800ea9e <HAL_RCC_OscConfig+0x4ce>
 800ea84:	4b83      	ldr	r3, [pc, #524]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ea86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea88:	4a82      	ldr	r2, [pc, #520]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ea8a:	f043 0304 	orr.w	r3, r3, #4
 800ea8e:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea90:	4b80      	ldr	r3, [pc, #512]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ea92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea94:	4a7f      	ldr	r2, [pc, #508]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ea96:	f043 0301 	orr.w	r3, r3, #1
 800ea9a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea9c:	e00b      	b.n	800eab6 <HAL_RCC_OscConfig+0x4e6>
 800ea9e:	4b7d      	ldr	r3, [pc, #500]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eaa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eaa2:	4a7c      	ldr	r2, [pc, #496]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eaa4:	f023 0301 	bic.w	r3, r3, #1
 800eaa8:	6713      	str	r3, [r2, #112]	@ 0x70
 800eaaa:	4b7a      	ldr	r3, [pc, #488]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eaac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eaae:	4a79      	ldr	r2, [pc, #484]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eab0:	f023 0304 	bic.w	r3, r3, #4
 800eab4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	689b      	ldr	r3, [r3, #8]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d015      	beq.n	800eaea <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eabe:	f7f7 f807 	bl	8005ad0 <HAL_GetTick>
 800eac2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800eac4:	e00a      	b.n	800eadc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eac6:	f7f7 f803 	bl	8005ad0 <HAL_GetTick>
 800eaca:	4602      	mov	r2, r0
 800eacc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eace:	1ad3      	subs	r3, r2, r3
 800ead0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d901      	bls.n	800eadc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800ead8:	2303      	movs	r3, #3
 800eada:	e14b      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800eadc:	4b6d      	ldr	r3, [pc, #436]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eae0:	f003 0302 	and.w	r3, r3, #2
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d0ee      	beq.n	800eac6 <HAL_RCC_OscConfig+0x4f6>
 800eae8:	e014      	b.n	800eb14 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eaea:	f7f6 fff1 	bl	8005ad0 <HAL_GetTick>
 800eaee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800eaf0:	e00a      	b.n	800eb08 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eaf2:	f7f6 ffed 	bl	8005ad0 <HAL_GetTick>
 800eaf6:	4602      	mov	r2, r0
 800eaf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eafa:	1ad3      	subs	r3, r2, r3
 800eafc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eb00:	4293      	cmp	r3, r2
 800eb02:	d901      	bls.n	800eb08 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800eb04:	2303      	movs	r3, #3
 800eb06:	e135      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800eb08:	4b62      	ldr	r3, [pc, #392]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eb0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb0c:	f003 0302 	and.w	r3, r3, #2
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d1ee      	bne.n	800eaf2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	f000 812a 	beq.w	800ed72 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800eb1e:	4b5d      	ldr	r3, [pc, #372]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eb20:	691b      	ldr	r3, [r3, #16]
 800eb22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eb26:	2b18      	cmp	r3, #24
 800eb28:	f000 80ba 	beq.w	800eca0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb30:	2b02      	cmp	r3, #2
 800eb32:	f040 8095 	bne.w	800ec60 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800eb36:	4b57      	ldr	r3, [pc, #348]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	4a56      	ldr	r2, [pc, #344]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eb3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800eb40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb42:	f7f6 ffc5 	bl	8005ad0 <HAL_GetTick>
 800eb46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eb48:	e008      	b.n	800eb5c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eb4a:	f7f6 ffc1 	bl	8005ad0 <HAL_GetTick>
 800eb4e:	4602      	mov	r2, r0
 800eb50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb52:	1ad3      	subs	r3, r2, r3
 800eb54:	2b02      	cmp	r3, #2
 800eb56:	d901      	bls.n	800eb5c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800eb58:	2303      	movs	r3, #3
 800eb5a:	e10b      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eb5c:	4b4d      	ldr	r3, [pc, #308]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d1f0      	bne.n	800eb4a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800eb68:	4b4a      	ldr	r3, [pc, #296]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eb6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eb6c:	4b4a      	ldr	r3, [pc, #296]	@ (800ec98 <HAL_RCC_OscConfig+0x6c8>)
 800eb6e:	4013      	ands	r3, r2
 800eb70:	687a      	ldr	r2, [r7, #4]
 800eb72:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800eb74:	687a      	ldr	r2, [r7, #4]
 800eb76:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800eb78:	0112      	lsls	r2, r2, #4
 800eb7a:	430a      	orrs	r2, r1
 800eb7c:	4945      	ldr	r1, [pc, #276]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800eb7e:	4313      	orrs	r3, r2
 800eb80:	628b      	str	r3, [r1, #40]	@ 0x28
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb86:	3b01      	subs	r3, #1
 800eb88:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb90:	3b01      	subs	r3, #1
 800eb92:	025b      	lsls	r3, r3, #9
 800eb94:	b29b      	uxth	r3, r3
 800eb96:	431a      	orrs	r2, r3
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb9c:	3b01      	subs	r3, #1
 800eb9e:	041b      	lsls	r3, r3, #16
 800eba0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800eba4:	431a      	orrs	r2, r3
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ebaa:	3b01      	subs	r3, #1
 800ebac:	061b      	lsls	r3, r3, #24
 800ebae:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ebb2:	4938      	ldr	r1, [pc, #224]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebb4:	4313      	orrs	r3, r2
 800ebb6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ebb8:	4b36      	ldr	r3, [pc, #216]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebbc:	4a35      	ldr	r2, [pc, #212]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebbe:	f023 0301 	bic.w	r3, r3, #1
 800ebc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ebc4:	4b33      	ldr	r3, [pc, #204]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ebc8:	4b34      	ldr	r3, [pc, #208]	@ (800ec9c <HAL_RCC_OscConfig+0x6cc>)
 800ebca:	4013      	ands	r3, r2
 800ebcc:	687a      	ldr	r2, [r7, #4]
 800ebce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ebd0:	00d2      	lsls	r2, r2, #3
 800ebd2:	4930      	ldr	r1, [pc, #192]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ebd8:	4b2e      	ldr	r3, [pc, #184]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebdc:	f023 020c 	bic.w	r2, r3, #12
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebe4:	492b      	ldr	r1, [pc, #172]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebe6:	4313      	orrs	r3, r2
 800ebe8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ebea:	4b2a      	ldr	r3, [pc, #168]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebee:	f023 0202 	bic.w	r2, r3, #2
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebf6:	4927      	ldr	r1, [pc, #156]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebf8:	4313      	orrs	r3, r2
 800ebfa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ebfc:	4b25      	ldr	r3, [pc, #148]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ebfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec00:	4a24      	ldr	r2, [pc, #144]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ec06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ec08:	4b22      	ldr	r3, [pc, #136]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec0c:	4a21      	ldr	r2, [pc, #132]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ec12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ec14:	4b1f      	ldr	r3, [pc, #124]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec18:	4a1e      	ldr	r2, [pc, #120]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ec1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ec20:	4b1c      	ldr	r3, [pc, #112]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec24:	4a1b      	ldr	r2, [pc, #108]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec26:	f043 0301 	orr.w	r3, r3, #1
 800ec2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ec2c:	4b19      	ldr	r3, [pc, #100]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	4a18      	ldr	r2, [pc, #96]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ec36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec38:	f7f6 ff4a 	bl	8005ad0 <HAL_GetTick>
 800ec3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ec3e:	e008      	b.n	800ec52 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ec40:	f7f6 ff46 	bl	8005ad0 <HAL_GetTick>
 800ec44:	4602      	mov	r2, r0
 800ec46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec48:	1ad3      	subs	r3, r2, r3
 800ec4a:	2b02      	cmp	r3, #2
 800ec4c:	d901      	bls.n	800ec52 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800ec4e:	2303      	movs	r3, #3
 800ec50:	e090      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ec52:	4b10      	ldr	r3, [pc, #64]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d0f0      	beq.n	800ec40 <HAL_RCC_OscConfig+0x670>
 800ec5e:	e088      	b.n	800ed72 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ec60:	4b0c      	ldr	r3, [pc, #48]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4a0b      	ldr	r2, [pc, #44]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ec6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec6c:	f7f6 ff30 	bl	8005ad0 <HAL_GetTick>
 800ec70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ec72:	e008      	b.n	800ec86 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ec74:	f7f6 ff2c 	bl	8005ad0 <HAL_GetTick>
 800ec78:	4602      	mov	r2, r0
 800ec7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec7c:	1ad3      	subs	r3, r2, r3
 800ec7e:	2b02      	cmp	r3, #2
 800ec80:	d901      	bls.n	800ec86 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800ec82:	2303      	movs	r3, #3
 800ec84:	e076      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ec86:	4b03      	ldr	r3, [pc, #12]	@ (800ec94 <HAL_RCC_OscConfig+0x6c4>)
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d1f0      	bne.n	800ec74 <HAL_RCC_OscConfig+0x6a4>
 800ec92:	e06e      	b.n	800ed72 <HAL_RCC_OscConfig+0x7a2>
 800ec94:	58024400 	.word	0x58024400
 800ec98:	fffffc0c 	.word	0xfffffc0c
 800ec9c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800eca0:	4b36      	ldr	r3, [pc, #216]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800eca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eca4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800eca6:	4b35      	ldr	r3, [pc, #212]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800eca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecaa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecb0:	2b01      	cmp	r3, #1
 800ecb2:	d031      	beq.n	800ed18 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ecb4:	693b      	ldr	r3, [r7, #16]
 800ecb6:	f003 0203 	and.w	r2, r3, #3
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ecbe:	429a      	cmp	r2, r3
 800ecc0:	d12a      	bne.n	800ed18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ecc2:	693b      	ldr	r3, [r7, #16]
 800ecc4:	091b      	lsrs	r3, r3, #4
 800ecc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ecce:	429a      	cmp	r2, r3
 800ecd0:	d122      	bne.n	800ed18 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecdc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ecde:	429a      	cmp	r2, r3
 800ece0:	d11a      	bne.n	800ed18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	0a5b      	lsrs	r3, r3, #9
 800ece6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ecee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ecf0:	429a      	cmp	r2, r3
 800ecf2:	d111      	bne.n	800ed18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	0c1b      	lsrs	r3, r3, #16
 800ecf8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed00:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ed02:	429a      	cmp	r2, r3
 800ed04:	d108      	bne.n	800ed18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	0e1b      	lsrs	r3, r3, #24
 800ed0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed12:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ed14:	429a      	cmp	r2, r3
 800ed16:	d001      	beq.n	800ed1c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800ed18:	2301      	movs	r3, #1
 800ed1a:	e02b      	b.n	800ed74 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ed1c:	4b17      	ldr	r3, [pc, #92]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800ed1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed20:	08db      	lsrs	r3, r3, #3
 800ed22:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ed26:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ed2c:	693a      	ldr	r2, [r7, #16]
 800ed2e:	429a      	cmp	r2, r3
 800ed30:	d01f      	beq.n	800ed72 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ed32:	4b12      	ldr	r3, [pc, #72]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800ed34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed36:	4a11      	ldr	r2, [pc, #68]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800ed38:	f023 0301 	bic.w	r3, r3, #1
 800ed3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ed3e:	f7f6 fec7 	bl	8005ad0 <HAL_GetTick>
 800ed42:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ed44:	bf00      	nop
 800ed46:	f7f6 fec3 	bl	8005ad0 <HAL_GetTick>
 800ed4a:	4602      	mov	r2, r0
 800ed4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed4e:	4293      	cmp	r3, r2
 800ed50:	d0f9      	beq.n	800ed46 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ed52:	4b0a      	ldr	r3, [pc, #40]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800ed54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ed56:	4b0a      	ldr	r3, [pc, #40]	@ (800ed80 <HAL_RCC_OscConfig+0x7b0>)
 800ed58:	4013      	ands	r3, r2
 800ed5a:	687a      	ldr	r2, [r7, #4]
 800ed5c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ed5e:	00d2      	lsls	r2, r2, #3
 800ed60:	4906      	ldr	r1, [pc, #24]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800ed62:	4313      	orrs	r3, r2
 800ed64:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ed66:	4b05      	ldr	r3, [pc, #20]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800ed68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed6a:	4a04      	ldr	r2, [pc, #16]	@ (800ed7c <HAL_RCC_OscConfig+0x7ac>)
 800ed6c:	f043 0301 	orr.w	r3, r3, #1
 800ed70:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ed72:	2300      	movs	r3, #0
}
 800ed74:	4618      	mov	r0, r3
 800ed76:	3730      	adds	r7, #48	@ 0x30
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	bd80      	pop	{r7, pc}
 800ed7c:	58024400 	.word	0x58024400
 800ed80:	ffff0007 	.word	0xffff0007

0800ed84 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b086      	sub	sp, #24
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
 800ed8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d101      	bne.n	800ed98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ed94:	2301      	movs	r3, #1
 800ed96:	e19c      	b.n	800f0d2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ed98:	4b8a      	ldr	r3, [pc, #552]	@ (800efc4 <HAL_RCC_ClockConfig+0x240>)
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	f003 030f 	and.w	r3, r3, #15
 800eda0:	683a      	ldr	r2, [r7, #0]
 800eda2:	429a      	cmp	r2, r3
 800eda4:	d910      	bls.n	800edc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800eda6:	4b87      	ldr	r3, [pc, #540]	@ (800efc4 <HAL_RCC_ClockConfig+0x240>)
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	f023 020f 	bic.w	r2, r3, #15
 800edae:	4985      	ldr	r1, [pc, #532]	@ (800efc4 <HAL_RCC_ClockConfig+0x240>)
 800edb0:	683b      	ldr	r3, [r7, #0]
 800edb2:	4313      	orrs	r3, r2
 800edb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800edb6:	4b83      	ldr	r3, [pc, #524]	@ (800efc4 <HAL_RCC_ClockConfig+0x240>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f003 030f 	and.w	r3, r3, #15
 800edbe:	683a      	ldr	r2, [r7, #0]
 800edc0:	429a      	cmp	r2, r3
 800edc2:	d001      	beq.n	800edc8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800edc4:	2301      	movs	r3, #1
 800edc6:	e184      	b.n	800f0d2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	f003 0304 	and.w	r3, r3, #4
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d010      	beq.n	800edf6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	691a      	ldr	r2, [r3, #16]
 800edd8:	4b7b      	ldr	r3, [pc, #492]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800edda:	699b      	ldr	r3, [r3, #24]
 800eddc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ede0:	429a      	cmp	r2, r3
 800ede2:	d908      	bls.n	800edf6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ede4:	4b78      	ldr	r3, [pc, #480]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ede6:	699b      	ldr	r3, [r3, #24]
 800ede8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	691b      	ldr	r3, [r3, #16]
 800edf0:	4975      	ldr	r1, [pc, #468]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800edf2:	4313      	orrs	r3, r2
 800edf4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f003 0308 	and.w	r3, r3, #8
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d010      	beq.n	800ee24 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	695a      	ldr	r2, [r3, #20]
 800ee06:	4b70      	ldr	r3, [pc, #448]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee08:	69db      	ldr	r3, [r3, #28]
 800ee0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ee0e:	429a      	cmp	r2, r3
 800ee10:	d908      	bls.n	800ee24 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ee12:	4b6d      	ldr	r3, [pc, #436]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee14:	69db      	ldr	r3, [r3, #28]
 800ee16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	695b      	ldr	r3, [r3, #20]
 800ee1e:	496a      	ldr	r1, [pc, #424]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee20:	4313      	orrs	r3, r2
 800ee22:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f003 0310 	and.w	r3, r3, #16
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d010      	beq.n	800ee52 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	699a      	ldr	r2, [r3, #24]
 800ee34:	4b64      	ldr	r3, [pc, #400]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee36:	69db      	ldr	r3, [r3, #28]
 800ee38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ee3c:	429a      	cmp	r2, r3
 800ee3e:	d908      	bls.n	800ee52 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ee40:	4b61      	ldr	r3, [pc, #388]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee42:	69db      	ldr	r3, [r3, #28]
 800ee44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	699b      	ldr	r3, [r3, #24]
 800ee4c:	495e      	ldr	r1, [pc, #376]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee4e:	4313      	orrs	r3, r2
 800ee50:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	f003 0320 	and.w	r3, r3, #32
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d010      	beq.n	800ee80 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	69da      	ldr	r2, [r3, #28]
 800ee62:	4b59      	ldr	r3, [pc, #356]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee64:	6a1b      	ldr	r3, [r3, #32]
 800ee66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ee6a:	429a      	cmp	r2, r3
 800ee6c:	d908      	bls.n	800ee80 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ee6e:	4b56      	ldr	r3, [pc, #344]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee70:	6a1b      	ldr	r3, [r3, #32]
 800ee72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	69db      	ldr	r3, [r3, #28]
 800ee7a:	4953      	ldr	r1, [pc, #332]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee7c:	4313      	orrs	r3, r2
 800ee7e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	f003 0302 	and.w	r3, r3, #2
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d010      	beq.n	800eeae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	68da      	ldr	r2, [r3, #12]
 800ee90:	4b4d      	ldr	r3, [pc, #308]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee92:	699b      	ldr	r3, [r3, #24]
 800ee94:	f003 030f 	and.w	r3, r3, #15
 800ee98:	429a      	cmp	r2, r3
 800ee9a:	d908      	bls.n	800eeae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ee9c:	4b4a      	ldr	r3, [pc, #296]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ee9e:	699b      	ldr	r3, [r3, #24]
 800eea0:	f023 020f 	bic.w	r2, r3, #15
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	68db      	ldr	r3, [r3, #12]
 800eea8:	4947      	ldr	r1, [pc, #284]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800eeaa:	4313      	orrs	r3, r2
 800eeac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	f003 0301 	and.w	r3, r3, #1
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d055      	beq.n	800ef66 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800eeba:	4b43      	ldr	r3, [pc, #268]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800eebc:	699b      	ldr	r3, [r3, #24]
 800eebe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	689b      	ldr	r3, [r3, #8]
 800eec6:	4940      	ldr	r1, [pc, #256]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800eec8:	4313      	orrs	r3, r2
 800eeca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	685b      	ldr	r3, [r3, #4]
 800eed0:	2b02      	cmp	r3, #2
 800eed2:	d107      	bne.n	800eee4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800eed4:	4b3c      	ldr	r3, [pc, #240]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d121      	bne.n	800ef24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eee0:	2301      	movs	r3, #1
 800eee2:	e0f6      	b.n	800f0d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	685b      	ldr	r3, [r3, #4]
 800eee8:	2b03      	cmp	r3, #3
 800eeea:	d107      	bne.n	800eefc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800eeec:	4b36      	ldr	r3, [pc, #216]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d115      	bne.n	800ef24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eef8:	2301      	movs	r3, #1
 800eefa:	e0ea      	b.n	800f0d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	685b      	ldr	r3, [r3, #4]
 800ef00:	2b01      	cmp	r3, #1
 800ef02:	d107      	bne.n	800ef14 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ef04:	4b30      	ldr	r3, [pc, #192]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d109      	bne.n	800ef24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ef10:	2301      	movs	r3, #1
 800ef12:	e0de      	b.n	800f0d2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ef14:	4b2c      	ldr	r3, [pc, #176]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	f003 0304 	and.w	r3, r3, #4
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d101      	bne.n	800ef24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ef20:	2301      	movs	r3, #1
 800ef22:	e0d6      	b.n	800f0d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ef24:	4b28      	ldr	r3, [pc, #160]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ef26:	691b      	ldr	r3, [r3, #16]
 800ef28:	f023 0207 	bic.w	r2, r3, #7
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	685b      	ldr	r3, [r3, #4]
 800ef30:	4925      	ldr	r1, [pc, #148]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ef32:	4313      	orrs	r3, r2
 800ef34:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ef36:	f7f6 fdcb 	bl	8005ad0 <HAL_GetTick>
 800ef3a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ef3c:	e00a      	b.n	800ef54 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ef3e:	f7f6 fdc7 	bl	8005ad0 <HAL_GetTick>
 800ef42:	4602      	mov	r2, r0
 800ef44:	697b      	ldr	r3, [r7, #20]
 800ef46:	1ad3      	subs	r3, r2, r3
 800ef48:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ef4c:	4293      	cmp	r3, r2
 800ef4e:	d901      	bls.n	800ef54 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800ef50:	2303      	movs	r3, #3
 800ef52:	e0be      	b.n	800f0d2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ef54:	4b1c      	ldr	r3, [pc, #112]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ef56:	691b      	ldr	r3, [r3, #16]
 800ef58:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	685b      	ldr	r3, [r3, #4]
 800ef60:	00db      	lsls	r3, r3, #3
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d1eb      	bne.n	800ef3e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	f003 0302 	and.w	r3, r3, #2
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d010      	beq.n	800ef94 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	68da      	ldr	r2, [r3, #12]
 800ef76:	4b14      	ldr	r3, [pc, #80]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ef78:	699b      	ldr	r3, [r3, #24]
 800ef7a:	f003 030f 	and.w	r3, r3, #15
 800ef7e:	429a      	cmp	r2, r3
 800ef80:	d208      	bcs.n	800ef94 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ef82:	4b11      	ldr	r3, [pc, #68]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ef84:	699b      	ldr	r3, [r3, #24]
 800ef86:	f023 020f 	bic.w	r2, r3, #15
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	68db      	ldr	r3, [r3, #12]
 800ef8e:	490e      	ldr	r1, [pc, #56]	@ (800efc8 <HAL_RCC_ClockConfig+0x244>)
 800ef90:	4313      	orrs	r3, r2
 800ef92:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ef94:	4b0b      	ldr	r3, [pc, #44]	@ (800efc4 <HAL_RCC_ClockConfig+0x240>)
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	f003 030f 	and.w	r3, r3, #15
 800ef9c:	683a      	ldr	r2, [r7, #0]
 800ef9e:	429a      	cmp	r2, r3
 800efa0:	d214      	bcs.n	800efcc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800efa2:	4b08      	ldr	r3, [pc, #32]	@ (800efc4 <HAL_RCC_ClockConfig+0x240>)
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	f023 020f 	bic.w	r2, r3, #15
 800efaa:	4906      	ldr	r1, [pc, #24]	@ (800efc4 <HAL_RCC_ClockConfig+0x240>)
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	4313      	orrs	r3, r2
 800efb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800efb2:	4b04      	ldr	r3, [pc, #16]	@ (800efc4 <HAL_RCC_ClockConfig+0x240>)
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	f003 030f 	and.w	r3, r3, #15
 800efba:	683a      	ldr	r2, [r7, #0]
 800efbc:	429a      	cmp	r2, r3
 800efbe:	d005      	beq.n	800efcc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800efc0:	2301      	movs	r3, #1
 800efc2:	e086      	b.n	800f0d2 <HAL_RCC_ClockConfig+0x34e>
 800efc4:	52002000 	.word	0x52002000
 800efc8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	f003 0304 	and.w	r3, r3, #4
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d010      	beq.n	800effa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	691a      	ldr	r2, [r3, #16]
 800efdc:	4b3f      	ldr	r3, [pc, #252]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800efde:	699b      	ldr	r3, [r3, #24]
 800efe0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800efe4:	429a      	cmp	r2, r3
 800efe6:	d208      	bcs.n	800effa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800efe8:	4b3c      	ldr	r3, [pc, #240]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800efea:	699b      	ldr	r3, [r3, #24]
 800efec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	691b      	ldr	r3, [r3, #16]
 800eff4:	4939      	ldr	r1, [pc, #228]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800eff6:	4313      	orrs	r3, r2
 800eff8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	f003 0308 	and.w	r3, r3, #8
 800f002:	2b00      	cmp	r3, #0
 800f004:	d010      	beq.n	800f028 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	695a      	ldr	r2, [r3, #20]
 800f00a:	4b34      	ldr	r3, [pc, #208]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f00c:	69db      	ldr	r3, [r3, #28]
 800f00e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f012:	429a      	cmp	r2, r3
 800f014:	d208      	bcs.n	800f028 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800f016:	4b31      	ldr	r3, [pc, #196]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f018:	69db      	ldr	r3, [r3, #28]
 800f01a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	695b      	ldr	r3, [r3, #20]
 800f022:	492e      	ldr	r1, [pc, #184]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f024:	4313      	orrs	r3, r2
 800f026:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	f003 0310 	and.w	r3, r3, #16
 800f030:	2b00      	cmp	r3, #0
 800f032:	d010      	beq.n	800f056 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	699a      	ldr	r2, [r3, #24]
 800f038:	4b28      	ldr	r3, [pc, #160]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f03a:	69db      	ldr	r3, [r3, #28]
 800f03c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f040:	429a      	cmp	r2, r3
 800f042:	d208      	bcs.n	800f056 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f044:	4b25      	ldr	r3, [pc, #148]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f046:	69db      	ldr	r3, [r3, #28]
 800f048:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	699b      	ldr	r3, [r3, #24]
 800f050:	4922      	ldr	r1, [pc, #136]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f052:	4313      	orrs	r3, r2
 800f054:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	f003 0320 	and.w	r3, r3, #32
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d010      	beq.n	800f084 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	69da      	ldr	r2, [r3, #28]
 800f066:	4b1d      	ldr	r3, [pc, #116]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f068:	6a1b      	ldr	r3, [r3, #32]
 800f06a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f06e:	429a      	cmp	r2, r3
 800f070:	d208      	bcs.n	800f084 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f072:	4b1a      	ldr	r3, [pc, #104]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f074:	6a1b      	ldr	r3, [r3, #32]
 800f076:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	69db      	ldr	r3, [r3, #28]
 800f07e:	4917      	ldr	r1, [pc, #92]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f080:	4313      	orrs	r3, r2
 800f082:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f084:	f000 f834 	bl	800f0f0 <HAL_RCC_GetSysClockFreq>
 800f088:	4602      	mov	r2, r0
 800f08a:	4b14      	ldr	r3, [pc, #80]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f08c:	699b      	ldr	r3, [r3, #24]
 800f08e:	0a1b      	lsrs	r3, r3, #8
 800f090:	f003 030f 	and.w	r3, r3, #15
 800f094:	4912      	ldr	r1, [pc, #72]	@ (800f0e0 <HAL_RCC_ClockConfig+0x35c>)
 800f096:	5ccb      	ldrb	r3, [r1, r3]
 800f098:	f003 031f 	and.w	r3, r3, #31
 800f09c:	fa22 f303 	lsr.w	r3, r2, r3
 800f0a0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f0a2:	4b0e      	ldr	r3, [pc, #56]	@ (800f0dc <HAL_RCC_ClockConfig+0x358>)
 800f0a4:	699b      	ldr	r3, [r3, #24]
 800f0a6:	f003 030f 	and.w	r3, r3, #15
 800f0aa:	4a0d      	ldr	r2, [pc, #52]	@ (800f0e0 <HAL_RCC_ClockConfig+0x35c>)
 800f0ac:	5cd3      	ldrb	r3, [r2, r3]
 800f0ae:	f003 031f 	and.w	r3, r3, #31
 800f0b2:	693a      	ldr	r2, [r7, #16]
 800f0b4:	fa22 f303 	lsr.w	r3, r2, r3
 800f0b8:	4a0a      	ldr	r2, [pc, #40]	@ (800f0e4 <HAL_RCC_ClockConfig+0x360>)
 800f0ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f0bc:	4a0a      	ldr	r2, [pc, #40]	@ (800f0e8 <HAL_RCC_ClockConfig+0x364>)
 800f0be:	693b      	ldr	r3, [r7, #16]
 800f0c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f0c2:	4b0a      	ldr	r3, [pc, #40]	@ (800f0ec <HAL_RCC_ClockConfig+0x368>)
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	f7f5 fd4e 	bl	8004b68 <HAL_InitTick>
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f0d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	3718      	adds	r7, #24
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	bd80      	pop	{r7, pc}
 800f0da:	bf00      	nop
 800f0dc:	58024400 	.word	0x58024400
 800f0e0:	0801f400 	.word	0x0801f400
 800f0e4:	24000004 	.word	0x24000004
 800f0e8:	24000000 	.word	0x24000000
 800f0ec:	24000008 	.word	0x24000008

0800f0f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b089      	sub	sp, #36	@ 0x24
 800f0f4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f0f6:	4bb3      	ldr	r3, [pc, #716]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f0f8:	691b      	ldr	r3, [r3, #16]
 800f0fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f0fe:	2b18      	cmp	r3, #24
 800f100:	f200 8155 	bhi.w	800f3ae <HAL_RCC_GetSysClockFreq+0x2be>
 800f104:	a201      	add	r2, pc, #4	@ (adr r2, 800f10c <HAL_RCC_GetSysClockFreq+0x1c>)
 800f106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f10a:	bf00      	nop
 800f10c:	0800f171 	.word	0x0800f171
 800f110:	0800f3af 	.word	0x0800f3af
 800f114:	0800f3af 	.word	0x0800f3af
 800f118:	0800f3af 	.word	0x0800f3af
 800f11c:	0800f3af 	.word	0x0800f3af
 800f120:	0800f3af 	.word	0x0800f3af
 800f124:	0800f3af 	.word	0x0800f3af
 800f128:	0800f3af 	.word	0x0800f3af
 800f12c:	0800f197 	.word	0x0800f197
 800f130:	0800f3af 	.word	0x0800f3af
 800f134:	0800f3af 	.word	0x0800f3af
 800f138:	0800f3af 	.word	0x0800f3af
 800f13c:	0800f3af 	.word	0x0800f3af
 800f140:	0800f3af 	.word	0x0800f3af
 800f144:	0800f3af 	.word	0x0800f3af
 800f148:	0800f3af 	.word	0x0800f3af
 800f14c:	0800f19d 	.word	0x0800f19d
 800f150:	0800f3af 	.word	0x0800f3af
 800f154:	0800f3af 	.word	0x0800f3af
 800f158:	0800f3af 	.word	0x0800f3af
 800f15c:	0800f3af 	.word	0x0800f3af
 800f160:	0800f3af 	.word	0x0800f3af
 800f164:	0800f3af 	.word	0x0800f3af
 800f168:	0800f3af 	.word	0x0800f3af
 800f16c:	0800f1a3 	.word	0x0800f1a3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f170:	4b94      	ldr	r3, [pc, #592]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	f003 0320 	and.w	r3, r3, #32
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d009      	beq.n	800f190 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f17c:	4b91      	ldr	r3, [pc, #580]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	08db      	lsrs	r3, r3, #3
 800f182:	f003 0303 	and.w	r3, r3, #3
 800f186:	4a90      	ldr	r2, [pc, #576]	@ (800f3c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f188:	fa22 f303 	lsr.w	r3, r2, r3
 800f18c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f18e:	e111      	b.n	800f3b4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f190:	4b8d      	ldr	r3, [pc, #564]	@ (800f3c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f192:	61bb      	str	r3, [r7, #24]
      break;
 800f194:	e10e      	b.n	800f3b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f196:	4b8d      	ldr	r3, [pc, #564]	@ (800f3cc <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f198:	61bb      	str	r3, [r7, #24]
      break;
 800f19a:	e10b      	b.n	800f3b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f19c:	4b8c      	ldr	r3, [pc, #560]	@ (800f3d0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f19e:	61bb      	str	r3, [r7, #24]
      break;
 800f1a0:	e108      	b.n	800f3b4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f1a2:	4b88      	ldr	r3, [pc, #544]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1a6:	f003 0303 	and.w	r3, r3, #3
 800f1aa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f1ac:	4b85      	ldr	r3, [pc, #532]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1b0:	091b      	lsrs	r3, r3, #4
 800f1b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f1b6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f1b8:	4b82      	ldr	r3, [pc, #520]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1bc:	f003 0301 	and.w	r3, r3, #1
 800f1c0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f1c2:	4b80      	ldr	r3, [pc, #512]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1c6:	08db      	lsrs	r3, r3, #3
 800f1c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f1cc:	68fa      	ldr	r2, [r7, #12]
 800f1ce:	fb02 f303 	mul.w	r3, r2, r3
 800f1d2:	ee07 3a90 	vmov	s15, r3
 800f1d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1da:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f1de:	693b      	ldr	r3, [r7, #16]
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	f000 80e1 	beq.w	800f3a8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f1e6:	697b      	ldr	r3, [r7, #20]
 800f1e8:	2b02      	cmp	r3, #2
 800f1ea:	f000 8083 	beq.w	800f2f4 <HAL_RCC_GetSysClockFreq+0x204>
 800f1ee:	697b      	ldr	r3, [r7, #20]
 800f1f0:	2b02      	cmp	r3, #2
 800f1f2:	f200 80a1 	bhi.w	800f338 <HAL_RCC_GetSysClockFreq+0x248>
 800f1f6:	697b      	ldr	r3, [r7, #20]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d003      	beq.n	800f204 <HAL_RCC_GetSysClockFreq+0x114>
 800f1fc:	697b      	ldr	r3, [r7, #20]
 800f1fe:	2b01      	cmp	r3, #1
 800f200:	d056      	beq.n	800f2b0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800f202:	e099      	b.n	800f338 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f204:	4b6f      	ldr	r3, [pc, #444]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	f003 0320 	and.w	r3, r3, #32
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d02d      	beq.n	800f26c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f210:	4b6c      	ldr	r3, [pc, #432]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	08db      	lsrs	r3, r3, #3
 800f216:	f003 0303 	and.w	r3, r3, #3
 800f21a:	4a6b      	ldr	r2, [pc, #428]	@ (800f3c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f21c:	fa22 f303 	lsr.w	r3, r2, r3
 800f220:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	ee07 3a90 	vmov	s15, r3
 800f228:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f22c:	693b      	ldr	r3, [r7, #16]
 800f22e:	ee07 3a90 	vmov	s15, r3
 800f232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f23a:	4b62      	ldr	r3, [pc, #392]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f23c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f23e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f242:	ee07 3a90 	vmov	s15, r3
 800f246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f24a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f24e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f3d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f25a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f25e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f262:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f266:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f26a:	e087      	b.n	800f37c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f26c:	693b      	ldr	r3, [r7, #16]
 800f26e:	ee07 3a90 	vmov	s15, r3
 800f272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f276:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f3d8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800f27a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f27e:	4b51      	ldr	r3, [pc, #324]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f286:	ee07 3a90 	vmov	s15, r3
 800f28a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f28e:	ed97 6a02 	vldr	s12, [r7, #8]
 800f292:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f3d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f29a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f29e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f2ae:	e065      	b.n	800f37c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f2b0:	693b      	ldr	r3, [r7, #16]
 800f2b2:	ee07 3a90 	vmov	s15, r3
 800f2b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2ba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f3dc <HAL_RCC_GetSysClockFreq+0x2ec>
 800f2be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2c2:	4b40      	ldr	r3, [pc, #256]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2ca:	ee07 3a90 	vmov	s15, r3
 800f2ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2d2:	ed97 6a02 	vldr	s12, [r7, #8]
 800f2d6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f3d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f2da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f2f2:	e043      	b.n	800f37c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f2f4:	693b      	ldr	r3, [r7, #16]
 800f2f6:	ee07 3a90 	vmov	s15, r3
 800f2fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2fe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f3e0 <HAL_RCC_GetSysClockFreq+0x2f0>
 800f302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f306:	4b2f      	ldr	r3, [pc, #188]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f30a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f30e:	ee07 3a90 	vmov	s15, r3
 800f312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f316:	ed97 6a02 	vldr	s12, [r7, #8]
 800f31a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f3d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f31e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f32a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f32e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f332:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f336:	e021      	b.n	800f37c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f338:	693b      	ldr	r3, [r7, #16]
 800f33a:	ee07 3a90 	vmov	s15, r3
 800f33e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f342:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f3dc <HAL_RCC_GetSysClockFreq+0x2ec>
 800f346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f34a:	4b1e      	ldr	r3, [pc, #120]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f34c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f34e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f352:	ee07 3a90 	vmov	s15, r3
 800f356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f35a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f35e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f3d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f36a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f36e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f372:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f376:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f37a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f37c:	4b11      	ldr	r3, [pc, #68]	@ (800f3c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f37e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f380:	0a5b      	lsrs	r3, r3, #9
 800f382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f386:	3301      	adds	r3, #1
 800f388:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f38a:	683b      	ldr	r3, [r7, #0]
 800f38c:	ee07 3a90 	vmov	s15, r3
 800f390:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f394:	edd7 6a07 	vldr	s13, [r7, #28]
 800f398:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f39c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f3a0:	ee17 3a90 	vmov	r3, s15
 800f3a4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f3a6:	e005      	b.n	800f3b4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	61bb      	str	r3, [r7, #24]
      break;
 800f3ac:	e002      	b.n	800f3b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f3ae:	4b07      	ldr	r3, [pc, #28]	@ (800f3cc <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f3b0:	61bb      	str	r3, [r7, #24]
      break;
 800f3b2:	bf00      	nop
  }

  return sysclockfreq;
 800f3b4:	69bb      	ldr	r3, [r7, #24]
}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	3724      	adds	r7, #36	@ 0x24
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c0:	4770      	bx	lr
 800f3c2:	bf00      	nop
 800f3c4:	58024400 	.word	0x58024400
 800f3c8:	03d09000 	.word	0x03d09000
 800f3cc:	003d0900 	.word	0x003d0900
 800f3d0:	016e3600 	.word	0x016e3600
 800f3d4:	46000000 	.word	0x46000000
 800f3d8:	4c742400 	.word	0x4c742400
 800f3dc:	4a742400 	.word	0x4a742400
 800f3e0:	4bb71b00 	.word	0x4bb71b00

0800f3e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b082      	sub	sp, #8
 800f3e8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f3ea:	f7ff fe81 	bl	800f0f0 <HAL_RCC_GetSysClockFreq>
 800f3ee:	4602      	mov	r2, r0
 800f3f0:	4b10      	ldr	r3, [pc, #64]	@ (800f434 <HAL_RCC_GetHCLKFreq+0x50>)
 800f3f2:	699b      	ldr	r3, [r3, #24]
 800f3f4:	0a1b      	lsrs	r3, r3, #8
 800f3f6:	f003 030f 	and.w	r3, r3, #15
 800f3fa:	490f      	ldr	r1, [pc, #60]	@ (800f438 <HAL_RCC_GetHCLKFreq+0x54>)
 800f3fc:	5ccb      	ldrb	r3, [r1, r3]
 800f3fe:	f003 031f 	and.w	r3, r3, #31
 800f402:	fa22 f303 	lsr.w	r3, r2, r3
 800f406:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f408:	4b0a      	ldr	r3, [pc, #40]	@ (800f434 <HAL_RCC_GetHCLKFreq+0x50>)
 800f40a:	699b      	ldr	r3, [r3, #24]
 800f40c:	f003 030f 	and.w	r3, r3, #15
 800f410:	4a09      	ldr	r2, [pc, #36]	@ (800f438 <HAL_RCC_GetHCLKFreq+0x54>)
 800f412:	5cd3      	ldrb	r3, [r2, r3]
 800f414:	f003 031f 	and.w	r3, r3, #31
 800f418:	687a      	ldr	r2, [r7, #4]
 800f41a:	fa22 f303 	lsr.w	r3, r2, r3
 800f41e:	4a07      	ldr	r2, [pc, #28]	@ (800f43c <HAL_RCC_GetHCLKFreq+0x58>)
 800f420:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f422:	4a07      	ldr	r2, [pc, #28]	@ (800f440 <HAL_RCC_GetHCLKFreq+0x5c>)
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f428:	4b04      	ldr	r3, [pc, #16]	@ (800f43c <HAL_RCC_GetHCLKFreq+0x58>)
 800f42a:	681b      	ldr	r3, [r3, #0]
}
 800f42c:	4618      	mov	r0, r3
 800f42e:	3708      	adds	r7, #8
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}
 800f434:	58024400 	.word	0x58024400
 800f438:	0801f400 	.word	0x0801f400
 800f43c:	24000004 	.word	0x24000004
 800f440:	24000000 	.word	0x24000000

0800f444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f444:	b580      	push	{r7, lr}
 800f446:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f448:	f7ff ffcc 	bl	800f3e4 <HAL_RCC_GetHCLKFreq>
 800f44c:	4602      	mov	r2, r0
 800f44e:	4b06      	ldr	r3, [pc, #24]	@ (800f468 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f450:	69db      	ldr	r3, [r3, #28]
 800f452:	091b      	lsrs	r3, r3, #4
 800f454:	f003 0307 	and.w	r3, r3, #7
 800f458:	4904      	ldr	r1, [pc, #16]	@ (800f46c <HAL_RCC_GetPCLK1Freq+0x28>)
 800f45a:	5ccb      	ldrb	r3, [r1, r3]
 800f45c:	f003 031f 	and.w	r3, r3, #31
 800f460:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f464:	4618      	mov	r0, r3
 800f466:	bd80      	pop	{r7, pc}
 800f468:	58024400 	.word	0x58024400
 800f46c:	0801f400 	.word	0x0801f400

0800f470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f474:	f7ff ffb6 	bl	800f3e4 <HAL_RCC_GetHCLKFreq>
 800f478:	4602      	mov	r2, r0
 800f47a:	4b06      	ldr	r3, [pc, #24]	@ (800f494 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f47c:	69db      	ldr	r3, [r3, #28]
 800f47e:	0a1b      	lsrs	r3, r3, #8
 800f480:	f003 0307 	and.w	r3, r3, #7
 800f484:	4904      	ldr	r1, [pc, #16]	@ (800f498 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f486:	5ccb      	ldrb	r3, [r1, r3]
 800f488:	f003 031f 	and.w	r3, r3, #31
 800f48c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f490:	4618      	mov	r0, r3
 800f492:	bd80      	pop	{r7, pc}
 800f494:	58024400 	.word	0x58024400
 800f498:	0801f400 	.word	0x0801f400

0800f49c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800f49c:	b480      	push	{r7}
 800f49e:	b083      	sub	sp, #12
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	6078      	str	r0, [r7, #4]
 800f4a4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	223f      	movs	r2, #63	@ 0x3f
 800f4aa:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800f4ac:	4b1a      	ldr	r3, [pc, #104]	@ (800f518 <HAL_RCC_GetClockConfig+0x7c>)
 800f4ae:	691b      	ldr	r3, [r3, #16]
 800f4b0:	f003 0207 	and.w	r2, r3, #7
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800f4b8:	4b17      	ldr	r3, [pc, #92]	@ (800f518 <HAL_RCC_GetClockConfig+0x7c>)
 800f4ba:	699b      	ldr	r3, [r3, #24]
 800f4bc:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800f4c4:	4b14      	ldr	r3, [pc, #80]	@ (800f518 <HAL_RCC_GetClockConfig+0x7c>)
 800f4c6:	699b      	ldr	r3, [r3, #24]
 800f4c8:	f003 020f 	and.w	r2, r3, #15
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800f4d0:	4b11      	ldr	r3, [pc, #68]	@ (800f518 <HAL_RCC_GetClockConfig+0x7c>)
 800f4d2:	699b      	ldr	r3, [r3, #24]
 800f4d4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800f4dc:	4b0e      	ldr	r3, [pc, #56]	@ (800f518 <HAL_RCC_GetClockConfig+0x7c>)
 800f4de:	69db      	ldr	r3, [r3, #28]
 800f4e0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800f4e8:	4b0b      	ldr	r3, [pc, #44]	@ (800f518 <HAL_RCC_GetClockConfig+0x7c>)
 800f4ea:	69db      	ldr	r3, [r3, #28]
 800f4ec:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800f4f4:	4b08      	ldr	r3, [pc, #32]	@ (800f518 <HAL_RCC_GetClockConfig+0x7c>)
 800f4f6:	6a1b      	ldr	r3, [r3, #32]
 800f4f8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800f500:	4b06      	ldr	r3, [pc, #24]	@ (800f51c <HAL_RCC_GetClockConfig+0x80>)
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	f003 020f 	and.w	r2, r3, #15
 800f508:	683b      	ldr	r3, [r7, #0]
 800f50a:	601a      	str	r2, [r3, #0]
}
 800f50c:	bf00      	nop
 800f50e:	370c      	adds	r7, #12
 800f510:	46bd      	mov	sp, r7
 800f512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f516:	4770      	bx	lr
 800f518:	58024400 	.word	0x58024400
 800f51c:	52002000 	.word	0x52002000

0800f520 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f524:	b0c6      	sub	sp, #280	@ 0x118
 800f526:	af00      	add	r7, sp, #0
 800f528:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f52c:	2300      	movs	r3, #0
 800f52e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f532:	2300      	movs	r3, #0
 800f534:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f540:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f544:	2500      	movs	r5, #0
 800f546:	ea54 0305 	orrs.w	r3, r4, r5
 800f54a:	d049      	beq.n	800f5e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f54c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f550:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f552:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f556:	d02f      	beq.n	800f5b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f558:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f55c:	d828      	bhi.n	800f5b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f55e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f562:	d01a      	beq.n	800f59a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f564:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f568:	d822      	bhi.n	800f5b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d003      	beq.n	800f576 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f56e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f572:	d007      	beq.n	800f584 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f574:	e01c      	b.n	800f5b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f576:	4bab      	ldr	r3, [pc, #684]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f57a:	4aaa      	ldr	r2, [pc, #680]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f57c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f580:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f582:	e01a      	b.n	800f5ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f588:	3308      	adds	r3, #8
 800f58a:	2102      	movs	r1, #2
 800f58c:	4618      	mov	r0, r3
 800f58e:	f002 fa49 	bl	8011a24 <RCCEx_PLL2_Config>
 800f592:	4603      	mov	r3, r0
 800f594:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f598:	e00f      	b.n	800f5ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f59a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f59e:	3328      	adds	r3, #40	@ 0x28
 800f5a0:	2102      	movs	r1, #2
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	f002 faf0 	bl	8011b88 <RCCEx_PLL3_Config>
 800f5a8:	4603      	mov	r3, r0
 800f5aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f5ae:	e004      	b.n	800f5ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f5b0:	2301      	movs	r3, #1
 800f5b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f5b6:	e000      	b.n	800f5ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f5b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f5ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d10a      	bne.n	800f5d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f5c2:	4b98      	ldr	r3, [pc, #608]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f5c6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f5ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f5d0:	4a94      	ldr	r2, [pc, #592]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5d2:	430b      	orrs	r3, r1
 800f5d4:	6513      	str	r3, [r2, #80]	@ 0x50
 800f5d6:	e003      	b.n	800f5e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f5d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f5dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f5e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f5ec:	f04f 0900 	mov.w	r9, #0
 800f5f0:	ea58 0309 	orrs.w	r3, r8, r9
 800f5f4:	d047      	beq.n	800f686 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f5f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f5fc:	2b04      	cmp	r3, #4
 800f5fe:	d82a      	bhi.n	800f656 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f600:	a201      	add	r2, pc, #4	@ (adr r2, 800f608 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f606:	bf00      	nop
 800f608:	0800f61d 	.word	0x0800f61d
 800f60c:	0800f62b 	.word	0x0800f62b
 800f610:	0800f641 	.word	0x0800f641
 800f614:	0800f65f 	.word	0x0800f65f
 800f618:	0800f65f 	.word	0x0800f65f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f61c:	4b81      	ldr	r3, [pc, #516]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f61e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f620:	4a80      	ldr	r2, [pc, #512]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f622:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f626:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f628:	e01a      	b.n	800f660 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f62a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f62e:	3308      	adds	r3, #8
 800f630:	2100      	movs	r1, #0
 800f632:	4618      	mov	r0, r3
 800f634:	f002 f9f6 	bl	8011a24 <RCCEx_PLL2_Config>
 800f638:	4603      	mov	r3, r0
 800f63a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f63e:	e00f      	b.n	800f660 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f644:	3328      	adds	r3, #40	@ 0x28
 800f646:	2100      	movs	r1, #0
 800f648:	4618      	mov	r0, r3
 800f64a:	f002 fa9d 	bl	8011b88 <RCCEx_PLL3_Config>
 800f64e:	4603      	mov	r3, r0
 800f650:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f654:	e004      	b.n	800f660 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f656:	2301      	movs	r3, #1
 800f658:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f65c:	e000      	b.n	800f660 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f65e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f660:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f664:	2b00      	cmp	r3, #0
 800f666:	d10a      	bne.n	800f67e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f668:	4b6e      	ldr	r3, [pc, #440]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f66a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f66c:	f023 0107 	bic.w	r1, r3, #7
 800f670:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f676:	4a6b      	ldr	r2, [pc, #428]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f678:	430b      	orrs	r3, r1
 800f67a:	6513      	str	r3, [r2, #80]	@ 0x50
 800f67c:	e003      	b.n	800f686 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f67e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f682:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f686:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f68e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800f692:	f04f 0b00 	mov.w	fp, #0
 800f696:	ea5a 030b 	orrs.w	r3, sl, fp
 800f69a:	d05b      	beq.n	800f754 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f69c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f6a4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f6a8:	d03b      	beq.n	800f722 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800f6aa:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f6ae:	d834      	bhi.n	800f71a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f6b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f6b4:	d037      	beq.n	800f726 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800f6b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f6ba:	d82e      	bhi.n	800f71a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f6bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f6c0:	d033      	beq.n	800f72a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800f6c2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f6c6:	d828      	bhi.n	800f71a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f6c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f6cc:	d01a      	beq.n	800f704 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800f6ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f6d2:	d822      	bhi.n	800f71a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d003      	beq.n	800f6e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800f6d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f6dc:	d007      	beq.n	800f6ee <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800f6de:	e01c      	b.n	800f71a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f6e0:	4b50      	ldr	r3, [pc, #320]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f6e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6e4:	4a4f      	ldr	r2, [pc, #316]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f6e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f6ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f6ec:	e01e      	b.n	800f72c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f6ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6f2:	3308      	adds	r3, #8
 800f6f4:	2100      	movs	r1, #0
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	f002 f994 	bl	8011a24 <RCCEx_PLL2_Config>
 800f6fc:	4603      	mov	r3, r0
 800f6fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f702:	e013      	b.n	800f72c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f708:	3328      	adds	r3, #40	@ 0x28
 800f70a:	2100      	movs	r1, #0
 800f70c:	4618      	mov	r0, r3
 800f70e:	f002 fa3b 	bl	8011b88 <RCCEx_PLL3_Config>
 800f712:	4603      	mov	r3, r0
 800f714:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f718:	e008      	b.n	800f72c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f71a:	2301      	movs	r3, #1
 800f71c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f720:	e004      	b.n	800f72c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f722:	bf00      	nop
 800f724:	e002      	b.n	800f72c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f726:	bf00      	nop
 800f728:	e000      	b.n	800f72c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f72a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f72c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f730:	2b00      	cmp	r3, #0
 800f732:	d10b      	bne.n	800f74c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f734:	4b3b      	ldr	r3, [pc, #236]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f738:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f73c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f740:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f744:	4a37      	ldr	r2, [pc, #220]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f746:	430b      	orrs	r3, r1
 800f748:	6593      	str	r3, [r2, #88]	@ 0x58
 800f74a:	e003      	b.n	800f754 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f74c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f750:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f75c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f760:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f764:	2300      	movs	r3, #0
 800f766:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f76a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800f76e:	460b      	mov	r3, r1
 800f770:	4313      	orrs	r3, r2
 800f772:	d05d      	beq.n	800f830 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f778:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f77c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f780:	d03b      	beq.n	800f7fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800f782:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f786:	d834      	bhi.n	800f7f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f788:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f78c:	d037      	beq.n	800f7fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800f78e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f792:	d82e      	bhi.n	800f7f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f794:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f798:	d033      	beq.n	800f802 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800f79a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f79e:	d828      	bhi.n	800f7f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f7a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f7a4:	d01a      	beq.n	800f7dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800f7a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f7aa:	d822      	bhi.n	800f7f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d003      	beq.n	800f7b8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800f7b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f7b4:	d007      	beq.n	800f7c6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800f7b6:	e01c      	b.n	800f7f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f7b8:	4b1a      	ldr	r3, [pc, #104]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7bc:	4a19      	ldr	r2, [pc, #100]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f7c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f7c4:	e01e      	b.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f7c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7ca:	3308      	adds	r3, #8
 800f7cc:	2100      	movs	r1, #0
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	f002 f928 	bl	8011a24 <RCCEx_PLL2_Config>
 800f7d4:	4603      	mov	r3, r0
 800f7d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f7da:	e013      	b.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f7dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7e0:	3328      	adds	r3, #40	@ 0x28
 800f7e2:	2100      	movs	r1, #0
 800f7e4:	4618      	mov	r0, r3
 800f7e6:	f002 f9cf 	bl	8011b88 <RCCEx_PLL3_Config>
 800f7ea:	4603      	mov	r3, r0
 800f7ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f7f0:	e008      	b.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f7f2:	2301      	movs	r3, #1
 800f7f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f7f8:	e004      	b.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f7fa:	bf00      	nop
 800f7fc:	e002      	b.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f7fe:	bf00      	nop
 800f800:	e000      	b.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f802:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f804:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d10d      	bne.n	800f828 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f80c:	4b05      	ldr	r3, [pc, #20]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f80e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f810:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800f814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f818:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f81c:	4a01      	ldr	r2, [pc, #4]	@ (800f824 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f81e:	430b      	orrs	r3, r1
 800f820:	6593      	str	r3, [r2, #88]	@ 0x58
 800f822:	e005      	b.n	800f830 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800f824:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f828:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f82c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800f830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f838:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800f83c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800f840:	2300      	movs	r3, #0
 800f842:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800f846:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800f84a:	460b      	mov	r3, r1
 800f84c:	4313      	orrs	r3, r2
 800f84e:	d03a      	beq.n	800f8c6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800f850:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f856:	2b30      	cmp	r3, #48	@ 0x30
 800f858:	d01f      	beq.n	800f89a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800f85a:	2b30      	cmp	r3, #48	@ 0x30
 800f85c:	d819      	bhi.n	800f892 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800f85e:	2b20      	cmp	r3, #32
 800f860:	d00c      	beq.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800f862:	2b20      	cmp	r3, #32
 800f864:	d815      	bhi.n	800f892 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800f866:	2b00      	cmp	r3, #0
 800f868:	d019      	beq.n	800f89e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f86a:	2b10      	cmp	r3, #16
 800f86c:	d111      	bne.n	800f892 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f86e:	4baa      	ldr	r3, [pc, #680]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f872:	4aa9      	ldr	r2, [pc, #676]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f878:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800f87a:	e011      	b.n	800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f87c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f880:	3308      	adds	r3, #8
 800f882:	2102      	movs	r1, #2
 800f884:	4618      	mov	r0, r3
 800f886:	f002 f8cd 	bl	8011a24 <RCCEx_PLL2_Config>
 800f88a:	4603      	mov	r3, r0
 800f88c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800f890:	e006      	b.n	800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f892:	2301      	movs	r3, #1
 800f894:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f898:	e002      	b.n	800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800f89a:	bf00      	nop
 800f89c:	e000      	b.n	800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800f89e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f8a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d10a      	bne.n	800f8be <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800f8a8:	4b9b      	ldr	r3, [pc, #620]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f8aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f8ac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800f8b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f8b6:	4a98      	ldr	r2, [pc, #608]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f8b8:	430b      	orrs	r3, r1
 800f8ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f8bc:	e003      	b.n	800f8c6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f8be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f8c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f8c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8ce:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800f8d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f8dc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800f8e0:	460b      	mov	r3, r1
 800f8e2:	4313      	orrs	r3, r2
 800f8e4:	d051      	beq.n	800f98a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f8e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f8ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f8f0:	d035      	beq.n	800f95e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800f8f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f8f6:	d82e      	bhi.n	800f956 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f8f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f8fc:	d031      	beq.n	800f962 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800f8fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f902:	d828      	bhi.n	800f956 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f908:	d01a      	beq.n	800f940 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800f90a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f90e:	d822      	bhi.n	800f956 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f910:	2b00      	cmp	r3, #0
 800f912:	d003      	beq.n	800f91c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800f914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f918:	d007      	beq.n	800f92a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800f91a:	e01c      	b.n	800f956 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f91c:	4b7e      	ldr	r3, [pc, #504]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f91e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f920:	4a7d      	ldr	r2, [pc, #500]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f922:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f926:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f928:	e01c      	b.n	800f964 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f92a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f92e:	3308      	adds	r3, #8
 800f930:	2100      	movs	r1, #0
 800f932:	4618      	mov	r0, r3
 800f934:	f002 f876 	bl	8011a24 <RCCEx_PLL2_Config>
 800f938:	4603      	mov	r3, r0
 800f93a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f93e:	e011      	b.n	800f964 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f944:	3328      	adds	r3, #40	@ 0x28
 800f946:	2100      	movs	r1, #0
 800f948:	4618      	mov	r0, r3
 800f94a:	f002 f91d 	bl	8011b88 <RCCEx_PLL3_Config>
 800f94e:	4603      	mov	r3, r0
 800f950:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f954:	e006      	b.n	800f964 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f956:	2301      	movs	r3, #1
 800f958:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f95c:	e002      	b.n	800f964 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800f95e:	bf00      	nop
 800f960:	e000      	b.n	800f964 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800f962:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f964:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d10a      	bne.n	800f982 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f96c:	4b6a      	ldr	r3, [pc, #424]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f96e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f970:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800f974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f97a:	4a67      	ldr	r2, [pc, #412]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f97c:	430b      	orrs	r3, r1
 800f97e:	6513      	str	r3, [r2, #80]	@ 0x50
 800f980:	e003      	b.n	800f98a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f982:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f986:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f98a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f992:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800f996:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f99a:	2300      	movs	r3, #0
 800f99c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f9a0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800f9a4:	460b      	mov	r3, r1
 800f9a6:	4313      	orrs	r3, r2
 800f9a8:	d053      	beq.n	800fa52 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f9aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f9b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f9b4:	d033      	beq.n	800fa1e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800f9b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f9ba:	d82c      	bhi.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f9bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f9c0:	d02f      	beq.n	800fa22 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800f9c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f9c6:	d826      	bhi.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f9c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f9cc:	d02b      	beq.n	800fa26 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800f9ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f9d2:	d820      	bhi.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f9d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9d8:	d012      	beq.n	800fa00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800f9da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9de:	d81a      	bhi.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d022      	beq.n	800fa2a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800f9e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f9e8:	d115      	bne.n	800fa16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f9ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9ee:	3308      	adds	r3, #8
 800f9f0:	2101      	movs	r1, #1
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	f002 f816 	bl	8011a24 <RCCEx_PLL2_Config>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f9fe:	e015      	b.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fa00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa04:	3328      	adds	r3, #40	@ 0x28
 800fa06:	2101      	movs	r1, #1
 800fa08:	4618      	mov	r0, r3
 800fa0a:	f002 f8bd 	bl	8011b88 <RCCEx_PLL3_Config>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fa14:	e00a      	b.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fa16:	2301      	movs	r3, #1
 800fa18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fa1c:	e006      	b.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa1e:	bf00      	nop
 800fa20:	e004      	b.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa22:	bf00      	nop
 800fa24:	e002      	b.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa26:	bf00      	nop
 800fa28:	e000      	b.n	800fa2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d10a      	bne.n	800fa4a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800fa34:	4b38      	ldr	r3, [pc, #224]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fa36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa38:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800fa3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa42:	4a35      	ldr	r2, [pc, #212]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fa44:	430b      	orrs	r3, r1
 800fa46:	6513      	str	r3, [r2, #80]	@ 0x50
 800fa48:	e003      	b.n	800fa52 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fa4e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800fa52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa5a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800fa5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fa62:	2300      	movs	r3, #0
 800fa64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800fa68:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800fa6c:	460b      	mov	r3, r1
 800fa6e:	4313      	orrs	r3, r2
 800fa70:	d058      	beq.n	800fb24 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800fa72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fa7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa7e:	d033      	beq.n	800fae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800fa80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa84:	d82c      	bhi.n	800fae0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa8a:	d02f      	beq.n	800faec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800fa8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa90:	d826      	bhi.n	800fae0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fa96:	d02b      	beq.n	800faf0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800fa98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fa9c:	d820      	bhi.n	800fae0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fa9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800faa2:	d012      	beq.n	800faca <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800faa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800faa8:	d81a      	bhi.n	800fae0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d022      	beq.n	800faf4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800faae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fab2:	d115      	bne.n	800fae0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fab8:	3308      	adds	r3, #8
 800faba:	2101      	movs	r1, #1
 800fabc:	4618      	mov	r0, r3
 800fabe:	f001 ffb1 	bl	8011a24 <RCCEx_PLL2_Config>
 800fac2:	4603      	mov	r3, r0
 800fac4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fac8:	e015      	b.n	800faf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800faca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800face:	3328      	adds	r3, #40	@ 0x28
 800fad0:	2101      	movs	r1, #1
 800fad2:	4618      	mov	r0, r3
 800fad4:	f002 f858 	bl	8011b88 <RCCEx_PLL3_Config>
 800fad8:	4603      	mov	r3, r0
 800fada:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fade:	e00a      	b.n	800faf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800fae0:	2301      	movs	r3, #1
 800fae2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fae6:	e006      	b.n	800faf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fae8:	bf00      	nop
 800faea:	e004      	b.n	800faf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800faec:	bf00      	nop
 800faee:	e002      	b.n	800faf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800faf0:	bf00      	nop
 800faf2:	e000      	b.n	800faf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800faf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800faf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d10e      	bne.n	800fb1c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800fafe:	4b06      	ldr	r3, [pc, #24]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fb00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb02:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fb06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fb0e:	4a02      	ldr	r2, [pc, #8]	@ (800fb18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fb10:	430b      	orrs	r3, r1
 800fb12:	6593      	str	r3, [r2, #88]	@ 0x58
 800fb14:	e006      	b.n	800fb24 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800fb16:	bf00      	nop
 800fb18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800fb24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb2c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800fb30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fb34:	2300      	movs	r3, #0
 800fb36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fb3a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800fb3e:	460b      	mov	r3, r1
 800fb40:	4313      	orrs	r3, r2
 800fb42:	d037      	beq.n	800fbb4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800fb44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb4e:	d00e      	beq.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800fb50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb54:	d816      	bhi.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d018      	beq.n	800fb8c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800fb5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb5e:	d111      	bne.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb60:	4bc4      	ldr	r3, [pc, #784]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb64:	4ac3      	ldr	r2, [pc, #780]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fb6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fb6c:	e00f      	b.n	800fb8e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fb6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb72:	3308      	adds	r3, #8
 800fb74:	2101      	movs	r1, #1
 800fb76:	4618      	mov	r0, r3
 800fb78:	f001 ff54 	bl	8011a24 <RCCEx_PLL2_Config>
 800fb7c:	4603      	mov	r3, r0
 800fb7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fb82:	e004      	b.n	800fb8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb84:	2301      	movs	r3, #1
 800fb86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fb8a:	e000      	b.n	800fb8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800fb8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d10a      	bne.n	800fbac <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800fb96:	4bb7      	ldr	r3, [pc, #732]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fb98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb9a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fb9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fba4:	4ab3      	ldr	r2, [pc, #716]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fba6:	430b      	orrs	r3, r1
 800fba8:	6513      	str	r3, [r2, #80]	@ 0x50
 800fbaa:	e003      	b.n	800fbb4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fbb0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800fbb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbbc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800fbc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800fbca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800fbce:	460b      	mov	r3, r1
 800fbd0:	4313      	orrs	r3, r2
 800fbd2:	d039      	beq.n	800fc48 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800fbd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fbda:	2b03      	cmp	r3, #3
 800fbdc:	d81c      	bhi.n	800fc18 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800fbde:	a201      	add	r2, pc, #4	@ (adr r2, 800fbe4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800fbe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbe4:	0800fc21 	.word	0x0800fc21
 800fbe8:	0800fbf5 	.word	0x0800fbf5
 800fbec:	0800fc03 	.word	0x0800fc03
 800fbf0:	0800fc21 	.word	0x0800fc21
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fbf4:	4b9f      	ldr	r3, [pc, #636]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fbf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbf8:	4a9e      	ldr	r2, [pc, #632]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fbfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fbfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fc00:	e00f      	b.n	800fc22 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fc02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc06:	3308      	adds	r3, #8
 800fc08:	2102      	movs	r1, #2
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f001 ff0a 	bl	8011a24 <RCCEx_PLL2_Config>
 800fc10:	4603      	mov	r3, r0
 800fc12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fc16:	e004      	b.n	800fc22 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fc18:	2301      	movs	r3, #1
 800fc1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fc1e:	e000      	b.n	800fc22 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800fc20:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc22:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d10a      	bne.n	800fc40 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800fc2a:	4b92      	ldr	r3, [pc, #584]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fc2e:	f023 0103 	bic.w	r1, r3, #3
 800fc32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc38:	4a8e      	ldr	r2, [pc, #568]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc3a:	430b      	orrs	r3, r1
 800fc3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fc3e:	e003      	b.n	800fc48 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc44:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fc48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc50:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800fc54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fc58:	2300      	movs	r3, #0
 800fc5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fc5e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800fc62:	460b      	mov	r3, r1
 800fc64:	4313      	orrs	r3, r2
 800fc66:	f000 8099 	beq.w	800fd9c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fc6a:	4b83      	ldr	r3, [pc, #524]	@ (800fe78 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	4a82      	ldr	r2, [pc, #520]	@ (800fe78 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fc74:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fc76:	f7f5 ff2b 	bl	8005ad0 <HAL_GetTick>
 800fc7a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fc7e:	e00b      	b.n	800fc98 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fc80:	f7f5 ff26 	bl	8005ad0 <HAL_GetTick>
 800fc84:	4602      	mov	r2, r0
 800fc86:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800fc8a:	1ad3      	subs	r3, r2, r3
 800fc8c:	2b64      	cmp	r3, #100	@ 0x64
 800fc8e:	d903      	bls.n	800fc98 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800fc90:	2303      	movs	r3, #3
 800fc92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fc96:	e005      	b.n	800fca4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fc98:	4b77      	ldr	r3, [pc, #476]	@ (800fe78 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d0ed      	beq.n	800fc80 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800fca4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d173      	bne.n	800fd94 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800fcac:	4b71      	ldr	r3, [pc, #452]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fcb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcb4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fcb8:	4053      	eors	r3, r2
 800fcba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d015      	beq.n	800fcee <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800fcc2:	4b6c      	ldr	r3, [pc, #432]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fcca:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fcce:	4b69      	ldr	r3, [pc, #420]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcd2:	4a68      	ldr	r2, [pc, #416]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fcd8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800fcda:	4b66      	ldr	r3, [pc, #408]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcde:	4a65      	ldr	r2, [pc, #404]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fce0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fce4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800fce6:	4a63      	ldr	r2, [pc, #396]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fce8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800fcec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800fcee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcf2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fcf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fcfa:	d118      	bne.n	800fd2e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fcfc:	f7f5 fee8 	bl	8005ad0 <HAL_GetTick>
 800fd00:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fd04:	e00d      	b.n	800fd22 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fd06:	f7f5 fee3 	bl	8005ad0 <HAL_GetTick>
 800fd0a:	4602      	mov	r2, r0
 800fd0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800fd10:	1ad2      	subs	r2, r2, r3
 800fd12:	f241 3388 	movw	r3, #5000	@ 0x1388
 800fd16:	429a      	cmp	r2, r3
 800fd18:	d903      	bls.n	800fd22 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800fd1a:	2303      	movs	r3, #3
 800fd1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800fd20:	e005      	b.n	800fd2e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fd22:	4b54      	ldr	r3, [pc, #336]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd26:	f003 0302 	and.w	r3, r3, #2
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d0eb      	beq.n	800fd06 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800fd2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d129      	bne.n	800fd8a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800fd36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd3a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fd42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fd46:	d10e      	bne.n	800fd66 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800fd48:	4b4a      	ldr	r3, [pc, #296]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd4a:	691b      	ldr	r3, [r3, #16]
 800fd4c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800fd50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd58:	091a      	lsrs	r2, r3, #4
 800fd5a:	4b48      	ldr	r3, [pc, #288]	@ (800fe7c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800fd5c:	4013      	ands	r3, r2
 800fd5e:	4a45      	ldr	r2, [pc, #276]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd60:	430b      	orrs	r3, r1
 800fd62:	6113      	str	r3, [r2, #16]
 800fd64:	e005      	b.n	800fd72 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800fd66:	4b43      	ldr	r3, [pc, #268]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd68:	691b      	ldr	r3, [r3, #16]
 800fd6a:	4a42      	ldr	r2, [pc, #264]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd6c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800fd70:	6113      	str	r3, [r2, #16]
 800fd72:	4b40      	ldr	r3, [pc, #256]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd74:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fd76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd7a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fd82:	4a3c      	ldr	r2, [pc, #240]	@ (800fe74 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd84:	430b      	orrs	r3, r1
 800fd86:	6713      	str	r3, [r2, #112]	@ 0x70
 800fd88:	e008      	b.n	800fd9c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800fd8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800fd92:	e003      	b.n	800fd9c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800fd9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda4:	f002 0301 	and.w	r3, r2, #1
 800fda8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fdac:	2300      	movs	r3, #0
 800fdae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fdb2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800fdb6:	460b      	mov	r3, r1
 800fdb8:	4313      	orrs	r3, r2
 800fdba:	f000 808f 	beq.w	800fedc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800fdbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fdc4:	2b28      	cmp	r3, #40	@ 0x28
 800fdc6:	d871      	bhi.n	800feac <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800fdc8:	a201      	add	r2, pc, #4	@ (adr r2, 800fdd0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800fdca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdce:	bf00      	nop
 800fdd0:	0800feb5 	.word	0x0800feb5
 800fdd4:	0800fead 	.word	0x0800fead
 800fdd8:	0800fead 	.word	0x0800fead
 800fddc:	0800fead 	.word	0x0800fead
 800fde0:	0800fead 	.word	0x0800fead
 800fde4:	0800fead 	.word	0x0800fead
 800fde8:	0800fead 	.word	0x0800fead
 800fdec:	0800fead 	.word	0x0800fead
 800fdf0:	0800fe81 	.word	0x0800fe81
 800fdf4:	0800fead 	.word	0x0800fead
 800fdf8:	0800fead 	.word	0x0800fead
 800fdfc:	0800fead 	.word	0x0800fead
 800fe00:	0800fead 	.word	0x0800fead
 800fe04:	0800fead 	.word	0x0800fead
 800fe08:	0800fead 	.word	0x0800fead
 800fe0c:	0800fead 	.word	0x0800fead
 800fe10:	0800fe97 	.word	0x0800fe97
 800fe14:	0800fead 	.word	0x0800fead
 800fe18:	0800fead 	.word	0x0800fead
 800fe1c:	0800fead 	.word	0x0800fead
 800fe20:	0800fead 	.word	0x0800fead
 800fe24:	0800fead 	.word	0x0800fead
 800fe28:	0800fead 	.word	0x0800fead
 800fe2c:	0800fead 	.word	0x0800fead
 800fe30:	0800feb5 	.word	0x0800feb5
 800fe34:	0800fead 	.word	0x0800fead
 800fe38:	0800fead 	.word	0x0800fead
 800fe3c:	0800fead 	.word	0x0800fead
 800fe40:	0800fead 	.word	0x0800fead
 800fe44:	0800fead 	.word	0x0800fead
 800fe48:	0800fead 	.word	0x0800fead
 800fe4c:	0800fead 	.word	0x0800fead
 800fe50:	0800feb5 	.word	0x0800feb5
 800fe54:	0800fead 	.word	0x0800fead
 800fe58:	0800fead 	.word	0x0800fead
 800fe5c:	0800fead 	.word	0x0800fead
 800fe60:	0800fead 	.word	0x0800fead
 800fe64:	0800fead 	.word	0x0800fead
 800fe68:	0800fead 	.word	0x0800fead
 800fe6c:	0800fead 	.word	0x0800fead
 800fe70:	0800feb5 	.word	0x0800feb5
 800fe74:	58024400 	.word	0x58024400
 800fe78:	58024800 	.word	0x58024800
 800fe7c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fe80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe84:	3308      	adds	r3, #8
 800fe86:	2101      	movs	r1, #1
 800fe88:	4618      	mov	r0, r3
 800fe8a:	f001 fdcb 	bl	8011a24 <RCCEx_PLL2_Config>
 800fe8e:	4603      	mov	r3, r0
 800fe90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fe94:	e00f      	b.n	800feb6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fe96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe9a:	3328      	adds	r3, #40	@ 0x28
 800fe9c:	2101      	movs	r1, #1
 800fe9e:	4618      	mov	r0, r3
 800fea0:	f001 fe72 	bl	8011b88 <RCCEx_PLL3_Config>
 800fea4:	4603      	mov	r3, r0
 800fea6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800feaa:	e004      	b.n	800feb6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800feac:	2301      	movs	r3, #1
 800feae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800feb2:	e000      	b.n	800feb6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800feb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800feb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800feba:	2b00      	cmp	r3, #0
 800febc:	d10a      	bne.n	800fed4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800febe:	4bbf      	ldr	r3, [pc, #764]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800fec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fec2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800fec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800feca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fecc:	4abb      	ldr	r2, [pc, #748]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800fece:	430b      	orrs	r3, r1
 800fed0:	6553      	str	r3, [r2, #84]	@ 0x54
 800fed2:	e003      	b.n	800fedc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fed4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fed8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800fedc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fee4:	f002 0302 	and.w	r3, r2, #2
 800fee8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800feec:	2300      	movs	r3, #0
 800feee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fef2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800fef6:	460b      	mov	r3, r1
 800fef8:	4313      	orrs	r3, r2
 800fefa:	d041      	beq.n	800ff80 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800fefc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff02:	2b05      	cmp	r3, #5
 800ff04:	d824      	bhi.n	800ff50 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800ff06:	a201      	add	r2, pc, #4	@ (adr r2, 800ff0c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800ff08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff0c:	0800ff59 	.word	0x0800ff59
 800ff10:	0800ff25 	.word	0x0800ff25
 800ff14:	0800ff3b 	.word	0x0800ff3b
 800ff18:	0800ff59 	.word	0x0800ff59
 800ff1c:	0800ff59 	.word	0x0800ff59
 800ff20:	0800ff59 	.word	0x0800ff59
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ff24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff28:	3308      	adds	r3, #8
 800ff2a:	2101      	movs	r1, #1
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	f001 fd79 	bl	8011a24 <RCCEx_PLL2_Config>
 800ff32:	4603      	mov	r3, r0
 800ff34:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ff38:	e00f      	b.n	800ff5a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ff3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff3e:	3328      	adds	r3, #40	@ 0x28
 800ff40:	2101      	movs	r1, #1
 800ff42:	4618      	mov	r0, r3
 800ff44:	f001 fe20 	bl	8011b88 <RCCEx_PLL3_Config>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ff4e:	e004      	b.n	800ff5a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ff50:	2301      	movs	r3, #1
 800ff52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ff56:	e000      	b.n	800ff5a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ff58:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ff5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d10a      	bne.n	800ff78 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ff62:	4b96      	ldr	r3, [pc, #600]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ff64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff66:	f023 0107 	bic.w	r1, r3, #7
 800ff6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff70:	4a92      	ldr	r2, [pc, #584]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ff72:	430b      	orrs	r3, r1
 800ff74:	6553      	str	r3, [r2, #84]	@ 0x54
 800ff76:	e003      	b.n	800ff80 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ff80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff88:	f002 0304 	and.w	r3, r2, #4
 800ff8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ff90:	2300      	movs	r3, #0
 800ff92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ff96:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ff9a:	460b      	mov	r3, r1
 800ff9c:	4313      	orrs	r3, r2
 800ff9e:	d044      	beq.n	801002a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ffa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffa8:	2b05      	cmp	r3, #5
 800ffaa:	d825      	bhi.n	800fff8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800ffac:	a201      	add	r2, pc, #4	@ (adr r2, 800ffb4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800ffae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffb2:	bf00      	nop
 800ffb4:	08010001 	.word	0x08010001
 800ffb8:	0800ffcd 	.word	0x0800ffcd
 800ffbc:	0800ffe3 	.word	0x0800ffe3
 800ffc0:	08010001 	.word	0x08010001
 800ffc4:	08010001 	.word	0x08010001
 800ffc8:	08010001 	.word	0x08010001
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ffcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffd0:	3308      	adds	r3, #8
 800ffd2:	2101      	movs	r1, #1
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	f001 fd25 	bl	8011a24 <RCCEx_PLL2_Config>
 800ffda:	4603      	mov	r3, r0
 800ffdc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ffe0:	e00f      	b.n	8010002 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ffe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffe6:	3328      	adds	r3, #40	@ 0x28
 800ffe8:	2101      	movs	r1, #1
 800ffea:	4618      	mov	r0, r3
 800ffec:	f001 fdcc 	bl	8011b88 <RCCEx_PLL3_Config>
 800fff0:	4603      	mov	r3, r0
 800fff2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800fff6:	e004      	b.n	8010002 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fff8:	2301      	movs	r3, #1
 800fffa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fffe:	e000      	b.n	8010002 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8010000:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010002:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010006:	2b00      	cmp	r3, #0
 8010008:	d10b      	bne.n	8010022 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801000a:	4b6c      	ldr	r3, [pc, #432]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801000c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801000e:	f023 0107 	bic.w	r1, r3, #7
 8010012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801001a:	4a68      	ldr	r2, [pc, #416]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801001c:	430b      	orrs	r3, r1
 801001e:	6593      	str	r3, [r2, #88]	@ 0x58
 8010020:	e003      	b.n	801002a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010022:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010026:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 801002a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801002e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010032:	f002 0320 	and.w	r3, r2, #32
 8010036:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801003a:	2300      	movs	r3, #0
 801003c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010040:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8010044:	460b      	mov	r3, r1
 8010046:	4313      	orrs	r3, r2
 8010048:	d055      	beq.n	80100f6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 801004a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801004e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010052:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010056:	d033      	beq.n	80100c0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8010058:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801005c:	d82c      	bhi.n	80100b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801005e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010062:	d02f      	beq.n	80100c4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8010064:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010068:	d826      	bhi.n	80100b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 801006a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801006e:	d02b      	beq.n	80100c8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8010070:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010074:	d820      	bhi.n	80100b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8010076:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801007a:	d012      	beq.n	80100a2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 801007c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010080:	d81a      	bhi.n	80100b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8010082:	2b00      	cmp	r3, #0
 8010084:	d022      	beq.n	80100cc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8010086:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801008a:	d115      	bne.n	80100b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801008c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010090:	3308      	adds	r3, #8
 8010092:	2100      	movs	r1, #0
 8010094:	4618      	mov	r0, r3
 8010096:	f001 fcc5 	bl	8011a24 <RCCEx_PLL2_Config>
 801009a:	4603      	mov	r3, r0
 801009c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80100a0:	e015      	b.n	80100ce <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80100a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100a6:	3328      	adds	r3, #40	@ 0x28
 80100a8:	2102      	movs	r1, #2
 80100aa:	4618      	mov	r0, r3
 80100ac:	f001 fd6c 	bl	8011b88 <RCCEx_PLL3_Config>
 80100b0:	4603      	mov	r3, r0
 80100b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80100b6:	e00a      	b.n	80100ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80100b8:	2301      	movs	r3, #1
 80100ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80100be:	e006      	b.n	80100ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80100c0:	bf00      	nop
 80100c2:	e004      	b.n	80100ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80100c4:	bf00      	nop
 80100c6:	e002      	b.n	80100ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80100c8:	bf00      	nop
 80100ca:	e000      	b.n	80100ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80100cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80100ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d10b      	bne.n	80100ee <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80100d6:	4b39      	ldr	r3, [pc, #228]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80100d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100da:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80100de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80100e6:	4a35      	ldr	r2, [pc, #212]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80100e8:	430b      	orrs	r3, r1
 80100ea:	6553      	str	r3, [r2, #84]	@ 0x54
 80100ec:	e003      	b.n	80100f6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80100ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80100f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80100f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100fe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8010102:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010106:	2300      	movs	r3, #0
 8010108:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801010c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8010110:	460b      	mov	r3, r1
 8010112:	4313      	orrs	r3, r2
 8010114:	d058      	beq.n	80101c8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8010116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801011a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801011e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8010122:	d033      	beq.n	801018c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8010124:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8010128:	d82c      	bhi.n	8010184 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 801012a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801012e:	d02f      	beq.n	8010190 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8010130:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010134:	d826      	bhi.n	8010184 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8010136:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801013a:	d02b      	beq.n	8010194 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 801013c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010140:	d820      	bhi.n	8010184 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8010142:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010146:	d012      	beq.n	801016e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8010148:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801014c:	d81a      	bhi.n	8010184 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 801014e:	2b00      	cmp	r3, #0
 8010150:	d022      	beq.n	8010198 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8010152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010156:	d115      	bne.n	8010184 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801015c:	3308      	adds	r3, #8
 801015e:	2100      	movs	r1, #0
 8010160:	4618      	mov	r0, r3
 8010162:	f001 fc5f 	bl	8011a24 <RCCEx_PLL2_Config>
 8010166:	4603      	mov	r3, r0
 8010168:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 801016c:	e015      	b.n	801019a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801016e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010172:	3328      	adds	r3, #40	@ 0x28
 8010174:	2102      	movs	r1, #2
 8010176:	4618      	mov	r0, r3
 8010178:	f001 fd06 	bl	8011b88 <RCCEx_PLL3_Config>
 801017c:	4603      	mov	r3, r0
 801017e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8010182:	e00a      	b.n	801019a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010184:	2301      	movs	r3, #1
 8010186:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801018a:	e006      	b.n	801019a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 801018c:	bf00      	nop
 801018e:	e004      	b.n	801019a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010190:	bf00      	nop
 8010192:	e002      	b.n	801019a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010194:	bf00      	nop
 8010196:	e000      	b.n	801019a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010198:	bf00      	nop
    }

    if (ret == HAL_OK)
 801019a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d10e      	bne.n	80101c0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80101a2:	4b06      	ldr	r3, [pc, #24]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80101a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80101a6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80101aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80101b2:	4a02      	ldr	r2, [pc, #8]	@ (80101bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80101b4:	430b      	orrs	r3, r1
 80101b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80101b8:	e006      	b.n	80101c8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80101ba:	bf00      	nop
 80101bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80101c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80101c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80101c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80101d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80101d8:	2300      	movs	r3, #0
 80101da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80101de:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80101e2:	460b      	mov	r3, r1
 80101e4:	4313      	orrs	r3, r2
 80101e6:	d055      	beq.n	8010294 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80101e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80101f0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80101f4:	d033      	beq.n	801025e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80101f6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80101fa:	d82c      	bhi.n	8010256 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80101fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010200:	d02f      	beq.n	8010262 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8010202:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010206:	d826      	bhi.n	8010256 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010208:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801020c:	d02b      	beq.n	8010266 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 801020e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8010212:	d820      	bhi.n	8010256 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010214:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010218:	d012      	beq.n	8010240 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 801021a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801021e:	d81a      	bhi.n	8010256 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010220:	2b00      	cmp	r3, #0
 8010222:	d022      	beq.n	801026a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8010224:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010228:	d115      	bne.n	8010256 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801022a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801022e:	3308      	adds	r3, #8
 8010230:	2100      	movs	r1, #0
 8010232:	4618      	mov	r0, r3
 8010234:	f001 fbf6 	bl	8011a24 <RCCEx_PLL2_Config>
 8010238:	4603      	mov	r3, r0
 801023a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 801023e:	e015      	b.n	801026c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010244:	3328      	adds	r3, #40	@ 0x28
 8010246:	2102      	movs	r1, #2
 8010248:	4618      	mov	r0, r3
 801024a:	f001 fc9d 	bl	8011b88 <RCCEx_PLL3_Config>
 801024e:	4603      	mov	r3, r0
 8010250:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8010254:	e00a      	b.n	801026c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010256:	2301      	movs	r3, #1
 8010258:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801025c:	e006      	b.n	801026c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 801025e:	bf00      	nop
 8010260:	e004      	b.n	801026c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8010262:	bf00      	nop
 8010264:	e002      	b.n	801026c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8010266:	bf00      	nop
 8010268:	e000      	b.n	801026c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 801026a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801026c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010270:	2b00      	cmp	r3, #0
 8010272:	d10b      	bne.n	801028c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8010274:	4ba0      	ldr	r3, [pc, #640]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010278:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 801027c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010280:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010284:	4a9c      	ldr	r2, [pc, #624]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010286:	430b      	orrs	r3, r1
 8010288:	6593      	str	r3, [r2, #88]	@ 0x58
 801028a:	e003      	b.n	8010294 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801028c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010290:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8010294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801029c:	f002 0308 	and.w	r3, r2, #8
 80102a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80102a4:	2300      	movs	r3, #0
 80102a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80102aa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80102ae:	460b      	mov	r3, r1
 80102b0:	4313      	orrs	r3, r2
 80102b2:	d01e      	beq.n	80102f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80102b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80102bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80102c0:	d10c      	bne.n	80102dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80102c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102c6:	3328      	adds	r3, #40	@ 0x28
 80102c8:	2102      	movs	r1, #2
 80102ca:	4618      	mov	r0, r3
 80102cc:	f001 fc5c 	bl	8011b88 <RCCEx_PLL3_Config>
 80102d0:	4603      	mov	r3, r0
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d002      	beq.n	80102dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80102d6:	2301      	movs	r3, #1
 80102d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80102dc:	4b86      	ldr	r3, [pc, #536]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80102de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102e0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80102e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80102ec:	4a82      	ldr	r2, [pc, #520]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80102ee:	430b      	orrs	r3, r1
 80102f0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80102f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102fa:	f002 0310 	and.w	r3, r2, #16
 80102fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010302:	2300      	movs	r3, #0
 8010304:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010308:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 801030c:	460b      	mov	r3, r1
 801030e:	4313      	orrs	r3, r2
 8010310:	d01e      	beq.n	8010350 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8010312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010316:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801031a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801031e:	d10c      	bne.n	801033a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010324:	3328      	adds	r3, #40	@ 0x28
 8010326:	2102      	movs	r1, #2
 8010328:	4618      	mov	r0, r3
 801032a:	f001 fc2d 	bl	8011b88 <RCCEx_PLL3_Config>
 801032e:	4603      	mov	r3, r0
 8010330:	2b00      	cmp	r3, #0
 8010332:	d002      	beq.n	801033a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8010334:	2301      	movs	r3, #1
 8010336:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 801033a:	4b6f      	ldr	r3, [pc, #444]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801033c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801033e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010346:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801034a:	4a6b      	ldr	r2, [pc, #428]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801034c:	430b      	orrs	r3, r1
 801034e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8010350:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010358:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 801035c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801035e:	2300      	movs	r3, #0
 8010360:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010362:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8010366:	460b      	mov	r3, r1
 8010368:	4313      	orrs	r3, r2
 801036a:	d03e      	beq.n	80103ea <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 801036c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010370:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010374:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010378:	d022      	beq.n	80103c0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 801037a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801037e:	d81b      	bhi.n	80103b8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8010380:	2b00      	cmp	r3, #0
 8010382:	d003      	beq.n	801038c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8010384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010388:	d00b      	beq.n	80103a2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 801038a:	e015      	b.n	80103b8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801038c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010390:	3308      	adds	r3, #8
 8010392:	2100      	movs	r1, #0
 8010394:	4618      	mov	r0, r3
 8010396:	f001 fb45 	bl	8011a24 <RCCEx_PLL2_Config>
 801039a:	4603      	mov	r3, r0
 801039c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80103a0:	e00f      	b.n	80103c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80103a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103a6:	3328      	adds	r3, #40	@ 0x28
 80103a8:	2102      	movs	r1, #2
 80103aa:	4618      	mov	r0, r3
 80103ac:	f001 fbec 	bl	8011b88 <RCCEx_PLL3_Config>
 80103b0:	4603      	mov	r3, r0
 80103b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80103b6:	e004      	b.n	80103c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80103b8:	2301      	movs	r3, #1
 80103ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80103be:	e000      	b.n	80103c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80103c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80103c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d10b      	bne.n	80103e2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80103ca:	4b4b      	ldr	r3, [pc, #300]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80103cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80103d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80103da:	4a47      	ldr	r2, [pc, #284]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80103dc:	430b      	orrs	r3, r1
 80103de:	6593      	str	r3, [r2, #88]	@ 0x58
 80103e0:	e003      	b.n	80103ea <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80103e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80103e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80103ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103f2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80103f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80103f8:	2300      	movs	r3, #0
 80103fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80103fc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8010400:	460b      	mov	r3, r1
 8010402:	4313      	orrs	r3, r2
 8010404:	d03b      	beq.n	801047e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8010406:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801040a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801040e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010412:	d01f      	beq.n	8010454 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8010414:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010418:	d818      	bhi.n	801044c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 801041a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801041e:	d003      	beq.n	8010428 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8010420:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010424:	d007      	beq.n	8010436 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8010426:	e011      	b.n	801044c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010428:	4b33      	ldr	r3, [pc, #204]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801042a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801042c:	4a32      	ldr	r2, [pc, #200]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801042e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010432:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8010434:	e00f      	b.n	8010456 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801043a:	3328      	adds	r3, #40	@ 0x28
 801043c:	2101      	movs	r1, #1
 801043e:	4618      	mov	r0, r3
 8010440:	f001 fba2 	bl	8011b88 <RCCEx_PLL3_Config>
 8010444:	4603      	mov	r3, r0
 8010446:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 801044a:	e004      	b.n	8010456 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801044c:	2301      	movs	r3, #1
 801044e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010452:	e000      	b.n	8010456 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8010454:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010456:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801045a:	2b00      	cmp	r3, #0
 801045c:	d10b      	bne.n	8010476 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801045e:	4b26      	ldr	r3, [pc, #152]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010462:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8010466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801046a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801046e:	4a22      	ldr	r2, [pc, #136]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010470:	430b      	orrs	r3, r1
 8010472:	6553      	str	r3, [r2, #84]	@ 0x54
 8010474:	e003      	b.n	801047e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010476:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801047a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 801047e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010486:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 801048a:	66bb      	str	r3, [r7, #104]	@ 0x68
 801048c:	2300      	movs	r3, #0
 801048e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8010490:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8010494:	460b      	mov	r3, r1
 8010496:	4313      	orrs	r3, r2
 8010498:	d034      	beq.n	8010504 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 801049a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801049e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d003      	beq.n	80104ac <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80104a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80104a8:	d007      	beq.n	80104ba <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80104aa:	e011      	b.n	80104d0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80104ac:	4b12      	ldr	r3, [pc, #72]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104b0:	4a11      	ldr	r2, [pc, #68]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80104b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80104b8:	e00e      	b.n	80104d8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80104ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104be:	3308      	adds	r3, #8
 80104c0:	2102      	movs	r1, #2
 80104c2:	4618      	mov	r0, r3
 80104c4:	f001 faae 	bl	8011a24 <RCCEx_PLL2_Config>
 80104c8:	4603      	mov	r3, r0
 80104ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80104ce:	e003      	b.n	80104d8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80104d0:	2301      	movs	r3, #1
 80104d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80104d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80104d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d10d      	bne.n	80104fc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80104e0:	4b05      	ldr	r3, [pc, #20]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80104e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80104e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104ee:	4a02      	ldr	r2, [pc, #8]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104f0:	430b      	orrs	r3, r1
 80104f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80104f4:	e006      	b.n	8010504 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80104f6:	bf00      	nop
 80104f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80104fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010500:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8010504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801050c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8010510:	663b      	str	r3, [r7, #96]	@ 0x60
 8010512:	2300      	movs	r3, #0
 8010514:	667b      	str	r3, [r7, #100]	@ 0x64
 8010516:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 801051a:	460b      	mov	r3, r1
 801051c:	4313      	orrs	r3, r2
 801051e:	d00c      	beq.n	801053a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010524:	3328      	adds	r3, #40	@ 0x28
 8010526:	2102      	movs	r1, #2
 8010528:	4618      	mov	r0, r3
 801052a:	f001 fb2d 	bl	8011b88 <RCCEx_PLL3_Config>
 801052e:	4603      	mov	r3, r0
 8010530:	2b00      	cmp	r3, #0
 8010532:	d002      	beq.n	801053a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8010534:	2301      	movs	r3, #1
 8010536:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801053a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801053e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010542:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8010546:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010548:	2300      	movs	r3, #0
 801054a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801054c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8010550:	460b      	mov	r3, r1
 8010552:	4313      	orrs	r3, r2
 8010554:	d036      	beq.n	80105c4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8010556:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801055a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801055c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010560:	d018      	beq.n	8010594 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8010562:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010566:	d811      	bhi.n	801058c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8010568:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801056c:	d014      	beq.n	8010598 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 801056e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010572:	d80b      	bhi.n	801058c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8010574:	2b00      	cmp	r3, #0
 8010576:	d011      	beq.n	801059c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8010578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801057c:	d106      	bne.n	801058c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801057e:	4bb7      	ldr	r3, [pc, #732]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010582:	4ab6      	ldr	r2, [pc, #728]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010588:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 801058a:	e008      	b.n	801059e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801058c:	2301      	movs	r3, #1
 801058e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010592:	e004      	b.n	801059e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010594:	bf00      	nop
 8010596:	e002      	b.n	801059e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010598:	bf00      	nop
 801059a:	e000      	b.n	801059e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 801059c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801059e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d10a      	bne.n	80105bc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80105a6:	4bad      	ldr	r3, [pc, #692]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80105ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80105b4:	4aa9      	ldr	r2, [pc, #676]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105b6:	430b      	orrs	r3, r1
 80105b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80105ba:	e003      	b.n	80105c4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80105bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80105c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80105c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105cc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80105d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80105d2:	2300      	movs	r3, #0
 80105d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80105d6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80105da:	460b      	mov	r3, r1
 80105dc:	4313      	orrs	r3, r2
 80105de:	d009      	beq.n	80105f4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80105e0:	4b9e      	ldr	r3, [pc, #632]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105e4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80105e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80105ee:	4a9b      	ldr	r2, [pc, #620]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105f0:	430b      	orrs	r3, r1
 80105f2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80105f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105fc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8010600:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010602:	2300      	movs	r3, #0
 8010604:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010606:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 801060a:	460b      	mov	r3, r1
 801060c:	4313      	orrs	r3, r2
 801060e:	d009      	beq.n	8010624 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8010610:	4b92      	ldr	r3, [pc, #584]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010612:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010614:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8010618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801061c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801061e:	4a8f      	ldr	r2, [pc, #572]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010620:	430b      	orrs	r3, r1
 8010622:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8010624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801062c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8010630:	643b      	str	r3, [r7, #64]	@ 0x40
 8010632:	2300      	movs	r3, #0
 8010634:	647b      	str	r3, [r7, #68]	@ 0x44
 8010636:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801063a:	460b      	mov	r3, r1
 801063c:	4313      	orrs	r3, r2
 801063e:	d00e      	beq.n	801065e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8010640:	4b86      	ldr	r3, [pc, #536]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010642:	691b      	ldr	r3, [r3, #16]
 8010644:	4a85      	ldr	r2, [pc, #532]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010646:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801064a:	6113      	str	r3, [r2, #16]
 801064c:	4b83      	ldr	r3, [pc, #524]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801064e:	6919      	ldr	r1, [r3, #16]
 8010650:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010654:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010658:	4a80      	ldr	r2, [pc, #512]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801065a:	430b      	orrs	r3, r1
 801065c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 801065e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010666:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 801066a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801066c:	2300      	movs	r3, #0
 801066e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010670:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8010674:	460b      	mov	r3, r1
 8010676:	4313      	orrs	r3, r2
 8010678:	d009      	beq.n	801068e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 801067a:	4b78      	ldr	r3, [pc, #480]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801067e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8010682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010688:	4a74      	ldr	r2, [pc, #464]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801068a:	430b      	orrs	r3, r1
 801068c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 801068e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010696:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 801069a:	633b      	str	r3, [r7, #48]	@ 0x30
 801069c:	2300      	movs	r3, #0
 801069e:	637b      	str	r3, [r7, #52]	@ 0x34
 80106a0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80106a4:	460b      	mov	r3, r1
 80106a6:	4313      	orrs	r3, r2
 80106a8:	d00a      	beq.n	80106c0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80106aa:	4b6c      	ldr	r3, [pc, #432]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80106ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106ae:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80106b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80106ba:	4a68      	ldr	r2, [pc, #416]	@ (801085c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80106bc:	430b      	orrs	r3, r1
 80106be:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80106c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106c8:	2100      	movs	r1, #0
 80106ca:	62b9      	str	r1, [r7, #40]	@ 0x28
 80106cc:	f003 0301 	and.w	r3, r3, #1
 80106d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80106d2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80106d6:	460b      	mov	r3, r1
 80106d8:	4313      	orrs	r3, r2
 80106da:	d011      	beq.n	8010700 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80106dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106e0:	3308      	adds	r3, #8
 80106e2:	2100      	movs	r1, #0
 80106e4:	4618      	mov	r0, r3
 80106e6:	f001 f99d 	bl	8011a24 <RCCEx_PLL2_Config>
 80106ea:	4603      	mov	r3, r0
 80106ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80106f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d003      	beq.n	8010700 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80106f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80106fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8010700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010708:	2100      	movs	r1, #0
 801070a:	6239      	str	r1, [r7, #32]
 801070c:	f003 0302 	and.w	r3, r3, #2
 8010710:	627b      	str	r3, [r7, #36]	@ 0x24
 8010712:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8010716:	460b      	mov	r3, r1
 8010718:	4313      	orrs	r3, r2
 801071a:	d011      	beq.n	8010740 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801071c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010720:	3308      	adds	r3, #8
 8010722:	2101      	movs	r1, #1
 8010724:	4618      	mov	r0, r3
 8010726:	f001 f97d 	bl	8011a24 <RCCEx_PLL2_Config>
 801072a:	4603      	mov	r3, r0
 801072c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010730:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010734:	2b00      	cmp	r3, #0
 8010736:	d003      	beq.n	8010740 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010738:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801073c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8010740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010748:	2100      	movs	r1, #0
 801074a:	61b9      	str	r1, [r7, #24]
 801074c:	f003 0304 	and.w	r3, r3, #4
 8010750:	61fb      	str	r3, [r7, #28]
 8010752:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8010756:	460b      	mov	r3, r1
 8010758:	4313      	orrs	r3, r2
 801075a:	d011      	beq.n	8010780 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801075c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010760:	3308      	adds	r3, #8
 8010762:	2102      	movs	r1, #2
 8010764:	4618      	mov	r0, r3
 8010766:	f001 f95d 	bl	8011a24 <RCCEx_PLL2_Config>
 801076a:	4603      	mov	r3, r0
 801076c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010770:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010774:	2b00      	cmp	r3, #0
 8010776:	d003      	beq.n	8010780 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010778:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801077c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8010780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010788:	2100      	movs	r1, #0
 801078a:	6139      	str	r1, [r7, #16]
 801078c:	f003 0308 	and.w	r3, r3, #8
 8010790:	617b      	str	r3, [r7, #20]
 8010792:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8010796:	460b      	mov	r3, r1
 8010798:	4313      	orrs	r3, r2
 801079a:	d011      	beq.n	80107c0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801079c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107a0:	3328      	adds	r3, #40	@ 0x28
 80107a2:	2100      	movs	r1, #0
 80107a4:	4618      	mov	r0, r3
 80107a6:	f001 f9ef 	bl	8011b88 <RCCEx_PLL3_Config>
 80107aa:	4603      	mov	r3, r0
 80107ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80107b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d003      	beq.n	80107c0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80107c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107c8:	2100      	movs	r1, #0
 80107ca:	60b9      	str	r1, [r7, #8]
 80107cc:	f003 0310 	and.w	r3, r3, #16
 80107d0:	60fb      	str	r3, [r7, #12]
 80107d2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80107d6:	460b      	mov	r3, r1
 80107d8:	4313      	orrs	r3, r2
 80107da:	d011      	beq.n	8010800 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80107dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107e0:	3328      	adds	r3, #40	@ 0x28
 80107e2:	2101      	movs	r1, #1
 80107e4:	4618      	mov	r0, r3
 80107e6:	f001 f9cf 	bl	8011b88 <RCCEx_PLL3_Config>
 80107ea:	4603      	mov	r3, r0
 80107ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80107f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d003      	beq.n	8010800 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8010800:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010808:	2100      	movs	r1, #0
 801080a:	6039      	str	r1, [r7, #0]
 801080c:	f003 0320 	and.w	r3, r3, #32
 8010810:	607b      	str	r3, [r7, #4]
 8010812:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010816:	460b      	mov	r3, r1
 8010818:	4313      	orrs	r3, r2
 801081a:	d011      	beq.n	8010840 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801081c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010820:	3328      	adds	r3, #40	@ 0x28
 8010822:	2102      	movs	r1, #2
 8010824:	4618      	mov	r0, r3
 8010826:	f001 f9af 	bl	8011b88 <RCCEx_PLL3_Config>
 801082a:	4603      	mov	r3, r0
 801082c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010830:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010834:	2b00      	cmp	r3, #0
 8010836:	d003      	beq.n	8010840 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010838:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801083c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8010840:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8010844:	2b00      	cmp	r3, #0
 8010846:	d101      	bne.n	801084c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8010848:	2300      	movs	r3, #0
 801084a:	e000      	b.n	801084e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 801084c:	2301      	movs	r3, #1
}
 801084e:	4618      	mov	r0, r3
 8010850:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8010854:	46bd      	mov	sp, r7
 8010856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801085a:	bf00      	nop
 801085c:	58024400 	.word	0x58024400

08010860 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8010860:	b580      	push	{r7, lr}
 8010862:	b090      	sub	sp, #64	@ 0x40
 8010864:	af00      	add	r7, sp, #0
 8010866:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 801086a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801086e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8010872:	430b      	orrs	r3, r1
 8010874:	f040 8094 	bne.w	80109a0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8010878:	4b9b      	ldr	r3, [pc, #620]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801087a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801087c:	f003 0307 	and.w	r3, r3, #7
 8010880:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010884:	2b04      	cmp	r3, #4
 8010886:	f200 8087 	bhi.w	8010998 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 801088a:	a201      	add	r2, pc, #4	@ (adr r2, 8010890 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 801088c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010890:	080108a5 	.word	0x080108a5
 8010894:	080108cd 	.word	0x080108cd
 8010898:	080108f5 	.word	0x080108f5
 801089c:	08010991 	.word	0x08010991
 80108a0:	0801091d 	.word	0x0801091d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80108a4:	4b90      	ldr	r3, [pc, #576]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80108ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80108b0:	d108      	bne.n	80108c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80108b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80108b6:	4618      	mov	r0, r3
 80108b8:	f000 ff62 	bl	8011780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80108bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108c0:	f000 bc93 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80108c4:	2300      	movs	r3, #0
 80108c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108c8:	f000 bc8f 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80108cc:	4b86      	ldr	r3, [pc, #536]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80108d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80108d8:	d108      	bne.n	80108ec <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80108da:	f107 0318 	add.w	r3, r7, #24
 80108de:	4618      	mov	r0, r3
 80108e0:	f000 fca6 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80108e4:	69bb      	ldr	r3, [r7, #24]
 80108e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108e8:	f000 bc7f 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80108ec:	2300      	movs	r3, #0
 80108ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108f0:	f000 bc7b 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80108f4:	4b7c      	ldr	r3, [pc, #496]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80108fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010900:	d108      	bne.n	8010914 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010902:	f107 030c 	add.w	r3, r7, #12
 8010906:	4618      	mov	r0, r3
 8010908:	f000 fde6 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010910:	f000 bc6b 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010914:	2300      	movs	r3, #0
 8010916:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010918:	f000 bc67 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801091c:	4b72      	ldr	r3, [pc, #456]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801091e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010920:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010924:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010926:	4b70      	ldr	r3, [pc, #448]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	f003 0304 	and.w	r3, r3, #4
 801092e:	2b04      	cmp	r3, #4
 8010930:	d10c      	bne.n	801094c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8010932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010934:	2b00      	cmp	r3, #0
 8010936:	d109      	bne.n	801094c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010938:	4b6b      	ldr	r3, [pc, #428]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	08db      	lsrs	r3, r3, #3
 801093e:	f003 0303 	and.w	r3, r3, #3
 8010942:	4a6a      	ldr	r2, [pc, #424]	@ (8010aec <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010944:	fa22 f303 	lsr.w	r3, r2, r3
 8010948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801094a:	e01f      	b.n	801098c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801094c:	4b66      	ldr	r3, [pc, #408]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010958:	d106      	bne.n	8010968 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 801095a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801095c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010960:	d102      	bne.n	8010968 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010962:	4b63      	ldr	r3, [pc, #396]	@ (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010964:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010966:	e011      	b.n	801098c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010968:	4b5f      	ldr	r3, [pc, #380]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010974:	d106      	bne.n	8010984 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8010976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010978:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801097c:	d102      	bne.n	8010984 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801097e:	4b5d      	ldr	r3, [pc, #372]	@ (8010af4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010980:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010982:	e003      	b.n	801098c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010984:	2300      	movs	r3, #0
 8010986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010988:	f000 bc2f 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801098c:	f000 bc2d 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010990:	4b59      	ldr	r3, [pc, #356]	@ (8010af8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010994:	f000 bc29 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010998:	2300      	movs	r3, #0
 801099a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801099c:	f000 bc25 	b.w	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80109a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80109a4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80109a8:	430b      	orrs	r3, r1
 80109aa:	f040 80a7 	bne.w	8010afc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80109ae:	4b4e      	ldr	r3, [pc, #312]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80109b2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80109b6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80109b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80109be:	d054      	beq.n	8010a6a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80109c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80109c6:	f200 808b 	bhi.w	8010ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80109ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109cc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80109d0:	f000 8083 	beq.w	8010ada <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80109d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109d6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80109da:	f200 8081 	bhi.w	8010ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80109de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80109e4:	d02f      	beq.n	8010a46 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80109e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80109ec:	d878      	bhi.n	8010ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80109ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d004      	beq.n	80109fe <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 80109f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80109fa:	d012      	beq.n	8010a22 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80109fc:	e070      	b.n	8010ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80109fe:	4b3a      	ldr	r3, [pc, #232]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010a06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010a0a:	d107      	bne.n	8010a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010a0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010a10:	4618      	mov	r0, r3
 8010a12:	f000 feb5 	bl	8011780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a1a:	e3e6      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a20:	e3e3      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010a22:	4b31      	ldr	r3, [pc, #196]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010a2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010a2e:	d107      	bne.n	8010a40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010a30:	f107 0318 	add.w	r3, r7, #24
 8010a34:	4618      	mov	r0, r3
 8010a36:	f000 fbfb 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010a3a:	69bb      	ldr	r3, [r7, #24]
 8010a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a3e:	e3d4      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010a40:	2300      	movs	r3, #0
 8010a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a44:	e3d1      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010a46:	4b28      	ldr	r3, [pc, #160]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010a4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010a52:	d107      	bne.n	8010a64 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010a54:	f107 030c 	add.w	r3, r7, #12
 8010a58:	4618      	mov	r0, r3
 8010a5a:	f000 fd3d 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a62:	e3c2      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010a64:	2300      	movs	r3, #0
 8010a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a68:	e3bf      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010a6a:	4b1f      	ldr	r3, [pc, #124]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010a72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010a74:	4b1c      	ldr	r3, [pc, #112]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	f003 0304 	and.w	r3, r3, #4
 8010a7c:	2b04      	cmp	r3, #4
 8010a7e:	d10c      	bne.n	8010a9a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8010a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d109      	bne.n	8010a9a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010a86:	4b18      	ldr	r3, [pc, #96]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	08db      	lsrs	r3, r3, #3
 8010a8c:	f003 0303 	and.w	r3, r3, #3
 8010a90:	4a16      	ldr	r2, [pc, #88]	@ (8010aec <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010a92:	fa22 f303 	lsr.w	r3, r2, r3
 8010a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a98:	e01e      	b.n	8010ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010a9a:	4b13      	ldr	r3, [pc, #76]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010aa6:	d106      	bne.n	8010ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8010aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010aaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010aae:	d102      	bne.n	8010ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8010af0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ab4:	e010      	b.n	8010ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8010ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010abe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ac2:	d106      	bne.n	8010ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8010ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ac6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010aca:	d102      	bne.n	8010ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010acc:	4b09      	ldr	r3, [pc, #36]	@ (8010af4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ad0:	e002      	b.n	8010ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010ad2:	2300      	movs	r3, #0
 8010ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010ad6:	e388      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010ad8:	e387      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010ada:	4b07      	ldr	r3, [pc, #28]	@ (8010af8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ade:	e384      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ae4:	e381      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010ae6:	bf00      	nop
 8010ae8:	58024400 	.word	0x58024400
 8010aec:	03d09000 	.word	0x03d09000
 8010af0:	003d0900 	.word	0x003d0900
 8010af4:	016e3600 	.word	0x016e3600
 8010af8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010afc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010b00:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010b04:	430b      	orrs	r3, r1
 8010b06:	f040 809c 	bne.w	8010c42 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010b0a:	4b9e      	ldr	r3, [pc, #632]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b0e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010b12:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010b1a:	d054      	beq.n	8010bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8010b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b1e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010b22:	f200 808b 	bhi.w	8010c3c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010b2c:	f000 8083 	beq.w	8010c36 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8010b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010b36:	f200 8081 	bhi.w	8010c3c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b40:	d02f      	beq.n	8010ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8010b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b48:	d878      	bhi.n	8010c3c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d004      	beq.n	8010b5a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8010b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010b56:	d012      	beq.n	8010b7e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8010b58:	e070      	b.n	8010c3c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010b5a:	4b8a      	ldr	r3, [pc, #552]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010b62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b66:	d107      	bne.n	8010b78 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010b68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	f000 fe07 	bl	8011780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b76:	e338      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b78:	2300      	movs	r3, #0
 8010b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b7c:	e335      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010b7e:	4b81      	ldr	r3, [pc, #516]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010b86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010b8a:	d107      	bne.n	8010b9c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b8c:	f107 0318 	add.w	r3, r7, #24
 8010b90:	4618      	mov	r0, r3
 8010b92:	f000 fb4d 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010b96:	69bb      	ldr	r3, [r7, #24]
 8010b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b9a:	e326      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ba0:	e323      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010ba2:	4b78      	ldr	r3, [pc, #480]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010baa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010bae:	d107      	bne.n	8010bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010bb0:	f107 030c 	add.w	r3, r7, #12
 8010bb4:	4618      	mov	r0, r3
 8010bb6:	f000 fc8f 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010bbe:	e314      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bc4:	e311      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010bc6:	4b6f      	ldr	r3, [pc, #444]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010bca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010bce:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010bd0:	4b6c      	ldr	r3, [pc, #432]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	f003 0304 	and.w	r3, r3, #4
 8010bd8:	2b04      	cmp	r3, #4
 8010bda:	d10c      	bne.n	8010bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8010bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d109      	bne.n	8010bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010be2:	4b68      	ldr	r3, [pc, #416]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	08db      	lsrs	r3, r3, #3
 8010be8:	f003 0303 	and.w	r3, r3, #3
 8010bec:	4a66      	ldr	r2, [pc, #408]	@ (8010d88 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010bee:	fa22 f303 	lsr.w	r3, r2, r3
 8010bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bf4:	e01e      	b.n	8010c34 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010bf6:	4b63      	ldr	r3, [pc, #396]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010c02:	d106      	bne.n	8010c12 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8010c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010c0a:	d102      	bne.n	8010c12 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010c0c:	4b5f      	ldr	r3, [pc, #380]	@ (8010d8c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010c10:	e010      	b.n	8010c34 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010c12:	4b5c      	ldr	r3, [pc, #368]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010c1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010c1e:	d106      	bne.n	8010c2e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8010c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010c26:	d102      	bne.n	8010c2e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010c28:	4b59      	ldr	r3, [pc, #356]	@ (8010d90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010c2c:	e002      	b.n	8010c34 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010c32:	e2da      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010c34:	e2d9      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010c36:	4b57      	ldr	r3, [pc, #348]	@ (8010d94 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c3a:	e2d6      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c40:	e2d3      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8010c42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010c46:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8010c4a:	430b      	orrs	r3, r1
 8010c4c:	f040 80a7 	bne.w	8010d9e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010c50:	4b4c      	ldr	r3, [pc, #304]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c54:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010c58:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010c60:	d055      	beq.n	8010d0e <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8010c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010c68:	f200 8096 	bhi.w	8010d98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010c72:	f000 8084 	beq.w	8010d7e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8010c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c78:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010c7c:	f200 808c 	bhi.w	8010d98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010c86:	d030      	beq.n	8010cea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8010c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010c8e:	f200 8083 	bhi.w	8010d98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d004      	beq.n	8010ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8010c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010c9e:	d012      	beq.n	8010cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8010ca0:	e07a      	b.n	8010d98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010ca2:	4b38      	ldr	r3, [pc, #224]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010caa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010cae:	d107      	bne.n	8010cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010cb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	f000 fd63 	bl	8011780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010cbe:	e294      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cc4:	e291      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010cc6:	4b2f      	ldr	r3, [pc, #188]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010cce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010cd2:	d107      	bne.n	8010ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010cd4:	f107 0318 	add.w	r3, r7, #24
 8010cd8:	4618      	mov	r0, r3
 8010cda:	f000 faa9 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010cde:	69bb      	ldr	r3, [r7, #24]
 8010ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ce2:	e282      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ce4:	2300      	movs	r3, #0
 8010ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ce8:	e27f      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010cea:	4b26      	ldr	r3, [pc, #152]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010cf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010cf6:	d107      	bne.n	8010d08 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010cf8:	f107 030c 	add.w	r3, r7, #12
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f000 fbeb 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d06:	e270      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010d08:	2300      	movs	r3, #0
 8010d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d0c:	e26d      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010d16:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010d18:	4b1a      	ldr	r3, [pc, #104]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	f003 0304 	and.w	r3, r3, #4
 8010d20:	2b04      	cmp	r3, #4
 8010d22:	d10c      	bne.n	8010d3e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8010d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d109      	bne.n	8010d3e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010d2a:	4b16      	ldr	r3, [pc, #88]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	08db      	lsrs	r3, r3, #3
 8010d30:	f003 0303 	and.w	r3, r3, #3
 8010d34:	4a14      	ldr	r2, [pc, #80]	@ (8010d88 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010d36:	fa22 f303 	lsr.w	r3, r2, r3
 8010d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d3c:	e01e      	b.n	8010d7c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010d3e:	4b11      	ldr	r3, [pc, #68]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010d46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010d4a:	d106      	bne.n	8010d5a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8010d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010d52:	d102      	bne.n	8010d5a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010d54:	4b0d      	ldr	r3, [pc, #52]	@ (8010d8c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d58:	e010      	b.n	8010d7c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8010d84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010d62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010d66:	d106      	bne.n	8010d76 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8010d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d6e:	d102      	bne.n	8010d76 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010d70:	4b07      	ldr	r3, [pc, #28]	@ (8010d90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d74:	e002      	b.n	8010d7c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010d76:	2300      	movs	r3, #0
 8010d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010d7a:	e236      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010d7c:	e235      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010d7e:	4b05      	ldr	r3, [pc, #20]	@ (8010d94 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d82:	e232      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010d84:	58024400 	.word	0x58024400
 8010d88:	03d09000 	.word	0x03d09000
 8010d8c:	003d0900 	.word	0x003d0900
 8010d90:	016e3600 	.word	0x016e3600
 8010d94:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8010d98:	2300      	movs	r3, #0
 8010d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d9c:	e225      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8010d9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010da2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8010da6:	430b      	orrs	r3, r1
 8010da8:	f040 8085 	bne.w	8010eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010dac:	4b9c      	ldr	r3, [pc, #624]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010db0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8010db4:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8010db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010db8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010dbc:	d06b      	beq.n	8010e96 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8010dbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010dc4:	d874      	bhi.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010dcc:	d056      	beq.n	8010e7c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8010dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dd0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010dd4:	d86c      	bhi.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010ddc:	d03b      	beq.n	8010e56 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8010dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010de0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010de4:	d864      	bhi.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010de8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010dec:	d021      	beq.n	8010e32 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8010dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010df0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010df4:	d85c      	bhi.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d004      	beq.n	8010e06 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8010dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010e02:	d004      	beq.n	8010e0e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8010e04:	e054      	b.n	8010eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8010e06:	f7fe fb1d 	bl	800f444 <HAL_RCC_GetPCLK1Freq>
 8010e0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010e0c:	e1ed      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010e0e:	4b84      	ldr	r3, [pc, #528]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010e16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010e1a:	d107      	bne.n	8010e2c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010e1c:	f107 0318 	add.w	r3, r7, #24
 8010e20:	4618      	mov	r0, r3
 8010e22:	f000 fa05 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010e26:	69fb      	ldr	r3, [r7, #28]
 8010e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e2a:	e1de      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e30:	e1db      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010e32:	4b7b      	ldr	r3, [pc, #492]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010e3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e3e:	d107      	bne.n	8010e50 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010e40:	f107 030c 	add.w	r3, r7, #12
 8010e44:	4618      	mov	r0, r3
 8010e46:	f000 fb47 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010e4a:	693b      	ldr	r3, [r7, #16]
 8010e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e4e:	e1cc      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e50:	2300      	movs	r3, #0
 8010e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e54:	e1c9      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010e56:	4b72      	ldr	r3, [pc, #456]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	f003 0304 	and.w	r3, r3, #4
 8010e5e:	2b04      	cmp	r3, #4
 8010e60:	d109      	bne.n	8010e76 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010e62:	4b6f      	ldr	r3, [pc, #444]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	08db      	lsrs	r3, r3, #3
 8010e68:	f003 0303 	and.w	r3, r3, #3
 8010e6c:	4a6d      	ldr	r2, [pc, #436]	@ (8011024 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8010e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8010e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e74:	e1b9      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e76:	2300      	movs	r3, #0
 8010e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e7a:	e1b6      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010e7c:	4b68      	ldr	r3, [pc, #416]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e88:	d102      	bne.n	8010e90 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8010e8a:	4b67      	ldr	r3, [pc, #412]	@ (8011028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8010e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e8e:	e1ac      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010e90:	2300      	movs	r3, #0
 8010e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e94:	e1a9      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010e96:	4b62      	ldr	r3, [pc, #392]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ea2:	d102      	bne.n	8010eaa <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8010ea4:	4b61      	ldr	r3, [pc, #388]	@ (801102c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8010ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ea8:	e19f      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010eaa:	2300      	movs	r3, #0
 8010eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010eae:	e19c      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010eb0:	2300      	movs	r3, #0
 8010eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010eb4:	e199      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010eb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010eba:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8010ebe:	430b      	orrs	r3, r1
 8010ec0:	d173      	bne.n	8010faa <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010ec2:	4b57      	ldr	r3, [pc, #348]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ec6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010eca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ece:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ed2:	d02f      	beq.n	8010f34 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8010ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ed6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010eda:	d863      	bhi.n	8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8010edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d004      	beq.n	8010eec <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8010ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010ee8:	d012      	beq.n	8010f10 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8010eea:	e05b      	b.n	8010fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010eec:	4b4c      	ldr	r3, [pc, #304]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010ef4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010ef8:	d107      	bne.n	8010f0a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010efa:	f107 0318 	add.w	r3, r7, #24
 8010efe:	4618      	mov	r0, r3
 8010f00:	f000 f996 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010f04:	69bb      	ldr	r3, [r7, #24]
 8010f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f08:	e16f      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f0a:	2300      	movs	r3, #0
 8010f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f0e:	e16c      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010f10:	4b43      	ldr	r3, [pc, #268]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f12:	681b      	ldr	r3, [r3, #0]
 8010f14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010f18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f1c:	d107      	bne.n	8010f2e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f1e:	f107 030c 	add.w	r3, r7, #12
 8010f22:	4618      	mov	r0, r3
 8010f24:	f000 fad8 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010f28:	697b      	ldr	r3, [r7, #20]
 8010f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f2c:	e15d      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f2e:	2300      	movs	r3, #0
 8010f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f32:	e15a      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010f34:	4b3a      	ldr	r3, [pc, #232]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010f3c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010f3e:	4b38      	ldr	r3, [pc, #224]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	f003 0304 	and.w	r3, r3, #4
 8010f46:	2b04      	cmp	r3, #4
 8010f48:	d10c      	bne.n	8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8010f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d109      	bne.n	8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f50:	4b33      	ldr	r3, [pc, #204]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	08db      	lsrs	r3, r3, #3
 8010f56:	f003 0303 	and.w	r3, r3, #3
 8010f5a:	4a32      	ldr	r2, [pc, #200]	@ (8011024 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8010f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8010f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f62:	e01e      	b.n	8010fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010f64:	4b2e      	ldr	r3, [pc, #184]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f70:	d106      	bne.n	8010f80 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8010f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f78:	d102      	bne.n	8010f80 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8011028 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8010f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f7e:	e010      	b.n	8010fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010f80:	4b27      	ldr	r3, [pc, #156]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f8c:	d106      	bne.n	8010f9c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8010f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f94:	d102      	bne.n	8010f9c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010f96:	4b25      	ldr	r3, [pc, #148]	@ (801102c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8010f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f9a:	e002      	b.n	8010fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010f9c:	2300      	movs	r3, #0
 8010f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010fa0:	e123      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010fa2:	e122      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010fa4:	2300      	movs	r3, #0
 8010fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fa8:	e11f      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8010faa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fae:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8010fb2:	430b      	orrs	r3, r1
 8010fb4:	d13c      	bne.n	8011030 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8010fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010fba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010fbe:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d004      	beq.n	8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8010fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010fcc:	d012      	beq.n	8010ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8010fce:	e023      	b.n	8011018 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010fd0:	4b13      	ldr	r3, [pc, #76]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010fd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010fdc:	d107      	bne.n	8010fee <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010fde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	f000 fbcc 	bl	8011780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010fec:	e0fd      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010fee:	2300      	movs	r3, #0
 8010ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ff2:	e0fa      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8011020 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010ffc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011000:	d107      	bne.n	8011012 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011002:	f107 0318 	add.w	r3, r7, #24
 8011006:	4618      	mov	r0, r3
 8011008:	f000 f912 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 801100c:	6a3b      	ldr	r3, [r7, #32]
 801100e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011010:	e0eb      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011012:	2300      	movs	r3, #0
 8011014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011016:	e0e8      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8011018:	2300      	movs	r3, #0
 801101a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801101c:	e0e5      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801101e:	bf00      	nop
 8011020:	58024400 	.word	0x58024400
 8011024:	03d09000 	.word	0x03d09000
 8011028:	003d0900 	.word	0x003d0900
 801102c:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8011030:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011034:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8011038:	430b      	orrs	r3, r1
 801103a:	f040 8085 	bne.w	8011148 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 801103e:	4b6d      	ldr	r3, [pc, #436]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011042:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8011046:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8011048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801104a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801104e:	d06b      	beq.n	8011128 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8011050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011052:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8011056:	d874      	bhi.n	8011142 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801105a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801105e:	d056      	beq.n	801110e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8011060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011066:	d86c      	bhi.n	8011142 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801106a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801106e:	d03b      	beq.n	80110e8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8011070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011072:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8011076:	d864      	bhi.n	8011142 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801107a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801107e:	d021      	beq.n	80110c4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8011080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011086:	d85c      	bhi.n	8011142 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801108a:	2b00      	cmp	r3, #0
 801108c:	d004      	beq.n	8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 801108e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011090:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011094:	d004      	beq.n	80110a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8011096:	e054      	b.n	8011142 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8011098:	f000 f8b4 	bl	8011204 <HAL_RCCEx_GetD3PCLK1Freq>
 801109c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801109e:	e0a4      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80110a0:	4b54      	ldr	r3, [pc, #336]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80110a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80110ac:	d107      	bne.n	80110be <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80110ae:	f107 0318 	add.w	r3, r7, #24
 80110b2:	4618      	mov	r0, r3
 80110b4:	f000 f8bc 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80110b8:	69fb      	ldr	r3, [r7, #28]
 80110ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110bc:	e095      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110be:	2300      	movs	r3, #0
 80110c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110c2:	e092      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80110c4:	4b4b      	ldr	r3, [pc, #300]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80110cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80110d0:	d107      	bne.n	80110e2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80110d2:	f107 030c 	add.w	r3, r7, #12
 80110d6:	4618      	mov	r0, r3
 80110d8:	f000 f9fe 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80110dc:	693b      	ldr	r3, [r7, #16]
 80110de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80110e0:	e083      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80110e2:	2300      	movs	r3, #0
 80110e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110e6:	e080      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80110e8:	4b42      	ldr	r3, [pc, #264]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	f003 0304 	and.w	r3, r3, #4
 80110f0:	2b04      	cmp	r3, #4
 80110f2:	d109      	bne.n	8011108 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80110f4:	4b3f      	ldr	r3, [pc, #252]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	08db      	lsrs	r3, r3, #3
 80110fa:	f003 0303 	and.w	r3, r3, #3
 80110fe:	4a3e      	ldr	r2, [pc, #248]	@ (80111f8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8011100:	fa22 f303 	lsr.w	r3, r2, r3
 8011104:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011106:	e070      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011108:	2300      	movs	r3, #0
 801110a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801110c:	e06d      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801110e:	4b39      	ldr	r3, [pc, #228]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011116:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801111a:	d102      	bne.n	8011122 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 801111c:	4b37      	ldr	r3, [pc, #220]	@ (80111fc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 801111e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011120:	e063      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011122:	2300      	movs	r3, #0
 8011124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011126:	e060      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8011128:	4b32      	ldr	r3, [pc, #200]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011130:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011134:	d102      	bne.n	801113c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8011136:	4b32      	ldr	r3, [pc, #200]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8011138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801113a:	e056      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801113c:	2300      	movs	r3, #0
 801113e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011140:	e053      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8011142:	2300      	movs	r3, #0
 8011144:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011146:	e050      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8011148:	e9d7 2300 	ldrd	r2, r3, [r7]
 801114c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8011150:	430b      	orrs	r3, r1
 8011152:	d148      	bne.n	80111e6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8011154:	4b27      	ldr	r3, [pc, #156]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011158:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801115c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801115e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011160:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011164:	d02a      	beq.n	80111bc <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8011166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011168:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801116c:	d838      	bhi.n	80111e0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 801116e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011170:	2b00      	cmp	r3, #0
 8011172:	d004      	beq.n	801117e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8011174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011176:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801117a:	d00d      	beq.n	8011198 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 801117c:	e030      	b.n	80111e0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801117e:	4b1d      	ldr	r3, [pc, #116]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011186:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801118a:	d102      	bne.n	8011192 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 801118c:	4b1c      	ldr	r3, [pc, #112]	@ (8011200 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 801118e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011190:	e02b      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011192:	2300      	movs	r3, #0
 8011194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011196:	e028      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8011198:	4b16      	ldr	r3, [pc, #88]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80111a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80111a4:	d107      	bne.n	80111b6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80111a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80111aa:	4618      	mov	r0, r3
 80111ac:	f000 fae8 	bl	8011780 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80111b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111b4:	e019      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80111b6:	2300      	movs	r3, #0
 80111b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111ba:	e016      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80111bc:	4b0d      	ldr	r3, [pc, #52]	@ (80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80111c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80111c8:	d107      	bne.n	80111da <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80111ca:	f107 0318 	add.w	r3, r7, #24
 80111ce:	4618      	mov	r0, r3
 80111d0:	f000 f82e 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80111d4:	69fb      	ldr	r3, [r7, #28]
 80111d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111d8:	e007      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80111da:	2300      	movs	r3, #0
 80111dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111de:	e004      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80111e0:	2300      	movs	r3, #0
 80111e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111e4:	e001      	b.n	80111ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 80111e6:	2300      	movs	r3, #0
 80111e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80111ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80111ec:	4618      	mov	r0, r3
 80111ee:	3740      	adds	r7, #64	@ 0x40
 80111f0:	46bd      	mov	sp, r7
 80111f2:	bd80      	pop	{r7, pc}
 80111f4:	58024400 	.word	0x58024400
 80111f8:	03d09000 	.word	0x03d09000
 80111fc:	003d0900 	.word	0x003d0900
 8011200:	016e3600 	.word	0x016e3600

08011204 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8011208:	f7fe f8ec 	bl	800f3e4 <HAL_RCC_GetHCLKFreq>
 801120c:	4602      	mov	r2, r0
 801120e:	4b06      	ldr	r3, [pc, #24]	@ (8011228 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8011210:	6a1b      	ldr	r3, [r3, #32]
 8011212:	091b      	lsrs	r3, r3, #4
 8011214:	f003 0307 	and.w	r3, r3, #7
 8011218:	4904      	ldr	r1, [pc, #16]	@ (801122c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 801121a:	5ccb      	ldrb	r3, [r1, r3]
 801121c:	f003 031f 	and.w	r3, r3, #31
 8011220:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8011224:	4618      	mov	r0, r3
 8011226:	bd80      	pop	{r7, pc}
 8011228:	58024400 	.word	0x58024400
 801122c:	0801f400 	.word	0x0801f400

08011230 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8011230:	b480      	push	{r7}
 8011232:	b089      	sub	sp, #36	@ 0x24
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011238:	4ba1      	ldr	r3, [pc, #644]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801123a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801123c:	f003 0303 	and.w	r3, r3, #3
 8011240:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8011242:	4b9f      	ldr	r3, [pc, #636]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011246:	0b1b      	lsrs	r3, r3, #12
 8011248:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801124c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 801124e:	4b9c      	ldr	r3, [pc, #624]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011252:	091b      	lsrs	r3, r3, #4
 8011254:	f003 0301 	and.w	r3, r3, #1
 8011258:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 801125a:	4b99      	ldr	r3, [pc, #612]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801125c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801125e:	08db      	lsrs	r3, r3, #3
 8011260:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011264:	693a      	ldr	r2, [r7, #16]
 8011266:	fb02 f303 	mul.w	r3, r2, r3
 801126a:	ee07 3a90 	vmov	s15, r3
 801126e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011272:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8011276:	697b      	ldr	r3, [r7, #20]
 8011278:	2b00      	cmp	r3, #0
 801127a:	f000 8111 	beq.w	80114a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 801127e:	69bb      	ldr	r3, [r7, #24]
 8011280:	2b02      	cmp	r3, #2
 8011282:	f000 8083 	beq.w	801138c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8011286:	69bb      	ldr	r3, [r7, #24]
 8011288:	2b02      	cmp	r3, #2
 801128a:	f200 80a1 	bhi.w	80113d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 801128e:	69bb      	ldr	r3, [r7, #24]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d003      	beq.n	801129c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8011294:	69bb      	ldr	r3, [r7, #24]
 8011296:	2b01      	cmp	r3, #1
 8011298:	d056      	beq.n	8011348 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 801129a:	e099      	b.n	80113d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801129c:	4b88      	ldr	r3, [pc, #544]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	f003 0320 	and.w	r3, r3, #32
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d02d      	beq.n	8011304 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80112a8:	4b85      	ldr	r3, [pc, #532]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	08db      	lsrs	r3, r3, #3
 80112ae:	f003 0303 	and.w	r3, r3, #3
 80112b2:	4a84      	ldr	r2, [pc, #528]	@ (80114c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80112b4:	fa22 f303 	lsr.w	r3, r2, r3
 80112b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80112ba:	68bb      	ldr	r3, [r7, #8]
 80112bc:	ee07 3a90 	vmov	s15, r3
 80112c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	ee07 3a90 	vmov	s15, r3
 80112ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80112d2:	4b7b      	ldr	r3, [pc, #492]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80112d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112da:	ee07 3a90 	vmov	s15, r3
 80112de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80112e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80112e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80114c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80112ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80112ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80112f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80112f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80112fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80112fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011302:	e087      	b.n	8011414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011304:	697b      	ldr	r3, [r7, #20]
 8011306:	ee07 3a90 	vmov	s15, r3
 801130a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801130e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80114cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8011312:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011316:	4b6a      	ldr	r3, [pc, #424]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801131a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801131e:	ee07 3a90 	vmov	s15, r3
 8011322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011326:	ed97 6a03 	vldr	s12, [r7, #12]
 801132a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80114c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801132e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011332:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011336:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801133a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801133e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011342:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011346:	e065      	b.n	8011414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011348:	697b      	ldr	r3, [r7, #20]
 801134a:	ee07 3a90 	vmov	s15, r3
 801134e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011352:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80114d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8011356:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801135a:	4b59      	ldr	r3, [pc, #356]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801135c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801135e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011362:	ee07 3a90 	vmov	s15, r3
 8011366:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801136a:	ed97 6a03 	vldr	s12, [r7, #12]
 801136e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80114c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011372:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011376:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801137a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801137e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011386:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801138a:	e043      	b.n	8011414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801138c:	697b      	ldr	r3, [r7, #20]
 801138e:	ee07 3a90 	vmov	s15, r3
 8011392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011396:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80114d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 801139a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801139e:	4b48      	ldr	r3, [pc, #288]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113a6:	ee07 3a90 	vmov	s15, r3
 80113aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80113b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80114c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80113b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80113ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80113be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80113c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80113c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80113ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80113ce:	e021      	b.n	8011414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80113d0:	697b      	ldr	r3, [r7, #20]
 80113d2:	ee07 3a90 	vmov	s15, r3
 80113d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80114d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80113de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80113e2:	4b37      	ldr	r3, [pc, #220]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113ea:	ee07 3a90 	vmov	s15, r3
 80113ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80113f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80114c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80113fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80113fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011402:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801140a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801140e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011412:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8011414:	4b2a      	ldr	r3, [pc, #168]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011418:	0a5b      	lsrs	r3, r3, #9
 801141a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801141e:	ee07 3a90 	vmov	s15, r3
 8011422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011426:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801142a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801142e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801143a:	ee17 2a90 	vmov	r2, s15
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8011442:	4b1f      	ldr	r3, [pc, #124]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011446:	0c1b      	lsrs	r3, r3, #16
 8011448:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801144c:	ee07 3a90 	vmov	s15, r3
 8011450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011454:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011458:	ee37 7a87 	vadd.f32	s14, s15, s14
 801145c:	edd7 6a07 	vldr	s13, [r7, #28]
 8011460:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011464:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011468:	ee17 2a90 	vmov	r2, s15
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8011470:	4b13      	ldr	r3, [pc, #76]	@ (80114c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011474:	0e1b      	lsrs	r3, r3, #24
 8011476:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801147a:	ee07 3a90 	vmov	s15, r3
 801147e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011482:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011486:	ee37 7a87 	vadd.f32	s14, s15, s14
 801148a:	edd7 6a07 	vldr	s13, [r7, #28]
 801148e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011492:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011496:	ee17 2a90 	vmov	r2, s15
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801149e:	e008      	b.n	80114b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	2200      	movs	r2, #0
 80114a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	2200      	movs	r2, #0
 80114aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	2200      	movs	r2, #0
 80114b0:	609a      	str	r2, [r3, #8]
}
 80114b2:	bf00      	nop
 80114b4:	3724      	adds	r7, #36	@ 0x24
 80114b6:	46bd      	mov	sp, r7
 80114b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114bc:	4770      	bx	lr
 80114be:	bf00      	nop
 80114c0:	58024400 	.word	0x58024400
 80114c4:	03d09000 	.word	0x03d09000
 80114c8:	46000000 	.word	0x46000000
 80114cc:	4c742400 	.word	0x4c742400
 80114d0:	4a742400 	.word	0x4a742400
 80114d4:	4bb71b00 	.word	0x4bb71b00

080114d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80114d8:	b480      	push	{r7}
 80114da:	b089      	sub	sp, #36	@ 0x24
 80114dc:	af00      	add	r7, sp, #0
 80114de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80114e0:	4ba1      	ldr	r3, [pc, #644]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114e4:	f003 0303 	and.w	r3, r3, #3
 80114e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80114ea:	4b9f      	ldr	r3, [pc, #636]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114ee:	0d1b      	lsrs	r3, r3, #20
 80114f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80114f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80114f6:	4b9c      	ldr	r3, [pc, #624]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80114f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114fa:	0a1b      	lsrs	r3, r3, #8
 80114fc:	f003 0301 	and.w	r3, r3, #1
 8011500:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8011502:	4b99      	ldr	r3, [pc, #612]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011506:	08db      	lsrs	r3, r3, #3
 8011508:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801150c:	693a      	ldr	r2, [r7, #16]
 801150e:	fb02 f303 	mul.w	r3, r2, r3
 8011512:	ee07 3a90 	vmov	s15, r3
 8011516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801151a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 801151e:	697b      	ldr	r3, [r7, #20]
 8011520:	2b00      	cmp	r3, #0
 8011522:	f000 8111 	beq.w	8011748 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8011526:	69bb      	ldr	r3, [r7, #24]
 8011528:	2b02      	cmp	r3, #2
 801152a:	f000 8083 	beq.w	8011634 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 801152e:	69bb      	ldr	r3, [r7, #24]
 8011530:	2b02      	cmp	r3, #2
 8011532:	f200 80a1 	bhi.w	8011678 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8011536:	69bb      	ldr	r3, [r7, #24]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d003      	beq.n	8011544 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 801153c:	69bb      	ldr	r3, [r7, #24]
 801153e:	2b01      	cmp	r3, #1
 8011540:	d056      	beq.n	80115f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8011542:	e099      	b.n	8011678 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011544:	4b88      	ldr	r3, [pc, #544]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	f003 0320 	and.w	r3, r3, #32
 801154c:	2b00      	cmp	r3, #0
 801154e:	d02d      	beq.n	80115ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011550:	4b85      	ldr	r3, [pc, #532]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	08db      	lsrs	r3, r3, #3
 8011556:	f003 0303 	and.w	r3, r3, #3
 801155a:	4a84      	ldr	r2, [pc, #528]	@ (801176c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 801155c:	fa22 f303 	lsr.w	r3, r2, r3
 8011560:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011562:	68bb      	ldr	r3, [r7, #8]
 8011564:	ee07 3a90 	vmov	s15, r3
 8011568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801156c:	697b      	ldr	r3, [r7, #20]
 801156e:	ee07 3a90 	vmov	s15, r3
 8011572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801157a:	4b7b      	ldr	r3, [pc, #492]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801157c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801157e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011582:	ee07 3a90 	vmov	s15, r3
 8011586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801158a:	ed97 6a03 	vldr	s12, [r7, #12]
 801158e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801159a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801159e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80115aa:	e087      	b.n	80116bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80115ac:	697b      	ldr	r3, [r7, #20]
 80115ae:	ee07 3a90 	vmov	s15, r3
 80115b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011774 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80115ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80115be:	4b6a      	ldr	r3, [pc, #424]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80115c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80115c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115c6:	ee07 3a90 	vmov	s15, r3
 80115ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80115ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80115d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80115d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80115da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80115de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80115e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80115ee:	e065      	b.n	80116bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80115f0:	697b      	ldr	r3, [r7, #20]
 80115f2:	ee07 3a90 	vmov	s15, r3
 80115f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8011778 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80115fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011602:	4b59      	ldr	r3, [pc, #356]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801160a:	ee07 3a90 	vmov	s15, r3
 801160e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011612:	ed97 6a03 	vldr	s12, [r7, #12]
 8011616:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801161a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801161e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801162a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801162e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011632:	e043      	b.n	80116bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011634:	697b      	ldr	r3, [r7, #20]
 8011636:	ee07 3a90 	vmov	s15, r3
 801163a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801163e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 801177c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8011642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011646:	4b48      	ldr	r3, [pc, #288]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801164a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801164e:	ee07 3a90 	vmov	s15, r3
 8011652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011656:	ed97 6a03 	vldr	s12, [r7, #12]
 801165a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801165e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801166a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801166e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011672:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011676:	e021      	b.n	80116bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011678:	697b      	ldr	r3, [r7, #20]
 801167a:	ee07 3a90 	vmov	s15, r3
 801167e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011682:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011778 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801168a:	4b37      	ldr	r3, [pc, #220]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801168e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011692:	ee07 3a90 	vmov	s15, r3
 8011696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801169a:	ed97 6a03 	vldr	s12, [r7, #12]
 801169e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80116a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80116a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80116aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80116ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80116ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80116bc:	4b2a      	ldr	r3, [pc, #168]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116c0:	0a5b      	lsrs	r3, r3, #9
 80116c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80116c6:	ee07 3a90 	vmov	s15, r3
 80116ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80116d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80116d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80116da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80116de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80116e2:	ee17 2a90 	vmov	r2, s15
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80116ea:	4b1f      	ldr	r3, [pc, #124]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116ee:	0c1b      	lsrs	r3, r3, #16
 80116f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80116f4:	ee07 3a90 	vmov	s15, r3
 80116f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011700:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011704:	edd7 6a07 	vldr	s13, [r7, #28]
 8011708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801170c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011710:	ee17 2a90 	vmov	r2, s15
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8011718:	4b13      	ldr	r3, [pc, #76]	@ (8011768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801171a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801171c:	0e1b      	lsrs	r3, r3, #24
 801171e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011722:	ee07 3a90 	vmov	s15, r3
 8011726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801172a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801172e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011732:	edd7 6a07 	vldr	s13, [r7, #28]
 8011736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801173a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801173e:	ee17 2a90 	vmov	r2, s15
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8011746:	e008      	b.n	801175a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	2200      	movs	r2, #0
 801174c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	2200      	movs	r2, #0
 8011752:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	2200      	movs	r2, #0
 8011758:	609a      	str	r2, [r3, #8]
}
 801175a:	bf00      	nop
 801175c:	3724      	adds	r7, #36	@ 0x24
 801175e:	46bd      	mov	sp, r7
 8011760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011764:	4770      	bx	lr
 8011766:	bf00      	nop
 8011768:	58024400 	.word	0x58024400
 801176c:	03d09000 	.word	0x03d09000
 8011770:	46000000 	.word	0x46000000
 8011774:	4c742400 	.word	0x4c742400
 8011778:	4a742400 	.word	0x4a742400
 801177c:	4bb71b00 	.word	0x4bb71b00

08011780 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8011780:	b480      	push	{r7}
 8011782:	b089      	sub	sp, #36	@ 0x24
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011788:	4ba0      	ldr	r3, [pc, #640]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801178a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801178c:	f003 0303 	and.w	r3, r3, #3
 8011790:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8011792:	4b9e      	ldr	r3, [pc, #632]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011796:	091b      	lsrs	r3, r3, #4
 8011798:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801179c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 801179e:	4b9b      	ldr	r3, [pc, #620]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80117a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117a2:	f003 0301 	and.w	r3, r3, #1
 80117a6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80117a8:	4b98      	ldr	r3, [pc, #608]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80117aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117ac:	08db      	lsrs	r3, r3, #3
 80117ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80117b2:	693a      	ldr	r2, [r7, #16]
 80117b4:	fb02 f303 	mul.w	r3, r2, r3
 80117b8:	ee07 3a90 	vmov	s15, r3
 80117bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117c0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80117c4:	697b      	ldr	r3, [r7, #20]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	f000 8111 	beq.w	80119ee <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80117cc:	69bb      	ldr	r3, [r7, #24]
 80117ce:	2b02      	cmp	r3, #2
 80117d0:	f000 8083 	beq.w	80118da <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80117d4:	69bb      	ldr	r3, [r7, #24]
 80117d6:	2b02      	cmp	r3, #2
 80117d8:	f200 80a1 	bhi.w	801191e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80117dc:	69bb      	ldr	r3, [r7, #24]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d003      	beq.n	80117ea <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80117e2:	69bb      	ldr	r3, [r7, #24]
 80117e4:	2b01      	cmp	r3, #1
 80117e6:	d056      	beq.n	8011896 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80117e8:	e099      	b.n	801191e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80117ea:	4b88      	ldr	r3, [pc, #544]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	f003 0320 	and.w	r3, r3, #32
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d02d      	beq.n	8011852 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80117f6:	4b85      	ldr	r3, [pc, #532]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	08db      	lsrs	r3, r3, #3
 80117fc:	f003 0303 	and.w	r3, r3, #3
 8011800:	4a83      	ldr	r2, [pc, #524]	@ (8011a10 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8011802:	fa22 f303 	lsr.w	r3, r2, r3
 8011806:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011808:	68bb      	ldr	r3, [r7, #8]
 801180a:	ee07 3a90 	vmov	s15, r3
 801180e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011812:	697b      	ldr	r3, [r7, #20]
 8011814:	ee07 3a90 	vmov	s15, r3
 8011818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801181c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011820:	4b7a      	ldr	r3, [pc, #488]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011824:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011828:	ee07 3a90 	vmov	s15, r3
 801182c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011830:	ed97 6a03 	vldr	s12, [r7, #12]
 8011834:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8011a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011838:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801183c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011840:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011844:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011848:	ee67 7a27 	vmul.f32	s15, s14, s15
 801184c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011850:	e087      	b.n	8011962 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011852:	697b      	ldr	r3, [r7, #20]
 8011854:	ee07 3a90 	vmov	s15, r3
 8011858:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801185c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8011a18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011860:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011864:	4b69      	ldr	r3, [pc, #420]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801186c:	ee07 3a90 	vmov	s15, r3
 8011870:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011874:	ed97 6a03 	vldr	s12, [r7, #12]
 8011878:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8011a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801187c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011880:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011884:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011888:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801188c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011890:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011894:	e065      	b.n	8011962 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011896:	697b      	ldr	r3, [r7, #20]
 8011898:	ee07 3a90 	vmov	s15, r3
 801189c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118a0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8011a1c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80118a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80118a8:	4b58      	ldr	r3, [pc, #352]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118b0:	ee07 3a90 	vmov	s15, r3
 80118b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80118bc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8011a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80118c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80118cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80118d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80118d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80118d8:	e043      	b.n	8011962 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80118da:	697b      	ldr	r3, [r7, #20]
 80118dc:	ee07 3a90 	vmov	s15, r3
 80118e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118e4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8011a20 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80118e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80118ec:	4b47      	ldr	r3, [pc, #284]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118f4:	ee07 3a90 	vmov	s15, r3
 80118f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8011900:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011904:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011908:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801190c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011910:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011914:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011918:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801191c:	e021      	b.n	8011962 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801191e:	697b      	ldr	r3, [r7, #20]
 8011920:	ee07 3a90 	vmov	s15, r3
 8011924:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011928:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8011a18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 801192c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011930:	4b36      	ldr	r3, [pc, #216]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011938:	ee07 3a90 	vmov	s15, r3
 801193c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011940:	ed97 6a03 	vldr	s12, [r7, #12]
 8011944:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011a14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011948:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801194c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011950:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011954:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011958:	ee67 7a27 	vmul.f32	s15, s14, s15
 801195c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011960:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8011962:	4b2a      	ldr	r3, [pc, #168]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011966:	0a5b      	lsrs	r3, r3, #9
 8011968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801196c:	ee07 3a90 	vmov	s15, r3
 8011970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011974:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011978:	ee37 7a87 	vadd.f32	s14, s15, s14
 801197c:	edd7 6a07 	vldr	s13, [r7, #28]
 8011980:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011988:	ee17 2a90 	vmov	r2, s15
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011990:	4b1e      	ldr	r3, [pc, #120]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011994:	0c1b      	lsrs	r3, r3, #16
 8011996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801199a:	ee07 3a90 	vmov	s15, r3
 801199e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80119a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80119aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80119ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80119b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80119b6:	ee17 2a90 	vmov	r2, s15
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80119be:	4b13      	ldr	r3, [pc, #76]	@ (8011a0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119c2:	0e1b      	lsrs	r3, r3, #24
 80119c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80119c8:	ee07 3a90 	vmov	s15, r3
 80119cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80119d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80119d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80119dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80119e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80119e4:	ee17 2a90 	vmov	r2, s15
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80119ec:	e008      	b.n	8011a00 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	2200      	movs	r2, #0
 80119f2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	2200      	movs	r2, #0
 80119f8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	2200      	movs	r2, #0
 80119fe:	609a      	str	r2, [r3, #8]
}
 8011a00:	bf00      	nop
 8011a02:	3724      	adds	r7, #36	@ 0x24
 8011a04:	46bd      	mov	sp, r7
 8011a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a0a:	4770      	bx	lr
 8011a0c:	58024400 	.word	0x58024400
 8011a10:	03d09000 	.word	0x03d09000
 8011a14:	46000000 	.word	0x46000000
 8011a18:	4c742400 	.word	0x4c742400
 8011a1c:	4a742400 	.word	0x4a742400
 8011a20:	4bb71b00 	.word	0x4bb71b00

08011a24 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b084      	sub	sp, #16
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	6078      	str	r0, [r7, #4]
 8011a2c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011a2e:	2300      	movs	r3, #0
 8011a30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011a32:	4b53      	ldr	r3, [pc, #332]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a36:	f003 0303 	and.w	r3, r3, #3
 8011a3a:	2b03      	cmp	r3, #3
 8011a3c:	d101      	bne.n	8011a42 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8011a3e:	2301      	movs	r3, #1
 8011a40:	e099      	b.n	8011b76 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8011a42:	4b4f      	ldr	r3, [pc, #316]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	4a4e      	ldr	r2, [pc, #312]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011a48:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011a4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011a4e:	f7f4 f83f 	bl	8005ad0 <HAL_GetTick>
 8011a52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011a54:	e008      	b.n	8011a68 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011a56:	f7f4 f83b 	bl	8005ad0 <HAL_GetTick>
 8011a5a:	4602      	mov	r2, r0
 8011a5c:	68bb      	ldr	r3, [r7, #8]
 8011a5e:	1ad3      	subs	r3, r2, r3
 8011a60:	2b02      	cmp	r3, #2
 8011a62:	d901      	bls.n	8011a68 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011a64:	2303      	movs	r3, #3
 8011a66:	e086      	b.n	8011b76 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011a68:	4b45      	ldr	r3, [pc, #276]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d1f0      	bne.n	8011a56 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011a74:	4b42      	ldr	r3, [pc, #264]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a78:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	031b      	lsls	r3, r3, #12
 8011a82:	493f      	ldr	r1, [pc, #252]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011a84:	4313      	orrs	r3, r2
 8011a86:	628b      	str	r3, [r1, #40]	@ 0x28
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	685b      	ldr	r3, [r3, #4]
 8011a8c:	3b01      	subs	r3, #1
 8011a8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	689b      	ldr	r3, [r3, #8]
 8011a96:	3b01      	subs	r3, #1
 8011a98:	025b      	lsls	r3, r3, #9
 8011a9a:	b29b      	uxth	r3, r3
 8011a9c:	431a      	orrs	r2, r3
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	68db      	ldr	r3, [r3, #12]
 8011aa2:	3b01      	subs	r3, #1
 8011aa4:	041b      	lsls	r3, r3, #16
 8011aa6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011aaa:	431a      	orrs	r2, r3
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	691b      	ldr	r3, [r3, #16]
 8011ab0:	3b01      	subs	r3, #1
 8011ab2:	061b      	lsls	r3, r3, #24
 8011ab4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011ab8:	4931      	ldr	r1, [pc, #196]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011aba:	4313      	orrs	r3, r2
 8011abc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011abe:	4b30      	ldr	r3, [pc, #192]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ac2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	695b      	ldr	r3, [r3, #20]
 8011aca:	492d      	ldr	r1, [pc, #180]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011acc:	4313      	orrs	r3, r2
 8011ace:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ad4:	f023 0220 	bic.w	r2, r3, #32
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	699b      	ldr	r3, [r3, #24]
 8011adc:	4928      	ldr	r1, [pc, #160]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011ade:	4313      	orrs	r3, r2
 8011ae0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011ae2:	4b27      	ldr	r3, [pc, #156]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ae6:	4a26      	ldr	r2, [pc, #152]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011ae8:	f023 0310 	bic.w	r3, r3, #16
 8011aec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011aee:	4b24      	ldr	r3, [pc, #144]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011af0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011af2:	4b24      	ldr	r3, [pc, #144]	@ (8011b84 <RCCEx_PLL2_Config+0x160>)
 8011af4:	4013      	ands	r3, r2
 8011af6:	687a      	ldr	r2, [r7, #4]
 8011af8:	69d2      	ldr	r2, [r2, #28]
 8011afa:	00d2      	lsls	r2, r2, #3
 8011afc:	4920      	ldr	r1, [pc, #128]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011afe:	4313      	orrs	r3, r2
 8011b00:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011b02:	4b1f      	ldr	r3, [pc, #124]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b06:	4a1e      	ldr	r2, [pc, #120]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b08:	f043 0310 	orr.w	r3, r3, #16
 8011b0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011b0e:	683b      	ldr	r3, [r7, #0]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d106      	bne.n	8011b22 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011b14:	4b1a      	ldr	r3, [pc, #104]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b18:	4a19      	ldr	r2, [pc, #100]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011b1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011b20:	e00f      	b.n	8011b42 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011b22:	683b      	ldr	r3, [r7, #0]
 8011b24:	2b01      	cmp	r3, #1
 8011b26:	d106      	bne.n	8011b36 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011b28:	4b15      	ldr	r3, [pc, #84]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b2c:	4a14      	ldr	r2, [pc, #80]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011b32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011b34:	e005      	b.n	8011b42 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011b36:	4b12      	ldr	r3, [pc, #72]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b3a:	4a11      	ldr	r2, [pc, #68]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011b40:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011b42:	4b0f      	ldr	r3, [pc, #60]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	4a0e      	ldr	r2, [pc, #56]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b48:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011b4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011b4e:	f7f3 ffbf 	bl	8005ad0 <HAL_GetTick>
 8011b52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011b54:	e008      	b.n	8011b68 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011b56:	f7f3 ffbb 	bl	8005ad0 <HAL_GetTick>
 8011b5a:	4602      	mov	r2, r0
 8011b5c:	68bb      	ldr	r3, [r7, #8]
 8011b5e:	1ad3      	subs	r3, r2, r3
 8011b60:	2b02      	cmp	r3, #2
 8011b62:	d901      	bls.n	8011b68 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011b64:	2303      	movs	r3, #3
 8011b66:	e006      	b.n	8011b76 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011b68:	4b05      	ldr	r3, [pc, #20]	@ (8011b80 <RCCEx_PLL2_Config+0x15c>)
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d0f0      	beq.n	8011b56 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b76:	4618      	mov	r0, r3
 8011b78:	3710      	adds	r7, #16
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	bf00      	nop
 8011b80:	58024400 	.word	0x58024400
 8011b84:	ffff0007 	.word	0xffff0007

08011b88 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011b88:	b580      	push	{r7, lr}
 8011b8a:	b084      	sub	sp, #16
 8011b8c:	af00      	add	r7, sp, #0
 8011b8e:	6078      	str	r0, [r7, #4]
 8011b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011b92:	2300      	movs	r3, #0
 8011b94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011b96:	4b53      	ldr	r3, [pc, #332]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b9a:	f003 0303 	and.w	r3, r3, #3
 8011b9e:	2b03      	cmp	r3, #3
 8011ba0:	d101      	bne.n	8011ba6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8011ba2:	2301      	movs	r3, #1
 8011ba4:	e099      	b.n	8011cda <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011ba6:	4b4f      	ldr	r3, [pc, #316]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	4a4e      	ldr	r2, [pc, #312]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011bac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011bb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011bb2:	f7f3 ff8d 	bl	8005ad0 <HAL_GetTick>
 8011bb6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011bb8:	e008      	b.n	8011bcc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011bba:	f7f3 ff89 	bl	8005ad0 <HAL_GetTick>
 8011bbe:	4602      	mov	r2, r0
 8011bc0:	68bb      	ldr	r3, [r7, #8]
 8011bc2:	1ad3      	subs	r3, r2, r3
 8011bc4:	2b02      	cmp	r3, #2
 8011bc6:	d901      	bls.n	8011bcc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011bc8:	2303      	movs	r3, #3
 8011bca:	e086      	b.n	8011cda <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011bcc:	4b45      	ldr	r3, [pc, #276]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d1f0      	bne.n	8011bba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011bd8:	4b42      	ldr	r3, [pc, #264]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011bdc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	051b      	lsls	r3, r3, #20
 8011be6:	493f      	ldr	r1, [pc, #252]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011be8:	4313      	orrs	r3, r2
 8011bea:	628b      	str	r3, [r1, #40]	@ 0x28
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	685b      	ldr	r3, [r3, #4]
 8011bf0:	3b01      	subs	r3, #1
 8011bf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	689b      	ldr	r3, [r3, #8]
 8011bfa:	3b01      	subs	r3, #1
 8011bfc:	025b      	lsls	r3, r3, #9
 8011bfe:	b29b      	uxth	r3, r3
 8011c00:	431a      	orrs	r2, r3
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	68db      	ldr	r3, [r3, #12]
 8011c06:	3b01      	subs	r3, #1
 8011c08:	041b      	lsls	r3, r3, #16
 8011c0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011c0e:	431a      	orrs	r2, r3
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	691b      	ldr	r3, [r3, #16]
 8011c14:	3b01      	subs	r3, #1
 8011c16:	061b      	lsls	r3, r3, #24
 8011c18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011c1c:	4931      	ldr	r1, [pc, #196]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c1e:	4313      	orrs	r3, r2
 8011c20:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8011c22:	4b30      	ldr	r3, [pc, #192]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c26:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	695b      	ldr	r3, [r3, #20]
 8011c2e:	492d      	ldr	r1, [pc, #180]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c30:	4313      	orrs	r3, r2
 8011c32:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8011c34:	4b2b      	ldr	r3, [pc, #172]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c38:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	699b      	ldr	r3, [r3, #24]
 8011c40:	4928      	ldr	r1, [pc, #160]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c42:	4313      	orrs	r3, r2
 8011c44:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8011c46:	4b27      	ldr	r3, [pc, #156]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c4a:	4a26      	ldr	r2, [pc, #152]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011c50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8011c52:	4b24      	ldr	r3, [pc, #144]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011c56:	4b24      	ldr	r3, [pc, #144]	@ (8011ce8 <RCCEx_PLL3_Config+0x160>)
 8011c58:	4013      	ands	r3, r2
 8011c5a:	687a      	ldr	r2, [r7, #4]
 8011c5c:	69d2      	ldr	r2, [r2, #28]
 8011c5e:	00d2      	lsls	r2, r2, #3
 8011c60:	4920      	ldr	r1, [pc, #128]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c62:	4313      	orrs	r3, r2
 8011c64:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011c66:	4b1f      	ldr	r3, [pc, #124]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011c70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011c72:	683b      	ldr	r3, [r7, #0]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d106      	bne.n	8011c86 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011c78:	4b1a      	ldr	r3, [pc, #104]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c7c:	4a19      	ldr	r2, [pc, #100]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8011c82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011c84:	e00f      	b.n	8011ca6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	2b01      	cmp	r3, #1
 8011c8a:	d106      	bne.n	8011c9a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011c8c:	4b15      	ldr	r3, [pc, #84]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c90:	4a14      	ldr	r2, [pc, #80]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c92:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011c96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011c98:	e005      	b.n	8011ca6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011c9a:	4b12      	ldr	r3, [pc, #72]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c9e:	4a11      	ldr	r2, [pc, #68]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011ca0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8011ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	4a0e      	ldr	r2, [pc, #56]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011cb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011cb2:	f7f3 ff0d 	bl	8005ad0 <HAL_GetTick>
 8011cb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011cb8:	e008      	b.n	8011ccc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011cba:	f7f3 ff09 	bl	8005ad0 <HAL_GetTick>
 8011cbe:	4602      	mov	r2, r0
 8011cc0:	68bb      	ldr	r3, [r7, #8]
 8011cc2:	1ad3      	subs	r3, r2, r3
 8011cc4:	2b02      	cmp	r3, #2
 8011cc6:	d901      	bls.n	8011ccc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011cc8:	2303      	movs	r3, #3
 8011cca:	e006      	b.n	8011cda <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011ccc:	4b05      	ldr	r3, [pc, #20]	@ (8011ce4 <RCCEx_PLL3_Config+0x15c>)
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d0f0      	beq.n	8011cba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cda:	4618      	mov	r0, r3
 8011cdc:	3710      	adds	r7, #16
 8011cde:	46bd      	mov	sp, r7
 8011ce0:	bd80      	pop	{r7, pc}
 8011ce2:	bf00      	nop
 8011ce4:	58024400 	.word	0x58024400
 8011ce8:	ffff0007 	.word	0xffff0007

08011cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011cec:	b580      	push	{r7, lr}
 8011cee:	b082      	sub	sp, #8
 8011cf0:	af00      	add	r7, sp, #0
 8011cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d101      	bne.n	8011cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011cfa:	2301      	movs	r3, #1
 8011cfc:	e049      	b.n	8011d92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011d04:	b2db      	uxtb	r3, r3
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d106      	bne.n	8011d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	2200      	movs	r2, #0
 8011d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011d12:	6878      	ldr	r0, [r7, #4]
 8011d14:	f7f3 fc36 	bl	8005584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	2202      	movs	r2, #2
 8011d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	681a      	ldr	r2, [r3, #0]
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	3304      	adds	r3, #4
 8011d28:	4619      	mov	r1, r3
 8011d2a:	4610      	mov	r0, r2
 8011d2c:	f000 fd76 	bl	801281c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	2201      	movs	r2, #1
 8011d34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	2201      	movs	r2, #1
 8011d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	2201      	movs	r2, #1
 8011d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	2201      	movs	r2, #1
 8011d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	2201      	movs	r2, #1
 8011d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2201      	movs	r2, #1
 8011d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	2201      	movs	r2, #1
 8011d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	2201      	movs	r2, #1
 8011d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	2201      	movs	r2, #1
 8011d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	2201      	movs	r2, #1
 8011d7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	2201      	movs	r2, #1
 8011d84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	2201      	movs	r2, #1
 8011d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011d90:	2300      	movs	r3, #0
}
 8011d92:	4618      	mov	r0, r3
 8011d94:	3708      	adds	r7, #8
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}
	...

08011d9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011d9c:	b480      	push	{r7}
 8011d9e:	b085      	sub	sp, #20
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011daa:	b2db      	uxtb	r3, r3
 8011dac:	2b01      	cmp	r3, #1
 8011dae:	d001      	beq.n	8011db4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011db0:	2301      	movs	r3, #1
 8011db2:	e05e      	b.n	8011e72 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	2202      	movs	r2, #2
 8011db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	68da      	ldr	r2, [r3, #12]
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	f042 0201 	orr.w	r2, r2, #1
 8011dca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	4a2b      	ldr	r2, [pc, #172]	@ (8011e80 <HAL_TIM_Base_Start_IT+0xe4>)
 8011dd2:	4293      	cmp	r3, r2
 8011dd4:	d02c      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011dde:	d027      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	4a27      	ldr	r2, [pc, #156]	@ (8011e84 <HAL_TIM_Base_Start_IT+0xe8>)
 8011de6:	4293      	cmp	r3, r2
 8011de8:	d022      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	4a26      	ldr	r2, [pc, #152]	@ (8011e88 <HAL_TIM_Base_Start_IT+0xec>)
 8011df0:	4293      	cmp	r3, r2
 8011df2:	d01d      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	4a24      	ldr	r2, [pc, #144]	@ (8011e8c <HAL_TIM_Base_Start_IT+0xf0>)
 8011dfa:	4293      	cmp	r3, r2
 8011dfc:	d018      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	4a23      	ldr	r2, [pc, #140]	@ (8011e90 <HAL_TIM_Base_Start_IT+0xf4>)
 8011e04:	4293      	cmp	r3, r2
 8011e06:	d013      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	4a21      	ldr	r2, [pc, #132]	@ (8011e94 <HAL_TIM_Base_Start_IT+0xf8>)
 8011e0e:	4293      	cmp	r3, r2
 8011e10:	d00e      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	4a20      	ldr	r2, [pc, #128]	@ (8011e98 <HAL_TIM_Base_Start_IT+0xfc>)
 8011e18:	4293      	cmp	r3, r2
 8011e1a:	d009      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	4a1e      	ldr	r2, [pc, #120]	@ (8011e9c <HAL_TIM_Base_Start_IT+0x100>)
 8011e22:	4293      	cmp	r3, r2
 8011e24:	d004      	beq.n	8011e30 <HAL_TIM_Base_Start_IT+0x94>
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8011ea0 <HAL_TIM_Base_Start_IT+0x104>)
 8011e2c:	4293      	cmp	r3, r2
 8011e2e:	d115      	bne.n	8011e5c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	689a      	ldr	r2, [r3, #8]
 8011e36:	4b1b      	ldr	r3, [pc, #108]	@ (8011ea4 <HAL_TIM_Base_Start_IT+0x108>)
 8011e38:	4013      	ands	r3, r2
 8011e3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	2b06      	cmp	r3, #6
 8011e40:	d015      	beq.n	8011e6e <HAL_TIM_Base_Start_IT+0xd2>
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011e48:	d011      	beq.n	8011e6e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	681a      	ldr	r2, [r3, #0]
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	f042 0201 	orr.w	r2, r2, #1
 8011e58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011e5a:	e008      	b.n	8011e6e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	681a      	ldr	r2, [r3, #0]
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	f042 0201 	orr.w	r2, r2, #1
 8011e6a:	601a      	str	r2, [r3, #0]
 8011e6c:	e000      	b.n	8011e70 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011e6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011e70:	2300      	movs	r3, #0
}
 8011e72:	4618      	mov	r0, r3
 8011e74:	3714      	adds	r7, #20
 8011e76:	46bd      	mov	sp, r7
 8011e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e7c:	4770      	bx	lr
 8011e7e:	bf00      	nop
 8011e80:	40010000 	.word	0x40010000
 8011e84:	40000400 	.word	0x40000400
 8011e88:	40000800 	.word	0x40000800
 8011e8c:	40000c00 	.word	0x40000c00
 8011e90:	40010400 	.word	0x40010400
 8011e94:	40001800 	.word	0x40001800
 8011e98:	40014000 	.word	0x40014000
 8011e9c:	4000e000 	.word	0x4000e000
 8011ea0:	4000e400 	.word	0x4000e400
 8011ea4:	00010007 	.word	0x00010007

08011ea8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	b082      	sub	sp, #8
 8011eac:	af00      	add	r7, sp, #0
 8011eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d101      	bne.n	8011eba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011eb6:	2301      	movs	r3, #1
 8011eb8:	e049      	b.n	8011f4e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011ec0:	b2db      	uxtb	r3, r3
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d106      	bne.n	8011ed4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	2200      	movs	r2, #0
 8011eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011ece:	6878      	ldr	r0, [r7, #4]
 8011ed0:	f000 f841 	bl	8011f56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	2202      	movs	r2, #2
 8011ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	681a      	ldr	r2, [r3, #0]
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	3304      	adds	r3, #4
 8011ee4:	4619      	mov	r1, r3
 8011ee6:	4610      	mov	r0, r2
 8011ee8:	f000 fc98 	bl	801281c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	2201      	movs	r2, #1
 8011ef0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	2201      	movs	r2, #1
 8011ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	2201      	movs	r2, #1
 8011f00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	2201      	movs	r2, #1
 8011f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	2201      	movs	r2, #1
 8011f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	2201      	movs	r2, #1
 8011f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	2201      	movs	r2, #1
 8011f20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	2201      	movs	r2, #1
 8011f28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	2201      	movs	r2, #1
 8011f30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	2201      	movs	r2, #1
 8011f38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	2201      	movs	r2, #1
 8011f40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	2201      	movs	r2, #1
 8011f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011f4c:	2300      	movs	r3, #0
}
 8011f4e:	4618      	mov	r0, r3
 8011f50:	3708      	adds	r7, #8
 8011f52:	46bd      	mov	sp, r7
 8011f54:	bd80      	pop	{r7, pc}

08011f56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011f56:	b480      	push	{r7}
 8011f58:	b083      	sub	sp, #12
 8011f5a:	af00      	add	r7, sp, #0
 8011f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011f5e:	bf00      	nop
 8011f60:	370c      	adds	r7, #12
 8011f62:	46bd      	mov	sp, r7
 8011f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f68:	4770      	bx	lr
	...

08011f6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011f6c:	b580      	push	{r7, lr}
 8011f6e:	b084      	sub	sp, #16
 8011f70:	af00      	add	r7, sp, #0
 8011f72:	6078      	str	r0, [r7, #4]
 8011f74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8011f76:	683b      	ldr	r3, [r7, #0]
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d109      	bne.n	8011f90 <HAL_TIM_PWM_Start+0x24>
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011f82:	b2db      	uxtb	r3, r3
 8011f84:	2b01      	cmp	r3, #1
 8011f86:	bf14      	ite	ne
 8011f88:	2301      	movne	r3, #1
 8011f8a:	2300      	moveq	r3, #0
 8011f8c:	b2db      	uxtb	r3, r3
 8011f8e:	e03c      	b.n	801200a <HAL_TIM_PWM_Start+0x9e>
 8011f90:	683b      	ldr	r3, [r7, #0]
 8011f92:	2b04      	cmp	r3, #4
 8011f94:	d109      	bne.n	8011faa <HAL_TIM_PWM_Start+0x3e>
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011f9c:	b2db      	uxtb	r3, r3
 8011f9e:	2b01      	cmp	r3, #1
 8011fa0:	bf14      	ite	ne
 8011fa2:	2301      	movne	r3, #1
 8011fa4:	2300      	moveq	r3, #0
 8011fa6:	b2db      	uxtb	r3, r3
 8011fa8:	e02f      	b.n	801200a <HAL_TIM_PWM_Start+0x9e>
 8011faa:	683b      	ldr	r3, [r7, #0]
 8011fac:	2b08      	cmp	r3, #8
 8011fae:	d109      	bne.n	8011fc4 <HAL_TIM_PWM_Start+0x58>
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011fb6:	b2db      	uxtb	r3, r3
 8011fb8:	2b01      	cmp	r3, #1
 8011fba:	bf14      	ite	ne
 8011fbc:	2301      	movne	r3, #1
 8011fbe:	2300      	moveq	r3, #0
 8011fc0:	b2db      	uxtb	r3, r3
 8011fc2:	e022      	b.n	801200a <HAL_TIM_PWM_Start+0x9e>
 8011fc4:	683b      	ldr	r3, [r7, #0]
 8011fc6:	2b0c      	cmp	r3, #12
 8011fc8:	d109      	bne.n	8011fde <HAL_TIM_PWM_Start+0x72>
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011fd0:	b2db      	uxtb	r3, r3
 8011fd2:	2b01      	cmp	r3, #1
 8011fd4:	bf14      	ite	ne
 8011fd6:	2301      	movne	r3, #1
 8011fd8:	2300      	moveq	r3, #0
 8011fda:	b2db      	uxtb	r3, r3
 8011fdc:	e015      	b.n	801200a <HAL_TIM_PWM_Start+0x9e>
 8011fde:	683b      	ldr	r3, [r7, #0]
 8011fe0:	2b10      	cmp	r3, #16
 8011fe2:	d109      	bne.n	8011ff8 <HAL_TIM_PWM_Start+0x8c>
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011fea:	b2db      	uxtb	r3, r3
 8011fec:	2b01      	cmp	r3, #1
 8011fee:	bf14      	ite	ne
 8011ff0:	2301      	movne	r3, #1
 8011ff2:	2300      	moveq	r3, #0
 8011ff4:	b2db      	uxtb	r3, r3
 8011ff6:	e008      	b.n	801200a <HAL_TIM_PWM_Start+0x9e>
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011ffe:	b2db      	uxtb	r3, r3
 8012000:	2b01      	cmp	r3, #1
 8012002:	bf14      	ite	ne
 8012004:	2301      	movne	r3, #1
 8012006:	2300      	moveq	r3, #0
 8012008:	b2db      	uxtb	r3, r3
 801200a:	2b00      	cmp	r3, #0
 801200c:	d001      	beq.n	8012012 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 801200e:	2301      	movs	r3, #1
 8012010:	e0ab      	b.n	801216a <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012012:	683b      	ldr	r3, [r7, #0]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d104      	bne.n	8012022 <HAL_TIM_PWM_Start+0xb6>
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	2202      	movs	r2, #2
 801201c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012020:	e023      	b.n	801206a <HAL_TIM_PWM_Start+0xfe>
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	2b04      	cmp	r3, #4
 8012026:	d104      	bne.n	8012032 <HAL_TIM_PWM_Start+0xc6>
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	2202      	movs	r2, #2
 801202c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012030:	e01b      	b.n	801206a <HAL_TIM_PWM_Start+0xfe>
 8012032:	683b      	ldr	r3, [r7, #0]
 8012034:	2b08      	cmp	r3, #8
 8012036:	d104      	bne.n	8012042 <HAL_TIM_PWM_Start+0xd6>
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	2202      	movs	r2, #2
 801203c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012040:	e013      	b.n	801206a <HAL_TIM_PWM_Start+0xfe>
 8012042:	683b      	ldr	r3, [r7, #0]
 8012044:	2b0c      	cmp	r3, #12
 8012046:	d104      	bne.n	8012052 <HAL_TIM_PWM_Start+0xe6>
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	2202      	movs	r2, #2
 801204c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012050:	e00b      	b.n	801206a <HAL_TIM_PWM_Start+0xfe>
 8012052:	683b      	ldr	r3, [r7, #0]
 8012054:	2b10      	cmp	r3, #16
 8012056:	d104      	bne.n	8012062 <HAL_TIM_PWM_Start+0xf6>
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	2202      	movs	r2, #2
 801205c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012060:	e003      	b.n	801206a <HAL_TIM_PWM_Start+0xfe>
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	2202      	movs	r2, #2
 8012066:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	681b      	ldr	r3, [r3, #0]
 801206e:	2201      	movs	r2, #1
 8012070:	6839      	ldr	r1, [r7, #0]
 8012072:	4618      	mov	r0, r3
 8012074:	f000 fff2 	bl	801305c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	4a3d      	ldr	r2, [pc, #244]	@ (8012174 <HAL_TIM_PWM_Start+0x208>)
 801207e:	4293      	cmp	r3, r2
 8012080:	d013      	beq.n	80120aa <HAL_TIM_PWM_Start+0x13e>
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	4a3c      	ldr	r2, [pc, #240]	@ (8012178 <HAL_TIM_PWM_Start+0x20c>)
 8012088:	4293      	cmp	r3, r2
 801208a:	d00e      	beq.n	80120aa <HAL_TIM_PWM_Start+0x13e>
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	4a3a      	ldr	r2, [pc, #232]	@ (801217c <HAL_TIM_PWM_Start+0x210>)
 8012092:	4293      	cmp	r3, r2
 8012094:	d009      	beq.n	80120aa <HAL_TIM_PWM_Start+0x13e>
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	4a39      	ldr	r2, [pc, #228]	@ (8012180 <HAL_TIM_PWM_Start+0x214>)
 801209c:	4293      	cmp	r3, r2
 801209e:	d004      	beq.n	80120aa <HAL_TIM_PWM_Start+0x13e>
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	4a37      	ldr	r2, [pc, #220]	@ (8012184 <HAL_TIM_PWM_Start+0x218>)
 80120a6:	4293      	cmp	r3, r2
 80120a8:	d101      	bne.n	80120ae <HAL_TIM_PWM_Start+0x142>
 80120aa:	2301      	movs	r3, #1
 80120ac:	e000      	b.n	80120b0 <HAL_TIM_PWM_Start+0x144>
 80120ae:	2300      	movs	r3, #0
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d007      	beq.n	80120c4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80120c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	4a2a      	ldr	r2, [pc, #168]	@ (8012174 <HAL_TIM_PWM_Start+0x208>)
 80120ca:	4293      	cmp	r3, r2
 80120cc:	d02c      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80120d6:	d027      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	4a2a      	ldr	r2, [pc, #168]	@ (8012188 <HAL_TIM_PWM_Start+0x21c>)
 80120de:	4293      	cmp	r3, r2
 80120e0:	d022      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	4a29      	ldr	r2, [pc, #164]	@ (801218c <HAL_TIM_PWM_Start+0x220>)
 80120e8:	4293      	cmp	r3, r2
 80120ea:	d01d      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	4a27      	ldr	r2, [pc, #156]	@ (8012190 <HAL_TIM_PWM_Start+0x224>)
 80120f2:	4293      	cmp	r3, r2
 80120f4:	d018      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	4a1f      	ldr	r2, [pc, #124]	@ (8012178 <HAL_TIM_PWM_Start+0x20c>)
 80120fc:	4293      	cmp	r3, r2
 80120fe:	d013      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	4a23      	ldr	r2, [pc, #140]	@ (8012194 <HAL_TIM_PWM_Start+0x228>)
 8012106:	4293      	cmp	r3, r2
 8012108:	d00e      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	4a1b      	ldr	r2, [pc, #108]	@ (801217c <HAL_TIM_PWM_Start+0x210>)
 8012110:	4293      	cmp	r3, r2
 8012112:	d009      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	4a1f      	ldr	r2, [pc, #124]	@ (8012198 <HAL_TIM_PWM_Start+0x22c>)
 801211a:	4293      	cmp	r3, r2
 801211c:	d004      	beq.n	8012128 <HAL_TIM_PWM_Start+0x1bc>
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	4a1e      	ldr	r2, [pc, #120]	@ (801219c <HAL_TIM_PWM_Start+0x230>)
 8012124:	4293      	cmp	r3, r2
 8012126:	d115      	bne.n	8012154 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	689a      	ldr	r2, [r3, #8]
 801212e:	4b1c      	ldr	r3, [pc, #112]	@ (80121a0 <HAL_TIM_PWM_Start+0x234>)
 8012130:	4013      	ands	r3, r2
 8012132:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	2b06      	cmp	r3, #6
 8012138:	d015      	beq.n	8012166 <HAL_TIM_PWM_Start+0x1fa>
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012140:	d011      	beq.n	8012166 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	681a      	ldr	r2, [r3, #0]
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	f042 0201 	orr.w	r2, r2, #1
 8012150:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012152:	e008      	b.n	8012166 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	681a      	ldr	r2, [r3, #0]
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	681b      	ldr	r3, [r3, #0]
 801215e:	f042 0201 	orr.w	r2, r2, #1
 8012162:	601a      	str	r2, [r3, #0]
 8012164:	e000      	b.n	8012168 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012166:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012168:	2300      	movs	r3, #0
}
 801216a:	4618      	mov	r0, r3
 801216c:	3710      	adds	r7, #16
 801216e:	46bd      	mov	sp, r7
 8012170:	bd80      	pop	{r7, pc}
 8012172:	bf00      	nop
 8012174:	40010000 	.word	0x40010000
 8012178:	40010400 	.word	0x40010400
 801217c:	40014000 	.word	0x40014000
 8012180:	40014400 	.word	0x40014400
 8012184:	40014800 	.word	0x40014800
 8012188:	40000400 	.word	0x40000400
 801218c:	40000800 	.word	0x40000800
 8012190:	40000c00 	.word	0x40000c00
 8012194:	40001800 	.word	0x40001800
 8012198:	4000e000 	.word	0x4000e000
 801219c:	4000e400 	.word	0x4000e400
 80121a0:	00010007 	.word	0x00010007

080121a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80121a4:	b580      	push	{r7, lr}
 80121a6:	b084      	sub	sp, #16
 80121a8:	af00      	add	r7, sp, #0
 80121aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	68db      	ldr	r3, [r3, #12]
 80121b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	691b      	ldr	r3, [r3, #16]
 80121ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80121bc:	68bb      	ldr	r3, [r7, #8]
 80121be:	f003 0302 	and.w	r3, r3, #2
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d020      	beq.n	8012208 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80121c6:	68fb      	ldr	r3, [r7, #12]
 80121c8:	f003 0302 	and.w	r3, r3, #2
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d01b      	beq.n	8012208 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	f06f 0202 	mvn.w	r2, #2
 80121d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	2201      	movs	r2, #1
 80121de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	699b      	ldr	r3, [r3, #24]
 80121e6:	f003 0303 	and.w	r3, r3, #3
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d003      	beq.n	80121f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80121ee:	6878      	ldr	r0, [r7, #4]
 80121f0:	f000 faf6 	bl	80127e0 <HAL_TIM_IC_CaptureCallback>
 80121f4:	e005      	b.n	8012202 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80121f6:	6878      	ldr	r0, [r7, #4]
 80121f8:	f000 fae8 	bl	80127cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80121fc:	6878      	ldr	r0, [r7, #4]
 80121fe:	f000 faf9 	bl	80127f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	2200      	movs	r2, #0
 8012206:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012208:	68bb      	ldr	r3, [r7, #8]
 801220a:	f003 0304 	and.w	r3, r3, #4
 801220e:	2b00      	cmp	r3, #0
 8012210:	d020      	beq.n	8012254 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	f003 0304 	and.w	r3, r3, #4
 8012218:	2b00      	cmp	r3, #0
 801221a:	d01b      	beq.n	8012254 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	f06f 0204 	mvn.w	r2, #4
 8012224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	2202      	movs	r2, #2
 801222a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	699b      	ldr	r3, [r3, #24]
 8012232:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012236:	2b00      	cmp	r3, #0
 8012238:	d003      	beq.n	8012242 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801223a:	6878      	ldr	r0, [r7, #4]
 801223c:	f000 fad0 	bl	80127e0 <HAL_TIM_IC_CaptureCallback>
 8012240:	e005      	b.n	801224e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012242:	6878      	ldr	r0, [r7, #4]
 8012244:	f000 fac2 	bl	80127cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012248:	6878      	ldr	r0, [r7, #4]
 801224a:	f000 fad3 	bl	80127f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	2200      	movs	r2, #0
 8012252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012254:	68bb      	ldr	r3, [r7, #8]
 8012256:	f003 0308 	and.w	r3, r3, #8
 801225a:	2b00      	cmp	r3, #0
 801225c:	d020      	beq.n	80122a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	f003 0308 	and.w	r3, r3, #8
 8012264:	2b00      	cmp	r3, #0
 8012266:	d01b      	beq.n	80122a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	f06f 0208 	mvn.w	r2, #8
 8012270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2204      	movs	r2, #4
 8012276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	69db      	ldr	r3, [r3, #28]
 801227e:	f003 0303 	and.w	r3, r3, #3
 8012282:	2b00      	cmp	r3, #0
 8012284:	d003      	beq.n	801228e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012286:	6878      	ldr	r0, [r7, #4]
 8012288:	f000 faaa 	bl	80127e0 <HAL_TIM_IC_CaptureCallback>
 801228c:	e005      	b.n	801229a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801228e:	6878      	ldr	r0, [r7, #4]
 8012290:	f000 fa9c 	bl	80127cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012294:	6878      	ldr	r0, [r7, #4]
 8012296:	f000 faad 	bl	80127f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	2200      	movs	r2, #0
 801229e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80122a0:	68bb      	ldr	r3, [r7, #8]
 80122a2:	f003 0310 	and.w	r3, r3, #16
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d020      	beq.n	80122ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	f003 0310 	and.w	r3, r3, #16
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d01b      	beq.n	80122ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	f06f 0210 	mvn.w	r2, #16
 80122bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2208      	movs	r2, #8
 80122c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	69db      	ldr	r3, [r3, #28]
 80122ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d003      	beq.n	80122da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122d2:	6878      	ldr	r0, [r7, #4]
 80122d4:	f000 fa84 	bl	80127e0 <HAL_TIM_IC_CaptureCallback>
 80122d8:	e005      	b.n	80122e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80122da:	6878      	ldr	r0, [r7, #4]
 80122dc:	f000 fa76 	bl	80127cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122e0:	6878      	ldr	r0, [r7, #4]
 80122e2:	f000 fa87 	bl	80127f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	2200      	movs	r2, #0
 80122ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80122ec:	68bb      	ldr	r3, [r7, #8]
 80122ee:	f003 0301 	and.w	r3, r3, #1
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d00c      	beq.n	8012310 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	f003 0301 	and.w	r3, r3, #1
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d007      	beq.n	8012310 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	f06f 0201 	mvn.w	r2, #1
 8012308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f7f0 fe44 	bl	8002f98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8012310:	68bb      	ldr	r3, [r7, #8]
 8012312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012316:	2b00      	cmp	r3, #0
 8012318:	d104      	bne.n	8012324 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801231a:	68bb      	ldr	r3, [r7, #8]
 801231c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8012320:	2b00      	cmp	r3, #0
 8012322:	d00c      	beq.n	801233e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801232a:	2b00      	cmp	r3, #0
 801232c:	d007      	beq.n	801233e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8012336:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012338:	6878      	ldr	r0, [r7, #4]
 801233a:	f000 ffe7 	bl	801330c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801233e:	68bb      	ldr	r3, [r7, #8]
 8012340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012344:	2b00      	cmp	r3, #0
 8012346:	d00c      	beq.n	8012362 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012348:	68fb      	ldr	r3, [r7, #12]
 801234a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801234e:	2b00      	cmp	r3, #0
 8012350:	d007      	beq.n	8012362 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801235a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801235c:	6878      	ldr	r0, [r7, #4]
 801235e:	f000 ffdf 	bl	8013320 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8012362:	68bb      	ldr	r3, [r7, #8]
 8012364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012368:	2b00      	cmp	r3, #0
 801236a:	d00c      	beq.n	8012386 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012372:	2b00      	cmp	r3, #0
 8012374:	d007      	beq.n	8012386 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	681b      	ldr	r3, [r3, #0]
 801237a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801237e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8012380:	6878      	ldr	r0, [r7, #4]
 8012382:	f000 fa41 	bl	8012808 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8012386:	68bb      	ldr	r3, [r7, #8]
 8012388:	f003 0320 	and.w	r3, r3, #32
 801238c:	2b00      	cmp	r3, #0
 801238e:	d00c      	beq.n	80123aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	f003 0320 	and.w	r3, r3, #32
 8012396:	2b00      	cmp	r3, #0
 8012398:	d007      	beq.n	80123aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	f06f 0220 	mvn.w	r2, #32
 80123a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80123a4:	6878      	ldr	r0, [r7, #4]
 80123a6:	f000 ffa7 	bl	80132f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80123aa:	bf00      	nop
 80123ac:	3710      	adds	r7, #16
 80123ae:	46bd      	mov	sp, r7
 80123b0:	bd80      	pop	{r7, pc}
	...

080123b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b086      	sub	sp, #24
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	60f8      	str	r0, [r7, #12]
 80123bc:	60b9      	str	r1, [r7, #8]
 80123be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80123c0:	2300      	movs	r3, #0
 80123c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80123ca:	2b01      	cmp	r3, #1
 80123cc:	d101      	bne.n	80123d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80123ce:	2302      	movs	r3, #2
 80123d0:	e0ff      	b.n	80125d2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	2201      	movs	r2, #1
 80123d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	2b14      	cmp	r3, #20
 80123de:	f200 80f0 	bhi.w	80125c2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80123e2:	a201      	add	r2, pc, #4	@ (adr r2, 80123e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80123e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123e8:	0801243d 	.word	0x0801243d
 80123ec:	080125c3 	.word	0x080125c3
 80123f0:	080125c3 	.word	0x080125c3
 80123f4:	080125c3 	.word	0x080125c3
 80123f8:	0801247d 	.word	0x0801247d
 80123fc:	080125c3 	.word	0x080125c3
 8012400:	080125c3 	.word	0x080125c3
 8012404:	080125c3 	.word	0x080125c3
 8012408:	080124bf 	.word	0x080124bf
 801240c:	080125c3 	.word	0x080125c3
 8012410:	080125c3 	.word	0x080125c3
 8012414:	080125c3 	.word	0x080125c3
 8012418:	080124ff 	.word	0x080124ff
 801241c:	080125c3 	.word	0x080125c3
 8012420:	080125c3 	.word	0x080125c3
 8012424:	080125c3 	.word	0x080125c3
 8012428:	08012541 	.word	0x08012541
 801242c:	080125c3 	.word	0x080125c3
 8012430:	080125c3 	.word	0x080125c3
 8012434:	080125c3 	.word	0x080125c3
 8012438:	08012581 	.word	0x08012581
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	68b9      	ldr	r1, [r7, #8]
 8012442:	4618      	mov	r0, r3
 8012444:	f000 fa96 	bl	8012974 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	699a      	ldr	r2, [r3, #24]
 801244e:	68fb      	ldr	r3, [r7, #12]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	f042 0208 	orr.w	r2, r2, #8
 8012456:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	699a      	ldr	r2, [r3, #24]
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	f022 0204 	bic.w	r2, r2, #4
 8012466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012468:	68fb      	ldr	r3, [r7, #12]
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	6999      	ldr	r1, [r3, #24]
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	691a      	ldr	r2, [r3, #16]
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	430a      	orrs	r2, r1
 8012478:	619a      	str	r2, [r3, #24]
      break;
 801247a:	e0a5      	b.n	80125c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	68b9      	ldr	r1, [r7, #8]
 8012482:	4618      	mov	r0, r3
 8012484:	f000 fb06 	bl	8012a94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012488:	68fb      	ldr	r3, [r7, #12]
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	699a      	ldr	r2, [r3, #24]
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012496:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012498:	68fb      	ldr	r3, [r7, #12]
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	699a      	ldr	r2, [r3, #24]
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80124a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80124a8:	68fb      	ldr	r3, [r7, #12]
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	6999      	ldr	r1, [r3, #24]
 80124ae:	68bb      	ldr	r3, [r7, #8]
 80124b0:	691b      	ldr	r3, [r3, #16]
 80124b2:	021a      	lsls	r2, r3, #8
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	430a      	orrs	r2, r1
 80124ba:	619a      	str	r2, [r3, #24]
      break;
 80124bc:	e084      	b.n	80125c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80124be:	68fb      	ldr	r3, [r7, #12]
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	68b9      	ldr	r1, [r7, #8]
 80124c4:	4618      	mov	r0, r3
 80124c6:	f000 fb6f 	bl	8012ba8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	69da      	ldr	r2, [r3, #28]
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	f042 0208 	orr.w	r2, r2, #8
 80124d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	69da      	ldr	r2, [r3, #28]
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	f022 0204 	bic.w	r2, r2, #4
 80124e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	69d9      	ldr	r1, [r3, #28]
 80124f0:	68bb      	ldr	r3, [r7, #8]
 80124f2:	691a      	ldr	r2, [r3, #16]
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	430a      	orrs	r2, r1
 80124fa:	61da      	str	r2, [r3, #28]
      break;
 80124fc:	e064      	b.n	80125c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	68b9      	ldr	r1, [r7, #8]
 8012504:	4618      	mov	r0, r3
 8012506:	f000 fbd7 	bl	8012cb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	69da      	ldr	r2, [r3, #28]
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012518:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	69da      	ldr	r2, [r3, #28]
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012528:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	69d9      	ldr	r1, [r3, #28]
 8012530:	68bb      	ldr	r3, [r7, #8]
 8012532:	691b      	ldr	r3, [r3, #16]
 8012534:	021a      	lsls	r2, r3, #8
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	430a      	orrs	r2, r1
 801253c:	61da      	str	r2, [r3, #28]
      break;
 801253e:	e043      	b.n	80125c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8012540:	68fb      	ldr	r3, [r7, #12]
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	68b9      	ldr	r1, [r7, #8]
 8012546:	4618      	mov	r0, r3
 8012548:	f000 fc20 	bl	8012d8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	f042 0208 	orr.w	r2, r2, #8
 801255a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	f022 0204 	bic.w	r2, r2, #4
 801256a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	681b      	ldr	r3, [r3, #0]
 8012570:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8012572:	68bb      	ldr	r3, [r7, #8]
 8012574:	691a      	ldr	r2, [r3, #16]
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	430a      	orrs	r2, r1
 801257c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801257e:	e023      	b.n	80125c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	68b9      	ldr	r1, [r7, #8]
 8012586:	4618      	mov	r0, r3
 8012588:	f000 fc64 	bl	8012e54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 801258c:	68fb      	ldr	r3, [r7, #12]
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	681b      	ldr	r3, [r3, #0]
 8012596:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801259a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80125aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80125b2:	68bb      	ldr	r3, [r7, #8]
 80125b4:	691b      	ldr	r3, [r3, #16]
 80125b6:	021a      	lsls	r2, r3, #8
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	430a      	orrs	r2, r1
 80125be:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80125c0:	e002      	b.n	80125c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80125c2:	2301      	movs	r3, #1
 80125c4:	75fb      	strb	r3, [r7, #23]
      break;
 80125c6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80125c8:	68fb      	ldr	r3, [r7, #12]
 80125ca:	2200      	movs	r2, #0
 80125cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80125d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80125d2:	4618      	mov	r0, r3
 80125d4:	3718      	adds	r7, #24
 80125d6:	46bd      	mov	sp, r7
 80125d8:	bd80      	pop	{r7, pc}
 80125da:	bf00      	nop

080125dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80125dc:	b580      	push	{r7, lr}
 80125de:	b084      	sub	sp, #16
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
 80125e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80125e6:	2300      	movs	r3, #0
 80125e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80125f0:	2b01      	cmp	r3, #1
 80125f2:	d101      	bne.n	80125f8 <HAL_TIM_ConfigClockSource+0x1c>
 80125f4:	2302      	movs	r3, #2
 80125f6:	e0dc      	b.n	80127b2 <HAL_TIM_ConfigClockSource+0x1d6>
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	2201      	movs	r2, #1
 80125fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	2202      	movs	r2, #2
 8012604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	689b      	ldr	r3, [r3, #8]
 801260e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012610:	68ba      	ldr	r2, [r7, #8]
 8012612:	4b6a      	ldr	r3, [pc, #424]	@ (80127bc <HAL_TIM_ConfigClockSource+0x1e0>)
 8012614:	4013      	ands	r3, r2
 8012616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012618:	68bb      	ldr	r3, [r7, #8]
 801261a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801261e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	681b      	ldr	r3, [r3, #0]
 8012624:	68ba      	ldr	r2, [r7, #8]
 8012626:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012628:	683b      	ldr	r3, [r7, #0]
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	4a64      	ldr	r2, [pc, #400]	@ (80127c0 <HAL_TIM_ConfigClockSource+0x1e4>)
 801262e:	4293      	cmp	r3, r2
 8012630:	f000 80a9 	beq.w	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 8012634:	4a62      	ldr	r2, [pc, #392]	@ (80127c0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8012636:	4293      	cmp	r3, r2
 8012638:	f200 80ae 	bhi.w	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 801263c:	4a61      	ldr	r2, [pc, #388]	@ (80127c4 <HAL_TIM_ConfigClockSource+0x1e8>)
 801263e:	4293      	cmp	r3, r2
 8012640:	f000 80a1 	beq.w	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 8012644:	4a5f      	ldr	r2, [pc, #380]	@ (80127c4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8012646:	4293      	cmp	r3, r2
 8012648:	f200 80a6 	bhi.w	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 801264c:	4a5e      	ldr	r2, [pc, #376]	@ (80127c8 <HAL_TIM_ConfigClockSource+0x1ec>)
 801264e:	4293      	cmp	r3, r2
 8012650:	f000 8099 	beq.w	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 8012654:	4a5c      	ldr	r2, [pc, #368]	@ (80127c8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8012656:	4293      	cmp	r3, r2
 8012658:	f200 809e 	bhi.w	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 801265c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012660:	f000 8091 	beq.w	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 8012664:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012668:	f200 8096 	bhi.w	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 801266c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012670:	f000 8089 	beq.w	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 8012674:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012678:	f200 808e 	bhi.w	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 801267c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012680:	d03e      	beq.n	8012700 <HAL_TIM_ConfigClockSource+0x124>
 8012682:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012686:	f200 8087 	bhi.w	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 801268a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801268e:	f000 8086 	beq.w	801279e <HAL_TIM_ConfigClockSource+0x1c2>
 8012692:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012696:	d87f      	bhi.n	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 8012698:	2b70      	cmp	r3, #112	@ 0x70
 801269a:	d01a      	beq.n	80126d2 <HAL_TIM_ConfigClockSource+0xf6>
 801269c:	2b70      	cmp	r3, #112	@ 0x70
 801269e:	d87b      	bhi.n	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 80126a0:	2b60      	cmp	r3, #96	@ 0x60
 80126a2:	d050      	beq.n	8012746 <HAL_TIM_ConfigClockSource+0x16a>
 80126a4:	2b60      	cmp	r3, #96	@ 0x60
 80126a6:	d877      	bhi.n	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 80126a8:	2b50      	cmp	r3, #80	@ 0x50
 80126aa:	d03c      	beq.n	8012726 <HAL_TIM_ConfigClockSource+0x14a>
 80126ac:	2b50      	cmp	r3, #80	@ 0x50
 80126ae:	d873      	bhi.n	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 80126b0:	2b40      	cmp	r3, #64	@ 0x40
 80126b2:	d058      	beq.n	8012766 <HAL_TIM_ConfigClockSource+0x18a>
 80126b4:	2b40      	cmp	r3, #64	@ 0x40
 80126b6:	d86f      	bhi.n	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 80126b8:	2b30      	cmp	r3, #48	@ 0x30
 80126ba:	d064      	beq.n	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 80126bc:	2b30      	cmp	r3, #48	@ 0x30
 80126be:	d86b      	bhi.n	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 80126c0:	2b20      	cmp	r3, #32
 80126c2:	d060      	beq.n	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 80126c4:	2b20      	cmp	r3, #32
 80126c6:	d867      	bhi.n	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d05c      	beq.n	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 80126cc:	2b10      	cmp	r3, #16
 80126ce:	d05a      	beq.n	8012786 <HAL_TIM_ConfigClockSource+0x1aa>
 80126d0:	e062      	b.n	8012798 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126d6:	683b      	ldr	r3, [r7, #0]
 80126d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126da:	683b      	ldr	r3, [r7, #0]
 80126dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80126e2:	f000 fc9b 	bl	801301c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	689b      	ldr	r3, [r3, #8]
 80126ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80126ee:	68bb      	ldr	r3, [r7, #8]
 80126f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80126f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	68ba      	ldr	r2, [r7, #8]
 80126fc:	609a      	str	r2, [r3, #8]
      break;
 80126fe:	e04f      	b.n	80127a0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012704:	683b      	ldr	r3, [r7, #0]
 8012706:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012708:	683b      	ldr	r3, [r7, #0]
 801270a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801270c:	683b      	ldr	r3, [r7, #0]
 801270e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012710:	f000 fc84 	bl	801301c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	689a      	ldr	r2, [r3, #8]
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	681b      	ldr	r3, [r3, #0]
 801271e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8012722:	609a      	str	r2, [r3, #8]
      break;
 8012724:	e03c      	b.n	80127a0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801272a:	683b      	ldr	r3, [r7, #0]
 801272c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801272e:	683b      	ldr	r3, [r7, #0]
 8012730:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012732:	461a      	mov	r2, r3
 8012734:	f000 fbf4 	bl	8012f20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	681b      	ldr	r3, [r3, #0]
 801273c:	2150      	movs	r1, #80	@ 0x50
 801273e:	4618      	mov	r0, r3
 8012740:	f000 fc4e 	bl	8012fe0 <TIM_ITRx_SetConfig>
      break;
 8012744:	e02c      	b.n	80127a0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801274a:	683b      	ldr	r3, [r7, #0]
 801274c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801274e:	683b      	ldr	r3, [r7, #0]
 8012750:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012752:	461a      	mov	r2, r3
 8012754:	f000 fc13 	bl	8012f7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	2160      	movs	r1, #96	@ 0x60
 801275e:	4618      	mov	r0, r3
 8012760:	f000 fc3e 	bl	8012fe0 <TIM_ITRx_SetConfig>
      break;
 8012764:	e01c      	b.n	80127a0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801276a:	683b      	ldr	r3, [r7, #0]
 801276c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801276e:	683b      	ldr	r3, [r7, #0]
 8012770:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012772:	461a      	mov	r2, r3
 8012774:	f000 fbd4 	bl	8012f20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	2140      	movs	r1, #64	@ 0x40
 801277e:	4618      	mov	r0, r3
 8012780:	f000 fc2e 	bl	8012fe0 <TIM_ITRx_SetConfig>
      break;
 8012784:	e00c      	b.n	80127a0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	681a      	ldr	r2, [r3, #0]
 801278a:	683b      	ldr	r3, [r7, #0]
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	4619      	mov	r1, r3
 8012790:	4610      	mov	r0, r2
 8012792:	f000 fc25 	bl	8012fe0 <TIM_ITRx_SetConfig>
      break;
 8012796:	e003      	b.n	80127a0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8012798:	2301      	movs	r3, #1
 801279a:	73fb      	strb	r3, [r7, #15]
      break;
 801279c:	e000      	b.n	80127a0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801279e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	2201      	movs	r2, #1
 80127a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	2200      	movs	r2, #0
 80127ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80127b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80127b2:	4618      	mov	r0, r3
 80127b4:	3710      	adds	r7, #16
 80127b6:	46bd      	mov	sp, r7
 80127b8:	bd80      	pop	{r7, pc}
 80127ba:	bf00      	nop
 80127bc:	ffceff88 	.word	0xffceff88
 80127c0:	00100040 	.word	0x00100040
 80127c4:	00100030 	.word	0x00100030
 80127c8:	00100020 	.word	0x00100020

080127cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80127cc:	b480      	push	{r7}
 80127ce:	b083      	sub	sp, #12
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80127d4:	bf00      	nop
 80127d6:	370c      	adds	r7, #12
 80127d8:	46bd      	mov	sp, r7
 80127da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127de:	4770      	bx	lr

080127e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80127e0:	b480      	push	{r7}
 80127e2:	b083      	sub	sp, #12
 80127e4:	af00      	add	r7, sp, #0
 80127e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80127e8:	bf00      	nop
 80127ea:	370c      	adds	r7, #12
 80127ec:	46bd      	mov	sp, r7
 80127ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f2:	4770      	bx	lr

080127f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80127f4:	b480      	push	{r7}
 80127f6:	b083      	sub	sp, #12
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80127fc:	bf00      	nop
 80127fe:	370c      	adds	r7, #12
 8012800:	46bd      	mov	sp, r7
 8012802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012806:	4770      	bx	lr

08012808 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012808:	b480      	push	{r7}
 801280a:	b083      	sub	sp, #12
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012810:	bf00      	nop
 8012812:	370c      	adds	r7, #12
 8012814:	46bd      	mov	sp, r7
 8012816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801281a:	4770      	bx	lr

0801281c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801281c:	b480      	push	{r7}
 801281e:	b085      	sub	sp, #20
 8012820:	af00      	add	r7, sp, #0
 8012822:	6078      	str	r0, [r7, #4]
 8012824:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	681b      	ldr	r3, [r3, #0]
 801282a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	4a47      	ldr	r2, [pc, #284]	@ (801294c <TIM_Base_SetConfig+0x130>)
 8012830:	4293      	cmp	r3, r2
 8012832:	d013      	beq.n	801285c <TIM_Base_SetConfig+0x40>
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801283a:	d00f      	beq.n	801285c <TIM_Base_SetConfig+0x40>
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	4a44      	ldr	r2, [pc, #272]	@ (8012950 <TIM_Base_SetConfig+0x134>)
 8012840:	4293      	cmp	r3, r2
 8012842:	d00b      	beq.n	801285c <TIM_Base_SetConfig+0x40>
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	4a43      	ldr	r2, [pc, #268]	@ (8012954 <TIM_Base_SetConfig+0x138>)
 8012848:	4293      	cmp	r3, r2
 801284a:	d007      	beq.n	801285c <TIM_Base_SetConfig+0x40>
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	4a42      	ldr	r2, [pc, #264]	@ (8012958 <TIM_Base_SetConfig+0x13c>)
 8012850:	4293      	cmp	r3, r2
 8012852:	d003      	beq.n	801285c <TIM_Base_SetConfig+0x40>
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	4a41      	ldr	r2, [pc, #260]	@ (801295c <TIM_Base_SetConfig+0x140>)
 8012858:	4293      	cmp	r3, r2
 801285a:	d108      	bne.n	801286e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012862:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012864:	683b      	ldr	r3, [r7, #0]
 8012866:	685b      	ldr	r3, [r3, #4]
 8012868:	68fa      	ldr	r2, [r7, #12]
 801286a:	4313      	orrs	r3, r2
 801286c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	4a36      	ldr	r2, [pc, #216]	@ (801294c <TIM_Base_SetConfig+0x130>)
 8012872:	4293      	cmp	r3, r2
 8012874:	d027      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801287c:	d023      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	4a33      	ldr	r2, [pc, #204]	@ (8012950 <TIM_Base_SetConfig+0x134>)
 8012882:	4293      	cmp	r3, r2
 8012884:	d01f      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	4a32      	ldr	r2, [pc, #200]	@ (8012954 <TIM_Base_SetConfig+0x138>)
 801288a:	4293      	cmp	r3, r2
 801288c:	d01b      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	4a31      	ldr	r2, [pc, #196]	@ (8012958 <TIM_Base_SetConfig+0x13c>)
 8012892:	4293      	cmp	r3, r2
 8012894:	d017      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	4a30      	ldr	r2, [pc, #192]	@ (801295c <TIM_Base_SetConfig+0x140>)
 801289a:	4293      	cmp	r3, r2
 801289c:	d013      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	4a2f      	ldr	r2, [pc, #188]	@ (8012960 <TIM_Base_SetConfig+0x144>)
 80128a2:	4293      	cmp	r3, r2
 80128a4:	d00f      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	4a2e      	ldr	r2, [pc, #184]	@ (8012964 <TIM_Base_SetConfig+0x148>)
 80128aa:	4293      	cmp	r3, r2
 80128ac:	d00b      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	4a2d      	ldr	r2, [pc, #180]	@ (8012968 <TIM_Base_SetConfig+0x14c>)
 80128b2:	4293      	cmp	r3, r2
 80128b4:	d007      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	4a2c      	ldr	r2, [pc, #176]	@ (801296c <TIM_Base_SetConfig+0x150>)
 80128ba:	4293      	cmp	r3, r2
 80128bc:	d003      	beq.n	80128c6 <TIM_Base_SetConfig+0xaa>
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	4a2b      	ldr	r2, [pc, #172]	@ (8012970 <TIM_Base_SetConfig+0x154>)
 80128c2:	4293      	cmp	r3, r2
 80128c4:	d108      	bne.n	80128d8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80128cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80128ce:	683b      	ldr	r3, [r7, #0]
 80128d0:	68db      	ldr	r3, [r3, #12]
 80128d2:	68fa      	ldr	r2, [r7, #12]
 80128d4:	4313      	orrs	r3, r2
 80128d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80128d8:	68fb      	ldr	r3, [r7, #12]
 80128da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80128de:	683b      	ldr	r3, [r7, #0]
 80128e0:	695b      	ldr	r3, [r3, #20]
 80128e2:	4313      	orrs	r3, r2
 80128e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80128e6:	683b      	ldr	r3, [r7, #0]
 80128e8:	689a      	ldr	r2, [r3, #8]
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80128ee:	683b      	ldr	r3, [r7, #0]
 80128f0:	681a      	ldr	r2, [r3, #0]
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	4a14      	ldr	r2, [pc, #80]	@ (801294c <TIM_Base_SetConfig+0x130>)
 80128fa:	4293      	cmp	r3, r2
 80128fc:	d00f      	beq.n	801291e <TIM_Base_SetConfig+0x102>
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	4a16      	ldr	r2, [pc, #88]	@ (801295c <TIM_Base_SetConfig+0x140>)
 8012902:	4293      	cmp	r3, r2
 8012904:	d00b      	beq.n	801291e <TIM_Base_SetConfig+0x102>
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	4a15      	ldr	r2, [pc, #84]	@ (8012960 <TIM_Base_SetConfig+0x144>)
 801290a:	4293      	cmp	r3, r2
 801290c:	d007      	beq.n	801291e <TIM_Base_SetConfig+0x102>
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	4a14      	ldr	r2, [pc, #80]	@ (8012964 <TIM_Base_SetConfig+0x148>)
 8012912:	4293      	cmp	r3, r2
 8012914:	d003      	beq.n	801291e <TIM_Base_SetConfig+0x102>
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	4a13      	ldr	r2, [pc, #76]	@ (8012968 <TIM_Base_SetConfig+0x14c>)
 801291a:	4293      	cmp	r3, r2
 801291c:	d103      	bne.n	8012926 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801291e:	683b      	ldr	r3, [r7, #0]
 8012920:	691a      	ldr	r2, [r3, #16]
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	f043 0204 	orr.w	r2, r3, #4
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	2201      	movs	r2, #1
 8012936:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	68fa      	ldr	r2, [r7, #12]
 801293c:	601a      	str	r2, [r3, #0]
}
 801293e:	bf00      	nop
 8012940:	3714      	adds	r7, #20
 8012942:	46bd      	mov	sp, r7
 8012944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012948:	4770      	bx	lr
 801294a:	bf00      	nop
 801294c:	40010000 	.word	0x40010000
 8012950:	40000400 	.word	0x40000400
 8012954:	40000800 	.word	0x40000800
 8012958:	40000c00 	.word	0x40000c00
 801295c:	40010400 	.word	0x40010400
 8012960:	40014000 	.word	0x40014000
 8012964:	40014400 	.word	0x40014400
 8012968:	40014800 	.word	0x40014800
 801296c:	4000e000 	.word	0x4000e000
 8012970:	4000e400 	.word	0x4000e400

08012974 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012974:	b480      	push	{r7}
 8012976:	b087      	sub	sp, #28
 8012978:	af00      	add	r7, sp, #0
 801297a:	6078      	str	r0, [r7, #4]
 801297c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	6a1b      	ldr	r3, [r3, #32]
 8012982:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	6a1b      	ldr	r3, [r3, #32]
 8012988:	f023 0201 	bic.w	r2, r3, #1
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	685b      	ldr	r3, [r3, #4]
 8012994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	699b      	ldr	r3, [r3, #24]
 801299a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801299c:	68fa      	ldr	r2, [r7, #12]
 801299e:	4b37      	ldr	r3, [pc, #220]	@ (8012a7c <TIM_OC1_SetConfig+0x108>)
 80129a0:	4013      	ands	r3, r2
 80129a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	f023 0303 	bic.w	r3, r3, #3
 80129aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80129ac:	683b      	ldr	r3, [r7, #0]
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	68fa      	ldr	r2, [r7, #12]
 80129b2:	4313      	orrs	r3, r2
 80129b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80129b6:	697b      	ldr	r3, [r7, #20]
 80129b8:	f023 0302 	bic.w	r3, r3, #2
 80129bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80129be:	683b      	ldr	r3, [r7, #0]
 80129c0:	689b      	ldr	r3, [r3, #8]
 80129c2:	697a      	ldr	r2, [r7, #20]
 80129c4:	4313      	orrs	r3, r2
 80129c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	4a2d      	ldr	r2, [pc, #180]	@ (8012a80 <TIM_OC1_SetConfig+0x10c>)
 80129cc:	4293      	cmp	r3, r2
 80129ce:	d00f      	beq.n	80129f0 <TIM_OC1_SetConfig+0x7c>
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	4a2c      	ldr	r2, [pc, #176]	@ (8012a84 <TIM_OC1_SetConfig+0x110>)
 80129d4:	4293      	cmp	r3, r2
 80129d6:	d00b      	beq.n	80129f0 <TIM_OC1_SetConfig+0x7c>
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	4a2b      	ldr	r2, [pc, #172]	@ (8012a88 <TIM_OC1_SetConfig+0x114>)
 80129dc:	4293      	cmp	r3, r2
 80129de:	d007      	beq.n	80129f0 <TIM_OC1_SetConfig+0x7c>
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	4a2a      	ldr	r2, [pc, #168]	@ (8012a8c <TIM_OC1_SetConfig+0x118>)
 80129e4:	4293      	cmp	r3, r2
 80129e6:	d003      	beq.n	80129f0 <TIM_OC1_SetConfig+0x7c>
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	4a29      	ldr	r2, [pc, #164]	@ (8012a90 <TIM_OC1_SetConfig+0x11c>)
 80129ec:	4293      	cmp	r3, r2
 80129ee:	d10c      	bne.n	8012a0a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80129f0:	697b      	ldr	r3, [r7, #20]
 80129f2:	f023 0308 	bic.w	r3, r3, #8
 80129f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80129f8:	683b      	ldr	r3, [r7, #0]
 80129fa:	68db      	ldr	r3, [r3, #12]
 80129fc:	697a      	ldr	r2, [r7, #20]
 80129fe:	4313      	orrs	r3, r2
 8012a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012a02:	697b      	ldr	r3, [r7, #20]
 8012a04:	f023 0304 	bic.w	r3, r3, #4
 8012a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	4a1c      	ldr	r2, [pc, #112]	@ (8012a80 <TIM_OC1_SetConfig+0x10c>)
 8012a0e:	4293      	cmp	r3, r2
 8012a10:	d00f      	beq.n	8012a32 <TIM_OC1_SetConfig+0xbe>
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	4a1b      	ldr	r2, [pc, #108]	@ (8012a84 <TIM_OC1_SetConfig+0x110>)
 8012a16:	4293      	cmp	r3, r2
 8012a18:	d00b      	beq.n	8012a32 <TIM_OC1_SetConfig+0xbe>
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	4a1a      	ldr	r2, [pc, #104]	@ (8012a88 <TIM_OC1_SetConfig+0x114>)
 8012a1e:	4293      	cmp	r3, r2
 8012a20:	d007      	beq.n	8012a32 <TIM_OC1_SetConfig+0xbe>
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	4a19      	ldr	r2, [pc, #100]	@ (8012a8c <TIM_OC1_SetConfig+0x118>)
 8012a26:	4293      	cmp	r3, r2
 8012a28:	d003      	beq.n	8012a32 <TIM_OC1_SetConfig+0xbe>
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	4a18      	ldr	r2, [pc, #96]	@ (8012a90 <TIM_OC1_SetConfig+0x11c>)
 8012a2e:	4293      	cmp	r3, r2
 8012a30:	d111      	bne.n	8012a56 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012a32:	693b      	ldr	r3, [r7, #16]
 8012a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012a3a:	693b      	ldr	r3, [r7, #16]
 8012a3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012a42:	683b      	ldr	r3, [r7, #0]
 8012a44:	695b      	ldr	r3, [r3, #20]
 8012a46:	693a      	ldr	r2, [r7, #16]
 8012a48:	4313      	orrs	r3, r2
 8012a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012a4c:	683b      	ldr	r3, [r7, #0]
 8012a4e:	699b      	ldr	r3, [r3, #24]
 8012a50:	693a      	ldr	r2, [r7, #16]
 8012a52:	4313      	orrs	r3, r2
 8012a54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	693a      	ldr	r2, [r7, #16]
 8012a5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	68fa      	ldr	r2, [r7, #12]
 8012a60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012a62:	683b      	ldr	r3, [r7, #0]
 8012a64:	685a      	ldr	r2, [r3, #4]
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	697a      	ldr	r2, [r7, #20]
 8012a6e:	621a      	str	r2, [r3, #32]
}
 8012a70:	bf00      	nop
 8012a72:	371c      	adds	r7, #28
 8012a74:	46bd      	mov	sp, r7
 8012a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a7a:	4770      	bx	lr
 8012a7c:	fffeff8f 	.word	0xfffeff8f
 8012a80:	40010000 	.word	0x40010000
 8012a84:	40010400 	.word	0x40010400
 8012a88:	40014000 	.word	0x40014000
 8012a8c:	40014400 	.word	0x40014400
 8012a90:	40014800 	.word	0x40014800

08012a94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012a94:	b480      	push	{r7}
 8012a96:	b087      	sub	sp, #28
 8012a98:	af00      	add	r7, sp, #0
 8012a9a:	6078      	str	r0, [r7, #4]
 8012a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	6a1b      	ldr	r3, [r3, #32]
 8012aa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	6a1b      	ldr	r3, [r3, #32]
 8012aa8:	f023 0210 	bic.w	r2, r3, #16
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	685b      	ldr	r3, [r3, #4]
 8012ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	699b      	ldr	r3, [r3, #24]
 8012aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012abc:	68fa      	ldr	r2, [r7, #12]
 8012abe:	4b34      	ldr	r3, [pc, #208]	@ (8012b90 <TIM_OC2_SetConfig+0xfc>)
 8012ac0:	4013      	ands	r3, r2
 8012ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012aca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012acc:	683b      	ldr	r3, [r7, #0]
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	021b      	lsls	r3, r3, #8
 8012ad2:	68fa      	ldr	r2, [r7, #12]
 8012ad4:	4313      	orrs	r3, r2
 8012ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012ad8:	697b      	ldr	r3, [r7, #20]
 8012ada:	f023 0320 	bic.w	r3, r3, #32
 8012ade:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012ae0:	683b      	ldr	r3, [r7, #0]
 8012ae2:	689b      	ldr	r3, [r3, #8]
 8012ae4:	011b      	lsls	r3, r3, #4
 8012ae6:	697a      	ldr	r2, [r7, #20]
 8012ae8:	4313      	orrs	r3, r2
 8012aea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	4a29      	ldr	r2, [pc, #164]	@ (8012b94 <TIM_OC2_SetConfig+0x100>)
 8012af0:	4293      	cmp	r3, r2
 8012af2:	d003      	beq.n	8012afc <TIM_OC2_SetConfig+0x68>
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	4a28      	ldr	r2, [pc, #160]	@ (8012b98 <TIM_OC2_SetConfig+0x104>)
 8012af8:	4293      	cmp	r3, r2
 8012afa:	d10d      	bne.n	8012b18 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012afc:	697b      	ldr	r3, [r7, #20]
 8012afe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012b02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012b04:	683b      	ldr	r3, [r7, #0]
 8012b06:	68db      	ldr	r3, [r3, #12]
 8012b08:	011b      	lsls	r3, r3, #4
 8012b0a:	697a      	ldr	r2, [r7, #20]
 8012b0c:	4313      	orrs	r3, r2
 8012b0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012b10:	697b      	ldr	r3, [r7, #20]
 8012b12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012b16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8012b94 <TIM_OC2_SetConfig+0x100>)
 8012b1c:	4293      	cmp	r3, r2
 8012b1e:	d00f      	beq.n	8012b40 <TIM_OC2_SetConfig+0xac>
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	4a1d      	ldr	r2, [pc, #116]	@ (8012b98 <TIM_OC2_SetConfig+0x104>)
 8012b24:	4293      	cmp	r3, r2
 8012b26:	d00b      	beq.n	8012b40 <TIM_OC2_SetConfig+0xac>
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8012b9c <TIM_OC2_SetConfig+0x108>)
 8012b2c:	4293      	cmp	r3, r2
 8012b2e:	d007      	beq.n	8012b40 <TIM_OC2_SetConfig+0xac>
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	4a1b      	ldr	r2, [pc, #108]	@ (8012ba0 <TIM_OC2_SetConfig+0x10c>)
 8012b34:	4293      	cmp	r3, r2
 8012b36:	d003      	beq.n	8012b40 <TIM_OC2_SetConfig+0xac>
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	4a1a      	ldr	r2, [pc, #104]	@ (8012ba4 <TIM_OC2_SetConfig+0x110>)
 8012b3c:	4293      	cmp	r3, r2
 8012b3e:	d113      	bne.n	8012b68 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012b40:	693b      	ldr	r3, [r7, #16]
 8012b42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012b46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012b48:	693b      	ldr	r3, [r7, #16]
 8012b4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012b50:	683b      	ldr	r3, [r7, #0]
 8012b52:	695b      	ldr	r3, [r3, #20]
 8012b54:	009b      	lsls	r3, r3, #2
 8012b56:	693a      	ldr	r2, [r7, #16]
 8012b58:	4313      	orrs	r3, r2
 8012b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012b5c:	683b      	ldr	r3, [r7, #0]
 8012b5e:	699b      	ldr	r3, [r3, #24]
 8012b60:	009b      	lsls	r3, r3, #2
 8012b62:	693a      	ldr	r2, [r7, #16]
 8012b64:	4313      	orrs	r3, r2
 8012b66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	693a      	ldr	r2, [r7, #16]
 8012b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	68fa      	ldr	r2, [r7, #12]
 8012b72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012b74:	683b      	ldr	r3, [r7, #0]
 8012b76:	685a      	ldr	r2, [r3, #4]
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	697a      	ldr	r2, [r7, #20]
 8012b80:	621a      	str	r2, [r3, #32]
}
 8012b82:	bf00      	nop
 8012b84:	371c      	adds	r7, #28
 8012b86:	46bd      	mov	sp, r7
 8012b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b8c:	4770      	bx	lr
 8012b8e:	bf00      	nop
 8012b90:	feff8fff 	.word	0xfeff8fff
 8012b94:	40010000 	.word	0x40010000
 8012b98:	40010400 	.word	0x40010400
 8012b9c:	40014000 	.word	0x40014000
 8012ba0:	40014400 	.word	0x40014400
 8012ba4:	40014800 	.word	0x40014800

08012ba8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012ba8:	b480      	push	{r7}
 8012baa:	b087      	sub	sp, #28
 8012bac:	af00      	add	r7, sp, #0
 8012bae:	6078      	str	r0, [r7, #4]
 8012bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	6a1b      	ldr	r3, [r3, #32]
 8012bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	6a1b      	ldr	r3, [r3, #32]
 8012bbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	685b      	ldr	r3, [r3, #4]
 8012bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	69db      	ldr	r3, [r3, #28]
 8012bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012bd0:	68fa      	ldr	r2, [r7, #12]
 8012bd2:	4b33      	ldr	r3, [pc, #204]	@ (8012ca0 <TIM_OC3_SetConfig+0xf8>)
 8012bd4:	4013      	ands	r3, r2
 8012bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	f023 0303 	bic.w	r3, r3, #3
 8012bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012be0:	683b      	ldr	r3, [r7, #0]
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	68fa      	ldr	r2, [r7, #12]
 8012be6:	4313      	orrs	r3, r2
 8012be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012bf2:	683b      	ldr	r3, [r7, #0]
 8012bf4:	689b      	ldr	r3, [r3, #8]
 8012bf6:	021b      	lsls	r3, r3, #8
 8012bf8:	697a      	ldr	r2, [r7, #20]
 8012bfa:	4313      	orrs	r3, r2
 8012bfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	4a28      	ldr	r2, [pc, #160]	@ (8012ca4 <TIM_OC3_SetConfig+0xfc>)
 8012c02:	4293      	cmp	r3, r2
 8012c04:	d003      	beq.n	8012c0e <TIM_OC3_SetConfig+0x66>
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	4a27      	ldr	r2, [pc, #156]	@ (8012ca8 <TIM_OC3_SetConfig+0x100>)
 8012c0a:	4293      	cmp	r3, r2
 8012c0c:	d10d      	bne.n	8012c2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012c0e:	697b      	ldr	r3, [r7, #20]
 8012c10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012c14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012c16:	683b      	ldr	r3, [r7, #0]
 8012c18:	68db      	ldr	r3, [r3, #12]
 8012c1a:	021b      	lsls	r3, r3, #8
 8012c1c:	697a      	ldr	r2, [r7, #20]
 8012c1e:	4313      	orrs	r3, r2
 8012c20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012c22:	697b      	ldr	r3, [r7, #20]
 8012c24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012c28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	4a1d      	ldr	r2, [pc, #116]	@ (8012ca4 <TIM_OC3_SetConfig+0xfc>)
 8012c2e:	4293      	cmp	r3, r2
 8012c30:	d00f      	beq.n	8012c52 <TIM_OC3_SetConfig+0xaa>
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	4a1c      	ldr	r2, [pc, #112]	@ (8012ca8 <TIM_OC3_SetConfig+0x100>)
 8012c36:	4293      	cmp	r3, r2
 8012c38:	d00b      	beq.n	8012c52 <TIM_OC3_SetConfig+0xaa>
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8012cac <TIM_OC3_SetConfig+0x104>)
 8012c3e:	4293      	cmp	r3, r2
 8012c40:	d007      	beq.n	8012c52 <TIM_OC3_SetConfig+0xaa>
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	4a1a      	ldr	r2, [pc, #104]	@ (8012cb0 <TIM_OC3_SetConfig+0x108>)
 8012c46:	4293      	cmp	r3, r2
 8012c48:	d003      	beq.n	8012c52 <TIM_OC3_SetConfig+0xaa>
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	4a19      	ldr	r2, [pc, #100]	@ (8012cb4 <TIM_OC3_SetConfig+0x10c>)
 8012c4e:	4293      	cmp	r3, r2
 8012c50:	d113      	bne.n	8012c7a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012c52:	693b      	ldr	r3, [r7, #16]
 8012c54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012c58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012c5a:	693b      	ldr	r3, [r7, #16]
 8012c5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012c60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012c62:	683b      	ldr	r3, [r7, #0]
 8012c64:	695b      	ldr	r3, [r3, #20]
 8012c66:	011b      	lsls	r3, r3, #4
 8012c68:	693a      	ldr	r2, [r7, #16]
 8012c6a:	4313      	orrs	r3, r2
 8012c6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012c6e:	683b      	ldr	r3, [r7, #0]
 8012c70:	699b      	ldr	r3, [r3, #24]
 8012c72:	011b      	lsls	r3, r3, #4
 8012c74:	693a      	ldr	r2, [r7, #16]
 8012c76:	4313      	orrs	r3, r2
 8012c78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	693a      	ldr	r2, [r7, #16]
 8012c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	68fa      	ldr	r2, [r7, #12]
 8012c84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012c86:	683b      	ldr	r3, [r7, #0]
 8012c88:	685a      	ldr	r2, [r3, #4]
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	697a      	ldr	r2, [r7, #20]
 8012c92:	621a      	str	r2, [r3, #32]
}
 8012c94:	bf00      	nop
 8012c96:	371c      	adds	r7, #28
 8012c98:	46bd      	mov	sp, r7
 8012c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c9e:	4770      	bx	lr
 8012ca0:	fffeff8f 	.word	0xfffeff8f
 8012ca4:	40010000 	.word	0x40010000
 8012ca8:	40010400 	.word	0x40010400
 8012cac:	40014000 	.word	0x40014000
 8012cb0:	40014400 	.word	0x40014400
 8012cb4:	40014800 	.word	0x40014800

08012cb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012cb8:	b480      	push	{r7}
 8012cba:	b087      	sub	sp, #28
 8012cbc:	af00      	add	r7, sp, #0
 8012cbe:	6078      	str	r0, [r7, #4]
 8012cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	6a1b      	ldr	r3, [r3, #32]
 8012cc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	6a1b      	ldr	r3, [r3, #32]
 8012ccc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	685b      	ldr	r3, [r3, #4]
 8012cd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	69db      	ldr	r3, [r3, #28]
 8012cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012ce0:	68fa      	ldr	r2, [r7, #12]
 8012ce2:	4b24      	ldr	r3, [pc, #144]	@ (8012d74 <TIM_OC4_SetConfig+0xbc>)
 8012ce4:	4013      	ands	r3, r2
 8012ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012cee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012cf0:	683b      	ldr	r3, [r7, #0]
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	021b      	lsls	r3, r3, #8
 8012cf6:	68fa      	ldr	r2, [r7, #12]
 8012cf8:	4313      	orrs	r3, r2
 8012cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012cfc:	693b      	ldr	r3, [r7, #16]
 8012cfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012d02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012d04:	683b      	ldr	r3, [r7, #0]
 8012d06:	689b      	ldr	r3, [r3, #8]
 8012d08:	031b      	lsls	r3, r3, #12
 8012d0a:	693a      	ldr	r2, [r7, #16]
 8012d0c:	4313      	orrs	r3, r2
 8012d0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	4a19      	ldr	r2, [pc, #100]	@ (8012d78 <TIM_OC4_SetConfig+0xc0>)
 8012d14:	4293      	cmp	r3, r2
 8012d16:	d00f      	beq.n	8012d38 <TIM_OC4_SetConfig+0x80>
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	4a18      	ldr	r2, [pc, #96]	@ (8012d7c <TIM_OC4_SetConfig+0xc4>)
 8012d1c:	4293      	cmp	r3, r2
 8012d1e:	d00b      	beq.n	8012d38 <TIM_OC4_SetConfig+0x80>
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	4a17      	ldr	r2, [pc, #92]	@ (8012d80 <TIM_OC4_SetConfig+0xc8>)
 8012d24:	4293      	cmp	r3, r2
 8012d26:	d007      	beq.n	8012d38 <TIM_OC4_SetConfig+0x80>
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	4a16      	ldr	r2, [pc, #88]	@ (8012d84 <TIM_OC4_SetConfig+0xcc>)
 8012d2c:	4293      	cmp	r3, r2
 8012d2e:	d003      	beq.n	8012d38 <TIM_OC4_SetConfig+0x80>
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	4a15      	ldr	r2, [pc, #84]	@ (8012d88 <TIM_OC4_SetConfig+0xd0>)
 8012d34:	4293      	cmp	r3, r2
 8012d36:	d109      	bne.n	8012d4c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012d38:	697b      	ldr	r3, [r7, #20]
 8012d3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012d3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012d40:	683b      	ldr	r3, [r7, #0]
 8012d42:	695b      	ldr	r3, [r3, #20]
 8012d44:	019b      	lsls	r3, r3, #6
 8012d46:	697a      	ldr	r2, [r7, #20]
 8012d48:	4313      	orrs	r3, r2
 8012d4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	697a      	ldr	r2, [r7, #20]
 8012d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	68fa      	ldr	r2, [r7, #12]
 8012d56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012d58:	683b      	ldr	r3, [r7, #0]
 8012d5a:	685a      	ldr	r2, [r3, #4]
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	693a      	ldr	r2, [r7, #16]
 8012d64:	621a      	str	r2, [r3, #32]
}
 8012d66:	bf00      	nop
 8012d68:	371c      	adds	r7, #28
 8012d6a:	46bd      	mov	sp, r7
 8012d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d70:	4770      	bx	lr
 8012d72:	bf00      	nop
 8012d74:	feff8fff 	.word	0xfeff8fff
 8012d78:	40010000 	.word	0x40010000
 8012d7c:	40010400 	.word	0x40010400
 8012d80:	40014000 	.word	0x40014000
 8012d84:	40014400 	.word	0x40014400
 8012d88:	40014800 	.word	0x40014800

08012d8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012d8c:	b480      	push	{r7}
 8012d8e:	b087      	sub	sp, #28
 8012d90:	af00      	add	r7, sp, #0
 8012d92:	6078      	str	r0, [r7, #4]
 8012d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	6a1b      	ldr	r3, [r3, #32]
 8012d9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	6a1b      	ldr	r3, [r3, #32]
 8012da0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	685b      	ldr	r3, [r3, #4]
 8012dac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012db4:	68fa      	ldr	r2, [r7, #12]
 8012db6:	4b21      	ldr	r3, [pc, #132]	@ (8012e3c <TIM_OC5_SetConfig+0xb0>)
 8012db8:	4013      	ands	r3, r2
 8012dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012dbc:	683b      	ldr	r3, [r7, #0]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	68fa      	ldr	r2, [r7, #12]
 8012dc2:	4313      	orrs	r3, r2
 8012dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012dc6:	693b      	ldr	r3, [r7, #16]
 8012dc8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012dcc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012dce:	683b      	ldr	r3, [r7, #0]
 8012dd0:	689b      	ldr	r3, [r3, #8]
 8012dd2:	041b      	lsls	r3, r3, #16
 8012dd4:	693a      	ldr	r2, [r7, #16]
 8012dd6:	4313      	orrs	r3, r2
 8012dd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	4a18      	ldr	r2, [pc, #96]	@ (8012e40 <TIM_OC5_SetConfig+0xb4>)
 8012dde:	4293      	cmp	r3, r2
 8012de0:	d00f      	beq.n	8012e02 <TIM_OC5_SetConfig+0x76>
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	4a17      	ldr	r2, [pc, #92]	@ (8012e44 <TIM_OC5_SetConfig+0xb8>)
 8012de6:	4293      	cmp	r3, r2
 8012de8:	d00b      	beq.n	8012e02 <TIM_OC5_SetConfig+0x76>
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	4a16      	ldr	r2, [pc, #88]	@ (8012e48 <TIM_OC5_SetConfig+0xbc>)
 8012dee:	4293      	cmp	r3, r2
 8012df0:	d007      	beq.n	8012e02 <TIM_OC5_SetConfig+0x76>
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	4a15      	ldr	r2, [pc, #84]	@ (8012e4c <TIM_OC5_SetConfig+0xc0>)
 8012df6:	4293      	cmp	r3, r2
 8012df8:	d003      	beq.n	8012e02 <TIM_OC5_SetConfig+0x76>
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	4a14      	ldr	r2, [pc, #80]	@ (8012e50 <TIM_OC5_SetConfig+0xc4>)
 8012dfe:	4293      	cmp	r3, r2
 8012e00:	d109      	bne.n	8012e16 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8012e02:	697b      	ldr	r3, [r7, #20]
 8012e04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012e08:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8012e0a:	683b      	ldr	r3, [r7, #0]
 8012e0c:	695b      	ldr	r3, [r3, #20]
 8012e0e:	021b      	lsls	r3, r3, #8
 8012e10:	697a      	ldr	r2, [r7, #20]
 8012e12:	4313      	orrs	r3, r2
 8012e14:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	697a      	ldr	r2, [r7, #20]
 8012e1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	68fa      	ldr	r2, [r7, #12]
 8012e20:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8012e22:	683b      	ldr	r3, [r7, #0]
 8012e24:	685a      	ldr	r2, [r3, #4]
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	693a      	ldr	r2, [r7, #16]
 8012e2e:	621a      	str	r2, [r3, #32]
}
 8012e30:	bf00      	nop
 8012e32:	371c      	adds	r7, #28
 8012e34:	46bd      	mov	sp, r7
 8012e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e3a:	4770      	bx	lr
 8012e3c:	fffeff8f 	.word	0xfffeff8f
 8012e40:	40010000 	.word	0x40010000
 8012e44:	40010400 	.word	0x40010400
 8012e48:	40014000 	.word	0x40014000
 8012e4c:	40014400 	.word	0x40014400
 8012e50:	40014800 	.word	0x40014800

08012e54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012e54:	b480      	push	{r7}
 8012e56:	b087      	sub	sp, #28
 8012e58:	af00      	add	r7, sp, #0
 8012e5a:	6078      	str	r0, [r7, #4]
 8012e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	6a1b      	ldr	r3, [r3, #32]
 8012e62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	6a1b      	ldr	r3, [r3, #32]
 8012e68:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	685b      	ldr	r3, [r3, #4]
 8012e74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8012e7c:	68fa      	ldr	r2, [r7, #12]
 8012e7e:	4b22      	ldr	r3, [pc, #136]	@ (8012f08 <TIM_OC6_SetConfig+0xb4>)
 8012e80:	4013      	ands	r3, r2
 8012e82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012e84:	683b      	ldr	r3, [r7, #0]
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	021b      	lsls	r3, r3, #8
 8012e8a:	68fa      	ldr	r2, [r7, #12]
 8012e8c:	4313      	orrs	r3, r2
 8012e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8012e90:	693b      	ldr	r3, [r7, #16]
 8012e92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8012e96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8012e98:	683b      	ldr	r3, [r7, #0]
 8012e9a:	689b      	ldr	r3, [r3, #8]
 8012e9c:	051b      	lsls	r3, r3, #20
 8012e9e:	693a      	ldr	r2, [r7, #16]
 8012ea0:	4313      	orrs	r3, r2
 8012ea2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	4a19      	ldr	r2, [pc, #100]	@ (8012f0c <TIM_OC6_SetConfig+0xb8>)
 8012ea8:	4293      	cmp	r3, r2
 8012eaa:	d00f      	beq.n	8012ecc <TIM_OC6_SetConfig+0x78>
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	4a18      	ldr	r2, [pc, #96]	@ (8012f10 <TIM_OC6_SetConfig+0xbc>)
 8012eb0:	4293      	cmp	r3, r2
 8012eb2:	d00b      	beq.n	8012ecc <TIM_OC6_SetConfig+0x78>
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	4a17      	ldr	r2, [pc, #92]	@ (8012f14 <TIM_OC6_SetConfig+0xc0>)
 8012eb8:	4293      	cmp	r3, r2
 8012eba:	d007      	beq.n	8012ecc <TIM_OC6_SetConfig+0x78>
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	4a16      	ldr	r2, [pc, #88]	@ (8012f18 <TIM_OC6_SetConfig+0xc4>)
 8012ec0:	4293      	cmp	r3, r2
 8012ec2:	d003      	beq.n	8012ecc <TIM_OC6_SetConfig+0x78>
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	4a15      	ldr	r2, [pc, #84]	@ (8012f1c <TIM_OC6_SetConfig+0xc8>)
 8012ec8:	4293      	cmp	r3, r2
 8012eca:	d109      	bne.n	8012ee0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8012ecc:	697b      	ldr	r3, [r7, #20]
 8012ece:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8012ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8012ed4:	683b      	ldr	r3, [r7, #0]
 8012ed6:	695b      	ldr	r3, [r3, #20]
 8012ed8:	029b      	lsls	r3, r3, #10
 8012eda:	697a      	ldr	r2, [r7, #20]
 8012edc:	4313      	orrs	r3, r2
 8012ede:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	697a      	ldr	r2, [r7, #20]
 8012ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	68fa      	ldr	r2, [r7, #12]
 8012eea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8012eec:	683b      	ldr	r3, [r7, #0]
 8012eee:	685a      	ldr	r2, [r3, #4]
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	693a      	ldr	r2, [r7, #16]
 8012ef8:	621a      	str	r2, [r3, #32]
}
 8012efa:	bf00      	nop
 8012efc:	371c      	adds	r7, #28
 8012efe:	46bd      	mov	sp, r7
 8012f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f04:	4770      	bx	lr
 8012f06:	bf00      	nop
 8012f08:	feff8fff 	.word	0xfeff8fff
 8012f0c:	40010000 	.word	0x40010000
 8012f10:	40010400 	.word	0x40010400
 8012f14:	40014000 	.word	0x40014000
 8012f18:	40014400 	.word	0x40014400
 8012f1c:	40014800 	.word	0x40014800

08012f20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012f20:	b480      	push	{r7}
 8012f22:	b087      	sub	sp, #28
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	60f8      	str	r0, [r7, #12]
 8012f28:	60b9      	str	r1, [r7, #8]
 8012f2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	6a1b      	ldr	r3, [r3, #32]
 8012f30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	6a1b      	ldr	r3, [r3, #32]
 8012f36:	f023 0201 	bic.w	r2, r3, #1
 8012f3a:	68fb      	ldr	r3, [r7, #12]
 8012f3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	699b      	ldr	r3, [r3, #24]
 8012f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012f44:	693b      	ldr	r3, [r7, #16]
 8012f46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012f4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	011b      	lsls	r3, r3, #4
 8012f50:	693a      	ldr	r2, [r7, #16]
 8012f52:	4313      	orrs	r3, r2
 8012f54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012f56:	697b      	ldr	r3, [r7, #20]
 8012f58:	f023 030a 	bic.w	r3, r3, #10
 8012f5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012f5e:	697a      	ldr	r2, [r7, #20]
 8012f60:	68bb      	ldr	r3, [r7, #8]
 8012f62:	4313      	orrs	r3, r2
 8012f64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012f66:	68fb      	ldr	r3, [r7, #12]
 8012f68:	693a      	ldr	r2, [r7, #16]
 8012f6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	697a      	ldr	r2, [r7, #20]
 8012f70:	621a      	str	r2, [r3, #32]
}
 8012f72:	bf00      	nop
 8012f74:	371c      	adds	r7, #28
 8012f76:	46bd      	mov	sp, r7
 8012f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f7c:	4770      	bx	lr

08012f7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012f7e:	b480      	push	{r7}
 8012f80:	b087      	sub	sp, #28
 8012f82:	af00      	add	r7, sp, #0
 8012f84:	60f8      	str	r0, [r7, #12]
 8012f86:	60b9      	str	r1, [r7, #8]
 8012f88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	6a1b      	ldr	r3, [r3, #32]
 8012f8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	6a1b      	ldr	r3, [r3, #32]
 8012f94:	f023 0210 	bic.w	r2, r3, #16
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	699b      	ldr	r3, [r3, #24]
 8012fa0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012fa2:	693b      	ldr	r3, [r7, #16]
 8012fa4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8012fa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	031b      	lsls	r3, r3, #12
 8012fae:	693a      	ldr	r2, [r7, #16]
 8012fb0:	4313      	orrs	r3, r2
 8012fb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012fb4:	697b      	ldr	r3, [r7, #20]
 8012fb6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8012fba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012fbc:	68bb      	ldr	r3, [r7, #8]
 8012fbe:	011b      	lsls	r3, r3, #4
 8012fc0:	697a      	ldr	r2, [r7, #20]
 8012fc2:	4313      	orrs	r3, r2
 8012fc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	693a      	ldr	r2, [r7, #16]
 8012fca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012fcc:	68fb      	ldr	r3, [r7, #12]
 8012fce:	697a      	ldr	r2, [r7, #20]
 8012fd0:	621a      	str	r2, [r3, #32]
}
 8012fd2:	bf00      	nop
 8012fd4:	371c      	adds	r7, #28
 8012fd6:	46bd      	mov	sp, r7
 8012fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fdc:	4770      	bx	lr
	...

08012fe0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012fe0:	b480      	push	{r7}
 8012fe2:	b085      	sub	sp, #20
 8012fe4:	af00      	add	r7, sp, #0
 8012fe6:	6078      	str	r0, [r7, #4]
 8012fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	689b      	ldr	r3, [r3, #8]
 8012fee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012ff0:	68fa      	ldr	r2, [r7, #12]
 8012ff2:	4b09      	ldr	r3, [pc, #36]	@ (8013018 <TIM_ITRx_SetConfig+0x38>)
 8012ff4:	4013      	ands	r3, r2
 8012ff6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012ff8:	683a      	ldr	r2, [r7, #0]
 8012ffa:	68fb      	ldr	r3, [r7, #12]
 8012ffc:	4313      	orrs	r3, r2
 8012ffe:	f043 0307 	orr.w	r3, r3, #7
 8013002:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	68fa      	ldr	r2, [r7, #12]
 8013008:	609a      	str	r2, [r3, #8]
}
 801300a:	bf00      	nop
 801300c:	3714      	adds	r7, #20
 801300e:	46bd      	mov	sp, r7
 8013010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013014:	4770      	bx	lr
 8013016:	bf00      	nop
 8013018:	ffcfff8f 	.word	0xffcfff8f

0801301c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801301c:	b480      	push	{r7}
 801301e:	b087      	sub	sp, #28
 8013020:	af00      	add	r7, sp, #0
 8013022:	60f8      	str	r0, [r7, #12]
 8013024:	60b9      	str	r1, [r7, #8]
 8013026:	607a      	str	r2, [r7, #4]
 8013028:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	689b      	ldr	r3, [r3, #8]
 801302e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013030:	697b      	ldr	r3, [r7, #20]
 8013032:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013036:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8013038:	683b      	ldr	r3, [r7, #0]
 801303a:	021a      	lsls	r2, r3, #8
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	431a      	orrs	r2, r3
 8013040:	68bb      	ldr	r3, [r7, #8]
 8013042:	4313      	orrs	r3, r2
 8013044:	697a      	ldr	r2, [r7, #20]
 8013046:	4313      	orrs	r3, r2
 8013048:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	697a      	ldr	r2, [r7, #20]
 801304e:	609a      	str	r2, [r3, #8]
}
 8013050:	bf00      	nop
 8013052:	371c      	adds	r7, #28
 8013054:	46bd      	mov	sp, r7
 8013056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305a:	4770      	bx	lr

0801305c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801305c:	b480      	push	{r7}
 801305e:	b087      	sub	sp, #28
 8013060:	af00      	add	r7, sp, #0
 8013062:	60f8      	str	r0, [r7, #12]
 8013064:	60b9      	str	r1, [r7, #8]
 8013066:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8013068:	68bb      	ldr	r3, [r7, #8]
 801306a:	f003 031f 	and.w	r3, r3, #31
 801306e:	2201      	movs	r2, #1
 8013070:	fa02 f303 	lsl.w	r3, r2, r3
 8013074:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8013076:	68fb      	ldr	r3, [r7, #12]
 8013078:	6a1a      	ldr	r2, [r3, #32]
 801307a:	697b      	ldr	r3, [r7, #20]
 801307c:	43db      	mvns	r3, r3
 801307e:	401a      	ands	r2, r3
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	6a1a      	ldr	r2, [r3, #32]
 8013088:	68bb      	ldr	r3, [r7, #8]
 801308a:	f003 031f 	and.w	r3, r3, #31
 801308e:	6879      	ldr	r1, [r7, #4]
 8013090:	fa01 f303 	lsl.w	r3, r1, r3
 8013094:	431a      	orrs	r2, r3
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	621a      	str	r2, [r3, #32]
}
 801309a:	bf00      	nop
 801309c:	371c      	adds	r7, #28
 801309e:	46bd      	mov	sp, r7
 80130a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130a4:	4770      	bx	lr
	...

080130a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80130a8:	b480      	push	{r7}
 80130aa:	b085      	sub	sp, #20
 80130ac:	af00      	add	r7, sp, #0
 80130ae:	6078      	str	r0, [r7, #4]
 80130b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80130b8:	2b01      	cmp	r3, #1
 80130ba:	d101      	bne.n	80130c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80130bc:	2302      	movs	r3, #2
 80130be:	e077      	b.n	80131b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	2201      	movs	r2, #1
 80130c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	2202      	movs	r2, #2
 80130cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	681b      	ldr	r3, [r3, #0]
 80130d4:	685b      	ldr	r3, [r3, #4]
 80130d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	689b      	ldr	r3, [r3, #8]
 80130de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	4a35      	ldr	r2, [pc, #212]	@ (80131bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80130e6:	4293      	cmp	r3, r2
 80130e8:	d004      	beq.n	80130f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	4a34      	ldr	r2, [pc, #208]	@ (80131c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80130f0:	4293      	cmp	r3, r2
 80130f2:	d108      	bne.n	8013106 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80130fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80130fc:	683b      	ldr	r3, [r7, #0]
 80130fe:	685b      	ldr	r3, [r3, #4]
 8013100:	68fa      	ldr	r2, [r7, #12]
 8013102:	4313      	orrs	r3, r2
 8013104:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013106:	68fb      	ldr	r3, [r7, #12]
 8013108:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801310c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801310e:	683b      	ldr	r3, [r7, #0]
 8013110:	681b      	ldr	r3, [r3, #0]
 8013112:	68fa      	ldr	r2, [r7, #12]
 8013114:	4313      	orrs	r3, r2
 8013116:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	681b      	ldr	r3, [r3, #0]
 801311c:	68fa      	ldr	r2, [r7, #12]
 801311e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	681b      	ldr	r3, [r3, #0]
 8013124:	4a25      	ldr	r2, [pc, #148]	@ (80131bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8013126:	4293      	cmp	r3, r2
 8013128:	d02c      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	681b      	ldr	r3, [r3, #0]
 801312e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013132:	d027      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	4a22      	ldr	r2, [pc, #136]	@ (80131c4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 801313a:	4293      	cmp	r3, r2
 801313c:	d022      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	4a21      	ldr	r2, [pc, #132]	@ (80131c8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8013144:	4293      	cmp	r3, r2
 8013146:	d01d      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	681b      	ldr	r3, [r3, #0]
 801314c:	4a1f      	ldr	r2, [pc, #124]	@ (80131cc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 801314e:	4293      	cmp	r3, r2
 8013150:	d018      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	4a1a      	ldr	r2, [pc, #104]	@ (80131c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013158:	4293      	cmp	r3, r2
 801315a:	d013      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	4a1b      	ldr	r2, [pc, #108]	@ (80131d0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8013162:	4293      	cmp	r3, r2
 8013164:	d00e      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	4a1a      	ldr	r2, [pc, #104]	@ (80131d4 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 801316c:	4293      	cmp	r3, r2
 801316e:	d009      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	681b      	ldr	r3, [r3, #0]
 8013174:	4a18      	ldr	r2, [pc, #96]	@ (80131d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8013176:	4293      	cmp	r3, r2
 8013178:	d004      	beq.n	8013184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	4a17      	ldr	r2, [pc, #92]	@ (80131dc <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8013180:	4293      	cmp	r3, r2
 8013182:	d10c      	bne.n	801319e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013184:	68bb      	ldr	r3, [r7, #8]
 8013186:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801318a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801318c:	683b      	ldr	r3, [r7, #0]
 801318e:	689b      	ldr	r3, [r3, #8]
 8013190:	68ba      	ldr	r2, [r7, #8]
 8013192:	4313      	orrs	r3, r2
 8013194:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	68ba      	ldr	r2, [r7, #8]
 801319c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	2201      	movs	r2, #1
 80131a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	2200      	movs	r2, #0
 80131aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80131ae:	2300      	movs	r3, #0
}
 80131b0:	4618      	mov	r0, r3
 80131b2:	3714      	adds	r7, #20
 80131b4:	46bd      	mov	sp, r7
 80131b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ba:	4770      	bx	lr
 80131bc:	40010000 	.word	0x40010000
 80131c0:	40010400 	.word	0x40010400
 80131c4:	40000400 	.word	0x40000400
 80131c8:	40000800 	.word	0x40000800
 80131cc:	40000c00 	.word	0x40000c00
 80131d0:	40001800 	.word	0x40001800
 80131d4:	40014000 	.word	0x40014000
 80131d8:	4000e000 	.word	0x4000e000
 80131dc:	4000e400 	.word	0x4000e400

080131e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80131e0:	b480      	push	{r7}
 80131e2:	b085      	sub	sp, #20
 80131e4:	af00      	add	r7, sp, #0
 80131e6:	6078      	str	r0, [r7, #4]
 80131e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80131ea:	2300      	movs	r3, #0
 80131ec:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80131f4:	2b01      	cmp	r3, #1
 80131f6:	d101      	bne.n	80131fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80131f8:	2302      	movs	r3, #2
 80131fa:	e073      	b.n	80132e4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	2201      	movs	r2, #1
 8013200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801320a:	683b      	ldr	r3, [r7, #0]
 801320c:	68db      	ldr	r3, [r3, #12]
 801320e:	4313      	orrs	r3, r2
 8013210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8013218:	683b      	ldr	r3, [r7, #0]
 801321a:	689b      	ldr	r3, [r3, #8]
 801321c:	4313      	orrs	r3, r2
 801321e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8013220:	68fb      	ldr	r3, [r7, #12]
 8013222:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8013226:	683b      	ldr	r3, [r7, #0]
 8013228:	685b      	ldr	r3, [r3, #4]
 801322a:	4313      	orrs	r3, r2
 801322c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8013234:	683b      	ldr	r3, [r7, #0]
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	4313      	orrs	r3, r2
 801323a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8013242:	683b      	ldr	r3, [r7, #0]
 8013244:	691b      	ldr	r3, [r3, #16]
 8013246:	4313      	orrs	r3, r2
 8013248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8013250:	683b      	ldr	r3, [r7, #0]
 8013252:	695b      	ldr	r3, [r3, #20]
 8013254:	4313      	orrs	r3, r2
 8013256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801325e:	683b      	ldr	r3, [r7, #0]
 8013260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013262:	4313      	orrs	r3, r2
 8013264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8013266:	68fb      	ldr	r3, [r7, #12]
 8013268:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 801326c:	683b      	ldr	r3, [r7, #0]
 801326e:	699b      	ldr	r3, [r3, #24]
 8013270:	041b      	lsls	r3, r3, #16
 8013272:	4313      	orrs	r3, r2
 8013274:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8013276:	68fb      	ldr	r3, [r7, #12]
 8013278:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 801327c:	683b      	ldr	r3, [r7, #0]
 801327e:	69db      	ldr	r3, [r3, #28]
 8013280:	4313      	orrs	r3, r2
 8013282:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	4a19      	ldr	r2, [pc, #100]	@ (80132f0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 801328a:	4293      	cmp	r3, r2
 801328c:	d004      	beq.n	8013298 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	4a18      	ldr	r2, [pc, #96]	@ (80132f4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8013294:	4293      	cmp	r3, r2
 8013296:	d11c      	bne.n	80132d2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801329e:	683b      	ldr	r3, [r7, #0]
 80132a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80132a2:	051b      	lsls	r3, r3, #20
 80132a4:	4313      	orrs	r3, r2
 80132a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80132a8:	68fb      	ldr	r3, [r7, #12]
 80132aa:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80132ae:	683b      	ldr	r3, [r7, #0]
 80132b0:	6a1b      	ldr	r3, [r3, #32]
 80132b2:	4313      	orrs	r3, r2
 80132b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80132bc:	683b      	ldr	r3, [r7, #0]
 80132be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80132c0:	4313      	orrs	r3, r2
 80132c2:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80132c4:	68fb      	ldr	r3, [r7, #12]
 80132c6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80132ca:	683b      	ldr	r3, [r7, #0]
 80132cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132ce:	4313      	orrs	r3, r2
 80132d0:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	68fa      	ldr	r2, [r7, #12]
 80132d8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	2200      	movs	r2, #0
 80132de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80132e2:	2300      	movs	r3, #0
}
 80132e4:	4618      	mov	r0, r3
 80132e6:	3714      	adds	r7, #20
 80132e8:	46bd      	mov	sp, r7
 80132ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ee:	4770      	bx	lr
 80132f0:	40010000 	.word	0x40010000
 80132f4:	40010400 	.word	0x40010400

080132f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80132f8:	b480      	push	{r7}
 80132fa:	b083      	sub	sp, #12
 80132fc:	af00      	add	r7, sp, #0
 80132fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013300:	bf00      	nop
 8013302:	370c      	adds	r7, #12
 8013304:	46bd      	mov	sp, r7
 8013306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801330a:	4770      	bx	lr

0801330c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801330c:	b480      	push	{r7}
 801330e:	b083      	sub	sp, #12
 8013310:	af00      	add	r7, sp, #0
 8013312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013314:	bf00      	nop
 8013316:	370c      	adds	r7, #12
 8013318:	46bd      	mov	sp, r7
 801331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801331e:	4770      	bx	lr

08013320 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8013320:	b480      	push	{r7}
 8013322:	b083      	sub	sp, #12
 8013324:	af00      	add	r7, sp, #0
 8013326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8013328:	bf00      	nop
 801332a:	370c      	adds	r7, #12
 801332c:	46bd      	mov	sp, r7
 801332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013332:	4770      	bx	lr

08013334 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013334:	b580      	push	{r7, lr}
 8013336:	b082      	sub	sp, #8
 8013338:	af00      	add	r7, sp, #0
 801333a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	2b00      	cmp	r3, #0
 8013340:	d101      	bne.n	8013346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013342:	2301      	movs	r3, #1
 8013344:	e042      	b.n	80133cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801334c:	2b00      	cmp	r3, #0
 801334e:	d106      	bne.n	801335e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	2200      	movs	r2, #0
 8013354:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013358:	6878      	ldr	r0, [r7, #4]
 801335a:	f7f2 facb 	bl	80058f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	2224      	movs	r2, #36	@ 0x24
 8013362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	681a      	ldr	r2, [r3, #0]
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	681b      	ldr	r3, [r3, #0]
 8013370:	f022 0201 	bic.w	r2, r2, #1
 8013374:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801337a:	2b00      	cmp	r3, #0
 801337c:	d002      	beq.n	8013384 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801337e:	6878      	ldr	r0, [r7, #4]
 8013380:	f001 fc2c 	bl	8014bdc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013384:	6878      	ldr	r0, [r7, #4]
 8013386:	f000 fdbd 	bl	8013f04 <UART_SetConfig>
 801338a:	4603      	mov	r3, r0
 801338c:	2b01      	cmp	r3, #1
 801338e:	d101      	bne.n	8013394 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8013390:	2301      	movs	r3, #1
 8013392:	e01b      	b.n	80133cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	681b      	ldr	r3, [r3, #0]
 8013398:	685a      	ldr	r2, [r3, #4]
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80133a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	689a      	ldr	r2, [r3, #8]
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80133b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	681a      	ldr	r2, [r3, #0]
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	681b      	ldr	r3, [r3, #0]
 80133be:	f042 0201 	orr.w	r2, r2, #1
 80133c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80133c4:	6878      	ldr	r0, [r7, #4]
 80133c6:	f001 fcab 	bl	8014d20 <UART_CheckIdleState>
 80133ca:	4603      	mov	r3, r0
}
 80133cc:	4618      	mov	r0, r3
 80133ce:	3708      	adds	r7, #8
 80133d0:	46bd      	mov	sp, r7
 80133d2:	bd80      	pop	{r7, pc}

080133d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80133d4:	b580      	push	{r7, lr}
 80133d6:	b08a      	sub	sp, #40	@ 0x28
 80133d8:	af02      	add	r7, sp, #8
 80133da:	60f8      	str	r0, [r7, #12]
 80133dc:	60b9      	str	r1, [r7, #8]
 80133de:	603b      	str	r3, [r7, #0]
 80133e0:	4613      	mov	r3, r2
 80133e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80133ea:	2b20      	cmp	r3, #32
 80133ec:	d17b      	bne.n	80134e6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80133ee:	68bb      	ldr	r3, [r7, #8]
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	d002      	beq.n	80133fa <HAL_UART_Transmit+0x26>
 80133f4:	88fb      	ldrh	r3, [r7, #6]
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d101      	bne.n	80133fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80133fa:	2301      	movs	r3, #1
 80133fc:	e074      	b.n	80134e8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	2200      	movs	r2, #0
 8013402:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	2221      	movs	r2, #33	@ 0x21
 801340a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801340e:	f7f2 fb5f 	bl	8005ad0 <HAL_GetTick>
 8013412:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	88fa      	ldrh	r2, [r7, #6]
 8013418:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	88fa      	ldrh	r2, [r7, #6]
 8013420:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	689b      	ldr	r3, [r3, #8]
 8013428:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801342c:	d108      	bne.n	8013440 <HAL_UART_Transmit+0x6c>
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	691b      	ldr	r3, [r3, #16]
 8013432:	2b00      	cmp	r3, #0
 8013434:	d104      	bne.n	8013440 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8013436:	2300      	movs	r3, #0
 8013438:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801343a:	68bb      	ldr	r3, [r7, #8]
 801343c:	61bb      	str	r3, [r7, #24]
 801343e:	e003      	b.n	8013448 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8013440:	68bb      	ldr	r3, [r7, #8]
 8013442:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8013444:	2300      	movs	r3, #0
 8013446:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8013448:	e030      	b.n	80134ac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801344a:	683b      	ldr	r3, [r7, #0]
 801344c:	9300      	str	r3, [sp, #0]
 801344e:	697b      	ldr	r3, [r7, #20]
 8013450:	2200      	movs	r2, #0
 8013452:	2180      	movs	r1, #128	@ 0x80
 8013454:	68f8      	ldr	r0, [r7, #12]
 8013456:	f001 fd0d 	bl	8014e74 <UART_WaitOnFlagUntilTimeout>
 801345a:	4603      	mov	r3, r0
 801345c:	2b00      	cmp	r3, #0
 801345e:	d005      	beq.n	801346c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	2220      	movs	r2, #32
 8013464:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8013468:	2303      	movs	r3, #3
 801346a:	e03d      	b.n	80134e8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 801346c:	69fb      	ldr	r3, [r7, #28]
 801346e:	2b00      	cmp	r3, #0
 8013470:	d10b      	bne.n	801348a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8013472:	69bb      	ldr	r3, [r7, #24]
 8013474:	881b      	ldrh	r3, [r3, #0]
 8013476:	461a      	mov	r2, r3
 8013478:	68fb      	ldr	r3, [r7, #12]
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013480:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8013482:	69bb      	ldr	r3, [r7, #24]
 8013484:	3302      	adds	r3, #2
 8013486:	61bb      	str	r3, [r7, #24]
 8013488:	e007      	b.n	801349a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801348a:	69fb      	ldr	r3, [r7, #28]
 801348c:	781a      	ldrb	r2, [r3, #0]
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8013494:	69fb      	ldr	r3, [r7, #28]
 8013496:	3301      	adds	r3, #1
 8013498:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801349a:	68fb      	ldr	r3, [r7, #12]
 801349c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80134a0:	b29b      	uxth	r3, r3
 80134a2:	3b01      	subs	r3, #1
 80134a4:	b29a      	uxth	r2, r3
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80134b2:	b29b      	uxth	r3, r3
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d1c8      	bne.n	801344a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80134b8:	683b      	ldr	r3, [r7, #0]
 80134ba:	9300      	str	r3, [sp, #0]
 80134bc:	697b      	ldr	r3, [r7, #20]
 80134be:	2200      	movs	r2, #0
 80134c0:	2140      	movs	r1, #64	@ 0x40
 80134c2:	68f8      	ldr	r0, [r7, #12]
 80134c4:	f001 fcd6 	bl	8014e74 <UART_WaitOnFlagUntilTimeout>
 80134c8:	4603      	mov	r3, r0
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d005      	beq.n	80134da <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80134ce:	68fb      	ldr	r3, [r7, #12]
 80134d0:	2220      	movs	r2, #32
 80134d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80134d6:	2303      	movs	r3, #3
 80134d8:	e006      	b.n	80134e8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80134da:	68fb      	ldr	r3, [r7, #12]
 80134dc:	2220      	movs	r2, #32
 80134de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80134e2:	2300      	movs	r3, #0
 80134e4:	e000      	b.n	80134e8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80134e6:	2302      	movs	r3, #2
  }
}
 80134e8:	4618      	mov	r0, r3
 80134ea:	3720      	adds	r7, #32
 80134ec:	46bd      	mov	sp, r7
 80134ee:	bd80      	pop	{r7, pc}

080134f0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b08a      	sub	sp, #40	@ 0x28
 80134f4:	af02      	add	r7, sp, #8
 80134f6:	60f8      	str	r0, [r7, #12]
 80134f8:	60b9      	str	r1, [r7, #8]
 80134fa:	603b      	str	r3, [r7, #0]
 80134fc:	4613      	mov	r3, r2
 80134fe:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013506:	2b20      	cmp	r3, #32
 8013508:	f040 80b5 	bne.w	8013676 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 801350c:	68bb      	ldr	r3, [r7, #8]
 801350e:	2b00      	cmp	r3, #0
 8013510:	d002      	beq.n	8013518 <HAL_UART_Receive+0x28>
 8013512:	88fb      	ldrh	r3, [r7, #6]
 8013514:	2b00      	cmp	r3, #0
 8013516:	d101      	bne.n	801351c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8013518:	2301      	movs	r3, #1
 801351a:	e0ad      	b.n	8013678 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	2200      	movs	r2, #0
 8013520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	2222      	movs	r2, #34	@ 0x22
 8013528:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	2200      	movs	r2, #0
 8013530:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8013532:	f7f2 facd 	bl	8005ad0 <HAL_GetTick>
 8013536:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	88fa      	ldrh	r2, [r7, #6]
 801353c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	88fa      	ldrh	r2, [r7, #6]
 8013544:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	689b      	ldr	r3, [r3, #8]
 801354c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013550:	d10e      	bne.n	8013570 <HAL_UART_Receive+0x80>
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	691b      	ldr	r3, [r3, #16]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d105      	bne.n	8013566 <HAL_UART_Receive+0x76>
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8013560:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013564:	e02d      	b.n	80135c2 <HAL_UART_Receive+0xd2>
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	22ff      	movs	r2, #255	@ 0xff
 801356a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801356e:	e028      	b.n	80135c2 <HAL_UART_Receive+0xd2>
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	689b      	ldr	r3, [r3, #8]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d10d      	bne.n	8013594 <HAL_UART_Receive+0xa4>
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	691b      	ldr	r3, [r3, #16]
 801357c:	2b00      	cmp	r3, #0
 801357e:	d104      	bne.n	801358a <HAL_UART_Receive+0x9a>
 8013580:	68fb      	ldr	r3, [r7, #12]
 8013582:	22ff      	movs	r2, #255	@ 0xff
 8013584:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013588:	e01b      	b.n	80135c2 <HAL_UART_Receive+0xd2>
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	227f      	movs	r2, #127	@ 0x7f
 801358e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013592:	e016      	b.n	80135c2 <HAL_UART_Receive+0xd2>
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	689b      	ldr	r3, [r3, #8]
 8013598:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801359c:	d10d      	bne.n	80135ba <HAL_UART_Receive+0xca>
 801359e:	68fb      	ldr	r3, [r7, #12]
 80135a0:	691b      	ldr	r3, [r3, #16]
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d104      	bne.n	80135b0 <HAL_UART_Receive+0xc0>
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	227f      	movs	r2, #127	@ 0x7f
 80135aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80135ae:	e008      	b.n	80135c2 <HAL_UART_Receive+0xd2>
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	223f      	movs	r2, #63	@ 0x3f
 80135b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80135b8:	e003      	b.n	80135c2 <HAL_UART_Receive+0xd2>
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	2200      	movs	r2, #0
 80135be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80135c8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80135ca:	68fb      	ldr	r3, [r7, #12]
 80135cc:	689b      	ldr	r3, [r3, #8]
 80135ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80135d2:	d108      	bne.n	80135e6 <HAL_UART_Receive+0xf6>
 80135d4:	68fb      	ldr	r3, [r7, #12]
 80135d6:	691b      	ldr	r3, [r3, #16]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d104      	bne.n	80135e6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80135dc:	2300      	movs	r3, #0
 80135de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80135e0:	68bb      	ldr	r3, [r7, #8]
 80135e2:	61bb      	str	r3, [r7, #24]
 80135e4:	e003      	b.n	80135ee <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80135e6:	68bb      	ldr	r3, [r7, #8]
 80135e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80135ea:	2300      	movs	r3, #0
 80135ec:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80135ee:	e036      	b.n	801365e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80135f0:	683b      	ldr	r3, [r7, #0]
 80135f2:	9300      	str	r3, [sp, #0]
 80135f4:	697b      	ldr	r3, [r7, #20]
 80135f6:	2200      	movs	r2, #0
 80135f8:	2120      	movs	r1, #32
 80135fa:	68f8      	ldr	r0, [r7, #12]
 80135fc:	f001 fc3a 	bl	8014e74 <UART_WaitOnFlagUntilTimeout>
 8013600:	4603      	mov	r3, r0
 8013602:	2b00      	cmp	r3, #0
 8013604:	d005      	beq.n	8013612 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8013606:	68fb      	ldr	r3, [r7, #12]
 8013608:	2220      	movs	r2, #32
 801360a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 801360e:	2303      	movs	r3, #3
 8013610:	e032      	b.n	8013678 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8013612:	69fb      	ldr	r3, [r7, #28]
 8013614:	2b00      	cmp	r3, #0
 8013616:	d10c      	bne.n	8013632 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8013618:	68fb      	ldr	r3, [r7, #12]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801361e:	b29a      	uxth	r2, r3
 8013620:	8a7b      	ldrh	r3, [r7, #18]
 8013622:	4013      	ands	r3, r2
 8013624:	b29a      	uxth	r2, r3
 8013626:	69bb      	ldr	r3, [r7, #24]
 8013628:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 801362a:	69bb      	ldr	r3, [r7, #24]
 801362c:	3302      	adds	r3, #2
 801362e:	61bb      	str	r3, [r7, #24]
 8013630:	e00c      	b.n	801364c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8013632:	68fb      	ldr	r3, [r7, #12]
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013638:	b2da      	uxtb	r2, r3
 801363a:	8a7b      	ldrh	r3, [r7, #18]
 801363c:	b2db      	uxtb	r3, r3
 801363e:	4013      	ands	r3, r2
 8013640:	b2da      	uxtb	r2, r3
 8013642:	69fb      	ldr	r3, [r7, #28]
 8013644:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8013646:	69fb      	ldr	r3, [r7, #28]
 8013648:	3301      	adds	r3, #1
 801364a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013652:	b29b      	uxth	r3, r3
 8013654:	3b01      	subs	r3, #1
 8013656:	b29a      	uxth	r2, r3
 8013658:	68fb      	ldr	r3, [r7, #12]
 801365a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 801365e:	68fb      	ldr	r3, [r7, #12]
 8013660:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013664:	b29b      	uxth	r3, r3
 8013666:	2b00      	cmp	r3, #0
 8013668:	d1c2      	bne.n	80135f0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	2220      	movs	r2, #32
 801366e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8013672:	2300      	movs	r3, #0
 8013674:	e000      	b.n	8013678 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8013676:	2302      	movs	r3, #2
  }
}
 8013678:	4618      	mov	r0, r3
 801367a:	3720      	adds	r7, #32
 801367c:	46bd      	mov	sp, r7
 801367e:	bd80      	pop	{r7, pc}

08013680 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013680:	b580      	push	{r7, lr}
 8013682:	b08a      	sub	sp, #40	@ 0x28
 8013684:	af00      	add	r7, sp, #0
 8013686:	60f8      	str	r0, [r7, #12]
 8013688:	60b9      	str	r1, [r7, #8]
 801368a:	4613      	mov	r3, r2
 801368c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013694:	2b20      	cmp	r3, #32
 8013696:	d137      	bne.n	8013708 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8013698:	68bb      	ldr	r3, [r7, #8]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d002      	beq.n	80136a4 <HAL_UART_Receive_IT+0x24>
 801369e:	88fb      	ldrh	r3, [r7, #6]
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d101      	bne.n	80136a8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80136a4:	2301      	movs	r3, #1
 80136a6:	e030      	b.n	801370a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80136a8:	68fb      	ldr	r3, [r7, #12]
 80136aa:	2200      	movs	r2, #0
 80136ac:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80136ae:	68fb      	ldr	r3, [r7, #12]
 80136b0:	681b      	ldr	r3, [r3, #0]
 80136b2:	4a18      	ldr	r2, [pc, #96]	@ (8013714 <HAL_UART_Receive_IT+0x94>)
 80136b4:	4293      	cmp	r3, r2
 80136b6:	d01f      	beq.n	80136f8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	681b      	ldr	r3, [r3, #0]
 80136bc:	685b      	ldr	r3, [r3, #4]
 80136be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d018      	beq.n	80136f8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136cc:	697b      	ldr	r3, [r7, #20]
 80136ce:	e853 3f00 	ldrex	r3, [r3]
 80136d2:	613b      	str	r3, [r7, #16]
   return(result);
 80136d4:	693b      	ldr	r3, [r7, #16]
 80136d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80136da:	627b      	str	r3, [r7, #36]	@ 0x24
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	681b      	ldr	r3, [r3, #0]
 80136e0:	461a      	mov	r2, r3
 80136e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136e4:	623b      	str	r3, [r7, #32]
 80136e6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136e8:	69f9      	ldr	r1, [r7, #28]
 80136ea:	6a3a      	ldr	r2, [r7, #32]
 80136ec:	e841 2300 	strex	r3, r2, [r1]
 80136f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80136f2:	69bb      	ldr	r3, [r7, #24]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d1e6      	bne.n	80136c6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80136f8:	88fb      	ldrh	r3, [r7, #6]
 80136fa:	461a      	mov	r2, r3
 80136fc:	68b9      	ldr	r1, [r7, #8]
 80136fe:	68f8      	ldr	r0, [r7, #12]
 8013700:	f001 fc26 	bl	8014f50 <UART_Start_Receive_IT>
 8013704:	4603      	mov	r3, r0
 8013706:	e000      	b.n	801370a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8013708:	2302      	movs	r3, #2
  }
}
 801370a:	4618      	mov	r0, r3
 801370c:	3728      	adds	r7, #40	@ 0x28
 801370e:	46bd      	mov	sp, r7
 8013710:	bd80      	pop	{r7, pc}
 8013712:	bf00      	nop
 8013714:	58000c00 	.word	0x58000c00

08013718 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b0ba      	sub	sp, #232	@ 0xe8
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	69db      	ldr	r3, [r3, #28]
 8013726:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	681b      	ldr	r3, [r3, #0]
 8013730:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	689b      	ldr	r3, [r3, #8]
 801373a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801373e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013742:	f640 030f 	movw	r3, #2063	@ 0x80f
 8013746:	4013      	ands	r3, r2
 8013748:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 801374c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013750:	2b00      	cmp	r3, #0
 8013752:	d11b      	bne.n	801378c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013758:	f003 0320 	and.w	r3, r3, #32
 801375c:	2b00      	cmp	r3, #0
 801375e:	d015      	beq.n	801378c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013764:	f003 0320 	and.w	r3, r3, #32
 8013768:	2b00      	cmp	r3, #0
 801376a:	d105      	bne.n	8013778 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801376c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013774:	2b00      	cmp	r3, #0
 8013776:	d009      	beq.n	801378c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801377c:	2b00      	cmp	r3, #0
 801377e:	f000 8393 	beq.w	8013ea8 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013786:	6878      	ldr	r0, [r7, #4]
 8013788:	4798      	blx	r3
      }
      return;
 801378a:	e38d      	b.n	8013ea8 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 801378c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013790:	2b00      	cmp	r3, #0
 8013792:	f000 8123 	beq.w	80139dc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8013796:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801379a:	4b8d      	ldr	r3, [pc, #564]	@ (80139d0 <HAL_UART_IRQHandler+0x2b8>)
 801379c:	4013      	ands	r3, r2
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d106      	bne.n	80137b0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80137a2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80137a6:	4b8b      	ldr	r3, [pc, #556]	@ (80139d4 <HAL_UART_IRQHandler+0x2bc>)
 80137a8:	4013      	ands	r3, r2
 80137aa:	2b00      	cmp	r3, #0
 80137ac:	f000 8116 	beq.w	80139dc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80137b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80137b4:	f003 0301 	and.w	r3, r3, #1
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d011      	beq.n	80137e0 <HAL_UART_IRQHandler+0xc8>
 80137bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80137c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d00b      	beq.n	80137e0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	2201      	movs	r2, #1
 80137ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80137d6:	f043 0201 	orr.w	r2, r3, #1
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80137e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80137e4:	f003 0302 	and.w	r3, r3, #2
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d011      	beq.n	8013810 <HAL_UART_IRQHandler+0xf8>
 80137ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80137f0:	f003 0301 	and.w	r3, r3, #1
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d00b      	beq.n	8013810 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	2202      	movs	r2, #2
 80137fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013806:	f043 0204 	orr.w	r2, r3, #4
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013814:	f003 0304 	and.w	r3, r3, #4
 8013818:	2b00      	cmp	r3, #0
 801381a:	d011      	beq.n	8013840 <HAL_UART_IRQHandler+0x128>
 801381c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013820:	f003 0301 	and.w	r3, r3, #1
 8013824:	2b00      	cmp	r3, #0
 8013826:	d00b      	beq.n	8013840 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	2204      	movs	r2, #4
 801382e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013836:	f043 0202 	orr.w	r2, r3, #2
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8013840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013844:	f003 0308 	and.w	r3, r3, #8
 8013848:	2b00      	cmp	r3, #0
 801384a:	d017      	beq.n	801387c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801384c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013850:	f003 0320 	and.w	r3, r3, #32
 8013854:	2b00      	cmp	r3, #0
 8013856:	d105      	bne.n	8013864 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8013858:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801385c:	4b5c      	ldr	r3, [pc, #368]	@ (80139d0 <HAL_UART_IRQHandler+0x2b8>)
 801385e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013860:	2b00      	cmp	r3, #0
 8013862:	d00b      	beq.n	801387c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	681b      	ldr	r3, [r3, #0]
 8013868:	2208      	movs	r2, #8
 801386a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013872:	f043 0208 	orr.w	r2, r3, #8
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801387c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013880:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013884:	2b00      	cmp	r3, #0
 8013886:	d012      	beq.n	80138ae <HAL_UART_IRQHandler+0x196>
 8013888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801388c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013890:	2b00      	cmp	r3, #0
 8013892:	d00c      	beq.n	80138ae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	681b      	ldr	r3, [r3, #0]
 8013898:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801389c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80138a4:	f043 0220 	orr.w	r2, r3, #32
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	f000 82f9 	beq.w	8013eac <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80138ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80138be:	f003 0320 	and.w	r3, r3, #32
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d013      	beq.n	80138ee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80138c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80138ca:	f003 0320 	and.w	r3, r3, #32
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d105      	bne.n	80138de <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80138d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80138d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d007      	beq.n	80138ee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d003      	beq.n	80138ee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138ea:	6878      	ldr	r0, [r7, #4]
 80138ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80138f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	689b      	ldr	r3, [r3, #8]
 80138fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013902:	2b40      	cmp	r3, #64	@ 0x40
 8013904:	d005      	beq.n	8013912 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8013906:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801390a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801390e:	2b00      	cmp	r3, #0
 8013910:	d054      	beq.n	80139bc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8013912:	6878      	ldr	r0, [r7, #4]
 8013914:	f001 fc3e 	bl	8015194 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	689b      	ldr	r3, [r3, #8]
 801391e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013922:	2b40      	cmp	r3, #64	@ 0x40
 8013924:	d146      	bne.n	80139b4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	3308      	adds	r3, #8
 801392c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013930:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013934:	e853 3f00 	ldrex	r3, [r3]
 8013938:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 801393c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013944:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	3308      	adds	r3, #8
 801394e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8013952:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8013956:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801395a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801395e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013962:	e841 2300 	strex	r3, r2, [r1]
 8013966:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801396a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801396e:	2b00      	cmp	r3, #0
 8013970:	d1d9      	bne.n	8013926 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013978:	2b00      	cmp	r3, #0
 801397a:	d017      	beq.n	80139ac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013982:	4a15      	ldr	r2, [pc, #84]	@ (80139d8 <HAL_UART_IRQHandler+0x2c0>)
 8013984:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801398c:	4618      	mov	r0, r3
 801398e:	f7f5 fb6d 	bl	800906c <HAL_DMA_Abort_IT>
 8013992:	4603      	mov	r3, r0
 8013994:	2b00      	cmp	r3, #0
 8013996:	d019      	beq.n	80139cc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801399e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80139a0:	687a      	ldr	r2, [r7, #4]
 80139a2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80139a6:	4610      	mov	r0, r2
 80139a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80139aa:	e00f      	b.n	80139cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80139ac:	6878      	ldr	r0, [r7, #4]
 80139ae:	f000 fa93 	bl	8013ed8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80139b2:	e00b      	b.n	80139cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80139b4:	6878      	ldr	r0, [r7, #4]
 80139b6:	f000 fa8f 	bl	8013ed8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80139ba:	e007      	b.n	80139cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80139bc:	6878      	ldr	r0, [r7, #4]
 80139be:	f000 fa8b 	bl	8013ed8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	2200      	movs	r2, #0
 80139c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80139ca:	e26f      	b.n	8013eac <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80139cc:	bf00      	nop
    return;
 80139ce:	e26d      	b.n	8013eac <HAL_UART_IRQHandler+0x794>
 80139d0:	10000001 	.word	0x10000001
 80139d4:	04000120 	.word	0x04000120
 80139d8:	08015261 	.word	0x08015261

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80139e0:	2b01      	cmp	r3, #1
 80139e2:	f040 8203 	bne.w	8013dec <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80139e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80139ea:	f003 0310 	and.w	r3, r3, #16
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	f000 81fc 	beq.w	8013dec <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80139f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80139f8:	f003 0310 	and.w	r3, r3, #16
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	f000 81f5 	beq.w	8013dec <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	2210      	movs	r2, #16
 8013a08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	689b      	ldr	r3, [r3, #8]
 8013a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013a14:	2b40      	cmp	r3, #64	@ 0x40
 8013a16:	f040 816d 	bne.w	8013cf4 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a20:	681b      	ldr	r3, [r3, #0]
 8013a22:	4aa4      	ldr	r2, [pc, #656]	@ (8013cb4 <HAL_UART_IRQHandler+0x59c>)
 8013a24:	4293      	cmp	r3, r2
 8013a26:	d068      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	4aa1      	ldr	r2, [pc, #644]	@ (8013cb8 <HAL_UART_IRQHandler+0x5a0>)
 8013a32:	4293      	cmp	r3, r2
 8013a34:	d061      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a3c:	681b      	ldr	r3, [r3, #0]
 8013a3e:	4a9f      	ldr	r2, [pc, #636]	@ (8013cbc <HAL_UART_IRQHandler+0x5a4>)
 8013a40:	4293      	cmp	r3, r2
 8013a42:	d05a      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a4a:	681b      	ldr	r3, [r3, #0]
 8013a4c:	4a9c      	ldr	r2, [pc, #624]	@ (8013cc0 <HAL_UART_IRQHandler+0x5a8>)
 8013a4e:	4293      	cmp	r3, r2
 8013a50:	d053      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	4a9a      	ldr	r2, [pc, #616]	@ (8013cc4 <HAL_UART_IRQHandler+0x5ac>)
 8013a5c:	4293      	cmp	r3, r2
 8013a5e:	d04c      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	4a97      	ldr	r2, [pc, #604]	@ (8013cc8 <HAL_UART_IRQHandler+0x5b0>)
 8013a6a:	4293      	cmp	r3, r2
 8013a6c:	d045      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	4a95      	ldr	r2, [pc, #596]	@ (8013ccc <HAL_UART_IRQHandler+0x5b4>)
 8013a78:	4293      	cmp	r3, r2
 8013a7a:	d03e      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	4a92      	ldr	r2, [pc, #584]	@ (8013cd0 <HAL_UART_IRQHandler+0x5b8>)
 8013a86:	4293      	cmp	r3, r2
 8013a88:	d037      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	4a90      	ldr	r2, [pc, #576]	@ (8013cd4 <HAL_UART_IRQHandler+0x5bc>)
 8013a94:	4293      	cmp	r3, r2
 8013a96:	d030      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a9e:	681b      	ldr	r3, [r3, #0]
 8013aa0:	4a8d      	ldr	r2, [pc, #564]	@ (8013cd8 <HAL_UART_IRQHandler+0x5c0>)
 8013aa2:	4293      	cmp	r3, r2
 8013aa4:	d029      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013aac:	681b      	ldr	r3, [r3, #0]
 8013aae:	4a8b      	ldr	r2, [pc, #556]	@ (8013cdc <HAL_UART_IRQHandler+0x5c4>)
 8013ab0:	4293      	cmp	r3, r2
 8013ab2:	d022      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	4a88      	ldr	r2, [pc, #544]	@ (8013ce0 <HAL_UART_IRQHandler+0x5c8>)
 8013abe:	4293      	cmp	r3, r2
 8013ac0:	d01b      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ac8:	681b      	ldr	r3, [r3, #0]
 8013aca:	4a86      	ldr	r2, [pc, #536]	@ (8013ce4 <HAL_UART_IRQHandler+0x5cc>)
 8013acc:	4293      	cmp	r3, r2
 8013ace:	d014      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ad6:	681b      	ldr	r3, [r3, #0]
 8013ad8:	4a83      	ldr	r2, [pc, #524]	@ (8013ce8 <HAL_UART_IRQHandler+0x5d0>)
 8013ada:	4293      	cmp	r3, r2
 8013adc:	d00d      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	4a81      	ldr	r2, [pc, #516]	@ (8013cec <HAL_UART_IRQHandler+0x5d4>)
 8013ae8:	4293      	cmp	r3, r2
 8013aea:	d006      	beq.n	8013afa <HAL_UART_IRQHandler+0x3e2>
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	4a7e      	ldr	r2, [pc, #504]	@ (8013cf0 <HAL_UART_IRQHandler+0x5d8>)
 8013af6:	4293      	cmp	r3, r2
 8013af8:	d106      	bne.n	8013b08 <HAL_UART_IRQHandler+0x3f0>
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	685b      	ldr	r3, [r3, #4]
 8013b04:	b29b      	uxth	r3, r3
 8013b06:	e005      	b.n	8013b14 <HAL_UART_IRQHandler+0x3fc>
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	685b      	ldr	r3, [r3, #4]
 8013b12:	b29b      	uxth	r3, r3
 8013b14:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8013b18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	f000 80ad 	beq.w	8013c7c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013b28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013b2c:	429a      	cmp	r2, r3
 8013b2e:	f080 80a5 	bcs.w	8013c7c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013b38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b42:	69db      	ldr	r3, [r3, #28]
 8013b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013b48:	f000 8087 	beq.w	8013c5a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013b58:	e853 3f00 	ldrex	r3, [r3]
 8013b5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013b60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013b64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013b68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	681b      	ldr	r3, [r3, #0]
 8013b70:	461a      	mov	r2, r3
 8013b72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013b76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013b7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013b82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013b86:	e841 2300 	strex	r3, r2, [r1]
 8013b8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8013b8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d1da      	bne.n	8013b4c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	681b      	ldr	r3, [r3, #0]
 8013b9a:	3308      	adds	r3, #8
 8013b9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013ba0:	e853 3f00 	ldrex	r3, [r3]
 8013ba4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013ba6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013ba8:	f023 0301 	bic.w	r3, r3, #1
 8013bac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	3308      	adds	r3, #8
 8013bb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013bba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8013bbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013bc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013bc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013bc6:	e841 2300 	strex	r3, r2, [r1]
 8013bca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013bcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d1e1      	bne.n	8013b96 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	3308      	adds	r3, #8
 8013bd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013bdc:	e853 3f00 	ldrex	r3, [r3]
 8013be0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013be2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013be4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013be8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	3308      	adds	r3, #8
 8013bf2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013bf6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013bf8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013bfa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013bfc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013bfe:	e841 2300 	strex	r3, r2, [r1]
 8013c02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013c04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	d1e3      	bne.n	8013bd2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	2220      	movs	r2, #32
 8013c0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	2200      	movs	r2, #0
 8013c16:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013c20:	e853 3f00 	ldrex	r3, [r3]
 8013c24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013c26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013c28:	f023 0310 	bic.w	r3, r3, #16
 8013c2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	681b      	ldr	r3, [r3, #0]
 8013c34:	461a      	mov	r2, r3
 8013c36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013c3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013c3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013c40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013c42:	e841 2300 	strex	r3, r2, [r1]
 8013c46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013c48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d1e4      	bne.n	8013c18 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013c54:	4618      	mov	r0, r3
 8013c56:	f7f4 feeb 	bl	8008a30 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	2202      	movs	r2, #2
 8013c5e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013c6c:	b29b      	uxth	r3, r3
 8013c6e:	1ad3      	subs	r3, r2, r3
 8013c70:	b29b      	uxth	r3, r3
 8013c72:	4619      	mov	r1, r3
 8013c74:	6878      	ldr	r0, [r7, #4]
 8013c76:	f000 f939 	bl	8013eec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013c7a:	e119      	b.n	8013eb0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013c82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013c86:	429a      	cmp	r2, r3
 8013c88:	f040 8112 	bne.w	8013eb0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013c92:	69db      	ldr	r3, [r3, #28]
 8013c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013c98:	f040 810a 	bne.w	8013eb0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	2202      	movs	r2, #2
 8013ca0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013ca8:	4619      	mov	r1, r3
 8013caa:	6878      	ldr	r0, [r7, #4]
 8013cac:	f000 f91e 	bl	8013eec <HAL_UARTEx_RxEventCallback>
      return;
 8013cb0:	e0fe      	b.n	8013eb0 <HAL_UART_IRQHandler+0x798>
 8013cb2:	bf00      	nop
 8013cb4:	40020010 	.word	0x40020010
 8013cb8:	40020028 	.word	0x40020028
 8013cbc:	40020040 	.word	0x40020040
 8013cc0:	40020058 	.word	0x40020058
 8013cc4:	40020070 	.word	0x40020070
 8013cc8:	40020088 	.word	0x40020088
 8013ccc:	400200a0 	.word	0x400200a0
 8013cd0:	400200b8 	.word	0x400200b8
 8013cd4:	40020410 	.word	0x40020410
 8013cd8:	40020428 	.word	0x40020428
 8013cdc:	40020440 	.word	0x40020440
 8013ce0:	40020458 	.word	0x40020458
 8013ce4:	40020470 	.word	0x40020470
 8013ce8:	40020488 	.word	0x40020488
 8013cec:	400204a0 	.word	0x400204a0
 8013cf0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d00:	b29b      	uxth	r3, r3
 8013d02:	1ad3      	subs	r3, r2, r3
 8013d04:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d0e:	b29b      	uxth	r3, r3
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	f000 80cf 	beq.w	8013eb4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8013d16:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	f000 80ca 	beq.w	8013eb4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d28:	e853 3f00 	ldrex	r3, [r3]
 8013d2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013d34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	461a      	mov	r2, r3
 8013d3e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013d42:	647b      	str	r3, [r7, #68]	@ 0x44
 8013d44:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013d48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013d4a:	e841 2300 	strex	r3, r2, [r1]
 8013d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013d50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d1e4      	bne.n	8013d20 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	3308      	adds	r3, #8
 8013d5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d60:	e853 3f00 	ldrex	r3, [r3]
 8013d64:	623b      	str	r3, [r7, #32]
   return(result);
 8013d66:	6a3a      	ldr	r2, [r7, #32]
 8013d68:	4b55      	ldr	r3, [pc, #340]	@ (8013ec0 <HAL_UART_IRQHandler+0x7a8>)
 8013d6a:	4013      	ands	r3, r2
 8013d6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	3308      	adds	r3, #8
 8013d76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013d7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8013d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013d80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d82:	e841 2300 	strex	r3, r2, [r1]
 8013d86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d1e3      	bne.n	8013d56 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	2220      	movs	r2, #32
 8013d92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	2200      	movs	r2, #0
 8013d9a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	2200      	movs	r2, #0
 8013da0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013da8:	693b      	ldr	r3, [r7, #16]
 8013daa:	e853 3f00 	ldrex	r3, [r3]
 8013dae:	60fb      	str	r3, [r7, #12]
   return(result);
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	f023 0310 	bic.w	r3, r3, #16
 8013db6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	681b      	ldr	r3, [r3, #0]
 8013dbe:	461a      	mov	r2, r3
 8013dc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8013dc4:	61fb      	str	r3, [r7, #28]
 8013dc6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013dc8:	69b9      	ldr	r1, [r7, #24]
 8013dca:	69fa      	ldr	r2, [r7, #28]
 8013dcc:	e841 2300 	strex	r3, r2, [r1]
 8013dd0:	617b      	str	r3, [r7, #20]
   return(result);
 8013dd2:	697b      	ldr	r3, [r7, #20]
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d1e4      	bne.n	8013da2 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	2202      	movs	r2, #2
 8013ddc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8013dde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013de2:	4619      	mov	r1, r3
 8013de4:	6878      	ldr	r0, [r7, #4]
 8013de6:	f000 f881 	bl	8013eec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8013dea:	e063      	b.n	8013eb4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8013dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013df0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d00e      	beq.n	8013e16 <HAL_UART_IRQHandler+0x6fe>
 8013df8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013dfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d008      	beq.n	8013e16 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	681b      	ldr	r3, [r3, #0]
 8013e08:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8013e0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8013e0e:	6878      	ldr	r0, [r7, #4]
 8013e10:	f001 ff84 	bl	8015d1c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013e14:	e051      	b.n	8013eba <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8013e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d014      	beq.n	8013e4c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8013e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d105      	bne.n	8013e3a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8013e2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013e32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013e36:	2b00      	cmp	r3, #0
 8013e38:	d008      	beq.n	8013e4c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d03a      	beq.n	8013eb8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013e46:	6878      	ldr	r0, [r7, #4]
 8013e48:	4798      	blx	r3
    }
    return;
 8013e4a:	e035      	b.n	8013eb8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8013e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	d009      	beq.n	8013e6c <HAL_UART_IRQHandler+0x754>
 8013e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d003      	beq.n	8013e6c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8013e64:	6878      	ldr	r0, [r7, #4]
 8013e66:	f001 fa0d 	bl	8015284 <UART_EndTransmit_IT>
    return;
 8013e6a:	e026      	b.n	8013eba <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8013e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d009      	beq.n	8013e8c <HAL_UART_IRQHandler+0x774>
 8013e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e7c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	d003      	beq.n	8013e8c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8013e84:	6878      	ldr	r0, [r7, #4]
 8013e86:	f001 ff5d 	bl	8015d44 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013e8a:	e016      	b.n	8013eba <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8013e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d010      	beq.n	8013eba <HAL_UART_IRQHandler+0x7a2>
 8013e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	da0c      	bge.n	8013eba <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8013ea0:	6878      	ldr	r0, [r7, #4]
 8013ea2:	f001 ff45 	bl	8015d30 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013ea6:	e008      	b.n	8013eba <HAL_UART_IRQHandler+0x7a2>
      return;
 8013ea8:	bf00      	nop
 8013eaa:	e006      	b.n	8013eba <HAL_UART_IRQHandler+0x7a2>
    return;
 8013eac:	bf00      	nop
 8013eae:	e004      	b.n	8013eba <HAL_UART_IRQHandler+0x7a2>
      return;
 8013eb0:	bf00      	nop
 8013eb2:	e002      	b.n	8013eba <HAL_UART_IRQHandler+0x7a2>
      return;
 8013eb4:	bf00      	nop
 8013eb6:	e000      	b.n	8013eba <HAL_UART_IRQHandler+0x7a2>
    return;
 8013eb8:	bf00      	nop
  }
}
 8013eba:	37e8      	adds	r7, #232	@ 0xe8
 8013ebc:	46bd      	mov	sp, r7
 8013ebe:	bd80      	pop	{r7, pc}
 8013ec0:	effffffe 	.word	0xeffffffe

08013ec4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8013ec4:	b480      	push	{r7}
 8013ec6:	b083      	sub	sp, #12
 8013ec8:	af00      	add	r7, sp, #0
 8013eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8013ecc:	bf00      	nop
 8013ece:	370c      	adds	r7, #12
 8013ed0:	46bd      	mov	sp, r7
 8013ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed6:	4770      	bx	lr

08013ed8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8013ed8:	b480      	push	{r7}
 8013eda:	b083      	sub	sp, #12
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8013ee0:	bf00      	nop
 8013ee2:	370c      	adds	r7, #12
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eea:	4770      	bx	lr

08013eec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013eec:	b480      	push	{r7}
 8013eee:	b083      	sub	sp, #12
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	6078      	str	r0, [r7, #4]
 8013ef4:	460b      	mov	r3, r1
 8013ef6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013ef8:	bf00      	nop
 8013efa:	370c      	adds	r7, #12
 8013efc:	46bd      	mov	sp, r7
 8013efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f02:	4770      	bx	lr

08013f04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013f04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013f08:	b092      	sub	sp, #72	@ 0x48
 8013f0a:	af00      	add	r7, sp, #0
 8013f0c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8013f0e:	2300      	movs	r3, #0
 8013f10:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013f14:	697b      	ldr	r3, [r7, #20]
 8013f16:	689a      	ldr	r2, [r3, #8]
 8013f18:	697b      	ldr	r3, [r7, #20]
 8013f1a:	691b      	ldr	r3, [r3, #16]
 8013f1c:	431a      	orrs	r2, r3
 8013f1e:	697b      	ldr	r3, [r7, #20]
 8013f20:	695b      	ldr	r3, [r3, #20]
 8013f22:	431a      	orrs	r2, r3
 8013f24:	697b      	ldr	r3, [r7, #20]
 8013f26:	69db      	ldr	r3, [r3, #28]
 8013f28:	4313      	orrs	r3, r2
 8013f2a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013f2c:	697b      	ldr	r3, [r7, #20]
 8013f2e:	681b      	ldr	r3, [r3, #0]
 8013f30:	681a      	ldr	r2, [r3, #0]
 8013f32:	4bbe      	ldr	r3, [pc, #760]	@ (801422c <UART_SetConfig+0x328>)
 8013f34:	4013      	ands	r3, r2
 8013f36:	697a      	ldr	r2, [r7, #20]
 8013f38:	6812      	ldr	r2, [r2, #0]
 8013f3a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013f3c:	430b      	orrs	r3, r1
 8013f3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013f40:	697b      	ldr	r3, [r7, #20]
 8013f42:	681b      	ldr	r3, [r3, #0]
 8013f44:	685b      	ldr	r3, [r3, #4]
 8013f46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8013f4a:	697b      	ldr	r3, [r7, #20]
 8013f4c:	68da      	ldr	r2, [r3, #12]
 8013f4e:	697b      	ldr	r3, [r7, #20]
 8013f50:	681b      	ldr	r3, [r3, #0]
 8013f52:	430a      	orrs	r2, r1
 8013f54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013f56:	697b      	ldr	r3, [r7, #20]
 8013f58:	699b      	ldr	r3, [r3, #24]
 8013f5a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013f5c:	697b      	ldr	r3, [r7, #20]
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	4ab3      	ldr	r2, [pc, #716]	@ (8014230 <UART_SetConfig+0x32c>)
 8013f62:	4293      	cmp	r3, r2
 8013f64:	d004      	beq.n	8013f70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013f66:	697b      	ldr	r3, [r7, #20]
 8013f68:	6a1b      	ldr	r3, [r3, #32]
 8013f6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013f6c:	4313      	orrs	r3, r2
 8013f6e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013f70:	697b      	ldr	r3, [r7, #20]
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	689a      	ldr	r2, [r3, #8]
 8013f76:	4baf      	ldr	r3, [pc, #700]	@ (8014234 <UART_SetConfig+0x330>)
 8013f78:	4013      	ands	r3, r2
 8013f7a:	697a      	ldr	r2, [r7, #20]
 8013f7c:	6812      	ldr	r2, [r2, #0]
 8013f7e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013f80:	430b      	orrs	r3, r1
 8013f82:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013f84:	697b      	ldr	r3, [r7, #20]
 8013f86:	681b      	ldr	r3, [r3, #0]
 8013f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f8a:	f023 010f 	bic.w	r1, r3, #15
 8013f8e:	697b      	ldr	r3, [r7, #20]
 8013f90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013f92:	697b      	ldr	r3, [r7, #20]
 8013f94:	681b      	ldr	r3, [r3, #0]
 8013f96:	430a      	orrs	r2, r1
 8013f98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013f9a:	697b      	ldr	r3, [r7, #20]
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	4aa6      	ldr	r2, [pc, #664]	@ (8014238 <UART_SetConfig+0x334>)
 8013fa0:	4293      	cmp	r3, r2
 8013fa2:	d177      	bne.n	8014094 <UART_SetConfig+0x190>
 8013fa4:	4ba5      	ldr	r3, [pc, #660]	@ (801423c <UART_SetConfig+0x338>)
 8013fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013fa8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013fac:	2b28      	cmp	r3, #40	@ 0x28
 8013fae:	d86d      	bhi.n	801408c <UART_SetConfig+0x188>
 8013fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8013fb8 <UART_SetConfig+0xb4>)
 8013fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fb6:	bf00      	nop
 8013fb8:	0801405d 	.word	0x0801405d
 8013fbc:	0801408d 	.word	0x0801408d
 8013fc0:	0801408d 	.word	0x0801408d
 8013fc4:	0801408d 	.word	0x0801408d
 8013fc8:	0801408d 	.word	0x0801408d
 8013fcc:	0801408d 	.word	0x0801408d
 8013fd0:	0801408d 	.word	0x0801408d
 8013fd4:	0801408d 	.word	0x0801408d
 8013fd8:	08014065 	.word	0x08014065
 8013fdc:	0801408d 	.word	0x0801408d
 8013fe0:	0801408d 	.word	0x0801408d
 8013fe4:	0801408d 	.word	0x0801408d
 8013fe8:	0801408d 	.word	0x0801408d
 8013fec:	0801408d 	.word	0x0801408d
 8013ff0:	0801408d 	.word	0x0801408d
 8013ff4:	0801408d 	.word	0x0801408d
 8013ff8:	0801406d 	.word	0x0801406d
 8013ffc:	0801408d 	.word	0x0801408d
 8014000:	0801408d 	.word	0x0801408d
 8014004:	0801408d 	.word	0x0801408d
 8014008:	0801408d 	.word	0x0801408d
 801400c:	0801408d 	.word	0x0801408d
 8014010:	0801408d 	.word	0x0801408d
 8014014:	0801408d 	.word	0x0801408d
 8014018:	08014075 	.word	0x08014075
 801401c:	0801408d 	.word	0x0801408d
 8014020:	0801408d 	.word	0x0801408d
 8014024:	0801408d 	.word	0x0801408d
 8014028:	0801408d 	.word	0x0801408d
 801402c:	0801408d 	.word	0x0801408d
 8014030:	0801408d 	.word	0x0801408d
 8014034:	0801408d 	.word	0x0801408d
 8014038:	0801407d 	.word	0x0801407d
 801403c:	0801408d 	.word	0x0801408d
 8014040:	0801408d 	.word	0x0801408d
 8014044:	0801408d 	.word	0x0801408d
 8014048:	0801408d 	.word	0x0801408d
 801404c:	0801408d 	.word	0x0801408d
 8014050:	0801408d 	.word	0x0801408d
 8014054:	0801408d 	.word	0x0801408d
 8014058:	08014085 	.word	0x08014085
 801405c:	2301      	movs	r3, #1
 801405e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014062:	e326      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014064:	2304      	movs	r3, #4
 8014066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801406a:	e322      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801406c:	2308      	movs	r3, #8
 801406e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014072:	e31e      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014074:	2310      	movs	r3, #16
 8014076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801407a:	e31a      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801407c:	2320      	movs	r3, #32
 801407e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014082:	e316      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014084:	2340      	movs	r3, #64	@ 0x40
 8014086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801408a:	e312      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801408c:	2380      	movs	r3, #128	@ 0x80
 801408e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014092:	e30e      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014094:	697b      	ldr	r3, [r7, #20]
 8014096:	681b      	ldr	r3, [r3, #0]
 8014098:	4a69      	ldr	r2, [pc, #420]	@ (8014240 <UART_SetConfig+0x33c>)
 801409a:	4293      	cmp	r3, r2
 801409c:	d130      	bne.n	8014100 <UART_SetConfig+0x1fc>
 801409e:	4b67      	ldr	r3, [pc, #412]	@ (801423c <UART_SetConfig+0x338>)
 80140a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80140a2:	f003 0307 	and.w	r3, r3, #7
 80140a6:	2b05      	cmp	r3, #5
 80140a8:	d826      	bhi.n	80140f8 <UART_SetConfig+0x1f4>
 80140aa:	a201      	add	r2, pc, #4	@ (adr r2, 80140b0 <UART_SetConfig+0x1ac>)
 80140ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140b0:	080140c9 	.word	0x080140c9
 80140b4:	080140d1 	.word	0x080140d1
 80140b8:	080140d9 	.word	0x080140d9
 80140bc:	080140e1 	.word	0x080140e1
 80140c0:	080140e9 	.word	0x080140e9
 80140c4:	080140f1 	.word	0x080140f1
 80140c8:	2300      	movs	r3, #0
 80140ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140ce:	e2f0      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80140d0:	2304      	movs	r3, #4
 80140d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140d6:	e2ec      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80140d8:	2308      	movs	r3, #8
 80140da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140de:	e2e8      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80140e0:	2310      	movs	r3, #16
 80140e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140e6:	e2e4      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80140e8:	2320      	movs	r3, #32
 80140ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140ee:	e2e0      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80140f0:	2340      	movs	r3, #64	@ 0x40
 80140f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140f6:	e2dc      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80140f8:	2380      	movs	r3, #128	@ 0x80
 80140fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140fe:	e2d8      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014100:	697b      	ldr	r3, [r7, #20]
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	4a4f      	ldr	r2, [pc, #316]	@ (8014244 <UART_SetConfig+0x340>)
 8014106:	4293      	cmp	r3, r2
 8014108:	d130      	bne.n	801416c <UART_SetConfig+0x268>
 801410a:	4b4c      	ldr	r3, [pc, #304]	@ (801423c <UART_SetConfig+0x338>)
 801410c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801410e:	f003 0307 	and.w	r3, r3, #7
 8014112:	2b05      	cmp	r3, #5
 8014114:	d826      	bhi.n	8014164 <UART_SetConfig+0x260>
 8014116:	a201      	add	r2, pc, #4	@ (adr r2, 801411c <UART_SetConfig+0x218>)
 8014118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801411c:	08014135 	.word	0x08014135
 8014120:	0801413d 	.word	0x0801413d
 8014124:	08014145 	.word	0x08014145
 8014128:	0801414d 	.word	0x0801414d
 801412c:	08014155 	.word	0x08014155
 8014130:	0801415d 	.word	0x0801415d
 8014134:	2300      	movs	r3, #0
 8014136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801413a:	e2ba      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801413c:	2304      	movs	r3, #4
 801413e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014142:	e2b6      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014144:	2308      	movs	r3, #8
 8014146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801414a:	e2b2      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801414c:	2310      	movs	r3, #16
 801414e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014152:	e2ae      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014154:	2320      	movs	r3, #32
 8014156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801415a:	e2aa      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801415c:	2340      	movs	r3, #64	@ 0x40
 801415e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014162:	e2a6      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014164:	2380      	movs	r3, #128	@ 0x80
 8014166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801416a:	e2a2      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801416c:	697b      	ldr	r3, [r7, #20]
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	4a35      	ldr	r2, [pc, #212]	@ (8014248 <UART_SetConfig+0x344>)
 8014172:	4293      	cmp	r3, r2
 8014174:	d130      	bne.n	80141d8 <UART_SetConfig+0x2d4>
 8014176:	4b31      	ldr	r3, [pc, #196]	@ (801423c <UART_SetConfig+0x338>)
 8014178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801417a:	f003 0307 	and.w	r3, r3, #7
 801417e:	2b05      	cmp	r3, #5
 8014180:	d826      	bhi.n	80141d0 <UART_SetConfig+0x2cc>
 8014182:	a201      	add	r2, pc, #4	@ (adr r2, 8014188 <UART_SetConfig+0x284>)
 8014184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014188:	080141a1 	.word	0x080141a1
 801418c:	080141a9 	.word	0x080141a9
 8014190:	080141b1 	.word	0x080141b1
 8014194:	080141b9 	.word	0x080141b9
 8014198:	080141c1 	.word	0x080141c1
 801419c:	080141c9 	.word	0x080141c9
 80141a0:	2300      	movs	r3, #0
 80141a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141a6:	e284      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80141a8:	2304      	movs	r3, #4
 80141aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141ae:	e280      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80141b0:	2308      	movs	r3, #8
 80141b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141b6:	e27c      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80141b8:	2310      	movs	r3, #16
 80141ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141be:	e278      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80141c0:	2320      	movs	r3, #32
 80141c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141c6:	e274      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80141c8:	2340      	movs	r3, #64	@ 0x40
 80141ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141ce:	e270      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80141d0:	2380      	movs	r3, #128	@ 0x80
 80141d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141d6:	e26c      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80141d8:	697b      	ldr	r3, [r7, #20]
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	4a1b      	ldr	r2, [pc, #108]	@ (801424c <UART_SetConfig+0x348>)
 80141de:	4293      	cmp	r3, r2
 80141e0:	d142      	bne.n	8014268 <UART_SetConfig+0x364>
 80141e2:	4b16      	ldr	r3, [pc, #88]	@ (801423c <UART_SetConfig+0x338>)
 80141e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80141e6:	f003 0307 	and.w	r3, r3, #7
 80141ea:	2b05      	cmp	r3, #5
 80141ec:	d838      	bhi.n	8014260 <UART_SetConfig+0x35c>
 80141ee:	a201      	add	r2, pc, #4	@ (adr r2, 80141f4 <UART_SetConfig+0x2f0>)
 80141f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141f4:	0801420d 	.word	0x0801420d
 80141f8:	08014215 	.word	0x08014215
 80141fc:	0801421d 	.word	0x0801421d
 8014200:	08014225 	.word	0x08014225
 8014204:	08014251 	.word	0x08014251
 8014208:	08014259 	.word	0x08014259
 801420c:	2300      	movs	r3, #0
 801420e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014212:	e24e      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014214:	2304      	movs	r3, #4
 8014216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801421a:	e24a      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801421c:	2308      	movs	r3, #8
 801421e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014222:	e246      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014224:	2310      	movs	r3, #16
 8014226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801422a:	e242      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801422c:	cfff69f3 	.word	0xcfff69f3
 8014230:	58000c00 	.word	0x58000c00
 8014234:	11fff4ff 	.word	0x11fff4ff
 8014238:	40011000 	.word	0x40011000
 801423c:	58024400 	.word	0x58024400
 8014240:	40004400 	.word	0x40004400
 8014244:	40004800 	.word	0x40004800
 8014248:	40004c00 	.word	0x40004c00
 801424c:	40005000 	.word	0x40005000
 8014250:	2320      	movs	r3, #32
 8014252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014256:	e22c      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014258:	2340      	movs	r3, #64	@ 0x40
 801425a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801425e:	e228      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014260:	2380      	movs	r3, #128	@ 0x80
 8014262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014266:	e224      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014268:	697b      	ldr	r3, [r7, #20]
 801426a:	681b      	ldr	r3, [r3, #0]
 801426c:	4ab1      	ldr	r2, [pc, #708]	@ (8014534 <UART_SetConfig+0x630>)
 801426e:	4293      	cmp	r3, r2
 8014270:	d176      	bne.n	8014360 <UART_SetConfig+0x45c>
 8014272:	4bb1      	ldr	r3, [pc, #708]	@ (8014538 <UART_SetConfig+0x634>)
 8014274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014276:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801427a:	2b28      	cmp	r3, #40	@ 0x28
 801427c:	d86c      	bhi.n	8014358 <UART_SetConfig+0x454>
 801427e:	a201      	add	r2, pc, #4	@ (adr r2, 8014284 <UART_SetConfig+0x380>)
 8014280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014284:	08014329 	.word	0x08014329
 8014288:	08014359 	.word	0x08014359
 801428c:	08014359 	.word	0x08014359
 8014290:	08014359 	.word	0x08014359
 8014294:	08014359 	.word	0x08014359
 8014298:	08014359 	.word	0x08014359
 801429c:	08014359 	.word	0x08014359
 80142a0:	08014359 	.word	0x08014359
 80142a4:	08014331 	.word	0x08014331
 80142a8:	08014359 	.word	0x08014359
 80142ac:	08014359 	.word	0x08014359
 80142b0:	08014359 	.word	0x08014359
 80142b4:	08014359 	.word	0x08014359
 80142b8:	08014359 	.word	0x08014359
 80142bc:	08014359 	.word	0x08014359
 80142c0:	08014359 	.word	0x08014359
 80142c4:	08014339 	.word	0x08014339
 80142c8:	08014359 	.word	0x08014359
 80142cc:	08014359 	.word	0x08014359
 80142d0:	08014359 	.word	0x08014359
 80142d4:	08014359 	.word	0x08014359
 80142d8:	08014359 	.word	0x08014359
 80142dc:	08014359 	.word	0x08014359
 80142e0:	08014359 	.word	0x08014359
 80142e4:	08014341 	.word	0x08014341
 80142e8:	08014359 	.word	0x08014359
 80142ec:	08014359 	.word	0x08014359
 80142f0:	08014359 	.word	0x08014359
 80142f4:	08014359 	.word	0x08014359
 80142f8:	08014359 	.word	0x08014359
 80142fc:	08014359 	.word	0x08014359
 8014300:	08014359 	.word	0x08014359
 8014304:	08014349 	.word	0x08014349
 8014308:	08014359 	.word	0x08014359
 801430c:	08014359 	.word	0x08014359
 8014310:	08014359 	.word	0x08014359
 8014314:	08014359 	.word	0x08014359
 8014318:	08014359 	.word	0x08014359
 801431c:	08014359 	.word	0x08014359
 8014320:	08014359 	.word	0x08014359
 8014324:	08014351 	.word	0x08014351
 8014328:	2301      	movs	r3, #1
 801432a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801432e:	e1c0      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014330:	2304      	movs	r3, #4
 8014332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014336:	e1bc      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014338:	2308      	movs	r3, #8
 801433a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801433e:	e1b8      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014340:	2310      	movs	r3, #16
 8014342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014346:	e1b4      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014348:	2320      	movs	r3, #32
 801434a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801434e:	e1b0      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014350:	2340      	movs	r3, #64	@ 0x40
 8014352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014356:	e1ac      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014358:	2380      	movs	r3, #128	@ 0x80
 801435a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801435e:	e1a8      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014360:	697b      	ldr	r3, [r7, #20]
 8014362:	681b      	ldr	r3, [r3, #0]
 8014364:	4a75      	ldr	r2, [pc, #468]	@ (801453c <UART_SetConfig+0x638>)
 8014366:	4293      	cmp	r3, r2
 8014368:	d130      	bne.n	80143cc <UART_SetConfig+0x4c8>
 801436a:	4b73      	ldr	r3, [pc, #460]	@ (8014538 <UART_SetConfig+0x634>)
 801436c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801436e:	f003 0307 	and.w	r3, r3, #7
 8014372:	2b05      	cmp	r3, #5
 8014374:	d826      	bhi.n	80143c4 <UART_SetConfig+0x4c0>
 8014376:	a201      	add	r2, pc, #4	@ (adr r2, 801437c <UART_SetConfig+0x478>)
 8014378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801437c:	08014395 	.word	0x08014395
 8014380:	0801439d 	.word	0x0801439d
 8014384:	080143a5 	.word	0x080143a5
 8014388:	080143ad 	.word	0x080143ad
 801438c:	080143b5 	.word	0x080143b5
 8014390:	080143bd 	.word	0x080143bd
 8014394:	2300      	movs	r3, #0
 8014396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801439a:	e18a      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801439c:	2304      	movs	r3, #4
 801439e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143a2:	e186      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80143a4:	2308      	movs	r3, #8
 80143a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143aa:	e182      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80143ac:	2310      	movs	r3, #16
 80143ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143b2:	e17e      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80143b4:	2320      	movs	r3, #32
 80143b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143ba:	e17a      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80143bc:	2340      	movs	r3, #64	@ 0x40
 80143be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143c2:	e176      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80143c4:	2380      	movs	r3, #128	@ 0x80
 80143c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143ca:	e172      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80143cc:	697b      	ldr	r3, [r7, #20]
 80143ce:	681b      	ldr	r3, [r3, #0]
 80143d0:	4a5b      	ldr	r2, [pc, #364]	@ (8014540 <UART_SetConfig+0x63c>)
 80143d2:	4293      	cmp	r3, r2
 80143d4:	d130      	bne.n	8014438 <UART_SetConfig+0x534>
 80143d6:	4b58      	ldr	r3, [pc, #352]	@ (8014538 <UART_SetConfig+0x634>)
 80143d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80143da:	f003 0307 	and.w	r3, r3, #7
 80143de:	2b05      	cmp	r3, #5
 80143e0:	d826      	bhi.n	8014430 <UART_SetConfig+0x52c>
 80143e2:	a201      	add	r2, pc, #4	@ (adr r2, 80143e8 <UART_SetConfig+0x4e4>)
 80143e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143e8:	08014401 	.word	0x08014401
 80143ec:	08014409 	.word	0x08014409
 80143f0:	08014411 	.word	0x08014411
 80143f4:	08014419 	.word	0x08014419
 80143f8:	08014421 	.word	0x08014421
 80143fc:	08014429 	.word	0x08014429
 8014400:	2300      	movs	r3, #0
 8014402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014406:	e154      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014408:	2304      	movs	r3, #4
 801440a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801440e:	e150      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014410:	2308      	movs	r3, #8
 8014412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014416:	e14c      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014418:	2310      	movs	r3, #16
 801441a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801441e:	e148      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014420:	2320      	movs	r3, #32
 8014422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014426:	e144      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014428:	2340      	movs	r3, #64	@ 0x40
 801442a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801442e:	e140      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014430:	2380      	movs	r3, #128	@ 0x80
 8014432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014436:	e13c      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014438:	697b      	ldr	r3, [r7, #20]
 801443a:	681b      	ldr	r3, [r3, #0]
 801443c:	4a41      	ldr	r2, [pc, #260]	@ (8014544 <UART_SetConfig+0x640>)
 801443e:	4293      	cmp	r3, r2
 8014440:	f040 8082 	bne.w	8014548 <UART_SetConfig+0x644>
 8014444:	4b3c      	ldr	r3, [pc, #240]	@ (8014538 <UART_SetConfig+0x634>)
 8014446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014448:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801444c:	2b28      	cmp	r3, #40	@ 0x28
 801444e:	d86d      	bhi.n	801452c <UART_SetConfig+0x628>
 8014450:	a201      	add	r2, pc, #4	@ (adr r2, 8014458 <UART_SetConfig+0x554>)
 8014452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014456:	bf00      	nop
 8014458:	080144fd 	.word	0x080144fd
 801445c:	0801452d 	.word	0x0801452d
 8014460:	0801452d 	.word	0x0801452d
 8014464:	0801452d 	.word	0x0801452d
 8014468:	0801452d 	.word	0x0801452d
 801446c:	0801452d 	.word	0x0801452d
 8014470:	0801452d 	.word	0x0801452d
 8014474:	0801452d 	.word	0x0801452d
 8014478:	08014505 	.word	0x08014505
 801447c:	0801452d 	.word	0x0801452d
 8014480:	0801452d 	.word	0x0801452d
 8014484:	0801452d 	.word	0x0801452d
 8014488:	0801452d 	.word	0x0801452d
 801448c:	0801452d 	.word	0x0801452d
 8014490:	0801452d 	.word	0x0801452d
 8014494:	0801452d 	.word	0x0801452d
 8014498:	0801450d 	.word	0x0801450d
 801449c:	0801452d 	.word	0x0801452d
 80144a0:	0801452d 	.word	0x0801452d
 80144a4:	0801452d 	.word	0x0801452d
 80144a8:	0801452d 	.word	0x0801452d
 80144ac:	0801452d 	.word	0x0801452d
 80144b0:	0801452d 	.word	0x0801452d
 80144b4:	0801452d 	.word	0x0801452d
 80144b8:	08014515 	.word	0x08014515
 80144bc:	0801452d 	.word	0x0801452d
 80144c0:	0801452d 	.word	0x0801452d
 80144c4:	0801452d 	.word	0x0801452d
 80144c8:	0801452d 	.word	0x0801452d
 80144cc:	0801452d 	.word	0x0801452d
 80144d0:	0801452d 	.word	0x0801452d
 80144d4:	0801452d 	.word	0x0801452d
 80144d8:	0801451d 	.word	0x0801451d
 80144dc:	0801452d 	.word	0x0801452d
 80144e0:	0801452d 	.word	0x0801452d
 80144e4:	0801452d 	.word	0x0801452d
 80144e8:	0801452d 	.word	0x0801452d
 80144ec:	0801452d 	.word	0x0801452d
 80144f0:	0801452d 	.word	0x0801452d
 80144f4:	0801452d 	.word	0x0801452d
 80144f8:	08014525 	.word	0x08014525
 80144fc:	2301      	movs	r3, #1
 80144fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014502:	e0d6      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014504:	2304      	movs	r3, #4
 8014506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801450a:	e0d2      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801450c:	2308      	movs	r3, #8
 801450e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014512:	e0ce      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014514:	2310      	movs	r3, #16
 8014516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801451a:	e0ca      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801451c:	2320      	movs	r3, #32
 801451e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014522:	e0c6      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014524:	2340      	movs	r3, #64	@ 0x40
 8014526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801452a:	e0c2      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801452c:	2380      	movs	r3, #128	@ 0x80
 801452e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014532:	e0be      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014534:	40011400 	.word	0x40011400
 8014538:	58024400 	.word	0x58024400
 801453c:	40007800 	.word	0x40007800
 8014540:	40007c00 	.word	0x40007c00
 8014544:	40011800 	.word	0x40011800
 8014548:	697b      	ldr	r3, [r7, #20]
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	4aad      	ldr	r2, [pc, #692]	@ (8014804 <UART_SetConfig+0x900>)
 801454e:	4293      	cmp	r3, r2
 8014550:	d176      	bne.n	8014640 <UART_SetConfig+0x73c>
 8014552:	4bad      	ldr	r3, [pc, #692]	@ (8014808 <UART_SetConfig+0x904>)
 8014554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014556:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801455a:	2b28      	cmp	r3, #40	@ 0x28
 801455c:	d86c      	bhi.n	8014638 <UART_SetConfig+0x734>
 801455e:	a201      	add	r2, pc, #4	@ (adr r2, 8014564 <UART_SetConfig+0x660>)
 8014560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014564:	08014609 	.word	0x08014609
 8014568:	08014639 	.word	0x08014639
 801456c:	08014639 	.word	0x08014639
 8014570:	08014639 	.word	0x08014639
 8014574:	08014639 	.word	0x08014639
 8014578:	08014639 	.word	0x08014639
 801457c:	08014639 	.word	0x08014639
 8014580:	08014639 	.word	0x08014639
 8014584:	08014611 	.word	0x08014611
 8014588:	08014639 	.word	0x08014639
 801458c:	08014639 	.word	0x08014639
 8014590:	08014639 	.word	0x08014639
 8014594:	08014639 	.word	0x08014639
 8014598:	08014639 	.word	0x08014639
 801459c:	08014639 	.word	0x08014639
 80145a0:	08014639 	.word	0x08014639
 80145a4:	08014619 	.word	0x08014619
 80145a8:	08014639 	.word	0x08014639
 80145ac:	08014639 	.word	0x08014639
 80145b0:	08014639 	.word	0x08014639
 80145b4:	08014639 	.word	0x08014639
 80145b8:	08014639 	.word	0x08014639
 80145bc:	08014639 	.word	0x08014639
 80145c0:	08014639 	.word	0x08014639
 80145c4:	08014621 	.word	0x08014621
 80145c8:	08014639 	.word	0x08014639
 80145cc:	08014639 	.word	0x08014639
 80145d0:	08014639 	.word	0x08014639
 80145d4:	08014639 	.word	0x08014639
 80145d8:	08014639 	.word	0x08014639
 80145dc:	08014639 	.word	0x08014639
 80145e0:	08014639 	.word	0x08014639
 80145e4:	08014629 	.word	0x08014629
 80145e8:	08014639 	.word	0x08014639
 80145ec:	08014639 	.word	0x08014639
 80145f0:	08014639 	.word	0x08014639
 80145f4:	08014639 	.word	0x08014639
 80145f8:	08014639 	.word	0x08014639
 80145fc:	08014639 	.word	0x08014639
 8014600:	08014639 	.word	0x08014639
 8014604:	08014631 	.word	0x08014631
 8014608:	2301      	movs	r3, #1
 801460a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801460e:	e050      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014610:	2304      	movs	r3, #4
 8014612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014616:	e04c      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014618:	2308      	movs	r3, #8
 801461a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801461e:	e048      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014620:	2310      	movs	r3, #16
 8014622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014626:	e044      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014628:	2320      	movs	r3, #32
 801462a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801462e:	e040      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014630:	2340      	movs	r3, #64	@ 0x40
 8014632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014636:	e03c      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014638:	2380      	movs	r3, #128	@ 0x80
 801463a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801463e:	e038      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014640:	697b      	ldr	r3, [r7, #20]
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	4a71      	ldr	r2, [pc, #452]	@ (801480c <UART_SetConfig+0x908>)
 8014646:	4293      	cmp	r3, r2
 8014648:	d130      	bne.n	80146ac <UART_SetConfig+0x7a8>
 801464a:	4b6f      	ldr	r3, [pc, #444]	@ (8014808 <UART_SetConfig+0x904>)
 801464c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801464e:	f003 0307 	and.w	r3, r3, #7
 8014652:	2b05      	cmp	r3, #5
 8014654:	d826      	bhi.n	80146a4 <UART_SetConfig+0x7a0>
 8014656:	a201      	add	r2, pc, #4	@ (adr r2, 801465c <UART_SetConfig+0x758>)
 8014658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801465c:	08014675 	.word	0x08014675
 8014660:	0801467d 	.word	0x0801467d
 8014664:	08014685 	.word	0x08014685
 8014668:	0801468d 	.word	0x0801468d
 801466c:	08014695 	.word	0x08014695
 8014670:	0801469d 	.word	0x0801469d
 8014674:	2302      	movs	r3, #2
 8014676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801467a:	e01a      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801467c:	2304      	movs	r3, #4
 801467e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014682:	e016      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014684:	2308      	movs	r3, #8
 8014686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801468a:	e012      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801468c:	2310      	movs	r3, #16
 801468e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014692:	e00e      	b.n	80146b2 <UART_SetConfig+0x7ae>
 8014694:	2320      	movs	r3, #32
 8014696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801469a:	e00a      	b.n	80146b2 <UART_SetConfig+0x7ae>
 801469c:	2340      	movs	r3, #64	@ 0x40
 801469e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146a2:	e006      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80146a4:	2380      	movs	r3, #128	@ 0x80
 80146a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146aa:	e002      	b.n	80146b2 <UART_SetConfig+0x7ae>
 80146ac:	2380      	movs	r3, #128	@ 0x80
 80146ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80146b2:	697b      	ldr	r3, [r7, #20]
 80146b4:	681b      	ldr	r3, [r3, #0]
 80146b6:	4a55      	ldr	r2, [pc, #340]	@ (801480c <UART_SetConfig+0x908>)
 80146b8:	4293      	cmp	r3, r2
 80146ba:	f040 80f8 	bne.w	80148ae <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80146be:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80146c2:	2b20      	cmp	r3, #32
 80146c4:	dc46      	bgt.n	8014754 <UART_SetConfig+0x850>
 80146c6:	2b02      	cmp	r3, #2
 80146c8:	db75      	blt.n	80147b6 <UART_SetConfig+0x8b2>
 80146ca:	3b02      	subs	r3, #2
 80146cc:	2b1e      	cmp	r3, #30
 80146ce:	d872      	bhi.n	80147b6 <UART_SetConfig+0x8b2>
 80146d0:	a201      	add	r2, pc, #4	@ (adr r2, 80146d8 <UART_SetConfig+0x7d4>)
 80146d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146d6:	bf00      	nop
 80146d8:	0801475b 	.word	0x0801475b
 80146dc:	080147b7 	.word	0x080147b7
 80146e0:	08014763 	.word	0x08014763
 80146e4:	080147b7 	.word	0x080147b7
 80146e8:	080147b7 	.word	0x080147b7
 80146ec:	080147b7 	.word	0x080147b7
 80146f0:	08014773 	.word	0x08014773
 80146f4:	080147b7 	.word	0x080147b7
 80146f8:	080147b7 	.word	0x080147b7
 80146fc:	080147b7 	.word	0x080147b7
 8014700:	080147b7 	.word	0x080147b7
 8014704:	080147b7 	.word	0x080147b7
 8014708:	080147b7 	.word	0x080147b7
 801470c:	080147b7 	.word	0x080147b7
 8014710:	08014783 	.word	0x08014783
 8014714:	080147b7 	.word	0x080147b7
 8014718:	080147b7 	.word	0x080147b7
 801471c:	080147b7 	.word	0x080147b7
 8014720:	080147b7 	.word	0x080147b7
 8014724:	080147b7 	.word	0x080147b7
 8014728:	080147b7 	.word	0x080147b7
 801472c:	080147b7 	.word	0x080147b7
 8014730:	080147b7 	.word	0x080147b7
 8014734:	080147b7 	.word	0x080147b7
 8014738:	080147b7 	.word	0x080147b7
 801473c:	080147b7 	.word	0x080147b7
 8014740:	080147b7 	.word	0x080147b7
 8014744:	080147b7 	.word	0x080147b7
 8014748:	080147b7 	.word	0x080147b7
 801474c:	080147b7 	.word	0x080147b7
 8014750:	080147a9 	.word	0x080147a9
 8014754:	2b40      	cmp	r3, #64	@ 0x40
 8014756:	d02a      	beq.n	80147ae <UART_SetConfig+0x8aa>
 8014758:	e02d      	b.n	80147b6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801475a:	f7fc fd53 	bl	8011204 <HAL_RCCEx_GetD3PCLK1Freq>
 801475e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014760:	e02f      	b.n	80147c2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014766:	4618      	mov	r0, r3
 8014768:	f7fc fd62 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801476c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801476e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014770:	e027      	b.n	80147c2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014772:	f107 0318 	add.w	r3, r7, #24
 8014776:	4618      	mov	r0, r3
 8014778:	f7fc feae 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801477c:	69fb      	ldr	r3, [r7, #28]
 801477e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014780:	e01f      	b.n	80147c2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014782:	4b21      	ldr	r3, [pc, #132]	@ (8014808 <UART_SetConfig+0x904>)
 8014784:	681b      	ldr	r3, [r3, #0]
 8014786:	f003 0320 	and.w	r3, r3, #32
 801478a:	2b00      	cmp	r3, #0
 801478c:	d009      	beq.n	80147a2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801478e:	4b1e      	ldr	r3, [pc, #120]	@ (8014808 <UART_SetConfig+0x904>)
 8014790:	681b      	ldr	r3, [r3, #0]
 8014792:	08db      	lsrs	r3, r3, #3
 8014794:	f003 0303 	and.w	r3, r3, #3
 8014798:	4a1d      	ldr	r2, [pc, #116]	@ (8014810 <UART_SetConfig+0x90c>)
 801479a:	fa22 f303 	lsr.w	r3, r2, r3
 801479e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80147a0:	e00f      	b.n	80147c2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80147a2:	4b1b      	ldr	r3, [pc, #108]	@ (8014810 <UART_SetConfig+0x90c>)
 80147a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80147a6:	e00c      	b.n	80147c2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80147a8:	4b1a      	ldr	r3, [pc, #104]	@ (8014814 <UART_SetConfig+0x910>)
 80147aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80147ac:	e009      	b.n	80147c2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80147ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80147b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80147b4:	e005      	b.n	80147c2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80147b6:	2300      	movs	r3, #0
 80147b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80147ba:	2301      	movs	r3, #1
 80147bc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80147c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80147c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	f000 81ee 	beq.w	8014ba6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80147ca:	697b      	ldr	r3, [r7, #20]
 80147cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80147ce:	4a12      	ldr	r2, [pc, #72]	@ (8014818 <UART_SetConfig+0x914>)
 80147d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80147d4:	461a      	mov	r2, r3
 80147d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80147d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80147dc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80147de:	697b      	ldr	r3, [r7, #20]
 80147e0:	685a      	ldr	r2, [r3, #4]
 80147e2:	4613      	mov	r3, r2
 80147e4:	005b      	lsls	r3, r3, #1
 80147e6:	4413      	add	r3, r2
 80147e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80147ea:	429a      	cmp	r2, r3
 80147ec:	d305      	bcc.n	80147fa <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80147ee:	697b      	ldr	r3, [r7, #20]
 80147f0:	685b      	ldr	r3, [r3, #4]
 80147f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80147f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80147f6:	429a      	cmp	r2, r3
 80147f8:	d910      	bls.n	801481c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80147fa:	2301      	movs	r3, #1
 80147fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014800:	e1d1      	b.n	8014ba6 <UART_SetConfig+0xca2>
 8014802:	bf00      	nop
 8014804:	40011c00 	.word	0x40011c00
 8014808:	58024400 	.word	0x58024400
 801480c:	58000c00 	.word	0x58000c00
 8014810:	03d09000 	.word	0x03d09000
 8014814:	003d0900 	.word	0x003d0900
 8014818:	0801f428 	.word	0x0801f428
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801481c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801481e:	2200      	movs	r2, #0
 8014820:	60bb      	str	r3, [r7, #8]
 8014822:	60fa      	str	r2, [r7, #12]
 8014824:	697b      	ldr	r3, [r7, #20]
 8014826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014828:	4ac0      	ldr	r2, [pc, #768]	@ (8014b2c <UART_SetConfig+0xc28>)
 801482a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801482e:	b29b      	uxth	r3, r3
 8014830:	2200      	movs	r2, #0
 8014832:	603b      	str	r3, [r7, #0]
 8014834:	607a      	str	r2, [r7, #4]
 8014836:	e9d7 2300 	ldrd	r2, r3, [r7]
 801483a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801483e:	f7eb ff8b 	bl	8000758 <__aeabi_uldivmod>
 8014842:	4602      	mov	r2, r0
 8014844:	460b      	mov	r3, r1
 8014846:	4610      	mov	r0, r2
 8014848:	4619      	mov	r1, r3
 801484a:	f04f 0200 	mov.w	r2, #0
 801484e:	f04f 0300 	mov.w	r3, #0
 8014852:	020b      	lsls	r3, r1, #8
 8014854:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8014858:	0202      	lsls	r2, r0, #8
 801485a:	6979      	ldr	r1, [r7, #20]
 801485c:	6849      	ldr	r1, [r1, #4]
 801485e:	0849      	lsrs	r1, r1, #1
 8014860:	2000      	movs	r0, #0
 8014862:	460c      	mov	r4, r1
 8014864:	4605      	mov	r5, r0
 8014866:	eb12 0804 	adds.w	r8, r2, r4
 801486a:	eb43 0905 	adc.w	r9, r3, r5
 801486e:	697b      	ldr	r3, [r7, #20]
 8014870:	685b      	ldr	r3, [r3, #4]
 8014872:	2200      	movs	r2, #0
 8014874:	469a      	mov	sl, r3
 8014876:	4693      	mov	fp, r2
 8014878:	4652      	mov	r2, sl
 801487a:	465b      	mov	r3, fp
 801487c:	4640      	mov	r0, r8
 801487e:	4649      	mov	r1, r9
 8014880:	f7eb ff6a 	bl	8000758 <__aeabi_uldivmod>
 8014884:	4602      	mov	r2, r0
 8014886:	460b      	mov	r3, r1
 8014888:	4613      	mov	r3, r2
 801488a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801488c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801488e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8014892:	d308      	bcc.n	80148a6 <UART_SetConfig+0x9a2>
 8014894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014896:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801489a:	d204      	bcs.n	80148a6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 801489c:	697b      	ldr	r3, [r7, #20]
 801489e:	681b      	ldr	r3, [r3, #0]
 80148a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80148a2:	60da      	str	r2, [r3, #12]
 80148a4:	e17f      	b.n	8014ba6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80148a6:	2301      	movs	r3, #1
 80148a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80148ac:	e17b      	b.n	8014ba6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80148ae:	697b      	ldr	r3, [r7, #20]
 80148b0:	69db      	ldr	r3, [r3, #28]
 80148b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80148b6:	f040 80bd 	bne.w	8014a34 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80148ba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80148be:	2b20      	cmp	r3, #32
 80148c0:	dc48      	bgt.n	8014954 <UART_SetConfig+0xa50>
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	db7b      	blt.n	80149be <UART_SetConfig+0xaba>
 80148c6:	2b20      	cmp	r3, #32
 80148c8:	d879      	bhi.n	80149be <UART_SetConfig+0xaba>
 80148ca:	a201      	add	r2, pc, #4	@ (adr r2, 80148d0 <UART_SetConfig+0x9cc>)
 80148cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148d0:	0801495b 	.word	0x0801495b
 80148d4:	08014963 	.word	0x08014963
 80148d8:	080149bf 	.word	0x080149bf
 80148dc:	080149bf 	.word	0x080149bf
 80148e0:	0801496b 	.word	0x0801496b
 80148e4:	080149bf 	.word	0x080149bf
 80148e8:	080149bf 	.word	0x080149bf
 80148ec:	080149bf 	.word	0x080149bf
 80148f0:	0801497b 	.word	0x0801497b
 80148f4:	080149bf 	.word	0x080149bf
 80148f8:	080149bf 	.word	0x080149bf
 80148fc:	080149bf 	.word	0x080149bf
 8014900:	080149bf 	.word	0x080149bf
 8014904:	080149bf 	.word	0x080149bf
 8014908:	080149bf 	.word	0x080149bf
 801490c:	080149bf 	.word	0x080149bf
 8014910:	0801498b 	.word	0x0801498b
 8014914:	080149bf 	.word	0x080149bf
 8014918:	080149bf 	.word	0x080149bf
 801491c:	080149bf 	.word	0x080149bf
 8014920:	080149bf 	.word	0x080149bf
 8014924:	080149bf 	.word	0x080149bf
 8014928:	080149bf 	.word	0x080149bf
 801492c:	080149bf 	.word	0x080149bf
 8014930:	080149bf 	.word	0x080149bf
 8014934:	080149bf 	.word	0x080149bf
 8014938:	080149bf 	.word	0x080149bf
 801493c:	080149bf 	.word	0x080149bf
 8014940:	080149bf 	.word	0x080149bf
 8014944:	080149bf 	.word	0x080149bf
 8014948:	080149bf 	.word	0x080149bf
 801494c:	080149bf 	.word	0x080149bf
 8014950:	080149b1 	.word	0x080149b1
 8014954:	2b40      	cmp	r3, #64	@ 0x40
 8014956:	d02e      	beq.n	80149b6 <UART_SetConfig+0xab2>
 8014958:	e031      	b.n	80149be <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801495a:	f7fa fd73 	bl	800f444 <HAL_RCC_GetPCLK1Freq>
 801495e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014960:	e033      	b.n	80149ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014962:	f7fa fd85 	bl	800f470 <HAL_RCC_GetPCLK2Freq>
 8014966:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014968:	e02f      	b.n	80149ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801496a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801496e:	4618      	mov	r0, r3
 8014970:	f7fc fc5e 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014976:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014978:	e027      	b.n	80149ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801497a:	f107 0318 	add.w	r3, r7, #24
 801497e:	4618      	mov	r0, r3
 8014980:	f7fc fdaa 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014984:	69fb      	ldr	r3, [r7, #28]
 8014986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014988:	e01f      	b.n	80149ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801498a:	4b69      	ldr	r3, [pc, #420]	@ (8014b30 <UART_SetConfig+0xc2c>)
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	f003 0320 	and.w	r3, r3, #32
 8014992:	2b00      	cmp	r3, #0
 8014994:	d009      	beq.n	80149aa <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014996:	4b66      	ldr	r3, [pc, #408]	@ (8014b30 <UART_SetConfig+0xc2c>)
 8014998:	681b      	ldr	r3, [r3, #0]
 801499a:	08db      	lsrs	r3, r3, #3
 801499c:	f003 0303 	and.w	r3, r3, #3
 80149a0:	4a64      	ldr	r2, [pc, #400]	@ (8014b34 <UART_SetConfig+0xc30>)
 80149a2:	fa22 f303 	lsr.w	r3, r2, r3
 80149a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80149a8:	e00f      	b.n	80149ca <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80149aa:	4b62      	ldr	r3, [pc, #392]	@ (8014b34 <UART_SetConfig+0xc30>)
 80149ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80149ae:	e00c      	b.n	80149ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80149b0:	4b61      	ldr	r3, [pc, #388]	@ (8014b38 <UART_SetConfig+0xc34>)
 80149b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80149b4:	e009      	b.n	80149ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80149b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80149ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80149bc:	e005      	b.n	80149ca <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80149be:	2300      	movs	r3, #0
 80149c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80149c2:	2301      	movs	r3, #1
 80149c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80149c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80149ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	f000 80ea 	beq.w	8014ba6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80149d2:	697b      	ldr	r3, [r7, #20]
 80149d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80149d6:	4a55      	ldr	r2, [pc, #340]	@ (8014b2c <UART_SetConfig+0xc28>)
 80149d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80149dc:	461a      	mov	r2, r3
 80149de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80149e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80149e4:	005a      	lsls	r2, r3, #1
 80149e6:	697b      	ldr	r3, [r7, #20]
 80149e8:	685b      	ldr	r3, [r3, #4]
 80149ea:	085b      	lsrs	r3, r3, #1
 80149ec:	441a      	add	r2, r3
 80149ee:	697b      	ldr	r3, [r7, #20]
 80149f0:	685b      	ldr	r3, [r3, #4]
 80149f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80149f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80149f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149fa:	2b0f      	cmp	r3, #15
 80149fc:	d916      	bls.n	8014a2c <UART_SetConfig+0xb28>
 80149fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014a04:	d212      	bcs.n	8014a2c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8014a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a08:	b29b      	uxth	r3, r3
 8014a0a:	f023 030f 	bic.w	r3, r3, #15
 8014a0e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8014a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a12:	085b      	lsrs	r3, r3, #1
 8014a14:	b29b      	uxth	r3, r3
 8014a16:	f003 0307 	and.w	r3, r3, #7
 8014a1a:	b29a      	uxth	r2, r3
 8014a1c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014a1e:	4313      	orrs	r3, r2
 8014a20:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8014a22:	697b      	ldr	r3, [r7, #20]
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014a28:	60da      	str	r2, [r3, #12]
 8014a2a:	e0bc      	b.n	8014ba6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014a2c:	2301      	movs	r3, #1
 8014a2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014a32:	e0b8      	b.n	8014ba6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8014a34:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014a38:	2b20      	cmp	r3, #32
 8014a3a:	dc4b      	bgt.n	8014ad4 <UART_SetConfig+0xbd0>
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	f2c0 8087 	blt.w	8014b50 <UART_SetConfig+0xc4c>
 8014a42:	2b20      	cmp	r3, #32
 8014a44:	f200 8084 	bhi.w	8014b50 <UART_SetConfig+0xc4c>
 8014a48:	a201      	add	r2, pc, #4	@ (adr r2, 8014a50 <UART_SetConfig+0xb4c>)
 8014a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014a4e:	bf00      	nop
 8014a50:	08014adb 	.word	0x08014adb
 8014a54:	08014ae3 	.word	0x08014ae3
 8014a58:	08014b51 	.word	0x08014b51
 8014a5c:	08014b51 	.word	0x08014b51
 8014a60:	08014aeb 	.word	0x08014aeb
 8014a64:	08014b51 	.word	0x08014b51
 8014a68:	08014b51 	.word	0x08014b51
 8014a6c:	08014b51 	.word	0x08014b51
 8014a70:	08014afb 	.word	0x08014afb
 8014a74:	08014b51 	.word	0x08014b51
 8014a78:	08014b51 	.word	0x08014b51
 8014a7c:	08014b51 	.word	0x08014b51
 8014a80:	08014b51 	.word	0x08014b51
 8014a84:	08014b51 	.word	0x08014b51
 8014a88:	08014b51 	.word	0x08014b51
 8014a8c:	08014b51 	.word	0x08014b51
 8014a90:	08014b0b 	.word	0x08014b0b
 8014a94:	08014b51 	.word	0x08014b51
 8014a98:	08014b51 	.word	0x08014b51
 8014a9c:	08014b51 	.word	0x08014b51
 8014aa0:	08014b51 	.word	0x08014b51
 8014aa4:	08014b51 	.word	0x08014b51
 8014aa8:	08014b51 	.word	0x08014b51
 8014aac:	08014b51 	.word	0x08014b51
 8014ab0:	08014b51 	.word	0x08014b51
 8014ab4:	08014b51 	.word	0x08014b51
 8014ab8:	08014b51 	.word	0x08014b51
 8014abc:	08014b51 	.word	0x08014b51
 8014ac0:	08014b51 	.word	0x08014b51
 8014ac4:	08014b51 	.word	0x08014b51
 8014ac8:	08014b51 	.word	0x08014b51
 8014acc:	08014b51 	.word	0x08014b51
 8014ad0:	08014b43 	.word	0x08014b43
 8014ad4:	2b40      	cmp	r3, #64	@ 0x40
 8014ad6:	d037      	beq.n	8014b48 <UART_SetConfig+0xc44>
 8014ad8:	e03a      	b.n	8014b50 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014ada:	f7fa fcb3 	bl	800f444 <HAL_RCC_GetPCLK1Freq>
 8014ade:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014ae0:	e03c      	b.n	8014b5c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014ae2:	f7fa fcc5 	bl	800f470 <HAL_RCC_GetPCLK2Freq>
 8014ae6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014ae8:	e038      	b.n	8014b5c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014aea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014aee:	4618      	mov	r0, r3
 8014af0:	f7fc fb9e 	bl	8011230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014af8:	e030      	b.n	8014b5c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014afa:	f107 0318 	add.w	r3, r7, #24
 8014afe:	4618      	mov	r0, r3
 8014b00:	f7fc fcea 	bl	80114d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014b04:	69fb      	ldr	r3, [r7, #28]
 8014b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b08:	e028      	b.n	8014b5c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014b0a:	4b09      	ldr	r3, [pc, #36]	@ (8014b30 <UART_SetConfig+0xc2c>)
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	f003 0320 	and.w	r3, r3, #32
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d012      	beq.n	8014b3c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014b16:	4b06      	ldr	r3, [pc, #24]	@ (8014b30 <UART_SetConfig+0xc2c>)
 8014b18:	681b      	ldr	r3, [r3, #0]
 8014b1a:	08db      	lsrs	r3, r3, #3
 8014b1c:	f003 0303 	and.w	r3, r3, #3
 8014b20:	4a04      	ldr	r2, [pc, #16]	@ (8014b34 <UART_SetConfig+0xc30>)
 8014b22:	fa22 f303 	lsr.w	r3, r2, r3
 8014b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014b28:	e018      	b.n	8014b5c <UART_SetConfig+0xc58>
 8014b2a:	bf00      	nop
 8014b2c:	0801f428 	.word	0x0801f428
 8014b30:	58024400 	.word	0x58024400
 8014b34:	03d09000 	.word	0x03d09000
 8014b38:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8014b3c:	4b24      	ldr	r3, [pc, #144]	@ (8014bd0 <UART_SetConfig+0xccc>)
 8014b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b40:	e00c      	b.n	8014b5c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014b42:	4b24      	ldr	r3, [pc, #144]	@ (8014bd4 <UART_SetConfig+0xcd0>)
 8014b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b46:	e009      	b.n	8014b5c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014b48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b4e:	e005      	b.n	8014b5c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8014b50:	2300      	movs	r3, #0
 8014b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014b54:	2301      	movs	r3, #1
 8014b56:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014b5a:	bf00      	nop
    }

    if (pclk != 0U)
 8014b5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d021      	beq.n	8014ba6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014b62:	697b      	ldr	r3, [r7, #20]
 8014b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b66:	4a1c      	ldr	r2, [pc, #112]	@ (8014bd8 <UART_SetConfig+0xcd4>)
 8014b68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014b6c:	461a      	mov	r2, r3
 8014b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014b70:	fbb3 f2f2 	udiv	r2, r3, r2
 8014b74:	697b      	ldr	r3, [r7, #20]
 8014b76:	685b      	ldr	r3, [r3, #4]
 8014b78:	085b      	lsrs	r3, r3, #1
 8014b7a:	441a      	add	r2, r3
 8014b7c:	697b      	ldr	r3, [r7, #20]
 8014b7e:	685b      	ldr	r3, [r3, #4]
 8014b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8014b84:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b88:	2b0f      	cmp	r3, #15
 8014b8a:	d909      	bls.n	8014ba0 <UART_SetConfig+0xc9c>
 8014b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014b92:	d205      	bcs.n	8014ba0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b96:	b29a      	uxth	r2, r3
 8014b98:	697b      	ldr	r3, [r7, #20]
 8014b9a:	681b      	ldr	r3, [r3, #0]
 8014b9c:	60da      	str	r2, [r3, #12]
 8014b9e:	e002      	b.n	8014ba6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014ba0:	2301      	movs	r3, #1
 8014ba2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014ba6:	697b      	ldr	r3, [r7, #20]
 8014ba8:	2201      	movs	r2, #1
 8014baa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8014bae:	697b      	ldr	r3, [r7, #20]
 8014bb0:	2201      	movs	r2, #1
 8014bb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014bb6:	697b      	ldr	r3, [r7, #20]
 8014bb8:	2200      	movs	r2, #0
 8014bba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014bbc:	697b      	ldr	r3, [r7, #20]
 8014bbe:	2200      	movs	r2, #0
 8014bc0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8014bc2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014bc6:	4618      	mov	r0, r3
 8014bc8:	3748      	adds	r7, #72	@ 0x48
 8014bca:	46bd      	mov	sp, r7
 8014bcc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014bd0:	03d09000 	.word	0x03d09000
 8014bd4:	003d0900 	.word	0x003d0900
 8014bd8:	0801f428 	.word	0x0801f428

08014bdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014bdc:	b480      	push	{r7}
 8014bde:	b083      	sub	sp, #12
 8014be0:	af00      	add	r7, sp, #0
 8014be2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014be4:	687b      	ldr	r3, [r7, #4]
 8014be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014be8:	f003 0308 	and.w	r3, r3, #8
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d00a      	beq.n	8014c06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	681b      	ldr	r3, [r3, #0]
 8014bf4:	685b      	ldr	r3, [r3, #4]
 8014bf6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	681b      	ldr	r3, [r3, #0]
 8014c02:	430a      	orrs	r2, r1
 8014c04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c0a:	f003 0301 	and.w	r3, r3, #1
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d00a      	beq.n	8014c28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	681b      	ldr	r3, [r3, #0]
 8014c16:	685b      	ldr	r3, [r3, #4]
 8014c18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	430a      	orrs	r2, r1
 8014c26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c2c:	f003 0302 	and.w	r3, r3, #2
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d00a      	beq.n	8014c4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	685b      	ldr	r3, [r3, #4]
 8014c3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014c42:	687b      	ldr	r3, [r7, #4]
 8014c44:	681b      	ldr	r3, [r3, #0]
 8014c46:	430a      	orrs	r2, r1
 8014c48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c4e:	f003 0304 	and.w	r3, r3, #4
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d00a      	beq.n	8014c6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	681b      	ldr	r3, [r3, #0]
 8014c5a:	685b      	ldr	r3, [r3, #4]
 8014c5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	681b      	ldr	r3, [r3, #0]
 8014c68:	430a      	orrs	r2, r1
 8014c6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c70:	f003 0310 	and.w	r3, r3, #16
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d00a      	beq.n	8014c8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	681b      	ldr	r3, [r3, #0]
 8014c7c:	689b      	ldr	r3, [r3, #8]
 8014c7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	681b      	ldr	r3, [r3, #0]
 8014c8a:	430a      	orrs	r2, r1
 8014c8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8014c8e:	687b      	ldr	r3, [r7, #4]
 8014c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c92:	f003 0320 	and.w	r3, r3, #32
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d00a      	beq.n	8014cb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	681b      	ldr	r3, [r3, #0]
 8014c9e:	689b      	ldr	r3, [r3, #8]
 8014ca0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	430a      	orrs	r2, r1
 8014cae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d01a      	beq.n	8014cf2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	681b      	ldr	r3, [r3, #0]
 8014cc0:	685b      	ldr	r3, [r3, #4]
 8014cc2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	430a      	orrs	r2, r1
 8014cd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014cd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014cda:	d10a      	bne.n	8014cf2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	685b      	ldr	r3, [r3, #4]
 8014ce2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	681b      	ldr	r3, [r3, #0]
 8014cee:	430a      	orrs	r2, r1
 8014cf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d00a      	beq.n	8014d14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	681b      	ldr	r3, [r3, #0]
 8014d02:	685b      	ldr	r3, [r3, #4]
 8014d04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	681b      	ldr	r3, [r3, #0]
 8014d10:	430a      	orrs	r2, r1
 8014d12:	605a      	str	r2, [r3, #4]
  }
}
 8014d14:	bf00      	nop
 8014d16:	370c      	adds	r7, #12
 8014d18:	46bd      	mov	sp, r7
 8014d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d1e:	4770      	bx	lr

08014d20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8014d20:	b580      	push	{r7, lr}
 8014d22:	b098      	sub	sp, #96	@ 0x60
 8014d24:	af02      	add	r7, sp, #8
 8014d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	2200      	movs	r2, #0
 8014d2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014d30:	f7f0 fece 	bl	8005ad0 <HAL_GetTick>
 8014d34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	681b      	ldr	r3, [r3, #0]
 8014d3a:	681b      	ldr	r3, [r3, #0]
 8014d3c:	f003 0308 	and.w	r3, r3, #8
 8014d40:	2b08      	cmp	r3, #8
 8014d42:	d12f      	bne.n	8014da4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014d44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014d48:	9300      	str	r3, [sp, #0]
 8014d4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8014d52:	6878      	ldr	r0, [r7, #4]
 8014d54:	f000 f88e 	bl	8014e74 <UART_WaitOnFlagUntilTimeout>
 8014d58:	4603      	mov	r3, r0
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	d022      	beq.n	8014da4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	681b      	ldr	r3, [r3, #0]
 8014d62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d66:	e853 3f00 	ldrex	r3, [r3]
 8014d6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014d72:	653b      	str	r3, [r7, #80]	@ 0x50
 8014d74:	687b      	ldr	r3, [r7, #4]
 8014d76:	681b      	ldr	r3, [r3, #0]
 8014d78:	461a      	mov	r2, r3
 8014d7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8014d7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014d82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014d84:	e841 2300 	strex	r3, r2, [r1]
 8014d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d1e6      	bne.n	8014d5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	2220      	movs	r2, #32
 8014d94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	2200      	movs	r2, #0
 8014d9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014da0:	2303      	movs	r3, #3
 8014da2:	e063      	b.n	8014e6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	681b      	ldr	r3, [r3, #0]
 8014da8:	681b      	ldr	r3, [r3, #0]
 8014daa:	f003 0304 	and.w	r3, r3, #4
 8014dae:	2b04      	cmp	r3, #4
 8014db0:	d149      	bne.n	8014e46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014db2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014db6:	9300      	str	r3, [sp, #0]
 8014db8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014dba:	2200      	movs	r2, #0
 8014dbc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8014dc0:	6878      	ldr	r0, [r7, #4]
 8014dc2:	f000 f857 	bl	8014e74 <UART_WaitOnFlagUntilTimeout>
 8014dc6:	4603      	mov	r3, r0
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d03c      	beq.n	8014e46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	681b      	ldr	r3, [r3, #0]
 8014dd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dd4:	e853 3f00 	ldrex	r3, [r3]
 8014dd8:	623b      	str	r3, [r7, #32]
   return(result);
 8014dda:	6a3b      	ldr	r3, [r7, #32]
 8014ddc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014de0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	681b      	ldr	r3, [r3, #0]
 8014de6:	461a      	mov	r2, r3
 8014de8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014dea:	633b      	str	r3, [r7, #48]	@ 0x30
 8014dec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014dee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014df0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014df2:	e841 2300 	strex	r3, r2, [r1]
 8014df6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d1e6      	bne.n	8014dcc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	681b      	ldr	r3, [r3, #0]
 8014e02:	3308      	adds	r3, #8
 8014e04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e06:	693b      	ldr	r3, [r7, #16]
 8014e08:	e853 3f00 	ldrex	r3, [r3]
 8014e0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8014e0e:	68fb      	ldr	r3, [r7, #12]
 8014e10:	f023 0301 	bic.w	r3, r3, #1
 8014e14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	681b      	ldr	r3, [r3, #0]
 8014e1a:	3308      	adds	r3, #8
 8014e1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014e1e:	61fa      	str	r2, [r7, #28]
 8014e20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e22:	69b9      	ldr	r1, [r7, #24]
 8014e24:	69fa      	ldr	r2, [r7, #28]
 8014e26:	e841 2300 	strex	r3, r2, [r1]
 8014e2a:	617b      	str	r3, [r7, #20]
   return(result);
 8014e2c:	697b      	ldr	r3, [r7, #20]
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	d1e5      	bne.n	8014dfe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	2220      	movs	r2, #32
 8014e36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	2200      	movs	r2, #0
 8014e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014e42:	2303      	movs	r3, #3
 8014e44:	e012      	b.n	8014e6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	2220      	movs	r2, #32
 8014e4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	2220      	movs	r2, #32
 8014e52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	2200      	movs	r2, #0
 8014e5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	2200      	movs	r2, #0
 8014e60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	2200      	movs	r2, #0
 8014e66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014e6a:	2300      	movs	r3, #0
}
 8014e6c:	4618      	mov	r0, r3
 8014e6e:	3758      	adds	r7, #88	@ 0x58
 8014e70:	46bd      	mov	sp, r7
 8014e72:	bd80      	pop	{r7, pc}

08014e74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014e74:	b580      	push	{r7, lr}
 8014e76:	b084      	sub	sp, #16
 8014e78:	af00      	add	r7, sp, #0
 8014e7a:	60f8      	str	r0, [r7, #12]
 8014e7c:	60b9      	str	r1, [r7, #8]
 8014e7e:	603b      	str	r3, [r7, #0]
 8014e80:	4613      	mov	r3, r2
 8014e82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014e84:	e04f      	b.n	8014f26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014e86:	69bb      	ldr	r3, [r7, #24]
 8014e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e8c:	d04b      	beq.n	8014f26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014e8e:	f7f0 fe1f 	bl	8005ad0 <HAL_GetTick>
 8014e92:	4602      	mov	r2, r0
 8014e94:	683b      	ldr	r3, [r7, #0]
 8014e96:	1ad3      	subs	r3, r2, r3
 8014e98:	69ba      	ldr	r2, [r7, #24]
 8014e9a:	429a      	cmp	r2, r3
 8014e9c:	d302      	bcc.n	8014ea4 <UART_WaitOnFlagUntilTimeout+0x30>
 8014e9e:	69bb      	ldr	r3, [r7, #24]
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d101      	bne.n	8014ea8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014ea4:	2303      	movs	r3, #3
 8014ea6:	e04e      	b.n	8014f46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014ea8:	68fb      	ldr	r3, [r7, #12]
 8014eaa:	681b      	ldr	r3, [r3, #0]
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	f003 0304 	and.w	r3, r3, #4
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	d037      	beq.n	8014f26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014eb6:	68bb      	ldr	r3, [r7, #8]
 8014eb8:	2b80      	cmp	r3, #128	@ 0x80
 8014eba:	d034      	beq.n	8014f26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014ebc:	68bb      	ldr	r3, [r7, #8]
 8014ebe:	2b40      	cmp	r3, #64	@ 0x40
 8014ec0:	d031      	beq.n	8014f26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	69db      	ldr	r3, [r3, #28]
 8014ec8:	f003 0308 	and.w	r3, r3, #8
 8014ecc:	2b08      	cmp	r3, #8
 8014ece:	d110      	bne.n	8014ef2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	2208      	movs	r2, #8
 8014ed6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014ed8:	68f8      	ldr	r0, [r7, #12]
 8014eda:	f000 f95b 	bl	8015194 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	2208      	movs	r2, #8
 8014ee2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014ee6:	68fb      	ldr	r3, [r7, #12]
 8014ee8:	2200      	movs	r2, #0
 8014eea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8014eee:	2301      	movs	r3, #1
 8014ef0:	e029      	b.n	8014f46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	69db      	ldr	r3, [r3, #28]
 8014ef8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014efc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014f00:	d111      	bne.n	8014f26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	681b      	ldr	r3, [r3, #0]
 8014f06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014f0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014f0c:	68f8      	ldr	r0, [r7, #12]
 8014f0e:	f000 f941 	bl	8015194 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8014f12:	68fb      	ldr	r3, [r7, #12]
 8014f14:	2220      	movs	r2, #32
 8014f16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014f1a:	68fb      	ldr	r3, [r7, #12]
 8014f1c:	2200      	movs	r2, #0
 8014f1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8014f22:	2303      	movs	r3, #3
 8014f24:	e00f      	b.n	8014f46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	681b      	ldr	r3, [r3, #0]
 8014f2a:	69da      	ldr	r2, [r3, #28]
 8014f2c:	68bb      	ldr	r3, [r7, #8]
 8014f2e:	4013      	ands	r3, r2
 8014f30:	68ba      	ldr	r2, [r7, #8]
 8014f32:	429a      	cmp	r2, r3
 8014f34:	bf0c      	ite	eq
 8014f36:	2301      	moveq	r3, #1
 8014f38:	2300      	movne	r3, #0
 8014f3a:	b2db      	uxtb	r3, r3
 8014f3c:	461a      	mov	r2, r3
 8014f3e:	79fb      	ldrb	r3, [r7, #7]
 8014f40:	429a      	cmp	r2, r3
 8014f42:	d0a0      	beq.n	8014e86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014f44:	2300      	movs	r3, #0
}
 8014f46:	4618      	mov	r0, r3
 8014f48:	3710      	adds	r7, #16
 8014f4a:	46bd      	mov	sp, r7
 8014f4c:	bd80      	pop	{r7, pc}
	...

08014f50 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014f50:	b480      	push	{r7}
 8014f52:	b0a3      	sub	sp, #140	@ 0x8c
 8014f54:	af00      	add	r7, sp, #0
 8014f56:	60f8      	str	r0, [r7, #12]
 8014f58:	60b9      	str	r1, [r7, #8]
 8014f5a:	4613      	mov	r3, r2
 8014f5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	68ba      	ldr	r2, [r7, #8]
 8014f62:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8014f64:	68fb      	ldr	r3, [r7, #12]
 8014f66:	88fa      	ldrh	r2, [r7, #6]
 8014f68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8014f6c:	68fb      	ldr	r3, [r7, #12]
 8014f6e:	88fa      	ldrh	r2, [r7, #6]
 8014f70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8014f74:	68fb      	ldr	r3, [r7, #12]
 8014f76:	2200      	movs	r2, #0
 8014f78:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	689b      	ldr	r3, [r3, #8]
 8014f7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014f82:	d10e      	bne.n	8014fa2 <UART_Start_Receive_IT+0x52>
 8014f84:	68fb      	ldr	r3, [r7, #12]
 8014f86:	691b      	ldr	r3, [r3, #16]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d105      	bne.n	8014f98 <UART_Start_Receive_IT+0x48>
 8014f8c:	68fb      	ldr	r3, [r7, #12]
 8014f8e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8014f92:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014f96:	e02d      	b.n	8014ff4 <UART_Start_Receive_IT+0xa4>
 8014f98:	68fb      	ldr	r3, [r7, #12]
 8014f9a:	22ff      	movs	r2, #255	@ 0xff
 8014f9c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014fa0:	e028      	b.n	8014ff4 <UART_Start_Receive_IT+0xa4>
 8014fa2:	68fb      	ldr	r3, [r7, #12]
 8014fa4:	689b      	ldr	r3, [r3, #8]
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d10d      	bne.n	8014fc6 <UART_Start_Receive_IT+0x76>
 8014faa:	68fb      	ldr	r3, [r7, #12]
 8014fac:	691b      	ldr	r3, [r3, #16]
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	d104      	bne.n	8014fbc <UART_Start_Receive_IT+0x6c>
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	22ff      	movs	r2, #255	@ 0xff
 8014fb6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014fba:	e01b      	b.n	8014ff4 <UART_Start_Receive_IT+0xa4>
 8014fbc:	68fb      	ldr	r3, [r7, #12]
 8014fbe:	227f      	movs	r2, #127	@ 0x7f
 8014fc0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014fc4:	e016      	b.n	8014ff4 <UART_Start_Receive_IT+0xa4>
 8014fc6:	68fb      	ldr	r3, [r7, #12]
 8014fc8:	689b      	ldr	r3, [r3, #8]
 8014fca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014fce:	d10d      	bne.n	8014fec <UART_Start_Receive_IT+0x9c>
 8014fd0:	68fb      	ldr	r3, [r7, #12]
 8014fd2:	691b      	ldr	r3, [r3, #16]
 8014fd4:	2b00      	cmp	r3, #0
 8014fd6:	d104      	bne.n	8014fe2 <UART_Start_Receive_IT+0x92>
 8014fd8:	68fb      	ldr	r3, [r7, #12]
 8014fda:	227f      	movs	r2, #127	@ 0x7f
 8014fdc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014fe0:	e008      	b.n	8014ff4 <UART_Start_Receive_IT+0xa4>
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	223f      	movs	r2, #63	@ 0x3f
 8014fe6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014fea:	e003      	b.n	8014ff4 <UART_Start_Receive_IT+0xa4>
 8014fec:	68fb      	ldr	r3, [r7, #12]
 8014fee:	2200      	movs	r2, #0
 8014ff0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014ff4:	68fb      	ldr	r3, [r7, #12]
 8014ff6:	2200      	movs	r2, #0
 8014ff8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014ffc:	68fb      	ldr	r3, [r7, #12]
 8014ffe:	2222      	movs	r2, #34	@ 0x22
 8015000:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	681b      	ldr	r3, [r3, #0]
 8015008:	3308      	adds	r3, #8
 801500a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801500c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801500e:	e853 3f00 	ldrex	r3, [r3]
 8015012:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8015014:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015016:	f043 0301 	orr.w	r3, r3, #1
 801501a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801501e:	68fb      	ldr	r3, [r7, #12]
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	3308      	adds	r3, #8
 8015024:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8015028:	673a      	str	r2, [r7, #112]	@ 0x70
 801502a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801502c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801502e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8015030:	e841 2300 	strex	r3, r2, [r1]
 8015034:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8015036:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015038:	2b00      	cmp	r3, #0
 801503a:	d1e3      	bne.n	8015004 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015040:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015044:	d14f      	bne.n	80150e6 <UART_Start_Receive_IT+0x196>
 8015046:	68fb      	ldr	r3, [r7, #12]
 8015048:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801504c:	88fa      	ldrh	r2, [r7, #6]
 801504e:	429a      	cmp	r2, r3
 8015050:	d349      	bcc.n	80150e6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015052:	68fb      	ldr	r3, [r7, #12]
 8015054:	689b      	ldr	r3, [r3, #8]
 8015056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801505a:	d107      	bne.n	801506c <UART_Start_Receive_IT+0x11c>
 801505c:	68fb      	ldr	r3, [r7, #12]
 801505e:	691b      	ldr	r3, [r3, #16]
 8015060:	2b00      	cmp	r3, #0
 8015062:	d103      	bne.n	801506c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	4a47      	ldr	r2, [pc, #284]	@ (8015184 <UART_Start_Receive_IT+0x234>)
 8015068:	675a      	str	r2, [r3, #116]	@ 0x74
 801506a:	e002      	b.n	8015072 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	4a46      	ldr	r2, [pc, #280]	@ (8015188 <UART_Start_Receive_IT+0x238>)
 8015070:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8015072:	68fb      	ldr	r3, [r7, #12]
 8015074:	691b      	ldr	r3, [r3, #16]
 8015076:	2b00      	cmp	r3, #0
 8015078:	d01a      	beq.n	80150b0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801507a:	68fb      	ldr	r3, [r7, #12]
 801507c:	681b      	ldr	r3, [r3, #0]
 801507e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015080:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015082:	e853 3f00 	ldrex	r3, [r3]
 8015086:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015088:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801508a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801508e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	681b      	ldr	r3, [r3, #0]
 8015096:	461a      	mov	r2, r3
 8015098:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801509c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801509e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150a0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80150a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80150a4:	e841 2300 	strex	r3, r2, [r1]
 80150a8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80150aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d1e4      	bne.n	801507a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	681b      	ldr	r3, [r3, #0]
 80150b4:	3308      	adds	r3, #8
 80150b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80150ba:	e853 3f00 	ldrex	r3, [r3]
 80150be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80150c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80150c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	681b      	ldr	r3, [r3, #0]
 80150cc:	3308      	adds	r3, #8
 80150ce:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80150d0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80150d2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150d4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80150d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80150d8:	e841 2300 	strex	r3, r2, [r1]
 80150dc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80150de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d1e5      	bne.n	80150b0 <UART_Start_Receive_IT+0x160>
 80150e4:	e046      	b.n	8015174 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80150e6:	68fb      	ldr	r3, [r7, #12]
 80150e8:	689b      	ldr	r3, [r3, #8]
 80150ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80150ee:	d107      	bne.n	8015100 <UART_Start_Receive_IT+0x1b0>
 80150f0:	68fb      	ldr	r3, [r7, #12]
 80150f2:	691b      	ldr	r3, [r3, #16]
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	d103      	bne.n	8015100 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80150f8:	68fb      	ldr	r3, [r7, #12]
 80150fa:	4a24      	ldr	r2, [pc, #144]	@ (801518c <UART_Start_Receive_IT+0x23c>)
 80150fc:	675a      	str	r2, [r3, #116]	@ 0x74
 80150fe:	e002      	b.n	8015106 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	4a23      	ldr	r2, [pc, #140]	@ (8015190 <UART_Start_Receive_IT+0x240>)
 8015104:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	691b      	ldr	r3, [r3, #16]
 801510a:	2b00      	cmp	r3, #0
 801510c:	d019      	beq.n	8015142 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801510e:	68fb      	ldr	r3, [r7, #12]
 8015110:	681b      	ldr	r3, [r3, #0]
 8015112:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015116:	e853 3f00 	ldrex	r3, [r3]
 801511a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801511c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801511e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8015122:	677b      	str	r3, [r7, #116]	@ 0x74
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	681b      	ldr	r3, [r3, #0]
 8015128:	461a      	mov	r2, r3
 801512a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801512c:	637b      	str	r3, [r7, #52]	@ 0x34
 801512e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015130:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8015132:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015134:	e841 2300 	strex	r3, r2, [r1]
 8015138:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801513a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801513c:	2b00      	cmp	r3, #0
 801513e:	d1e6      	bne.n	801510e <UART_Start_Receive_IT+0x1be>
 8015140:	e018      	b.n	8015174 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015142:	68fb      	ldr	r3, [r7, #12]
 8015144:	681b      	ldr	r3, [r3, #0]
 8015146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015148:	697b      	ldr	r3, [r7, #20]
 801514a:	e853 3f00 	ldrex	r3, [r3]
 801514e:	613b      	str	r3, [r7, #16]
   return(result);
 8015150:	693b      	ldr	r3, [r7, #16]
 8015152:	f043 0320 	orr.w	r3, r3, #32
 8015156:	67bb      	str	r3, [r7, #120]	@ 0x78
 8015158:	68fb      	ldr	r3, [r7, #12]
 801515a:	681b      	ldr	r3, [r3, #0]
 801515c:	461a      	mov	r2, r3
 801515e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015160:	623b      	str	r3, [r7, #32]
 8015162:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015164:	69f9      	ldr	r1, [r7, #28]
 8015166:	6a3a      	ldr	r2, [r7, #32]
 8015168:	e841 2300 	strex	r3, r2, [r1]
 801516c:	61bb      	str	r3, [r7, #24]
   return(result);
 801516e:	69bb      	ldr	r3, [r7, #24]
 8015170:	2b00      	cmp	r3, #0
 8015172:	d1e6      	bne.n	8015142 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8015174:	2300      	movs	r3, #0
}
 8015176:	4618      	mov	r0, r3
 8015178:	378c      	adds	r7, #140	@ 0x8c
 801517a:	46bd      	mov	sp, r7
 801517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015180:	4770      	bx	lr
 8015182:	bf00      	nop
 8015184:	080159b1 	.word	0x080159b1
 8015188:	0801564d 	.word	0x0801564d
 801518c:	08015495 	.word	0x08015495
 8015190:	080152dd 	.word	0x080152dd

08015194 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8015194:	b480      	push	{r7}
 8015196:	b095      	sub	sp, #84	@ 0x54
 8015198:	af00      	add	r7, sp, #0
 801519a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80151a4:	e853 3f00 	ldrex	r3, [r3]
 80151a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80151aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80151b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	681b      	ldr	r3, [r3, #0]
 80151b6:	461a      	mov	r2, r3
 80151b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80151ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80151bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80151c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80151c2:	e841 2300 	strex	r3, r2, [r1]
 80151c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80151c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d1e6      	bne.n	801519c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	681b      	ldr	r3, [r3, #0]
 80151d2:	3308      	adds	r3, #8
 80151d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151d6:	6a3b      	ldr	r3, [r7, #32]
 80151d8:	e853 3f00 	ldrex	r3, [r3]
 80151dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80151de:	69fa      	ldr	r2, [r7, #28]
 80151e0:	4b1e      	ldr	r3, [pc, #120]	@ (801525c <UART_EndRxTransfer+0xc8>)
 80151e2:	4013      	ands	r3, r2
 80151e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	3308      	adds	r3, #8
 80151ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80151ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80151f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80151f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80151f6:	e841 2300 	strex	r3, r2, [r1]
 80151fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80151fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d1e5      	bne.n	80151ce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015206:	2b01      	cmp	r3, #1
 8015208:	d118      	bne.n	801523c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801520a:	687b      	ldr	r3, [r7, #4]
 801520c:	681b      	ldr	r3, [r3, #0]
 801520e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015210:	68fb      	ldr	r3, [r7, #12]
 8015212:	e853 3f00 	ldrex	r3, [r3]
 8015216:	60bb      	str	r3, [r7, #8]
   return(result);
 8015218:	68bb      	ldr	r3, [r7, #8]
 801521a:	f023 0310 	bic.w	r3, r3, #16
 801521e:	647b      	str	r3, [r7, #68]	@ 0x44
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	681b      	ldr	r3, [r3, #0]
 8015224:	461a      	mov	r2, r3
 8015226:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015228:	61bb      	str	r3, [r7, #24]
 801522a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801522c:	6979      	ldr	r1, [r7, #20]
 801522e:	69ba      	ldr	r2, [r7, #24]
 8015230:	e841 2300 	strex	r3, r2, [r1]
 8015234:	613b      	str	r3, [r7, #16]
   return(result);
 8015236:	693b      	ldr	r3, [r7, #16]
 8015238:	2b00      	cmp	r3, #0
 801523a:	d1e6      	bne.n	801520a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	2220      	movs	r2, #32
 8015240:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	2200      	movs	r2, #0
 8015248:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	2200      	movs	r2, #0
 801524e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8015250:	bf00      	nop
 8015252:	3754      	adds	r7, #84	@ 0x54
 8015254:	46bd      	mov	sp, r7
 8015256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801525a:	4770      	bx	lr
 801525c:	effffffe 	.word	0xeffffffe

08015260 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8015260:	b580      	push	{r7, lr}
 8015262:	b084      	sub	sp, #16
 8015264:	af00      	add	r7, sp, #0
 8015266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801526c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801526e:	68fb      	ldr	r3, [r7, #12]
 8015270:	2200      	movs	r2, #0
 8015272:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8015276:	68f8      	ldr	r0, [r7, #12]
 8015278:	f7fe fe2e 	bl	8013ed8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801527c:	bf00      	nop
 801527e:	3710      	adds	r7, #16
 8015280:	46bd      	mov	sp, r7
 8015282:	bd80      	pop	{r7, pc}

08015284 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8015284:	b580      	push	{r7, lr}
 8015286:	b088      	sub	sp, #32
 8015288:	af00      	add	r7, sp, #0
 801528a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015292:	68fb      	ldr	r3, [r7, #12]
 8015294:	e853 3f00 	ldrex	r3, [r3]
 8015298:	60bb      	str	r3, [r7, #8]
   return(result);
 801529a:	68bb      	ldr	r3, [r7, #8]
 801529c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80152a0:	61fb      	str	r3, [r7, #28]
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	461a      	mov	r2, r3
 80152a8:	69fb      	ldr	r3, [r7, #28]
 80152aa:	61bb      	str	r3, [r7, #24]
 80152ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80152ae:	6979      	ldr	r1, [r7, #20]
 80152b0:	69ba      	ldr	r2, [r7, #24]
 80152b2:	e841 2300 	strex	r3, r2, [r1]
 80152b6:	613b      	str	r3, [r7, #16]
   return(result);
 80152b8:	693b      	ldr	r3, [r7, #16]
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d1e6      	bne.n	801528c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	2220      	movs	r2, #32
 80152c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	2200      	movs	r2, #0
 80152ca:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80152cc:	6878      	ldr	r0, [r7, #4]
 80152ce:	f7fe fdf9 	bl	8013ec4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80152d2:	bf00      	nop
 80152d4:	3720      	adds	r7, #32
 80152d6:	46bd      	mov	sp, r7
 80152d8:	bd80      	pop	{r7, pc}
	...

080152dc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80152dc:	b580      	push	{r7, lr}
 80152de:	b09c      	sub	sp, #112	@ 0x70
 80152e0:	af00      	add	r7, sp, #0
 80152e2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80152ea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80152f4:	2b22      	cmp	r3, #34	@ 0x22
 80152f6:	f040 80be 	bne.w	8015476 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	681b      	ldr	r3, [r3, #0]
 80152fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015300:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8015304:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8015308:	b2d9      	uxtb	r1, r3
 801530a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801530e:	b2da      	uxtb	r2, r3
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015314:	400a      	ands	r2, r1
 8015316:	b2d2      	uxtb	r2, r2
 8015318:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801531e:	1c5a      	adds	r2, r3, #1
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801532a:	b29b      	uxth	r3, r3
 801532c:	3b01      	subs	r3, #1
 801532e:	b29a      	uxth	r2, r3
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8015336:	687b      	ldr	r3, [r7, #4]
 8015338:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801533c:	b29b      	uxth	r3, r3
 801533e:	2b00      	cmp	r3, #0
 8015340:	f040 80a1 	bne.w	8015486 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	681b      	ldr	r3, [r3, #0]
 8015348:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801534a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801534c:	e853 3f00 	ldrex	r3, [r3]
 8015350:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015352:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015354:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015358:	66bb      	str	r3, [r7, #104]	@ 0x68
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	681b      	ldr	r3, [r3, #0]
 801535e:	461a      	mov	r2, r3
 8015360:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015362:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015364:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015366:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015368:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801536a:	e841 2300 	strex	r3, r2, [r1]
 801536e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015372:	2b00      	cmp	r3, #0
 8015374:	d1e6      	bne.n	8015344 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	3308      	adds	r3, #8
 801537c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801537e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015380:	e853 3f00 	ldrex	r3, [r3]
 8015384:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015388:	f023 0301 	bic.w	r3, r3, #1
 801538c:	667b      	str	r3, [r7, #100]	@ 0x64
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	681b      	ldr	r3, [r3, #0]
 8015392:	3308      	adds	r3, #8
 8015394:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8015396:	647a      	str	r2, [r7, #68]	@ 0x44
 8015398:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801539a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801539c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801539e:	e841 2300 	strex	r3, r2, [r1]
 80153a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80153a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80153a6:	2b00      	cmp	r3, #0
 80153a8:	d1e5      	bne.n	8015376 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	2220      	movs	r2, #32
 80153ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	2200      	movs	r2, #0
 80153b6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	2200      	movs	r2, #0
 80153bc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	4a33      	ldr	r2, [pc, #204]	@ (8015490 <UART_RxISR_8BIT+0x1b4>)
 80153c4:	4293      	cmp	r3, r2
 80153c6:	d01f      	beq.n	8015408 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	685b      	ldr	r3, [r3, #4]
 80153ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d018      	beq.n	8015408 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	681b      	ldr	r3, [r3, #0]
 80153da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153de:	e853 3f00 	ldrex	r3, [r3]
 80153e2:	623b      	str	r3, [r7, #32]
   return(result);
 80153e4:	6a3b      	ldr	r3, [r7, #32]
 80153e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80153ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	461a      	mov	r2, r3
 80153f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80153f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80153f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80153fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80153fc:	e841 2300 	strex	r3, r2, [r1]
 8015400:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015404:	2b00      	cmp	r3, #0
 8015406:	d1e6      	bne.n	80153d6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801540c:	2b01      	cmp	r3, #1
 801540e:	d12e      	bne.n	801546e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	2200      	movs	r2, #0
 8015414:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	681b      	ldr	r3, [r3, #0]
 801541a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801541c:	693b      	ldr	r3, [r7, #16]
 801541e:	e853 3f00 	ldrex	r3, [r3]
 8015422:	60fb      	str	r3, [r7, #12]
   return(result);
 8015424:	68fb      	ldr	r3, [r7, #12]
 8015426:	f023 0310 	bic.w	r3, r3, #16
 801542a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	461a      	mov	r2, r3
 8015432:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015434:	61fb      	str	r3, [r7, #28]
 8015436:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015438:	69b9      	ldr	r1, [r7, #24]
 801543a:	69fa      	ldr	r2, [r7, #28]
 801543c:	e841 2300 	strex	r3, r2, [r1]
 8015440:	617b      	str	r3, [r7, #20]
   return(result);
 8015442:	697b      	ldr	r3, [r7, #20]
 8015444:	2b00      	cmp	r3, #0
 8015446:	d1e6      	bne.n	8015416 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015448:	687b      	ldr	r3, [r7, #4]
 801544a:	681b      	ldr	r3, [r3, #0]
 801544c:	69db      	ldr	r3, [r3, #28]
 801544e:	f003 0310 	and.w	r3, r3, #16
 8015452:	2b10      	cmp	r3, #16
 8015454:	d103      	bne.n	801545e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	681b      	ldr	r3, [r3, #0]
 801545a:	2210      	movs	r2, #16
 801545c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015464:	4619      	mov	r1, r3
 8015466:	6878      	ldr	r0, [r7, #4]
 8015468:	f7fe fd40 	bl	8013eec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801546c:	e00b      	b.n	8015486 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801546e:	6878      	ldr	r0, [r7, #4]
 8015470:	f7ed fbda 	bl	8002c28 <HAL_UART_RxCpltCallback>
}
 8015474:	e007      	b.n	8015486 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	681b      	ldr	r3, [r3, #0]
 801547a:	699a      	ldr	r2, [r3, #24]
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	681b      	ldr	r3, [r3, #0]
 8015480:	f042 0208 	orr.w	r2, r2, #8
 8015484:	619a      	str	r2, [r3, #24]
}
 8015486:	bf00      	nop
 8015488:	3770      	adds	r7, #112	@ 0x70
 801548a:	46bd      	mov	sp, r7
 801548c:	bd80      	pop	{r7, pc}
 801548e:	bf00      	nop
 8015490:	58000c00 	.word	0x58000c00

08015494 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8015494:	b580      	push	{r7, lr}
 8015496:	b09c      	sub	sp, #112	@ 0x70
 8015498:	af00      	add	r7, sp, #0
 801549a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80154a2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80154a6:	687b      	ldr	r3, [r7, #4]
 80154a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80154ac:	2b22      	cmp	r3, #34	@ 0x22
 80154ae:	f040 80be 	bne.w	801562e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	681b      	ldr	r3, [r3, #0]
 80154b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154b8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80154c0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80154c2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80154c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80154ca:	4013      	ands	r3, r2
 80154cc:	b29a      	uxth	r2, r3
 80154ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80154d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80154d6:	1c9a      	adds	r2, r3, #2
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154e2:	b29b      	uxth	r3, r3
 80154e4:	3b01      	subs	r3, #1
 80154e6:	b29a      	uxth	r2, r3
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154f4:	b29b      	uxth	r3, r3
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	f040 80a1 	bne.w	801563e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80154fc:	687b      	ldr	r3, [r7, #4]
 80154fe:	681b      	ldr	r3, [r3, #0]
 8015500:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015504:	e853 3f00 	ldrex	r3, [r3]
 8015508:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801550a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801550c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015510:	667b      	str	r3, [r7, #100]	@ 0x64
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	461a      	mov	r2, r3
 8015518:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801551a:	657b      	str	r3, [r7, #84]	@ 0x54
 801551c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801551e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015520:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015522:	e841 2300 	strex	r3, r2, [r1]
 8015526:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801552a:	2b00      	cmp	r3, #0
 801552c:	d1e6      	bne.n	80154fc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	681b      	ldr	r3, [r3, #0]
 8015532:	3308      	adds	r3, #8
 8015534:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015538:	e853 3f00 	ldrex	r3, [r3]
 801553c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801553e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015540:	f023 0301 	bic.w	r3, r3, #1
 8015544:	663b      	str	r3, [r7, #96]	@ 0x60
 8015546:	687b      	ldr	r3, [r7, #4]
 8015548:	681b      	ldr	r3, [r3, #0]
 801554a:	3308      	adds	r3, #8
 801554c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801554e:	643a      	str	r2, [r7, #64]	@ 0x40
 8015550:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015552:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015554:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015556:	e841 2300 	strex	r3, r2, [r1]
 801555a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801555c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801555e:	2b00      	cmp	r3, #0
 8015560:	d1e5      	bne.n	801552e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	2220      	movs	r2, #32
 8015566:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	2200      	movs	r2, #0
 801556e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	2200      	movs	r2, #0
 8015574:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015576:	687b      	ldr	r3, [r7, #4]
 8015578:	681b      	ldr	r3, [r3, #0]
 801557a:	4a33      	ldr	r2, [pc, #204]	@ (8015648 <UART_RxISR_16BIT+0x1b4>)
 801557c:	4293      	cmp	r3, r2
 801557e:	d01f      	beq.n	80155c0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	681b      	ldr	r3, [r3, #0]
 8015584:	685b      	ldr	r3, [r3, #4]
 8015586:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801558a:	2b00      	cmp	r3, #0
 801558c:	d018      	beq.n	80155c0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	681b      	ldr	r3, [r3, #0]
 8015592:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015594:	6a3b      	ldr	r3, [r7, #32]
 8015596:	e853 3f00 	ldrex	r3, [r3]
 801559a:	61fb      	str	r3, [r7, #28]
   return(result);
 801559c:	69fb      	ldr	r3, [r7, #28]
 801559e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80155a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	461a      	mov	r2, r3
 80155aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80155ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80155ae:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80155b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80155b4:	e841 2300 	strex	r3, r2, [r1]
 80155b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80155ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d1e6      	bne.n	801558e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80155c0:	687b      	ldr	r3, [r7, #4]
 80155c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80155c4:	2b01      	cmp	r3, #1
 80155c6:	d12e      	bne.n	8015626 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	2200      	movs	r2, #0
 80155cc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	681b      	ldr	r3, [r3, #0]
 80155d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80155d4:	68fb      	ldr	r3, [r7, #12]
 80155d6:	e853 3f00 	ldrex	r3, [r3]
 80155da:	60bb      	str	r3, [r7, #8]
   return(result);
 80155dc:	68bb      	ldr	r3, [r7, #8]
 80155de:	f023 0310 	bic.w	r3, r3, #16
 80155e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	681b      	ldr	r3, [r3, #0]
 80155e8:	461a      	mov	r2, r3
 80155ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80155ec:	61bb      	str	r3, [r7, #24]
 80155ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155f0:	6979      	ldr	r1, [r7, #20]
 80155f2:	69ba      	ldr	r2, [r7, #24]
 80155f4:	e841 2300 	strex	r3, r2, [r1]
 80155f8:	613b      	str	r3, [r7, #16]
   return(result);
 80155fa:	693b      	ldr	r3, [r7, #16]
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d1e6      	bne.n	80155ce <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	681b      	ldr	r3, [r3, #0]
 8015604:	69db      	ldr	r3, [r3, #28]
 8015606:	f003 0310 	and.w	r3, r3, #16
 801560a:	2b10      	cmp	r3, #16
 801560c:	d103      	bne.n	8015616 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	681b      	ldr	r3, [r3, #0]
 8015612:	2210      	movs	r2, #16
 8015614:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801561c:	4619      	mov	r1, r3
 801561e:	6878      	ldr	r0, [r7, #4]
 8015620:	f7fe fc64 	bl	8013eec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015624:	e00b      	b.n	801563e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8015626:	6878      	ldr	r0, [r7, #4]
 8015628:	f7ed fafe 	bl	8002c28 <HAL_UART_RxCpltCallback>
}
 801562c:	e007      	b.n	801563e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801562e:	687b      	ldr	r3, [r7, #4]
 8015630:	681b      	ldr	r3, [r3, #0]
 8015632:	699a      	ldr	r2, [r3, #24]
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	681b      	ldr	r3, [r3, #0]
 8015638:	f042 0208 	orr.w	r2, r2, #8
 801563c:	619a      	str	r2, [r3, #24]
}
 801563e:	bf00      	nop
 8015640:	3770      	adds	r7, #112	@ 0x70
 8015642:	46bd      	mov	sp, r7
 8015644:	bd80      	pop	{r7, pc}
 8015646:	bf00      	nop
 8015648:	58000c00 	.word	0x58000c00

0801564c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801564c:	b580      	push	{r7, lr}
 801564e:	b0ac      	sub	sp, #176	@ 0xb0
 8015650:	af00      	add	r7, sp, #0
 8015652:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801565a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801565e:	687b      	ldr	r3, [r7, #4]
 8015660:	681b      	ldr	r3, [r3, #0]
 8015662:	69db      	ldr	r3, [r3, #28]
 8015664:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	681b      	ldr	r3, [r3, #0]
 801566c:	681b      	ldr	r3, [r3, #0]
 801566e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	681b      	ldr	r3, [r3, #0]
 8015676:	689b      	ldr	r3, [r3, #8]
 8015678:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015682:	2b22      	cmp	r3, #34	@ 0x22
 8015684:	f040 8181 	bne.w	801598a <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801568e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015692:	e124      	b.n	80158de <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801569a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801569e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80156a2:	b2d9      	uxtb	r1, r3
 80156a4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80156a8:	b2da      	uxtb	r2, r3
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80156ae:	400a      	ands	r2, r1
 80156b0:	b2d2      	uxtb	r2, r2
 80156b2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80156b4:	687b      	ldr	r3, [r7, #4]
 80156b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80156b8:	1c5a      	adds	r2, r3, #1
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80156c4:	b29b      	uxth	r3, r3
 80156c6:	3b01      	subs	r3, #1
 80156c8:	b29a      	uxth	r2, r3
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	681b      	ldr	r3, [r3, #0]
 80156d4:	69db      	ldr	r3, [r3, #28]
 80156d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80156da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80156de:	f003 0307 	and.w	r3, r3, #7
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d053      	beq.n	801578e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80156e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80156ea:	f003 0301 	and.w	r3, r3, #1
 80156ee:	2b00      	cmp	r3, #0
 80156f0:	d011      	beq.n	8015716 <UART_RxISR_8BIT_FIFOEN+0xca>
 80156f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80156f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80156fa:	2b00      	cmp	r3, #0
 80156fc:	d00b      	beq.n	8015716 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80156fe:	687b      	ldr	r3, [r7, #4]
 8015700:	681b      	ldr	r3, [r3, #0]
 8015702:	2201      	movs	r2, #1
 8015704:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801570c:	f043 0201 	orr.w	r2, r3, #1
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015716:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801571a:	f003 0302 	and.w	r3, r3, #2
 801571e:	2b00      	cmp	r3, #0
 8015720:	d011      	beq.n	8015746 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8015722:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015726:	f003 0301 	and.w	r3, r3, #1
 801572a:	2b00      	cmp	r3, #0
 801572c:	d00b      	beq.n	8015746 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801572e:	687b      	ldr	r3, [r7, #4]
 8015730:	681b      	ldr	r3, [r3, #0]
 8015732:	2202      	movs	r2, #2
 8015734:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801573c:	f043 0204 	orr.w	r2, r3, #4
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801574a:	f003 0304 	and.w	r3, r3, #4
 801574e:	2b00      	cmp	r3, #0
 8015750:	d011      	beq.n	8015776 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8015752:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015756:	f003 0301 	and.w	r3, r3, #1
 801575a:	2b00      	cmp	r3, #0
 801575c:	d00b      	beq.n	8015776 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801575e:	687b      	ldr	r3, [r7, #4]
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	2204      	movs	r2, #4
 8015764:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015766:	687b      	ldr	r3, [r7, #4]
 8015768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801576c:	f043 0202 	orr.w	r2, r3, #2
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801577c:	2b00      	cmp	r3, #0
 801577e:	d006      	beq.n	801578e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015780:	6878      	ldr	r0, [r7, #4]
 8015782:	f7fe fba9 	bl	8013ed8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	2200      	movs	r2, #0
 801578a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801578e:	687b      	ldr	r3, [r7, #4]
 8015790:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015794:	b29b      	uxth	r3, r3
 8015796:	2b00      	cmp	r3, #0
 8015798:	f040 80a1 	bne.w	80158de <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	681b      	ldr	r3, [r3, #0]
 80157a0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80157a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80157a4:	e853 3f00 	ldrex	r3, [r3]
 80157a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80157aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80157ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80157b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	461a      	mov	r2, r3
 80157ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80157be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80157c0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80157c2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80157c4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80157c6:	e841 2300 	strex	r3, r2, [r1]
 80157ca:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80157cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	d1e4      	bne.n	801579c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80157d2:	687b      	ldr	r3, [r7, #4]
 80157d4:	681b      	ldr	r3, [r3, #0]
 80157d6:	3308      	adds	r3, #8
 80157d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80157da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80157dc:	e853 3f00 	ldrex	r3, [r3]
 80157e0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80157e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80157e4:	4b6f      	ldr	r3, [pc, #444]	@ (80159a4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80157e6:	4013      	ands	r3, r2
 80157e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	681b      	ldr	r3, [r3, #0]
 80157f0:	3308      	adds	r3, #8
 80157f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80157f6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80157f8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80157fa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80157fc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80157fe:	e841 2300 	strex	r3, r2, [r1]
 8015802:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8015804:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015806:	2b00      	cmp	r3, #0
 8015808:	d1e3      	bne.n	80157d2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	2220      	movs	r2, #32
 801580e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	2200      	movs	r2, #0
 8015816:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	2200      	movs	r2, #0
 801581c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801581e:	687b      	ldr	r3, [r7, #4]
 8015820:	681b      	ldr	r3, [r3, #0]
 8015822:	4a61      	ldr	r2, [pc, #388]	@ (80159a8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8015824:	4293      	cmp	r3, r2
 8015826:	d021      	beq.n	801586c <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015828:	687b      	ldr	r3, [r7, #4]
 801582a:	681b      	ldr	r3, [r3, #0]
 801582c:	685b      	ldr	r3, [r3, #4]
 801582e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015832:	2b00      	cmp	r3, #0
 8015834:	d01a      	beq.n	801586c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	681b      	ldr	r3, [r3, #0]
 801583a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801583c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801583e:	e853 3f00 	ldrex	r3, [r3]
 8015842:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8015844:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015846:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801584a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801584e:	687b      	ldr	r3, [r7, #4]
 8015850:	681b      	ldr	r3, [r3, #0]
 8015852:	461a      	mov	r2, r3
 8015854:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015858:	657b      	str	r3, [r7, #84]	@ 0x54
 801585a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801585c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801585e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015860:	e841 2300 	strex	r3, r2, [r1]
 8015864:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015868:	2b00      	cmp	r3, #0
 801586a:	d1e4      	bne.n	8015836 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015870:	2b01      	cmp	r3, #1
 8015872:	d130      	bne.n	80158d6 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	2200      	movs	r2, #0
 8015878:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	681b      	ldr	r3, [r3, #0]
 801587e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015882:	e853 3f00 	ldrex	r3, [r3]
 8015886:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801588a:	f023 0310 	bic.w	r3, r3, #16
 801588e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	681b      	ldr	r3, [r3, #0]
 8015896:	461a      	mov	r2, r3
 8015898:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801589c:	643b      	str	r3, [r7, #64]	@ 0x40
 801589e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80158a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80158a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80158a4:	e841 2300 	strex	r3, r2, [r1]
 80158a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80158aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d1e4      	bne.n	801587a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	681b      	ldr	r3, [r3, #0]
 80158b4:	69db      	ldr	r3, [r3, #28]
 80158b6:	f003 0310 	and.w	r3, r3, #16
 80158ba:	2b10      	cmp	r3, #16
 80158bc:	d103      	bne.n	80158c6 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	681b      	ldr	r3, [r3, #0]
 80158c2:	2210      	movs	r2, #16
 80158c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80158cc:	4619      	mov	r1, r3
 80158ce:	6878      	ldr	r0, [r7, #4]
 80158d0:	f7fe fb0c 	bl	8013eec <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80158d4:	e00e      	b.n	80158f4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80158d6:	6878      	ldr	r0, [r7, #4]
 80158d8:	f7ed f9a6 	bl	8002c28 <HAL_UART_RxCpltCallback>
        break;
 80158dc:	e00a      	b.n	80158f4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80158de:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d006      	beq.n	80158f4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80158e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80158ea:	f003 0320 	and.w	r3, r3, #32
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	f47f aed0 	bne.w	8015694 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80158f4:	687b      	ldr	r3, [r7, #4]
 80158f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80158fa:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80158fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8015902:	2b00      	cmp	r3, #0
 8015904:	d049      	beq.n	801599a <UART_RxISR_8BIT_FIFOEN+0x34e>
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801590c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8015910:	429a      	cmp	r2, r3
 8015912:	d242      	bcs.n	801599a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	681b      	ldr	r3, [r3, #0]
 8015918:	3308      	adds	r3, #8
 801591a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801591c:	6a3b      	ldr	r3, [r7, #32]
 801591e:	e853 3f00 	ldrex	r3, [r3]
 8015922:	61fb      	str	r3, [r7, #28]
   return(result);
 8015924:	69fb      	ldr	r3, [r7, #28]
 8015926:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801592a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	3308      	adds	r3, #8
 8015934:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8015938:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801593a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801593c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801593e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015940:	e841 2300 	strex	r3, r2, [r1]
 8015944:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015948:	2b00      	cmp	r3, #0
 801594a:	d1e3      	bne.n	8015914 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 801594c:	687b      	ldr	r3, [r7, #4]
 801594e:	4a17      	ldr	r2, [pc, #92]	@ (80159ac <UART_RxISR_8BIT_FIFOEN+0x360>)
 8015950:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	681b      	ldr	r3, [r3, #0]
 8015956:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	e853 3f00 	ldrex	r3, [r3]
 801595e:	60bb      	str	r3, [r7, #8]
   return(result);
 8015960:	68bb      	ldr	r3, [r7, #8]
 8015962:	f043 0320 	orr.w	r3, r3, #32
 8015966:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	681b      	ldr	r3, [r3, #0]
 801596e:	461a      	mov	r2, r3
 8015970:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015974:	61bb      	str	r3, [r7, #24]
 8015976:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015978:	6979      	ldr	r1, [r7, #20]
 801597a:	69ba      	ldr	r2, [r7, #24]
 801597c:	e841 2300 	strex	r3, r2, [r1]
 8015980:	613b      	str	r3, [r7, #16]
   return(result);
 8015982:	693b      	ldr	r3, [r7, #16]
 8015984:	2b00      	cmp	r3, #0
 8015986:	d1e4      	bne.n	8015952 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015988:	e007      	b.n	801599a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	699a      	ldr	r2, [r3, #24]
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	681b      	ldr	r3, [r3, #0]
 8015994:	f042 0208 	orr.w	r2, r2, #8
 8015998:	619a      	str	r2, [r3, #24]
}
 801599a:	bf00      	nop
 801599c:	37b0      	adds	r7, #176	@ 0xb0
 801599e:	46bd      	mov	sp, r7
 80159a0:	bd80      	pop	{r7, pc}
 80159a2:	bf00      	nop
 80159a4:	effffffe 	.word	0xeffffffe
 80159a8:	58000c00 	.word	0x58000c00
 80159ac:	080152dd 	.word	0x080152dd

080159b0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80159b0:	b580      	push	{r7, lr}
 80159b2:	b0ae      	sub	sp, #184	@ 0xb8
 80159b4:	af00      	add	r7, sp, #0
 80159b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80159be:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	681b      	ldr	r3, [r3, #0]
 80159c6:	69db      	ldr	r3, [r3, #28]
 80159c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	681b      	ldr	r3, [r3, #0]
 80159d0:	681b      	ldr	r3, [r3, #0]
 80159d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	681b      	ldr	r3, [r3, #0]
 80159da:	689b      	ldr	r3, [r3, #8]
 80159dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80159e6:	2b22      	cmp	r3, #34	@ 0x22
 80159e8:	f040 8185 	bne.w	8015cf6 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80159f2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80159f6:	e128      	b.n	8015c4a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	681b      	ldr	r3, [r3, #0]
 80159fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159fe:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015a06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8015a0a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8015a0e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8015a12:	4013      	ands	r3, r2
 8015a14:	b29a      	uxth	r2, r3
 8015a16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015a1a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015a20:	1c9a      	adds	r2, r3, #2
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015a2c:	b29b      	uxth	r3, r3
 8015a2e:	3b01      	subs	r3, #1
 8015a30:	b29a      	uxth	r2, r3
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	681b      	ldr	r3, [r3, #0]
 8015a3c:	69db      	ldr	r3, [r3, #28]
 8015a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8015a42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a46:	f003 0307 	and.w	r3, r3, #7
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d053      	beq.n	8015af6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8015a4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a52:	f003 0301 	and.w	r3, r3, #1
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	d011      	beq.n	8015a7e <UART_RxISR_16BIT_FIFOEN+0xce>
 8015a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d00b      	beq.n	8015a7e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015a66:	687b      	ldr	r3, [r7, #4]
 8015a68:	681b      	ldr	r3, [r3, #0]
 8015a6a:	2201      	movs	r2, #1
 8015a6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015a6e:	687b      	ldr	r3, [r7, #4]
 8015a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a74:	f043 0201 	orr.w	r2, r3, #1
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015a7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015a82:	f003 0302 	and.w	r3, r3, #2
 8015a86:	2b00      	cmp	r3, #0
 8015a88:	d011      	beq.n	8015aae <UART_RxISR_16BIT_FIFOEN+0xfe>
 8015a8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015a8e:	f003 0301 	and.w	r3, r3, #1
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d00b      	beq.n	8015aae <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8015a96:	687b      	ldr	r3, [r7, #4]
 8015a98:	681b      	ldr	r3, [r3, #0]
 8015a9a:	2202      	movs	r2, #2
 8015a9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015aa4:	f043 0204 	orr.w	r2, r3, #4
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015aae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015ab2:	f003 0304 	and.w	r3, r3, #4
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d011      	beq.n	8015ade <UART_RxISR_16BIT_FIFOEN+0x12e>
 8015aba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015abe:	f003 0301 	and.w	r3, r3, #1
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d00b      	beq.n	8015ade <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	2204      	movs	r2, #4
 8015acc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015ad4:	f043 0202 	orr.w	r2, r3, #2
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015ade:	687b      	ldr	r3, [r7, #4]
 8015ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d006      	beq.n	8015af6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015ae8:	6878      	ldr	r0, [r7, #4]
 8015aea:	f7fe f9f5 	bl	8013ed8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	2200      	movs	r2, #0
 8015af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015af6:	687b      	ldr	r3, [r7, #4]
 8015af8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015afc:	b29b      	uxth	r3, r3
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	f040 80a3 	bne.w	8015c4a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	681b      	ldr	r3, [r3, #0]
 8015b08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015b0c:	e853 3f00 	ldrex	r3, [r3]
 8015b10:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8015b12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015b14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015b18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	681b      	ldr	r3, [r3, #0]
 8015b20:	461a      	mov	r2, r3
 8015b22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8015b26:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015b2a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b2c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8015b2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8015b32:	e841 2300 	strex	r3, r2, [r1]
 8015b36:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8015b38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d1e2      	bne.n	8015b04 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	681b      	ldr	r3, [r3, #0]
 8015b42:	3308      	adds	r3, #8
 8015b44:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015b48:	e853 3f00 	ldrex	r3, [r3]
 8015b4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8015b4e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015b50:	4b6f      	ldr	r3, [pc, #444]	@ (8015d10 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8015b52:	4013      	ands	r3, r2
 8015b54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015b58:	687b      	ldr	r3, [r7, #4]
 8015b5a:	681b      	ldr	r3, [r3, #0]
 8015b5c:	3308      	adds	r3, #8
 8015b5e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8015b62:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8015b64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015b66:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8015b68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8015b6a:	e841 2300 	strex	r3, r2, [r1]
 8015b6e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8015b70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d1e3      	bne.n	8015b3e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	2220      	movs	r2, #32
 8015b7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	2200      	movs	r2, #0
 8015b82:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	2200      	movs	r2, #0
 8015b88:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	4a61      	ldr	r2, [pc, #388]	@ (8015d14 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8015b90:	4293      	cmp	r3, r2
 8015b92:	d021      	beq.n	8015bd8 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	681b      	ldr	r3, [r3, #0]
 8015b98:	685b      	ldr	r3, [r3, #4]
 8015b9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	d01a      	beq.n	8015bd8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015ba2:	687b      	ldr	r3, [r7, #4]
 8015ba4:	681b      	ldr	r3, [r3, #0]
 8015ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ba8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015baa:	e853 3f00 	ldrex	r3, [r3]
 8015bae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015bb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015bb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015bb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015bba:	687b      	ldr	r3, [r7, #4]
 8015bbc:	681b      	ldr	r3, [r3, #0]
 8015bbe:	461a      	mov	r2, r3
 8015bc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8015bc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015bc6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015bc8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015bca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015bcc:	e841 2300 	strex	r3, r2, [r1]
 8015bd0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015bd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d1e4      	bne.n	8015ba2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015bdc:	2b01      	cmp	r3, #1
 8015bde:	d130      	bne.n	8015c42 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	2200      	movs	r2, #0
 8015be4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	681b      	ldr	r3, [r3, #0]
 8015bea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015bee:	e853 3f00 	ldrex	r3, [r3]
 8015bf2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015bf6:	f023 0310 	bic.w	r3, r3, #16
 8015bfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	681b      	ldr	r3, [r3, #0]
 8015c02:	461a      	mov	r2, r3
 8015c04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015c08:	647b      	str	r3, [r7, #68]	@ 0x44
 8015c0a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015c0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015c10:	e841 2300 	strex	r3, r2, [r1]
 8015c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015c16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d1e4      	bne.n	8015be6 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	681b      	ldr	r3, [r3, #0]
 8015c20:	69db      	ldr	r3, [r3, #28]
 8015c22:	f003 0310 	and.w	r3, r3, #16
 8015c26:	2b10      	cmp	r3, #16
 8015c28:	d103      	bne.n	8015c32 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	2210      	movs	r2, #16
 8015c30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015c38:	4619      	mov	r1, r3
 8015c3a:	6878      	ldr	r0, [r7, #4]
 8015c3c:	f7fe f956 	bl	8013eec <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8015c40:	e00e      	b.n	8015c60 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8015c42:	6878      	ldr	r0, [r7, #4]
 8015c44:	f7ec fff0 	bl	8002c28 <HAL_UART_RxCpltCallback>
        break;
 8015c48:	e00a      	b.n	8015c60 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015c4a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d006      	beq.n	8015c60 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8015c52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015c56:	f003 0320 	and.w	r3, r3, #32
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	f47f aecc 	bne.w	80159f8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015c66:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015c6a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d049      	beq.n	8015d06 <UART_RxISR_16BIT_FIFOEN+0x356>
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015c78:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8015c7c:	429a      	cmp	r2, r3
 8015c7e:	d242      	bcs.n	8015d06 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	681b      	ldr	r3, [r3, #0]
 8015c84:	3308      	adds	r3, #8
 8015c86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c8a:	e853 3f00 	ldrex	r3, [r3]
 8015c8e:	623b      	str	r3, [r7, #32]
   return(result);
 8015c90:	6a3b      	ldr	r3, [r7, #32]
 8015c92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015c96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	681b      	ldr	r3, [r3, #0]
 8015c9e:	3308      	adds	r3, #8
 8015ca0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8015ca4:	633a      	str	r2, [r7, #48]	@ 0x30
 8015ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ca8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015caa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015cac:	e841 2300 	strex	r3, r2, [r1]
 8015cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d1e3      	bne.n	8015c80 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8015cb8:	687b      	ldr	r3, [r7, #4]
 8015cba:	4a17      	ldr	r2, [pc, #92]	@ (8015d18 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8015cbc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	681b      	ldr	r3, [r3, #0]
 8015cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015cc4:	693b      	ldr	r3, [r7, #16]
 8015cc6:	e853 3f00 	ldrex	r3, [r3]
 8015cca:	60fb      	str	r3, [r7, #12]
   return(result);
 8015ccc:	68fb      	ldr	r3, [r7, #12]
 8015cce:	f043 0320 	orr.w	r3, r3, #32
 8015cd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8015cd6:	687b      	ldr	r3, [r7, #4]
 8015cd8:	681b      	ldr	r3, [r3, #0]
 8015cda:	461a      	mov	r2, r3
 8015cdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015ce0:	61fb      	str	r3, [r7, #28]
 8015ce2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ce4:	69b9      	ldr	r1, [r7, #24]
 8015ce6:	69fa      	ldr	r2, [r7, #28]
 8015ce8:	e841 2300 	strex	r3, r2, [r1]
 8015cec:	617b      	str	r3, [r7, #20]
   return(result);
 8015cee:	697b      	ldr	r3, [r7, #20]
 8015cf0:	2b00      	cmp	r3, #0
 8015cf2:	d1e4      	bne.n	8015cbe <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015cf4:	e007      	b.n	8015d06 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	681b      	ldr	r3, [r3, #0]
 8015cfa:	699a      	ldr	r2, [r3, #24]
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	681b      	ldr	r3, [r3, #0]
 8015d00:	f042 0208 	orr.w	r2, r2, #8
 8015d04:	619a      	str	r2, [r3, #24]
}
 8015d06:	bf00      	nop
 8015d08:	37b8      	adds	r7, #184	@ 0xb8
 8015d0a:	46bd      	mov	sp, r7
 8015d0c:	bd80      	pop	{r7, pc}
 8015d0e:	bf00      	nop
 8015d10:	effffffe 	.word	0xeffffffe
 8015d14:	58000c00 	.word	0x58000c00
 8015d18:	08015495 	.word	0x08015495

08015d1c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8015d1c:	b480      	push	{r7}
 8015d1e:	b083      	sub	sp, #12
 8015d20:	af00      	add	r7, sp, #0
 8015d22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8015d24:	bf00      	nop
 8015d26:	370c      	adds	r7, #12
 8015d28:	46bd      	mov	sp, r7
 8015d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d2e:	4770      	bx	lr

08015d30 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8015d30:	b480      	push	{r7}
 8015d32:	b083      	sub	sp, #12
 8015d34:	af00      	add	r7, sp, #0
 8015d36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8015d38:	bf00      	nop
 8015d3a:	370c      	adds	r7, #12
 8015d3c:	46bd      	mov	sp, r7
 8015d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d42:	4770      	bx	lr

08015d44 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8015d44:	b480      	push	{r7}
 8015d46:	b083      	sub	sp, #12
 8015d48:	af00      	add	r7, sp, #0
 8015d4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8015d4c:	bf00      	nop
 8015d4e:	370c      	adds	r7, #12
 8015d50:	46bd      	mov	sp, r7
 8015d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d56:	4770      	bx	lr

08015d58 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8015d58:	b480      	push	{r7}
 8015d5a:	b085      	sub	sp, #20
 8015d5c:	af00      	add	r7, sp, #0
 8015d5e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015d66:	2b01      	cmp	r3, #1
 8015d68:	d101      	bne.n	8015d6e <HAL_UARTEx_DisableFifoMode+0x16>
 8015d6a:	2302      	movs	r3, #2
 8015d6c:	e027      	b.n	8015dbe <HAL_UARTEx_DisableFifoMode+0x66>
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	2201      	movs	r2, #1
 8015d72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	2224      	movs	r2, #36	@ 0x24
 8015d7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	681b      	ldr	r3, [r3, #0]
 8015d82:	681b      	ldr	r3, [r3, #0]
 8015d84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	681b      	ldr	r3, [r3, #0]
 8015d8a:	681a      	ldr	r2, [r3, #0]
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	681b      	ldr	r3, [r3, #0]
 8015d90:	f022 0201 	bic.w	r2, r2, #1
 8015d94:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8015d9c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	2200      	movs	r2, #0
 8015da2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	681b      	ldr	r3, [r3, #0]
 8015da8:	68fa      	ldr	r2, [r7, #12]
 8015daa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	2220      	movs	r2, #32
 8015db0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	2200      	movs	r2, #0
 8015db8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015dbc:	2300      	movs	r3, #0
}
 8015dbe:	4618      	mov	r0, r3
 8015dc0:	3714      	adds	r7, #20
 8015dc2:	46bd      	mov	sp, r7
 8015dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dc8:	4770      	bx	lr

08015dca <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015dca:	b580      	push	{r7, lr}
 8015dcc:	b084      	sub	sp, #16
 8015dce:	af00      	add	r7, sp, #0
 8015dd0:	6078      	str	r0, [r7, #4]
 8015dd2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015dda:	2b01      	cmp	r3, #1
 8015ddc:	d101      	bne.n	8015de2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8015dde:	2302      	movs	r3, #2
 8015de0:	e02d      	b.n	8015e3e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8015de2:	687b      	ldr	r3, [r7, #4]
 8015de4:	2201      	movs	r2, #1
 8015de6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	2224      	movs	r2, #36	@ 0x24
 8015dee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	681b      	ldr	r3, [r3, #0]
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	681b      	ldr	r3, [r3, #0]
 8015dfe:	681a      	ldr	r2, [r3, #0]
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	681b      	ldr	r3, [r3, #0]
 8015e04:	f022 0201 	bic.w	r2, r2, #1
 8015e08:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	689b      	ldr	r3, [r3, #8]
 8015e10:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	681b      	ldr	r3, [r3, #0]
 8015e18:	683a      	ldr	r2, [r7, #0]
 8015e1a:	430a      	orrs	r2, r1
 8015e1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015e1e:	6878      	ldr	r0, [r7, #4]
 8015e20:	f000 f850 	bl	8015ec4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	681b      	ldr	r3, [r3, #0]
 8015e28:	68fa      	ldr	r2, [r7, #12]
 8015e2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	2220      	movs	r2, #32
 8015e30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	2200      	movs	r2, #0
 8015e38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015e3c:	2300      	movs	r3, #0
}
 8015e3e:	4618      	mov	r0, r3
 8015e40:	3710      	adds	r7, #16
 8015e42:	46bd      	mov	sp, r7
 8015e44:	bd80      	pop	{r7, pc}

08015e46 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015e46:	b580      	push	{r7, lr}
 8015e48:	b084      	sub	sp, #16
 8015e4a:	af00      	add	r7, sp, #0
 8015e4c:	6078      	str	r0, [r7, #4]
 8015e4e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015e56:	2b01      	cmp	r3, #1
 8015e58:	d101      	bne.n	8015e5e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8015e5a:	2302      	movs	r3, #2
 8015e5c:	e02d      	b.n	8015eba <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	2201      	movs	r2, #1
 8015e62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015e66:	687b      	ldr	r3, [r7, #4]
 8015e68:	2224      	movs	r2, #36	@ 0x24
 8015e6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	681b      	ldr	r3, [r3, #0]
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	681b      	ldr	r3, [r3, #0]
 8015e7a:	681a      	ldr	r2, [r3, #0]
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	681b      	ldr	r3, [r3, #0]
 8015e80:	f022 0201 	bic.w	r2, r2, #1
 8015e84:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	681b      	ldr	r3, [r3, #0]
 8015e8a:	689b      	ldr	r3, [r3, #8]
 8015e8c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	683a      	ldr	r2, [r7, #0]
 8015e96:	430a      	orrs	r2, r1
 8015e98:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015e9a:	6878      	ldr	r0, [r7, #4]
 8015e9c:	f000 f812 	bl	8015ec4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	681b      	ldr	r3, [r3, #0]
 8015ea4:	68fa      	ldr	r2, [r7, #12]
 8015ea6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	2220      	movs	r2, #32
 8015eac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	2200      	movs	r2, #0
 8015eb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015eb8:	2300      	movs	r3, #0
}
 8015eba:	4618      	mov	r0, r3
 8015ebc:	3710      	adds	r7, #16
 8015ebe:	46bd      	mov	sp, r7
 8015ec0:	bd80      	pop	{r7, pc}
	...

08015ec4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8015ec4:	b480      	push	{r7}
 8015ec6:	b085      	sub	sp, #20
 8015ec8:	af00      	add	r7, sp, #0
 8015eca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d108      	bne.n	8015ee6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	2201      	movs	r2, #1
 8015ed8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	2201      	movs	r2, #1
 8015ee0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8015ee4:	e031      	b.n	8015f4a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8015ee6:	2310      	movs	r3, #16
 8015ee8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8015eea:	2310      	movs	r3, #16
 8015eec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	681b      	ldr	r3, [r3, #0]
 8015ef2:	689b      	ldr	r3, [r3, #8]
 8015ef4:	0e5b      	lsrs	r3, r3, #25
 8015ef6:	b2db      	uxtb	r3, r3
 8015ef8:	f003 0307 	and.w	r3, r3, #7
 8015efc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8015efe:	687b      	ldr	r3, [r7, #4]
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	689b      	ldr	r3, [r3, #8]
 8015f04:	0f5b      	lsrs	r3, r3, #29
 8015f06:	b2db      	uxtb	r3, r3
 8015f08:	f003 0307 	and.w	r3, r3, #7
 8015f0c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015f0e:	7bbb      	ldrb	r3, [r7, #14]
 8015f10:	7b3a      	ldrb	r2, [r7, #12]
 8015f12:	4911      	ldr	r1, [pc, #68]	@ (8015f58 <UARTEx_SetNbDataToProcess+0x94>)
 8015f14:	5c8a      	ldrb	r2, [r1, r2]
 8015f16:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8015f1a:	7b3a      	ldrb	r2, [r7, #12]
 8015f1c:	490f      	ldr	r1, [pc, #60]	@ (8015f5c <UARTEx_SetNbDataToProcess+0x98>)
 8015f1e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015f20:	fb93 f3f2 	sdiv	r3, r3, r2
 8015f24:	b29a      	uxth	r2, r3
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015f2c:	7bfb      	ldrb	r3, [r7, #15]
 8015f2e:	7b7a      	ldrb	r2, [r7, #13]
 8015f30:	4909      	ldr	r1, [pc, #36]	@ (8015f58 <UARTEx_SetNbDataToProcess+0x94>)
 8015f32:	5c8a      	ldrb	r2, [r1, r2]
 8015f34:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8015f38:	7b7a      	ldrb	r2, [r7, #13]
 8015f3a:	4908      	ldr	r1, [pc, #32]	@ (8015f5c <UARTEx_SetNbDataToProcess+0x98>)
 8015f3c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015f3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8015f42:	b29a      	uxth	r2, r3
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8015f4a:	bf00      	nop
 8015f4c:	3714      	adds	r7, #20
 8015f4e:	46bd      	mov	sp, r7
 8015f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f54:	4770      	bx	lr
 8015f56:	bf00      	nop
 8015f58:	0801f440 	.word	0x0801f440
 8015f5c:	0801f448 	.word	0x0801f448

08015f60 <__NVIC_SetPriority>:
{
 8015f60:	b480      	push	{r7}
 8015f62:	b083      	sub	sp, #12
 8015f64:	af00      	add	r7, sp, #0
 8015f66:	4603      	mov	r3, r0
 8015f68:	6039      	str	r1, [r7, #0]
 8015f6a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8015f6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	db0a      	blt.n	8015f8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015f74:	683b      	ldr	r3, [r7, #0]
 8015f76:	b2da      	uxtb	r2, r3
 8015f78:	490c      	ldr	r1, [pc, #48]	@ (8015fac <__NVIC_SetPriority+0x4c>)
 8015f7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015f7e:	0112      	lsls	r2, r2, #4
 8015f80:	b2d2      	uxtb	r2, r2
 8015f82:	440b      	add	r3, r1
 8015f84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8015f88:	e00a      	b.n	8015fa0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015f8a:	683b      	ldr	r3, [r7, #0]
 8015f8c:	b2da      	uxtb	r2, r3
 8015f8e:	4908      	ldr	r1, [pc, #32]	@ (8015fb0 <__NVIC_SetPriority+0x50>)
 8015f90:	88fb      	ldrh	r3, [r7, #6]
 8015f92:	f003 030f 	and.w	r3, r3, #15
 8015f96:	3b04      	subs	r3, #4
 8015f98:	0112      	lsls	r2, r2, #4
 8015f9a:	b2d2      	uxtb	r2, r2
 8015f9c:	440b      	add	r3, r1
 8015f9e:	761a      	strb	r2, [r3, #24]
}
 8015fa0:	bf00      	nop
 8015fa2:	370c      	adds	r7, #12
 8015fa4:	46bd      	mov	sp, r7
 8015fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015faa:	4770      	bx	lr
 8015fac:	e000e100 	.word	0xe000e100
 8015fb0:	e000ed00 	.word	0xe000ed00

08015fb4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8015fb8:	4b05      	ldr	r3, [pc, #20]	@ (8015fd0 <SysTick_Handler+0x1c>)
 8015fba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8015fbc:	f002 fada 	bl	8018574 <xTaskGetSchedulerState>
 8015fc0:	4603      	mov	r3, r0
 8015fc2:	2b01      	cmp	r3, #1
 8015fc4:	d001      	beq.n	8015fca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8015fc6:	f003 f9cf 	bl	8019368 <xPortSysTickHandler>
  }
}
 8015fca:	bf00      	nop
 8015fcc:	bd80      	pop	{r7, pc}
 8015fce:	bf00      	nop
 8015fd0:	e000e010 	.word	0xe000e010

08015fd4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8015fd4:	b580      	push	{r7, lr}
 8015fd6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8015fd8:	2100      	movs	r1, #0
 8015fda:	f06f 0004 	mvn.w	r0, #4
 8015fde:	f7ff ffbf 	bl	8015f60 <__NVIC_SetPriority>
#endif
}
 8015fe2:	bf00      	nop
 8015fe4:	bd80      	pop	{r7, pc}
	...

08015fe8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8015fe8:	b480      	push	{r7}
 8015fea:	b083      	sub	sp, #12
 8015fec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015fee:	f3ef 8305 	mrs	r3, IPSR
 8015ff2:	603b      	str	r3, [r7, #0]
  return(result);
 8015ff4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d003      	beq.n	8016002 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8015ffa:	f06f 0305 	mvn.w	r3, #5
 8015ffe:	607b      	str	r3, [r7, #4]
 8016000:	e00c      	b.n	801601c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8016002:	4b0a      	ldr	r3, [pc, #40]	@ (801602c <osKernelInitialize+0x44>)
 8016004:	681b      	ldr	r3, [r3, #0]
 8016006:	2b00      	cmp	r3, #0
 8016008:	d105      	bne.n	8016016 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801600a:	4b08      	ldr	r3, [pc, #32]	@ (801602c <osKernelInitialize+0x44>)
 801600c:	2201      	movs	r2, #1
 801600e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8016010:	2300      	movs	r3, #0
 8016012:	607b      	str	r3, [r7, #4]
 8016014:	e002      	b.n	801601c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8016016:	f04f 33ff 	mov.w	r3, #4294967295
 801601a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801601c:	687b      	ldr	r3, [r7, #4]
}
 801601e:	4618      	mov	r0, r3
 8016020:	370c      	adds	r7, #12
 8016022:	46bd      	mov	sp, r7
 8016024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016028:	4770      	bx	lr
 801602a:	bf00      	nop
 801602c:	24002cf0 	.word	0x24002cf0

08016030 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8016030:	b580      	push	{r7, lr}
 8016032:	b082      	sub	sp, #8
 8016034:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016036:	f3ef 8305 	mrs	r3, IPSR
 801603a:	603b      	str	r3, [r7, #0]
  return(result);
 801603c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801603e:	2b00      	cmp	r3, #0
 8016040:	d003      	beq.n	801604a <osKernelStart+0x1a>
    stat = osErrorISR;
 8016042:	f06f 0305 	mvn.w	r3, #5
 8016046:	607b      	str	r3, [r7, #4]
 8016048:	e010      	b.n	801606c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801604a:	4b0b      	ldr	r3, [pc, #44]	@ (8016078 <osKernelStart+0x48>)
 801604c:	681b      	ldr	r3, [r3, #0]
 801604e:	2b01      	cmp	r3, #1
 8016050:	d109      	bne.n	8016066 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8016052:	f7ff ffbf 	bl	8015fd4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8016056:	4b08      	ldr	r3, [pc, #32]	@ (8016078 <osKernelStart+0x48>)
 8016058:	2202      	movs	r2, #2
 801605a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 801605c:	f001 fdf2 	bl	8017c44 <vTaskStartScheduler>
      stat = osOK;
 8016060:	2300      	movs	r3, #0
 8016062:	607b      	str	r3, [r7, #4]
 8016064:	e002      	b.n	801606c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8016066:	f04f 33ff 	mov.w	r3, #4294967295
 801606a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801606c:	687b      	ldr	r3, [r7, #4]
}
 801606e:	4618      	mov	r0, r3
 8016070:	3708      	adds	r7, #8
 8016072:	46bd      	mov	sp, r7
 8016074:	bd80      	pop	{r7, pc}
 8016076:	bf00      	nop
 8016078:	24002cf0 	.word	0x24002cf0

0801607c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801607c:	b580      	push	{r7, lr}
 801607e:	b08e      	sub	sp, #56	@ 0x38
 8016080:	af04      	add	r7, sp, #16
 8016082:	60f8      	str	r0, [r7, #12]
 8016084:	60b9      	str	r1, [r7, #8]
 8016086:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8016088:	2300      	movs	r3, #0
 801608a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801608c:	f3ef 8305 	mrs	r3, IPSR
 8016090:	617b      	str	r3, [r7, #20]
  return(result);
 8016092:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8016094:	2b00      	cmp	r3, #0
 8016096:	d17f      	bne.n	8016198 <osThreadNew+0x11c>
 8016098:	68fb      	ldr	r3, [r7, #12]
 801609a:	2b00      	cmp	r3, #0
 801609c:	d07c      	beq.n	8016198 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 801609e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80160a2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80160a4:	2318      	movs	r3, #24
 80160a6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80160a8:	2300      	movs	r3, #0
 80160aa:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80160ac:	f04f 33ff 	mov.w	r3, #4294967295
 80160b0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	2b00      	cmp	r3, #0
 80160b6:	d045      	beq.n	8016144 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	681b      	ldr	r3, [r3, #0]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d002      	beq.n	80160c6 <osThreadNew+0x4a>
        name = attr->name;
 80160c0:	687b      	ldr	r3, [r7, #4]
 80160c2:	681b      	ldr	r3, [r3, #0]
 80160c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80160c6:	687b      	ldr	r3, [r7, #4]
 80160c8:	699b      	ldr	r3, [r3, #24]
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d002      	beq.n	80160d4 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 80160ce:	687b      	ldr	r3, [r7, #4]
 80160d0:	699b      	ldr	r3, [r3, #24]
 80160d2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80160d4:	69fb      	ldr	r3, [r7, #28]
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d008      	beq.n	80160ec <osThreadNew+0x70>
 80160da:	69fb      	ldr	r3, [r7, #28]
 80160dc:	2b38      	cmp	r3, #56	@ 0x38
 80160de:	d805      	bhi.n	80160ec <osThreadNew+0x70>
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	685b      	ldr	r3, [r3, #4]
 80160e4:	f003 0301 	and.w	r3, r3, #1
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d001      	beq.n	80160f0 <osThreadNew+0x74>
        return (NULL);
 80160ec:	2300      	movs	r3, #0
 80160ee:	e054      	b.n	801619a <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	695b      	ldr	r3, [r3, #20]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d003      	beq.n	8016100 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	695b      	ldr	r3, [r3, #20]
 80160fc:	089b      	lsrs	r3, r3, #2
 80160fe:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	689b      	ldr	r3, [r3, #8]
 8016104:	2b00      	cmp	r3, #0
 8016106:	d00e      	beq.n	8016126 <osThreadNew+0xaa>
 8016108:	687b      	ldr	r3, [r7, #4]
 801610a:	68db      	ldr	r3, [r3, #12]
 801610c:	2bab      	cmp	r3, #171	@ 0xab
 801610e:	d90a      	bls.n	8016126 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8016110:	687b      	ldr	r3, [r7, #4]
 8016112:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8016114:	2b00      	cmp	r3, #0
 8016116:	d006      	beq.n	8016126 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	695b      	ldr	r3, [r3, #20]
 801611c:	2b00      	cmp	r3, #0
 801611e:	d002      	beq.n	8016126 <osThreadNew+0xaa>
        mem = 1;
 8016120:	2301      	movs	r3, #1
 8016122:	61bb      	str	r3, [r7, #24]
 8016124:	e010      	b.n	8016148 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8016126:	687b      	ldr	r3, [r7, #4]
 8016128:	689b      	ldr	r3, [r3, #8]
 801612a:	2b00      	cmp	r3, #0
 801612c:	d10c      	bne.n	8016148 <osThreadNew+0xcc>
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	68db      	ldr	r3, [r3, #12]
 8016132:	2b00      	cmp	r3, #0
 8016134:	d108      	bne.n	8016148 <osThreadNew+0xcc>
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	691b      	ldr	r3, [r3, #16]
 801613a:	2b00      	cmp	r3, #0
 801613c:	d104      	bne.n	8016148 <osThreadNew+0xcc>
          mem = 0;
 801613e:	2300      	movs	r3, #0
 8016140:	61bb      	str	r3, [r7, #24]
 8016142:	e001      	b.n	8016148 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8016144:	2300      	movs	r3, #0
 8016146:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8016148:	69bb      	ldr	r3, [r7, #24]
 801614a:	2b01      	cmp	r3, #1
 801614c:	d110      	bne.n	8016170 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8016152:	687a      	ldr	r2, [r7, #4]
 8016154:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8016156:	9202      	str	r2, [sp, #8]
 8016158:	9301      	str	r3, [sp, #4]
 801615a:	69fb      	ldr	r3, [r7, #28]
 801615c:	9300      	str	r3, [sp, #0]
 801615e:	68bb      	ldr	r3, [r7, #8]
 8016160:	6a3a      	ldr	r2, [r7, #32]
 8016162:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016164:	68f8      	ldr	r0, [r7, #12]
 8016166:	f001 faf7 	bl	8017758 <xTaskCreateStatic>
 801616a:	4603      	mov	r3, r0
 801616c:	613b      	str	r3, [r7, #16]
 801616e:	e013      	b.n	8016198 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8016170:	69bb      	ldr	r3, [r7, #24]
 8016172:	2b00      	cmp	r3, #0
 8016174:	d110      	bne.n	8016198 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8016176:	6a3b      	ldr	r3, [r7, #32]
 8016178:	b29a      	uxth	r2, r3
 801617a:	f107 0310 	add.w	r3, r7, #16
 801617e:	9301      	str	r3, [sp, #4]
 8016180:	69fb      	ldr	r3, [r7, #28]
 8016182:	9300      	str	r3, [sp, #0]
 8016184:	68bb      	ldr	r3, [r7, #8]
 8016186:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016188:	68f8      	ldr	r0, [r7, #12]
 801618a:	f001 fb45 	bl	8017818 <xTaskCreate>
 801618e:	4603      	mov	r3, r0
 8016190:	2b01      	cmp	r3, #1
 8016192:	d001      	beq.n	8016198 <osThreadNew+0x11c>
            hTask = NULL;
 8016194:	2300      	movs	r3, #0
 8016196:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8016198:	693b      	ldr	r3, [r7, #16]
}
 801619a:	4618      	mov	r0, r3
 801619c:	3728      	adds	r7, #40	@ 0x28
 801619e:	46bd      	mov	sp, r7
 80161a0:	bd80      	pop	{r7, pc}

080161a2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80161a2:	b580      	push	{r7, lr}
 80161a4:	b084      	sub	sp, #16
 80161a6:	af00      	add	r7, sp, #0
 80161a8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80161aa:	f3ef 8305 	mrs	r3, IPSR
 80161ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80161b0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	d003      	beq.n	80161be <osDelay+0x1c>
    stat = osErrorISR;
 80161b6:	f06f 0305 	mvn.w	r3, #5
 80161ba:	60fb      	str	r3, [r7, #12]
 80161bc:	e007      	b.n	80161ce <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80161be:	2300      	movs	r3, #0
 80161c0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	d002      	beq.n	80161ce <osDelay+0x2c>
      vTaskDelay(ticks);
 80161c8:	6878      	ldr	r0, [r7, #4]
 80161ca:	f001 fd05 	bl	8017bd8 <vTaskDelay>
    }
  }

  return (stat);
 80161ce:	68fb      	ldr	r3, [r7, #12]
}
 80161d0:	4618      	mov	r0, r3
 80161d2:	3710      	adds	r7, #16
 80161d4:	46bd      	mov	sp, r7
 80161d6:	bd80      	pop	{r7, pc}

080161d8 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80161d8:	b580      	push	{r7, lr}
 80161da:	b088      	sub	sp, #32
 80161dc:	af00      	add	r7, sp, #0
 80161de:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80161e0:	2300      	movs	r3, #0
 80161e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80161e4:	f3ef 8305 	mrs	r3, IPSR
 80161e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80161ea:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	d174      	bne.n	80162da <osMutexNew+0x102>
    if (attr != NULL) {
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d003      	beq.n	80161fe <osMutexNew+0x26>
      type = attr->attr_bits;
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	685b      	ldr	r3, [r3, #4]
 80161fa:	61bb      	str	r3, [r7, #24]
 80161fc:	e001      	b.n	8016202 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80161fe:	2300      	movs	r3, #0
 8016200:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8016202:	69bb      	ldr	r3, [r7, #24]
 8016204:	f003 0301 	and.w	r3, r3, #1
 8016208:	2b00      	cmp	r3, #0
 801620a:	d002      	beq.n	8016212 <osMutexNew+0x3a>
      rmtx = 1U;
 801620c:	2301      	movs	r3, #1
 801620e:	617b      	str	r3, [r7, #20]
 8016210:	e001      	b.n	8016216 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8016212:	2300      	movs	r3, #0
 8016214:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8016216:	69bb      	ldr	r3, [r7, #24]
 8016218:	f003 0308 	and.w	r3, r3, #8
 801621c:	2b00      	cmp	r3, #0
 801621e:	d15c      	bne.n	80162da <osMutexNew+0x102>
      mem = -1;
 8016220:	f04f 33ff 	mov.w	r3, #4294967295
 8016224:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	2b00      	cmp	r3, #0
 801622a:	d015      	beq.n	8016258 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	689b      	ldr	r3, [r3, #8]
 8016230:	2b00      	cmp	r3, #0
 8016232:	d006      	beq.n	8016242 <osMutexNew+0x6a>
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	68db      	ldr	r3, [r3, #12]
 8016238:	2b4f      	cmp	r3, #79	@ 0x4f
 801623a:	d902      	bls.n	8016242 <osMutexNew+0x6a>
          mem = 1;
 801623c:	2301      	movs	r3, #1
 801623e:	613b      	str	r3, [r7, #16]
 8016240:	e00c      	b.n	801625c <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	689b      	ldr	r3, [r3, #8]
 8016246:	2b00      	cmp	r3, #0
 8016248:	d108      	bne.n	801625c <osMutexNew+0x84>
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	68db      	ldr	r3, [r3, #12]
 801624e:	2b00      	cmp	r3, #0
 8016250:	d104      	bne.n	801625c <osMutexNew+0x84>
            mem = 0;
 8016252:	2300      	movs	r3, #0
 8016254:	613b      	str	r3, [r7, #16]
 8016256:	e001      	b.n	801625c <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8016258:	2300      	movs	r3, #0
 801625a:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 801625c:	693b      	ldr	r3, [r7, #16]
 801625e:	2b01      	cmp	r3, #1
 8016260:	d112      	bne.n	8016288 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8016262:	697b      	ldr	r3, [r7, #20]
 8016264:	2b00      	cmp	r3, #0
 8016266:	d007      	beq.n	8016278 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	689b      	ldr	r3, [r3, #8]
 801626c:	4619      	mov	r1, r3
 801626e:	2004      	movs	r0, #4
 8016270:	f000 fc51 	bl	8016b16 <xQueueCreateMutexStatic>
 8016274:	61f8      	str	r0, [r7, #28]
 8016276:	e016      	b.n	80162a6 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	689b      	ldr	r3, [r3, #8]
 801627c:	4619      	mov	r1, r3
 801627e:	2001      	movs	r0, #1
 8016280:	f000 fc49 	bl	8016b16 <xQueueCreateMutexStatic>
 8016284:	61f8      	str	r0, [r7, #28]
 8016286:	e00e      	b.n	80162a6 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8016288:	693b      	ldr	r3, [r7, #16]
 801628a:	2b00      	cmp	r3, #0
 801628c:	d10b      	bne.n	80162a6 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 801628e:	697b      	ldr	r3, [r7, #20]
 8016290:	2b00      	cmp	r3, #0
 8016292:	d004      	beq.n	801629e <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8016294:	2004      	movs	r0, #4
 8016296:	f000 fc26 	bl	8016ae6 <xQueueCreateMutex>
 801629a:	61f8      	str	r0, [r7, #28]
 801629c:	e003      	b.n	80162a6 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 801629e:	2001      	movs	r0, #1
 80162a0:	f000 fc21 	bl	8016ae6 <xQueueCreateMutex>
 80162a4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80162a6:	69fb      	ldr	r3, [r7, #28]
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	d00c      	beq.n	80162c6 <osMutexNew+0xee>
        if (attr != NULL) {
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d003      	beq.n	80162ba <osMutexNew+0xe2>
          name = attr->name;
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	681b      	ldr	r3, [r3, #0]
 80162b6:	60fb      	str	r3, [r7, #12]
 80162b8:	e001      	b.n	80162be <osMutexNew+0xe6>
        } else {
          name = NULL;
 80162ba:	2300      	movs	r3, #0
 80162bc:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80162be:	68f9      	ldr	r1, [r7, #12]
 80162c0:	69f8      	ldr	r0, [r7, #28]
 80162c2:	f001 f9eb 	bl	801769c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80162c6:	69fb      	ldr	r3, [r7, #28]
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	d006      	beq.n	80162da <osMutexNew+0x102>
 80162cc:	697b      	ldr	r3, [r7, #20]
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	d003      	beq.n	80162da <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80162d2:	69fb      	ldr	r3, [r7, #28]
 80162d4:	f043 0301 	orr.w	r3, r3, #1
 80162d8:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80162da:	69fb      	ldr	r3, [r7, #28]
}
 80162dc:	4618      	mov	r0, r3
 80162de:	3720      	adds	r7, #32
 80162e0:	46bd      	mov	sp, r7
 80162e2:	bd80      	pop	{r7, pc}

080162e4 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80162e4:	b580      	push	{r7, lr}
 80162e6:	b086      	sub	sp, #24
 80162e8:	af00      	add	r7, sp, #0
 80162ea:	6078      	str	r0, [r7, #4]
 80162ec:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	f023 0301 	bic.w	r3, r3, #1
 80162f4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	f003 0301 	and.w	r3, r3, #1
 80162fc:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80162fe:	2300      	movs	r3, #0
 8016300:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016302:	f3ef 8305 	mrs	r3, IPSR
 8016306:	60bb      	str	r3, [r7, #8]
  return(result);
 8016308:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 801630a:	2b00      	cmp	r3, #0
 801630c:	d003      	beq.n	8016316 <osMutexAcquire+0x32>
    stat = osErrorISR;
 801630e:	f06f 0305 	mvn.w	r3, #5
 8016312:	617b      	str	r3, [r7, #20]
 8016314:	e02c      	b.n	8016370 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8016316:	693b      	ldr	r3, [r7, #16]
 8016318:	2b00      	cmp	r3, #0
 801631a:	d103      	bne.n	8016324 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 801631c:	f06f 0303 	mvn.w	r3, #3
 8016320:	617b      	str	r3, [r7, #20]
 8016322:	e025      	b.n	8016370 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8016324:	68fb      	ldr	r3, [r7, #12]
 8016326:	2b00      	cmp	r3, #0
 8016328:	d011      	beq.n	801634e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 801632a:	6839      	ldr	r1, [r7, #0]
 801632c:	6938      	ldr	r0, [r7, #16]
 801632e:	f000 fc42 	bl	8016bb6 <xQueueTakeMutexRecursive>
 8016332:	4603      	mov	r3, r0
 8016334:	2b01      	cmp	r3, #1
 8016336:	d01b      	beq.n	8016370 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8016338:	683b      	ldr	r3, [r7, #0]
 801633a:	2b00      	cmp	r3, #0
 801633c:	d003      	beq.n	8016346 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 801633e:	f06f 0301 	mvn.w	r3, #1
 8016342:	617b      	str	r3, [r7, #20]
 8016344:	e014      	b.n	8016370 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8016346:	f06f 0302 	mvn.w	r3, #2
 801634a:	617b      	str	r3, [r7, #20]
 801634c:	e010      	b.n	8016370 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 801634e:	6839      	ldr	r1, [r7, #0]
 8016350:	6938      	ldr	r0, [r7, #16]
 8016352:	f000 fee9 	bl	8017128 <xQueueSemaphoreTake>
 8016356:	4603      	mov	r3, r0
 8016358:	2b01      	cmp	r3, #1
 801635a:	d009      	beq.n	8016370 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 801635c:	683b      	ldr	r3, [r7, #0]
 801635e:	2b00      	cmp	r3, #0
 8016360:	d003      	beq.n	801636a <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8016362:	f06f 0301 	mvn.w	r3, #1
 8016366:	617b      	str	r3, [r7, #20]
 8016368:	e002      	b.n	8016370 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 801636a:	f06f 0302 	mvn.w	r3, #2
 801636e:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8016370:	697b      	ldr	r3, [r7, #20]
}
 8016372:	4618      	mov	r0, r3
 8016374:	3718      	adds	r7, #24
 8016376:	46bd      	mov	sp, r7
 8016378:	bd80      	pop	{r7, pc}

0801637a <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 801637a:	b580      	push	{r7, lr}
 801637c:	b086      	sub	sp, #24
 801637e:	af00      	add	r7, sp, #0
 8016380:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	f023 0301 	bic.w	r3, r3, #1
 8016388:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	f003 0301 	and.w	r3, r3, #1
 8016390:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8016392:	2300      	movs	r3, #0
 8016394:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016396:	f3ef 8305 	mrs	r3, IPSR
 801639a:	60bb      	str	r3, [r7, #8]
  return(result);
 801639c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d003      	beq.n	80163aa <osMutexRelease+0x30>
    stat = osErrorISR;
 80163a2:	f06f 0305 	mvn.w	r3, #5
 80163a6:	617b      	str	r3, [r7, #20]
 80163a8:	e01f      	b.n	80163ea <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80163aa:	693b      	ldr	r3, [r7, #16]
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d103      	bne.n	80163b8 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80163b0:	f06f 0303 	mvn.w	r3, #3
 80163b4:	617b      	str	r3, [r7, #20]
 80163b6:	e018      	b.n	80163ea <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80163b8:	68fb      	ldr	r3, [r7, #12]
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d009      	beq.n	80163d2 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80163be:	6938      	ldr	r0, [r7, #16]
 80163c0:	f000 fbc4 	bl	8016b4c <xQueueGiveMutexRecursive>
 80163c4:	4603      	mov	r3, r0
 80163c6:	2b01      	cmp	r3, #1
 80163c8:	d00f      	beq.n	80163ea <osMutexRelease+0x70>
        stat = osErrorResource;
 80163ca:	f06f 0302 	mvn.w	r3, #2
 80163ce:	617b      	str	r3, [r7, #20]
 80163d0:	e00b      	b.n	80163ea <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80163d2:	2300      	movs	r3, #0
 80163d4:	2200      	movs	r2, #0
 80163d6:	2100      	movs	r1, #0
 80163d8:	6938      	ldr	r0, [r7, #16]
 80163da:	f000 fc23 	bl	8016c24 <xQueueGenericSend>
 80163de:	4603      	mov	r3, r0
 80163e0:	2b01      	cmp	r3, #1
 80163e2:	d002      	beq.n	80163ea <osMutexRelease+0x70>
        stat = osErrorResource;
 80163e4:	f06f 0302 	mvn.w	r3, #2
 80163e8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80163ea:	697b      	ldr	r3, [r7, #20]
}
 80163ec:	4618      	mov	r0, r3
 80163ee:	3718      	adds	r7, #24
 80163f0:	46bd      	mov	sp, r7
 80163f2:	bd80      	pop	{r7, pc}

080163f4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80163f4:	b580      	push	{r7, lr}
 80163f6:	b08a      	sub	sp, #40	@ 0x28
 80163f8:	af02      	add	r7, sp, #8
 80163fa:	60f8      	str	r0, [r7, #12]
 80163fc:	60b9      	str	r1, [r7, #8]
 80163fe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8016400:	2300      	movs	r3, #0
 8016402:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016404:	f3ef 8305 	mrs	r3, IPSR
 8016408:	613b      	str	r3, [r7, #16]
  return(result);
 801640a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 801640c:	2b00      	cmp	r3, #0
 801640e:	d15f      	bne.n	80164d0 <osMessageQueueNew+0xdc>
 8016410:	68fb      	ldr	r3, [r7, #12]
 8016412:	2b00      	cmp	r3, #0
 8016414:	d05c      	beq.n	80164d0 <osMessageQueueNew+0xdc>
 8016416:	68bb      	ldr	r3, [r7, #8]
 8016418:	2b00      	cmp	r3, #0
 801641a:	d059      	beq.n	80164d0 <osMessageQueueNew+0xdc>
    mem = -1;
 801641c:	f04f 33ff 	mov.w	r3, #4294967295
 8016420:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	2b00      	cmp	r3, #0
 8016426:	d029      	beq.n	801647c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	689b      	ldr	r3, [r3, #8]
 801642c:	2b00      	cmp	r3, #0
 801642e:	d012      	beq.n	8016456 <osMessageQueueNew+0x62>
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	68db      	ldr	r3, [r3, #12]
 8016434:	2b4f      	cmp	r3, #79	@ 0x4f
 8016436:	d90e      	bls.n	8016456 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801643c:	2b00      	cmp	r3, #0
 801643e:	d00a      	beq.n	8016456 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8016440:	687b      	ldr	r3, [r7, #4]
 8016442:	695a      	ldr	r2, [r3, #20]
 8016444:	68fb      	ldr	r3, [r7, #12]
 8016446:	68b9      	ldr	r1, [r7, #8]
 8016448:	fb01 f303 	mul.w	r3, r1, r3
 801644c:	429a      	cmp	r2, r3
 801644e:	d302      	bcc.n	8016456 <osMessageQueueNew+0x62>
        mem = 1;
 8016450:	2301      	movs	r3, #1
 8016452:	61bb      	str	r3, [r7, #24]
 8016454:	e014      	b.n	8016480 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	689b      	ldr	r3, [r3, #8]
 801645a:	2b00      	cmp	r3, #0
 801645c:	d110      	bne.n	8016480 <osMessageQueueNew+0x8c>
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	68db      	ldr	r3, [r3, #12]
 8016462:	2b00      	cmp	r3, #0
 8016464:	d10c      	bne.n	8016480 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801646a:	2b00      	cmp	r3, #0
 801646c:	d108      	bne.n	8016480 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	695b      	ldr	r3, [r3, #20]
 8016472:	2b00      	cmp	r3, #0
 8016474:	d104      	bne.n	8016480 <osMessageQueueNew+0x8c>
          mem = 0;
 8016476:	2300      	movs	r3, #0
 8016478:	61bb      	str	r3, [r7, #24]
 801647a:	e001      	b.n	8016480 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 801647c:	2300      	movs	r3, #0
 801647e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8016480:	69bb      	ldr	r3, [r7, #24]
 8016482:	2b01      	cmp	r3, #1
 8016484:	d10b      	bne.n	801649e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	691a      	ldr	r2, [r3, #16]
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	689b      	ldr	r3, [r3, #8]
 801648e:	2100      	movs	r1, #0
 8016490:	9100      	str	r1, [sp, #0]
 8016492:	68b9      	ldr	r1, [r7, #8]
 8016494:	68f8      	ldr	r0, [r7, #12]
 8016496:	f000 fa31 	bl	80168fc <xQueueGenericCreateStatic>
 801649a:	61f8      	str	r0, [r7, #28]
 801649c:	e008      	b.n	80164b0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 801649e:	69bb      	ldr	r3, [r7, #24]
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d105      	bne.n	80164b0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80164a4:	2200      	movs	r2, #0
 80164a6:	68b9      	ldr	r1, [r7, #8]
 80164a8:	68f8      	ldr	r0, [r7, #12]
 80164aa:	f000 faa4 	bl	80169f6 <xQueueGenericCreate>
 80164ae:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80164b0:	69fb      	ldr	r3, [r7, #28]
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	d00c      	beq.n	80164d0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d003      	beq.n	80164c4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	681b      	ldr	r3, [r3, #0]
 80164c0:	617b      	str	r3, [r7, #20]
 80164c2:	e001      	b.n	80164c8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80164c4:	2300      	movs	r3, #0
 80164c6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80164c8:	6979      	ldr	r1, [r7, #20]
 80164ca:	69f8      	ldr	r0, [r7, #28]
 80164cc:	f001 f8e6 	bl	801769c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80164d0:	69fb      	ldr	r3, [r7, #28]
}
 80164d2:	4618      	mov	r0, r3
 80164d4:	3720      	adds	r7, #32
 80164d6:	46bd      	mov	sp, r7
 80164d8:	bd80      	pop	{r7, pc}
	...

080164dc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80164dc:	b580      	push	{r7, lr}
 80164de:	b088      	sub	sp, #32
 80164e0:	af00      	add	r7, sp, #0
 80164e2:	60f8      	str	r0, [r7, #12]
 80164e4:	60b9      	str	r1, [r7, #8]
 80164e6:	603b      	str	r3, [r7, #0]
 80164e8:	4613      	mov	r3, r2
 80164ea:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80164ec:	68fb      	ldr	r3, [r7, #12]
 80164ee:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80164f0:	2300      	movs	r3, #0
 80164f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80164f4:	f3ef 8305 	mrs	r3, IPSR
 80164f8:	617b      	str	r3, [r7, #20]
  return(result);
 80164fa:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	d028      	beq.n	8016552 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016500:	69bb      	ldr	r3, [r7, #24]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d005      	beq.n	8016512 <osMessageQueuePut+0x36>
 8016506:	68bb      	ldr	r3, [r7, #8]
 8016508:	2b00      	cmp	r3, #0
 801650a:	d002      	beq.n	8016512 <osMessageQueuePut+0x36>
 801650c:	683b      	ldr	r3, [r7, #0]
 801650e:	2b00      	cmp	r3, #0
 8016510:	d003      	beq.n	801651a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8016512:	f06f 0303 	mvn.w	r3, #3
 8016516:	61fb      	str	r3, [r7, #28]
 8016518:	e038      	b.n	801658c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 801651a:	2300      	movs	r3, #0
 801651c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801651e:	f107 0210 	add.w	r2, r7, #16
 8016522:	2300      	movs	r3, #0
 8016524:	68b9      	ldr	r1, [r7, #8]
 8016526:	69b8      	ldr	r0, [r7, #24]
 8016528:	f000 fc7e 	bl	8016e28 <xQueueGenericSendFromISR>
 801652c:	4603      	mov	r3, r0
 801652e:	2b01      	cmp	r3, #1
 8016530:	d003      	beq.n	801653a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8016532:	f06f 0302 	mvn.w	r3, #2
 8016536:	61fb      	str	r3, [r7, #28]
 8016538:	e028      	b.n	801658c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801653a:	693b      	ldr	r3, [r7, #16]
 801653c:	2b00      	cmp	r3, #0
 801653e:	d025      	beq.n	801658c <osMessageQueuePut+0xb0>
 8016540:	4b15      	ldr	r3, [pc, #84]	@ (8016598 <osMessageQueuePut+0xbc>)
 8016542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016546:	601a      	str	r2, [r3, #0]
 8016548:	f3bf 8f4f 	dsb	sy
 801654c:	f3bf 8f6f 	isb	sy
 8016550:	e01c      	b.n	801658c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8016552:	69bb      	ldr	r3, [r7, #24]
 8016554:	2b00      	cmp	r3, #0
 8016556:	d002      	beq.n	801655e <osMessageQueuePut+0x82>
 8016558:	68bb      	ldr	r3, [r7, #8]
 801655a:	2b00      	cmp	r3, #0
 801655c:	d103      	bne.n	8016566 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801655e:	f06f 0303 	mvn.w	r3, #3
 8016562:	61fb      	str	r3, [r7, #28]
 8016564:	e012      	b.n	801658c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8016566:	2300      	movs	r3, #0
 8016568:	683a      	ldr	r2, [r7, #0]
 801656a:	68b9      	ldr	r1, [r7, #8]
 801656c:	69b8      	ldr	r0, [r7, #24]
 801656e:	f000 fb59 	bl	8016c24 <xQueueGenericSend>
 8016572:	4603      	mov	r3, r0
 8016574:	2b01      	cmp	r3, #1
 8016576:	d009      	beq.n	801658c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8016578:	683b      	ldr	r3, [r7, #0]
 801657a:	2b00      	cmp	r3, #0
 801657c:	d003      	beq.n	8016586 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801657e:	f06f 0301 	mvn.w	r3, #1
 8016582:	61fb      	str	r3, [r7, #28]
 8016584:	e002      	b.n	801658c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8016586:	f06f 0302 	mvn.w	r3, #2
 801658a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801658c:	69fb      	ldr	r3, [r7, #28]
}
 801658e:	4618      	mov	r0, r3
 8016590:	3720      	adds	r7, #32
 8016592:	46bd      	mov	sp, r7
 8016594:	bd80      	pop	{r7, pc}
 8016596:	bf00      	nop
 8016598:	e000ed04 	.word	0xe000ed04

0801659c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 801659c:	b580      	push	{r7, lr}
 801659e:	b088      	sub	sp, #32
 80165a0:	af00      	add	r7, sp, #0
 80165a2:	60f8      	str	r0, [r7, #12]
 80165a4:	60b9      	str	r1, [r7, #8]
 80165a6:	607a      	str	r2, [r7, #4]
 80165a8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80165aa:	68fb      	ldr	r3, [r7, #12]
 80165ac:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80165ae:	2300      	movs	r3, #0
 80165b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80165b2:	f3ef 8305 	mrs	r3, IPSR
 80165b6:	617b      	str	r3, [r7, #20]
  return(result);
 80165b8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80165ba:	2b00      	cmp	r3, #0
 80165bc:	d028      	beq.n	8016610 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80165be:	69bb      	ldr	r3, [r7, #24]
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	d005      	beq.n	80165d0 <osMessageQueueGet+0x34>
 80165c4:	68bb      	ldr	r3, [r7, #8]
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	d002      	beq.n	80165d0 <osMessageQueueGet+0x34>
 80165ca:	683b      	ldr	r3, [r7, #0]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d003      	beq.n	80165d8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80165d0:	f06f 0303 	mvn.w	r3, #3
 80165d4:	61fb      	str	r3, [r7, #28]
 80165d6:	e037      	b.n	8016648 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80165d8:	2300      	movs	r3, #0
 80165da:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80165dc:	f107 0310 	add.w	r3, r7, #16
 80165e0:	461a      	mov	r2, r3
 80165e2:	68b9      	ldr	r1, [r7, #8]
 80165e4:	69b8      	ldr	r0, [r7, #24]
 80165e6:	f000 feaf 	bl	8017348 <xQueueReceiveFromISR>
 80165ea:	4603      	mov	r3, r0
 80165ec:	2b01      	cmp	r3, #1
 80165ee:	d003      	beq.n	80165f8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80165f0:	f06f 0302 	mvn.w	r3, #2
 80165f4:	61fb      	str	r3, [r7, #28]
 80165f6:	e027      	b.n	8016648 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80165f8:	693b      	ldr	r3, [r7, #16]
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	d024      	beq.n	8016648 <osMessageQueueGet+0xac>
 80165fe:	4b15      	ldr	r3, [pc, #84]	@ (8016654 <osMessageQueueGet+0xb8>)
 8016600:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016604:	601a      	str	r2, [r3, #0]
 8016606:	f3bf 8f4f 	dsb	sy
 801660a:	f3bf 8f6f 	isb	sy
 801660e:	e01b      	b.n	8016648 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8016610:	69bb      	ldr	r3, [r7, #24]
 8016612:	2b00      	cmp	r3, #0
 8016614:	d002      	beq.n	801661c <osMessageQueueGet+0x80>
 8016616:	68bb      	ldr	r3, [r7, #8]
 8016618:	2b00      	cmp	r3, #0
 801661a:	d103      	bne.n	8016624 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 801661c:	f06f 0303 	mvn.w	r3, #3
 8016620:	61fb      	str	r3, [r7, #28]
 8016622:	e011      	b.n	8016648 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8016624:	683a      	ldr	r2, [r7, #0]
 8016626:	68b9      	ldr	r1, [r7, #8]
 8016628:	69b8      	ldr	r0, [r7, #24]
 801662a:	f000 fc9b 	bl	8016f64 <xQueueReceive>
 801662e:	4603      	mov	r3, r0
 8016630:	2b01      	cmp	r3, #1
 8016632:	d009      	beq.n	8016648 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8016634:	683b      	ldr	r3, [r7, #0]
 8016636:	2b00      	cmp	r3, #0
 8016638:	d003      	beq.n	8016642 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801663a:	f06f 0301 	mvn.w	r3, #1
 801663e:	61fb      	str	r3, [r7, #28]
 8016640:	e002      	b.n	8016648 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8016642:	f06f 0302 	mvn.w	r3, #2
 8016646:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016648:	69fb      	ldr	r3, [r7, #28]
}
 801664a:	4618      	mov	r0, r3
 801664c:	3720      	adds	r7, #32
 801664e:	46bd      	mov	sp, r7
 8016650:	bd80      	pop	{r7, pc}
 8016652:	bf00      	nop
 8016654:	e000ed04 	.word	0xe000ed04

08016658 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8016658:	b480      	push	{r7}
 801665a:	b085      	sub	sp, #20
 801665c:	af00      	add	r7, sp, #0
 801665e:	60f8      	str	r0, [r7, #12]
 8016660:	60b9      	str	r1, [r7, #8]
 8016662:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8016664:	68fb      	ldr	r3, [r7, #12]
 8016666:	4a07      	ldr	r2, [pc, #28]	@ (8016684 <vApplicationGetIdleTaskMemory+0x2c>)
 8016668:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801666a:	68bb      	ldr	r3, [r7, #8]
 801666c:	4a06      	ldr	r2, [pc, #24]	@ (8016688 <vApplicationGetIdleTaskMemory+0x30>)
 801666e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8016676:	601a      	str	r2, [r3, #0]
}
 8016678:	bf00      	nop
 801667a:	3714      	adds	r7, #20
 801667c:	46bd      	mov	sp, r7
 801667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016682:	4770      	bx	lr
 8016684:	24002cf4 	.word	0x24002cf4
 8016688:	24002da0 	.word	0x24002da0

0801668c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801668c:	b480      	push	{r7}
 801668e:	b085      	sub	sp, #20
 8016690:	af00      	add	r7, sp, #0
 8016692:	60f8      	str	r0, [r7, #12]
 8016694:	60b9      	str	r1, [r7, #8]
 8016696:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8016698:	68fb      	ldr	r3, [r7, #12]
 801669a:	4a07      	ldr	r2, [pc, #28]	@ (80166b8 <vApplicationGetTimerTaskMemory+0x2c>)
 801669c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801669e:	68bb      	ldr	r3, [r7, #8]
 80166a0:	4a06      	ldr	r2, [pc, #24]	@ (80166bc <vApplicationGetTimerTaskMemory+0x30>)
 80166a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80166aa:	601a      	str	r2, [r3, #0]
}
 80166ac:	bf00      	nop
 80166ae:	3714      	adds	r7, #20
 80166b0:	46bd      	mov	sp, r7
 80166b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166b6:	4770      	bx	lr
 80166b8:	240031a0 	.word	0x240031a0
 80166bc:	2400324c 	.word	0x2400324c

080166c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80166c0:	b480      	push	{r7}
 80166c2:	b083      	sub	sp, #12
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	f103 0208 	add.w	r2, r3, #8
 80166ce:	687b      	ldr	r3, [r7, #4]
 80166d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	f04f 32ff 	mov.w	r2, #4294967295
 80166d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80166da:	687b      	ldr	r3, [r7, #4]
 80166dc:	f103 0208 	add.w	r2, r3, #8
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	f103 0208 	add.w	r2, r3, #8
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80166ee:	687b      	ldr	r3, [r7, #4]
 80166f0:	2200      	movs	r2, #0
 80166f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80166f4:	bf00      	nop
 80166f6:	370c      	adds	r7, #12
 80166f8:	46bd      	mov	sp, r7
 80166fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166fe:	4770      	bx	lr

08016700 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8016700:	b480      	push	{r7}
 8016702:	b083      	sub	sp, #12
 8016704:	af00      	add	r7, sp, #0
 8016706:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	2200      	movs	r2, #0
 801670c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801670e:	bf00      	nop
 8016710:	370c      	adds	r7, #12
 8016712:	46bd      	mov	sp, r7
 8016714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016718:	4770      	bx	lr

0801671a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801671a:	b480      	push	{r7}
 801671c:	b085      	sub	sp, #20
 801671e:	af00      	add	r7, sp, #0
 8016720:	6078      	str	r0, [r7, #4]
 8016722:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	685b      	ldr	r3, [r3, #4]
 8016728:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801672a:	683b      	ldr	r3, [r7, #0]
 801672c:	68fa      	ldr	r2, [r7, #12]
 801672e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8016730:	68fb      	ldr	r3, [r7, #12]
 8016732:	689a      	ldr	r2, [r3, #8]
 8016734:	683b      	ldr	r3, [r7, #0]
 8016736:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8016738:	68fb      	ldr	r3, [r7, #12]
 801673a:	689b      	ldr	r3, [r3, #8]
 801673c:	683a      	ldr	r2, [r7, #0]
 801673e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8016740:	68fb      	ldr	r3, [r7, #12]
 8016742:	683a      	ldr	r2, [r7, #0]
 8016744:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8016746:	683b      	ldr	r3, [r7, #0]
 8016748:	687a      	ldr	r2, [r7, #4]
 801674a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	681b      	ldr	r3, [r3, #0]
 8016750:	1c5a      	adds	r2, r3, #1
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	601a      	str	r2, [r3, #0]
}
 8016756:	bf00      	nop
 8016758:	3714      	adds	r7, #20
 801675a:	46bd      	mov	sp, r7
 801675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016760:	4770      	bx	lr

08016762 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016762:	b480      	push	{r7}
 8016764:	b085      	sub	sp, #20
 8016766:	af00      	add	r7, sp, #0
 8016768:	6078      	str	r0, [r7, #4]
 801676a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801676c:	683b      	ldr	r3, [r7, #0]
 801676e:	681b      	ldr	r3, [r3, #0]
 8016770:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8016772:	68bb      	ldr	r3, [r7, #8]
 8016774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016778:	d103      	bne.n	8016782 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	691b      	ldr	r3, [r3, #16]
 801677e:	60fb      	str	r3, [r7, #12]
 8016780:	e00c      	b.n	801679c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8016782:	687b      	ldr	r3, [r7, #4]
 8016784:	3308      	adds	r3, #8
 8016786:	60fb      	str	r3, [r7, #12]
 8016788:	e002      	b.n	8016790 <vListInsert+0x2e>
 801678a:	68fb      	ldr	r3, [r7, #12]
 801678c:	685b      	ldr	r3, [r3, #4]
 801678e:	60fb      	str	r3, [r7, #12]
 8016790:	68fb      	ldr	r3, [r7, #12]
 8016792:	685b      	ldr	r3, [r3, #4]
 8016794:	681b      	ldr	r3, [r3, #0]
 8016796:	68ba      	ldr	r2, [r7, #8]
 8016798:	429a      	cmp	r2, r3
 801679a:	d2f6      	bcs.n	801678a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801679c:	68fb      	ldr	r3, [r7, #12]
 801679e:	685a      	ldr	r2, [r3, #4]
 80167a0:	683b      	ldr	r3, [r7, #0]
 80167a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80167a4:	683b      	ldr	r3, [r7, #0]
 80167a6:	685b      	ldr	r3, [r3, #4]
 80167a8:	683a      	ldr	r2, [r7, #0]
 80167aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80167ac:	683b      	ldr	r3, [r7, #0]
 80167ae:	68fa      	ldr	r2, [r7, #12]
 80167b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80167b2:	68fb      	ldr	r3, [r7, #12]
 80167b4:	683a      	ldr	r2, [r7, #0]
 80167b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80167b8:	683b      	ldr	r3, [r7, #0]
 80167ba:	687a      	ldr	r2, [r7, #4]
 80167bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80167be:	687b      	ldr	r3, [r7, #4]
 80167c0:	681b      	ldr	r3, [r3, #0]
 80167c2:	1c5a      	adds	r2, r3, #1
 80167c4:	687b      	ldr	r3, [r7, #4]
 80167c6:	601a      	str	r2, [r3, #0]
}
 80167c8:	bf00      	nop
 80167ca:	3714      	adds	r7, #20
 80167cc:	46bd      	mov	sp, r7
 80167ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167d2:	4770      	bx	lr

080167d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80167d4:	b480      	push	{r7}
 80167d6:	b085      	sub	sp, #20
 80167d8:	af00      	add	r7, sp, #0
 80167da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	691b      	ldr	r3, [r3, #16]
 80167e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80167e2:	687b      	ldr	r3, [r7, #4]
 80167e4:	685b      	ldr	r3, [r3, #4]
 80167e6:	687a      	ldr	r2, [r7, #4]
 80167e8:	6892      	ldr	r2, [r2, #8]
 80167ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	689b      	ldr	r3, [r3, #8]
 80167f0:	687a      	ldr	r2, [r7, #4]
 80167f2:	6852      	ldr	r2, [r2, #4]
 80167f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80167f6:	68fb      	ldr	r3, [r7, #12]
 80167f8:	685b      	ldr	r3, [r3, #4]
 80167fa:	687a      	ldr	r2, [r7, #4]
 80167fc:	429a      	cmp	r2, r3
 80167fe:	d103      	bne.n	8016808 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	689a      	ldr	r2, [r3, #8]
 8016804:	68fb      	ldr	r3, [r7, #12]
 8016806:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	2200      	movs	r2, #0
 801680c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801680e:	68fb      	ldr	r3, [r7, #12]
 8016810:	681b      	ldr	r3, [r3, #0]
 8016812:	1e5a      	subs	r2, r3, #1
 8016814:	68fb      	ldr	r3, [r7, #12]
 8016816:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8016818:	68fb      	ldr	r3, [r7, #12]
 801681a:	681b      	ldr	r3, [r3, #0]
}
 801681c:	4618      	mov	r0, r3
 801681e:	3714      	adds	r7, #20
 8016820:	46bd      	mov	sp, r7
 8016822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016826:	4770      	bx	lr

08016828 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8016828:	b580      	push	{r7, lr}
 801682a:	b084      	sub	sp, #16
 801682c:	af00      	add	r7, sp, #0
 801682e:	6078      	str	r0, [r7, #4]
 8016830:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016836:	68fb      	ldr	r3, [r7, #12]
 8016838:	2b00      	cmp	r3, #0
 801683a:	d10b      	bne.n	8016854 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801683c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016840:	f383 8811 	msr	BASEPRI, r3
 8016844:	f3bf 8f6f 	isb	sy
 8016848:	f3bf 8f4f 	dsb	sy
 801684c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801684e:	bf00      	nop
 8016850:	bf00      	nop
 8016852:	e7fd      	b.n	8016850 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8016854:	f002 fcf8 	bl	8019248 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016858:	68fb      	ldr	r3, [r7, #12]
 801685a:	681a      	ldr	r2, [r3, #0]
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016860:	68f9      	ldr	r1, [r7, #12]
 8016862:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8016864:	fb01 f303 	mul.w	r3, r1, r3
 8016868:	441a      	add	r2, r3
 801686a:	68fb      	ldr	r3, [r7, #12]
 801686c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801686e:	68fb      	ldr	r3, [r7, #12]
 8016870:	2200      	movs	r2, #0
 8016872:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8016874:	68fb      	ldr	r3, [r7, #12]
 8016876:	681a      	ldr	r2, [r3, #0]
 8016878:	68fb      	ldr	r3, [r7, #12]
 801687a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	681a      	ldr	r2, [r3, #0]
 8016880:	68fb      	ldr	r3, [r7, #12]
 8016882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016884:	3b01      	subs	r3, #1
 8016886:	68f9      	ldr	r1, [r7, #12]
 8016888:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801688a:	fb01 f303 	mul.w	r3, r1, r3
 801688e:	441a      	add	r2, r3
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8016894:	68fb      	ldr	r3, [r7, #12]
 8016896:	22ff      	movs	r2, #255	@ 0xff
 8016898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	22ff      	movs	r2, #255	@ 0xff
 80168a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80168a4:	683b      	ldr	r3, [r7, #0]
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d114      	bne.n	80168d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80168aa:	68fb      	ldr	r3, [r7, #12]
 80168ac:	691b      	ldr	r3, [r3, #16]
 80168ae:	2b00      	cmp	r3, #0
 80168b0:	d01a      	beq.n	80168e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80168b2:	68fb      	ldr	r3, [r7, #12]
 80168b4:	3310      	adds	r3, #16
 80168b6:	4618      	mov	r0, r3
 80168b8:	f001 fc86 	bl	80181c8 <xTaskRemoveFromEventList>
 80168bc:	4603      	mov	r3, r0
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d012      	beq.n	80168e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80168c2:	4b0d      	ldr	r3, [pc, #52]	@ (80168f8 <xQueueGenericReset+0xd0>)
 80168c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80168c8:	601a      	str	r2, [r3, #0]
 80168ca:	f3bf 8f4f 	dsb	sy
 80168ce:	f3bf 8f6f 	isb	sy
 80168d2:	e009      	b.n	80168e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80168d4:	68fb      	ldr	r3, [r7, #12]
 80168d6:	3310      	adds	r3, #16
 80168d8:	4618      	mov	r0, r3
 80168da:	f7ff fef1 	bl	80166c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80168de:	68fb      	ldr	r3, [r7, #12]
 80168e0:	3324      	adds	r3, #36	@ 0x24
 80168e2:	4618      	mov	r0, r3
 80168e4:	f7ff feec 	bl	80166c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80168e8:	f002 fce0 	bl	80192ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80168ec:	2301      	movs	r3, #1
}
 80168ee:	4618      	mov	r0, r3
 80168f0:	3710      	adds	r7, #16
 80168f2:	46bd      	mov	sp, r7
 80168f4:	bd80      	pop	{r7, pc}
 80168f6:	bf00      	nop
 80168f8:	e000ed04 	.word	0xe000ed04

080168fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80168fc:	b580      	push	{r7, lr}
 80168fe:	b08e      	sub	sp, #56	@ 0x38
 8016900:	af02      	add	r7, sp, #8
 8016902:	60f8      	str	r0, [r7, #12]
 8016904:	60b9      	str	r1, [r7, #8]
 8016906:	607a      	str	r2, [r7, #4]
 8016908:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801690a:	68fb      	ldr	r3, [r7, #12]
 801690c:	2b00      	cmp	r3, #0
 801690e:	d10b      	bne.n	8016928 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8016910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016914:	f383 8811 	msr	BASEPRI, r3
 8016918:	f3bf 8f6f 	isb	sy
 801691c:	f3bf 8f4f 	dsb	sy
 8016920:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016922:	bf00      	nop
 8016924:	bf00      	nop
 8016926:	e7fd      	b.n	8016924 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8016928:	683b      	ldr	r3, [r7, #0]
 801692a:	2b00      	cmp	r3, #0
 801692c:	d10b      	bne.n	8016946 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801692e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016932:	f383 8811 	msr	BASEPRI, r3
 8016936:	f3bf 8f6f 	isb	sy
 801693a:	f3bf 8f4f 	dsb	sy
 801693e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016940:	bf00      	nop
 8016942:	bf00      	nop
 8016944:	e7fd      	b.n	8016942 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8016946:	687b      	ldr	r3, [r7, #4]
 8016948:	2b00      	cmp	r3, #0
 801694a:	d002      	beq.n	8016952 <xQueueGenericCreateStatic+0x56>
 801694c:	68bb      	ldr	r3, [r7, #8]
 801694e:	2b00      	cmp	r3, #0
 8016950:	d001      	beq.n	8016956 <xQueueGenericCreateStatic+0x5a>
 8016952:	2301      	movs	r3, #1
 8016954:	e000      	b.n	8016958 <xQueueGenericCreateStatic+0x5c>
 8016956:	2300      	movs	r3, #0
 8016958:	2b00      	cmp	r3, #0
 801695a:	d10b      	bne.n	8016974 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 801695c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016960:	f383 8811 	msr	BASEPRI, r3
 8016964:	f3bf 8f6f 	isb	sy
 8016968:	f3bf 8f4f 	dsb	sy
 801696c:	623b      	str	r3, [r7, #32]
}
 801696e:	bf00      	nop
 8016970:	bf00      	nop
 8016972:	e7fd      	b.n	8016970 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	2b00      	cmp	r3, #0
 8016978:	d102      	bne.n	8016980 <xQueueGenericCreateStatic+0x84>
 801697a:	68bb      	ldr	r3, [r7, #8]
 801697c:	2b00      	cmp	r3, #0
 801697e:	d101      	bne.n	8016984 <xQueueGenericCreateStatic+0x88>
 8016980:	2301      	movs	r3, #1
 8016982:	e000      	b.n	8016986 <xQueueGenericCreateStatic+0x8a>
 8016984:	2300      	movs	r3, #0
 8016986:	2b00      	cmp	r3, #0
 8016988:	d10b      	bne.n	80169a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801698a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801698e:	f383 8811 	msr	BASEPRI, r3
 8016992:	f3bf 8f6f 	isb	sy
 8016996:	f3bf 8f4f 	dsb	sy
 801699a:	61fb      	str	r3, [r7, #28]
}
 801699c:	bf00      	nop
 801699e:	bf00      	nop
 80169a0:	e7fd      	b.n	801699e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80169a2:	2350      	movs	r3, #80	@ 0x50
 80169a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80169a6:	697b      	ldr	r3, [r7, #20]
 80169a8:	2b50      	cmp	r3, #80	@ 0x50
 80169aa:	d00b      	beq.n	80169c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80169ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169b0:	f383 8811 	msr	BASEPRI, r3
 80169b4:	f3bf 8f6f 	isb	sy
 80169b8:	f3bf 8f4f 	dsb	sy
 80169bc:	61bb      	str	r3, [r7, #24]
}
 80169be:	bf00      	nop
 80169c0:	bf00      	nop
 80169c2:	e7fd      	b.n	80169c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80169c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80169c6:	683b      	ldr	r3, [r7, #0]
 80169c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80169ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169cc:	2b00      	cmp	r3, #0
 80169ce:	d00d      	beq.n	80169ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80169d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169d2:	2201      	movs	r2, #1
 80169d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80169d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80169dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169de:	9300      	str	r3, [sp, #0]
 80169e0:	4613      	mov	r3, r2
 80169e2:	687a      	ldr	r2, [r7, #4]
 80169e4:	68b9      	ldr	r1, [r7, #8]
 80169e6:	68f8      	ldr	r0, [r7, #12]
 80169e8:	f000 f840 	bl	8016a6c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80169ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80169ee:	4618      	mov	r0, r3
 80169f0:	3730      	adds	r7, #48	@ 0x30
 80169f2:	46bd      	mov	sp, r7
 80169f4:	bd80      	pop	{r7, pc}

080169f6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80169f6:	b580      	push	{r7, lr}
 80169f8:	b08a      	sub	sp, #40	@ 0x28
 80169fa:	af02      	add	r7, sp, #8
 80169fc:	60f8      	str	r0, [r7, #12]
 80169fe:	60b9      	str	r1, [r7, #8]
 8016a00:	4613      	mov	r3, r2
 8016a02:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016a04:	68fb      	ldr	r3, [r7, #12]
 8016a06:	2b00      	cmp	r3, #0
 8016a08:	d10b      	bne.n	8016a22 <xQueueGenericCreate+0x2c>
	__asm volatile
 8016a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a0e:	f383 8811 	msr	BASEPRI, r3
 8016a12:	f3bf 8f6f 	isb	sy
 8016a16:	f3bf 8f4f 	dsb	sy
 8016a1a:	613b      	str	r3, [r7, #16]
}
 8016a1c:	bf00      	nop
 8016a1e:	bf00      	nop
 8016a20:	e7fd      	b.n	8016a1e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016a22:	68fb      	ldr	r3, [r7, #12]
 8016a24:	68ba      	ldr	r2, [r7, #8]
 8016a26:	fb02 f303 	mul.w	r3, r2, r3
 8016a2a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016a2c:	69fb      	ldr	r3, [r7, #28]
 8016a2e:	3350      	adds	r3, #80	@ 0x50
 8016a30:	4618      	mov	r0, r3
 8016a32:	f002 fd2b 	bl	801948c <pvPortMalloc>
 8016a36:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8016a38:	69bb      	ldr	r3, [r7, #24]
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	d011      	beq.n	8016a62 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8016a3e:	69bb      	ldr	r3, [r7, #24]
 8016a40:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a42:	697b      	ldr	r3, [r7, #20]
 8016a44:	3350      	adds	r3, #80	@ 0x50
 8016a46:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016a48:	69bb      	ldr	r3, [r7, #24]
 8016a4a:	2200      	movs	r2, #0
 8016a4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016a50:	79fa      	ldrb	r2, [r7, #7]
 8016a52:	69bb      	ldr	r3, [r7, #24]
 8016a54:	9300      	str	r3, [sp, #0]
 8016a56:	4613      	mov	r3, r2
 8016a58:	697a      	ldr	r2, [r7, #20]
 8016a5a:	68b9      	ldr	r1, [r7, #8]
 8016a5c:	68f8      	ldr	r0, [r7, #12]
 8016a5e:	f000 f805 	bl	8016a6c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016a62:	69bb      	ldr	r3, [r7, #24]
	}
 8016a64:	4618      	mov	r0, r3
 8016a66:	3720      	adds	r7, #32
 8016a68:	46bd      	mov	sp, r7
 8016a6a:	bd80      	pop	{r7, pc}

08016a6c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8016a6c:	b580      	push	{r7, lr}
 8016a6e:	b084      	sub	sp, #16
 8016a70:	af00      	add	r7, sp, #0
 8016a72:	60f8      	str	r0, [r7, #12]
 8016a74:	60b9      	str	r1, [r7, #8]
 8016a76:	607a      	str	r2, [r7, #4]
 8016a78:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8016a7a:	68bb      	ldr	r3, [r7, #8]
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	d103      	bne.n	8016a88 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8016a80:	69bb      	ldr	r3, [r7, #24]
 8016a82:	69ba      	ldr	r2, [r7, #24]
 8016a84:	601a      	str	r2, [r3, #0]
 8016a86:	e002      	b.n	8016a8e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8016a88:	69bb      	ldr	r3, [r7, #24]
 8016a8a:	687a      	ldr	r2, [r7, #4]
 8016a8c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8016a8e:	69bb      	ldr	r3, [r7, #24]
 8016a90:	68fa      	ldr	r2, [r7, #12]
 8016a92:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8016a94:	69bb      	ldr	r3, [r7, #24]
 8016a96:	68ba      	ldr	r2, [r7, #8]
 8016a98:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016a9a:	2101      	movs	r1, #1
 8016a9c:	69b8      	ldr	r0, [r7, #24]
 8016a9e:	f7ff fec3 	bl	8016828 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8016aa2:	69bb      	ldr	r3, [r7, #24]
 8016aa4:	78fa      	ldrb	r2, [r7, #3]
 8016aa6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8016aaa:	bf00      	nop
 8016aac:	3710      	adds	r7, #16
 8016aae:	46bd      	mov	sp, r7
 8016ab0:	bd80      	pop	{r7, pc}

08016ab2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8016ab2:	b580      	push	{r7, lr}
 8016ab4:	b082      	sub	sp, #8
 8016ab6:	af00      	add	r7, sp, #0
 8016ab8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	2b00      	cmp	r3, #0
 8016abe:	d00e      	beq.n	8016ade <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	2200      	movs	r2, #0
 8016ac4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	2200      	movs	r2, #0
 8016aca:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	2200      	movs	r2, #0
 8016ad0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8016ad2:	2300      	movs	r3, #0
 8016ad4:	2200      	movs	r2, #0
 8016ad6:	2100      	movs	r1, #0
 8016ad8:	6878      	ldr	r0, [r7, #4]
 8016ada:	f000 f8a3 	bl	8016c24 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8016ade:	bf00      	nop
 8016ae0:	3708      	adds	r7, #8
 8016ae2:	46bd      	mov	sp, r7
 8016ae4:	bd80      	pop	{r7, pc}

08016ae6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8016ae6:	b580      	push	{r7, lr}
 8016ae8:	b086      	sub	sp, #24
 8016aea:	af00      	add	r7, sp, #0
 8016aec:	4603      	mov	r3, r0
 8016aee:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016af0:	2301      	movs	r3, #1
 8016af2:	617b      	str	r3, [r7, #20]
 8016af4:	2300      	movs	r3, #0
 8016af6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8016af8:	79fb      	ldrb	r3, [r7, #7]
 8016afa:	461a      	mov	r2, r3
 8016afc:	6939      	ldr	r1, [r7, #16]
 8016afe:	6978      	ldr	r0, [r7, #20]
 8016b00:	f7ff ff79 	bl	80169f6 <xQueueGenericCreate>
 8016b04:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016b06:	68f8      	ldr	r0, [r7, #12]
 8016b08:	f7ff ffd3 	bl	8016ab2 <prvInitialiseMutex>

		return xNewQueue;
 8016b0c:	68fb      	ldr	r3, [r7, #12]
	}
 8016b0e:	4618      	mov	r0, r3
 8016b10:	3718      	adds	r7, #24
 8016b12:	46bd      	mov	sp, r7
 8016b14:	bd80      	pop	{r7, pc}

08016b16 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8016b16:	b580      	push	{r7, lr}
 8016b18:	b088      	sub	sp, #32
 8016b1a:	af02      	add	r7, sp, #8
 8016b1c:	4603      	mov	r3, r0
 8016b1e:	6039      	str	r1, [r7, #0]
 8016b20:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016b22:	2301      	movs	r3, #1
 8016b24:	617b      	str	r3, [r7, #20]
 8016b26:	2300      	movs	r3, #0
 8016b28:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8016b2a:	79fb      	ldrb	r3, [r7, #7]
 8016b2c:	9300      	str	r3, [sp, #0]
 8016b2e:	683b      	ldr	r3, [r7, #0]
 8016b30:	2200      	movs	r2, #0
 8016b32:	6939      	ldr	r1, [r7, #16]
 8016b34:	6978      	ldr	r0, [r7, #20]
 8016b36:	f7ff fee1 	bl	80168fc <xQueueGenericCreateStatic>
 8016b3a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016b3c:	68f8      	ldr	r0, [r7, #12]
 8016b3e:	f7ff ffb8 	bl	8016ab2 <prvInitialiseMutex>

		return xNewQueue;
 8016b42:	68fb      	ldr	r3, [r7, #12]
	}
 8016b44:	4618      	mov	r0, r3
 8016b46:	3718      	adds	r7, #24
 8016b48:	46bd      	mov	sp, r7
 8016b4a:	bd80      	pop	{r7, pc}

08016b4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8016b4c:	b590      	push	{r4, r7, lr}
 8016b4e:	b087      	sub	sp, #28
 8016b50:	af00      	add	r7, sp, #0
 8016b52:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8016b58:	693b      	ldr	r3, [r7, #16]
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d10b      	bne.n	8016b76 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8016b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b62:	f383 8811 	msr	BASEPRI, r3
 8016b66:	f3bf 8f6f 	isb	sy
 8016b6a:	f3bf 8f4f 	dsb	sy
 8016b6e:	60fb      	str	r3, [r7, #12]
}
 8016b70:	bf00      	nop
 8016b72:	bf00      	nop
 8016b74:	e7fd      	b.n	8016b72 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8016b76:	693b      	ldr	r3, [r7, #16]
 8016b78:	689c      	ldr	r4, [r3, #8]
 8016b7a:	f001 fceb 	bl	8018554 <xTaskGetCurrentTaskHandle>
 8016b7e:	4603      	mov	r3, r0
 8016b80:	429c      	cmp	r4, r3
 8016b82:	d111      	bne.n	8016ba8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8016b84:	693b      	ldr	r3, [r7, #16]
 8016b86:	68db      	ldr	r3, [r3, #12]
 8016b88:	1e5a      	subs	r2, r3, #1
 8016b8a:	693b      	ldr	r3, [r7, #16]
 8016b8c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8016b8e:	693b      	ldr	r3, [r7, #16]
 8016b90:	68db      	ldr	r3, [r3, #12]
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	d105      	bne.n	8016ba2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8016b96:	2300      	movs	r3, #0
 8016b98:	2200      	movs	r2, #0
 8016b9a:	2100      	movs	r1, #0
 8016b9c:	6938      	ldr	r0, [r7, #16]
 8016b9e:	f000 f841 	bl	8016c24 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8016ba2:	2301      	movs	r3, #1
 8016ba4:	617b      	str	r3, [r7, #20]
 8016ba6:	e001      	b.n	8016bac <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8016ba8:	2300      	movs	r3, #0
 8016baa:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8016bac:	697b      	ldr	r3, [r7, #20]
	}
 8016bae:	4618      	mov	r0, r3
 8016bb0:	371c      	adds	r7, #28
 8016bb2:	46bd      	mov	sp, r7
 8016bb4:	bd90      	pop	{r4, r7, pc}

08016bb6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8016bb6:	b590      	push	{r4, r7, lr}
 8016bb8:	b087      	sub	sp, #28
 8016bba:	af00      	add	r7, sp, #0
 8016bbc:	6078      	str	r0, [r7, #4]
 8016bbe:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8016bc4:	693b      	ldr	r3, [r7, #16]
 8016bc6:	2b00      	cmp	r3, #0
 8016bc8:	d10b      	bne.n	8016be2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8016bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bce:	f383 8811 	msr	BASEPRI, r3
 8016bd2:	f3bf 8f6f 	isb	sy
 8016bd6:	f3bf 8f4f 	dsb	sy
 8016bda:	60fb      	str	r3, [r7, #12]
}
 8016bdc:	bf00      	nop
 8016bde:	bf00      	nop
 8016be0:	e7fd      	b.n	8016bde <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8016be2:	693b      	ldr	r3, [r7, #16]
 8016be4:	689c      	ldr	r4, [r3, #8]
 8016be6:	f001 fcb5 	bl	8018554 <xTaskGetCurrentTaskHandle>
 8016bea:	4603      	mov	r3, r0
 8016bec:	429c      	cmp	r4, r3
 8016bee:	d107      	bne.n	8016c00 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8016bf0:	693b      	ldr	r3, [r7, #16]
 8016bf2:	68db      	ldr	r3, [r3, #12]
 8016bf4:	1c5a      	adds	r2, r3, #1
 8016bf6:	693b      	ldr	r3, [r7, #16]
 8016bf8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8016bfa:	2301      	movs	r3, #1
 8016bfc:	617b      	str	r3, [r7, #20]
 8016bfe:	e00c      	b.n	8016c1a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8016c00:	6839      	ldr	r1, [r7, #0]
 8016c02:	6938      	ldr	r0, [r7, #16]
 8016c04:	f000 fa90 	bl	8017128 <xQueueSemaphoreTake>
 8016c08:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8016c0a:	697b      	ldr	r3, [r7, #20]
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	d004      	beq.n	8016c1a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8016c10:	693b      	ldr	r3, [r7, #16]
 8016c12:	68db      	ldr	r3, [r3, #12]
 8016c14:	1c5a      	adds	r2, r3, #1
 8016c16:	693b      	ldr	r3, [r7, #16]
 8016c18:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8016c1a:	697b      	ldr	r3, [r7, #20]
	}
 8016c1c:	4618      	mov	r0, r3
 8016c1e:	371c      	adds	r7, #28
 8016c20:	46bd      	mov	sp, r7
 8016c22:	bd90      	pop	{r4, r7, pc}

08016c24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8016c24:	b580      	push	{r7, lr}
 8016c26:	b08e      	sub	sp, #56	@ 0x38
 8016c28:	af00      	add	r7, sp, #0
 8016c2a:	60f8      	str	r0, [r7, #12]
 8016c2c:	60b9      	str	r1, [r7, #8]
 8016c2e:	607a      	str	r2, [r7, #4]
 8016c30:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8016c32:	2300      	movs	r3, #0
 8016c34:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016c36:	68fb      	ldr	r3, [r7, #12]
 8016c38:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8016c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	d10b      	bne.n	8016c58 <xQueueGenericSend+0x34>
	__asm volatile
 8016c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c44:	f383 8811 	msr	BASEPRI, r3
 8016c48:	f3bf 8f6f 	isb	sy
 8016c4c:	f3bf 8f4f 	dsb	sy
 8016c50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016c52:	bf00      	nop
 8016c54:	bf00      	nop
 8016c56:	e7fd      	b.n	8016c54 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016c58:	68bb      	ldr	r3, [r7, #8]
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d103      	bne.n	8016c66 <xQueueGenericSend+0x42>
 8016c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d101      	bne.n	8016c6a <xQueueGenericSend+0x46>
 8016c66:	2301      	movs	r3, #1
 8016c68:	e000      	b.n	8016c6c <xQueueGenericSend+0x48>
 8016c6a:	2300      	movs	r3, #0
 8016c6c:	2b00      	cmp	r3, #0
 8016c6e:	d10b      	bne.n	8016c88 <xQueueGenericSend+0x64>
	__asm volatile
 8016c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c74:	f383 8811 	msr	BASEPRI, r3
 8016c78:	f3bf 8f6f 	isb	sy
 8016c7c:	f3bf 8f4f 	dsb	sy
 8016c80:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016c82:	bf00      	nop
 8016c84:	bf00      	nop
 8016c86:	e7fd      	b.n	8016c84 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016c88:	683b      	ldr	r3, [r7, #0]
 8016c8a:	2b02      	cmp	r3, #2
 8016c8c:	d103      	bne.n	8016c96 <xQueueGenericSend+0x72>
 8016c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016c92:	2b01      	cmp	r3, #1
 8016c94:	d101      	bne.n	8016c9a <xQueueGenericSend+0x76>
 8016c96:	2301      	movs	r3, #1
 8016c98:	e000      	b.n	8016c9c <xQueueGenericSend+0x78>
 8016c9a:	2300      	movs	r3, #0
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	d10b      	bne.n	8016cb8 <xQueueGenericSend+0x94>
	__asm volatile
 8016ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ca4:	f383 8811 	msr	BASEPRI, r3
 8016ca8:	f3bf 8f6f 	isb	sy
 8016cac:	f3bf 8f4f 	dsb	sy
 8016cb0:	623b      	str	r3, [r7, #32]
}
 8016cb2:	bf00      	nop
 8016cb4:	bf00      	nop
 8016cb6:	e7fd      	b.n	8016cb4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016cb8:	f001 fc5c 	bl	8018574 <xTaskGetSchedulerState>
 8016cbc:	4603      	mov	r3, r0
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	d102      	bne.n	8016cc8 <xQueueGenericSend+0xa4>
 8016cc2:	687b      	ldr	r3, [r7, #4]
 8016cc4:	2b00      	cmp	r3, #0
 8016cc6:	d101      	bne.n	8016ccc <xQueueGenericSend+0xa8>
 8016cc8:	2301      	movs	r3, #1
 8016cca:	e000      	b.n	8016cce <xQueueGenericSend+0xaa>
 8016ccc:	2300      	movs	r3, #0
 8016cce:	2b00      	cmp	r3, #0
 8016cd0:	d10b      	bne.n	8016cea <xQueueGenericSend+0xc6>
	__asm volatile
 8016cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cd6:	f383 8811 	msr	BASEPRI, r3
 8016cda:	f3bf 8f6f 	isb	sy
 8016cde:	f3bf 8f4f 	dsb	sy
 8016ce2:	61fb      	str	r3, [r7, #28]
}
 8016ce4:	bf00      	nop
 8016ce6:	bf00      	nop
 8016ce8:	e7fd      	b.n	8016ce6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016cea:	f002 faad 	bl	8019248 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016cf6:	429a      	cmp	r2, r3
 8016cf8:	d302      	bcc.n	8016d00 <xQueueGenericSend+0xdc>
 8016cfa:	683b      	ldr	r3, [r7, #0]
 8016cfc:	2b02      	cmp	r3, #2
 8016cfe:	d129      	bne.n	8016d54 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016d00:	683a      	ldr	r2, [r7, #0]
 8016d02:	68b9      	ldr	r1, [r7, #8]
 8016d04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016d06:	f000 fbb9 	bl	801747c <prvCopyDataToQueue>
 8016d0a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d010      	beq.n	8016d36 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d16:	3324      	adds	r3, #36	@ 0x24
 8016d18:	4618      	mov	r0, r3
 8016d1a:	f001 fa55 	bl	80181c8 <xTaskRemoveFromEventList>
 8016d1e:	4603      	mov	r3, r0
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d013      	beq.n	8016d4c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8016d24:	4b3f      	ldr	r3, [pc, #252]	@ (8016e24 <xQueueGenericSend+0x200>)
 8016d26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016d2a:	601a      	str	r2, [r3, #0]
 8016d2c:	f3bf 8f4f 	dsb	sy
 8016d30:	f3bf 8f6f 	isb	sy
 8016d34:	e00a      	b.n	8016d4c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8016d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	d007      	beq.n	8016d4c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016d3c:	4b39      	ldr	r3, [pc, #228]	@ (8016e24 <xQueueGenericSend+0x200>)
 8016d3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016d42:	601a      	str	r2, [r3, #0]
 8016d44:	f3bf 8f4f 	dsb	sy
 8016d48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016d4c:	f002 faae 	bl	80192ac <vPortExitCritical>
				return pdPASS;
 8016d50:	2301      	movs	r3, #1
 8016d52:	e063      	b.n	8016e1c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d103      	bne.n	8016d62 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016d5a:	f002 faa7 	bl	80192ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016d5e:	2300      	movs	r3, #0
 8016d60:	e05c      	b.n	8016e1c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d64:	2b00      	cmp	r3, #0
 8016d66:	d106      	bne.n	8016d76 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016d68:	f107 0314 	add.w	r3, r7, #20
 8016d6c:	4618      	mov	r0, r3
 8016d6e:	f001 fa8f 	bl	8018290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016d72:	2301      	movs	r3, #1
 8016d74:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016d76:	f002 fa99 	bl	80192ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016d7a:	f000 ffd3 	bl	8017d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016d7e:	f002 fa63 	bl	8019248 <vPortEnterCritical>
 8016d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016d88:	b25b      	sxtb	r3, r3
 8016d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d8e:	d103      	bne.n	8016d98 <xQueueGenericSend+0x174>
 8016d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d92:	2200      	movs	r2, #0
 8016d94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016d9e:	b25b      	sxtb	r3, r3
 8016da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016da4:	d103      	bne.n	8016dae <xQueueGenericSend+0x18a>
 8016da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016da8:	2200      	movs	r2, #0
 8016daa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8016dae:	f002 fa7d 	bl	80192ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016db2:	1d3a      	adds	r2, r7, #4
 8016db4:	f107 0314 	add.w	r3, r7, #20
 8016db8:	4611      	mov	r1, r2
 8016dba:	4618      	mov	r0, r3
 8016dbc:	f001 fa7e 	bl	80182bc <xTaskCheckForTimeOut>
 8016dc0:	4603      	mov	r3, r0
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d124      	bne.n	8016e10 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8016dc6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016dc8:	f000 fc50 	bl	801766c <prvIsQueueFull>
 8016dcc:	4603      	mov	r3, r0
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	d018      	beq.n	8016e04 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8016dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dd4:	3310      	adds	r3, #16
 8016dd6:	687a      	ldr	r2, [r7, #4]
 8016dd8:	4611      	mov	r1, r2
 8016dda:	4618      	mov	r0, r3
 8016ddc:	f001 f9a2 	bl	8018124 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8016de0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016de2:	f000 fbdb 	bl	801759c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016de6:	f000 ffab 	bl	8017d40 <xTaskResumeAll>
 8016dea:	4603      	mov	r3, r0
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	f47f af7c 	bne.w	8016cea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8016df2:	4b0c      	ldr	r3, [pc, #48]	@ (8016e24 <xQueueGenericSend+0x200>)
 8016df4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016df8:	601a      	str	r2, [r3, #0]
 8016dfa:	f3bf 8f4f 	dsb	sy
 8016dfe:	f3bf 8f6f 	isb	sy
 8016e02:	e772      	b.n	8016cea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016e04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e06:	f000 fbc9 	bl	801759c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016e0a:	f000 ff99 	bl	8017d40 <xTaskResumeAll>
 8016e0e:	e76c      	b.n	8016cea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016e10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e12:	f000 fbc3 	bl	801759c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016e16:	f000 ff93 	bl	8017d40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016e1a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016e1c:	4618      	mov	r0, r3
 8016e1e:	3738      	adds	r7, #56	@ 0x38
 8016e20:	46bd      	mov	sp, r7
 8016e22:	bd80      	pop	{r7, pc}
 8016e24:	e000ed04 	.word	0xe000ed04

08016e28 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016e28:	b580      	push	{r7, lr}
 8016e2a:	b090      	sub	sp, #64	@ 0x40
 8016e2c:	af00      	add	r7, sp, #0
 8016e2e:	60f8      	str	r0, [r7, #12]
 8016e30:	60b9      	str	r1, [r7, #8]
 8016e32:	607a      	str	r2, [r7, #4]
 8016e34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8016e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e3c:	2b00      	cmp	r3, #0
 8016e3e:	d10b      	bne.n	8016e58 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8016e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e44:	f383 8811 	msr	BASEPRI, r3
 8016e48:	f3bf 8f6f 	isb	sy
 8016e4c:	f3bf 8f4f 	dsb	sy
 8016e50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016e52:	bf00      	nop
 8016e54:	bf00      	nop
 8016e56:	e7fd      	b.n	8016e54 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016e58:	68bb      	ldr	r3, [r7, #8]
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d103      	bne.n	8016e66 <xQueueGenericSendFromISR+0x3e>
 8016e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016e62:	2b00      	cmp	r3, #0
 8016e64:	d101      	bne.n	8016e6a <xQueueGenericSendFromISR+0x42>
 8016e66:	2301      	movs	r3, #1
 8016e68:	e000      	b.n	8016e6c <xQueueGenericSendFromISR+0x44>
 8016e6a:	2300      	movs	r3, #0
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d10b      	bne.n	8016e88 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8016e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e74:	f383 8811 	msr	BASEPRI, r3
 8016e78:	f3bf 8f6f 	isb	sy
 8016e7c:	f3bf 8f4f 	dsb	sy
 8016e80:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016e82:	bf00      	nop
 8016e84:	bf00      	nop
 8016e86:	e7fd      	b.n	8016e84 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016e88:	683b      	ldr	r3, [r7, #0]
 8016e8a:	2b02      	cmp	r3, #2
 8016e8c:	d103      	bne.n	8016e96 <xQueueGenericSendFromISR+0x6e>
 8016e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016e92:	2b01      	cmp	r3, #1
 8016e94:	d101      	bne.n	8016e9a <xQueueGenericSendFromISR+0x72>
 8016e96:	2301      	movs	r3, #1
 8016e98:	e000      	b.n	8016e9c <xQueueGenericSendFromISR+0x74>
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d10b      	bne.n	8016eb8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8016ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ea4:	f383 8811 	msr	BASEPRI, r3
 8016ea8:	f3bf 8f6f 	isb	sy
 8016eac:	f3bf 8f4f 	dsb	sy
 8016eb0:	623b      	str	r3, [r7, #32]
}
 8016eb2:	bf00      	nop
 8016eb4:	bf00      	nop
 8016eb6:	e7fd      	b.n	8016eb4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016eb8:	f002 faa6 	bl	8019408 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8016ebc:	f3ef 8211 	mrs	r2, BASEPRI
 8016ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ec4:	f383 8811 	msr	BASEPRI, r3
 8016ec8:	f3bf 8f6f 	isb	sy
 8016ecc:	f3bf 8f4f 	dsb	sy
 8016ed0:	61fa      	str	r2, [r7, #28]
 8016ed2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016ed4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016ed6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016ee0:	429a      	cmp	r2, r3
 8016ee2:	d302      	bcc.n	8016eea <xQueueGenericSendFromISR+0xc2>
 8016ee4:	683b      	ldr	r3, [r7, #0]
 8016ee6:	2b02      	cmp	r3, #2
 8016ee8:	d12f      	bne.n	8016f4a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016ef0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016efa:	683a      	ldr	r2, [r7, #0]
 8016efc:	68b9      	ldr	r1, [r7, #8]
 8016efe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016f00:	f000 fabc 	bl	801747c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016f04:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8016f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016f0c:	d112      	bne.n	8016f34 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d016      	beq.n	8016f44 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f18:	3324      	adds	r3, #36	@ 0x24
 8016f1a:	4618      	mov	r0, r3
 8016f1c:	f001 f954 	bl	80181c8 <xTaskRemoveFromEventList>
 8016f20:	4603      	mov	r3, r0
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d00e      	beq.n	8016f44 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d00b      	beq.n	8016f44 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	2201      	movs	r2, #1
 8016f30:	601a      	str	r2, [r3, #0]
 8016f32:	e007      	b.n	8016f44 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016f34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016f38:	3301      	adds	r3, #1
 8016f3a:	b2db      	uxtb	r3, r3
 8016f3c:	b25a      	sxtb	r2, r3
 8016f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8016f44:	2301      	movs	r3, #1
 8016f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8016f48:	e001      	b.n	8016f4e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016f4a:	2300      	movs	r3, #0
 8016f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f50:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016f52:	697b      	ldr	r3, [r7, #20]
 8016f54:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8016f58:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8016f5c:	4618      	mov	r0, r3
 8016f5e:	3740      	adds	r7, #64	@ 0x40
 8016f60:	46bd      	mov	sp, r7
 8016f62:	bd80      	pop	{r7, pc}

08016f64 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016f64:	b580      	push	{r7, lr}
 8016f66:	b08c      	sub	sp, #48	@ 0x30
 8016f68:	af00      	add	r7, sp, #0
 8016f6a:	60f8      	str	r0, [r7, #12]
 8016f6c:	60b9      	str	r1, [r7, #8]
 8016f6e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016f70:	2300      	movs	r3, #0
 8016f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016f74:	68fb      	ldr	r3, [r7, #12]
 8016f76:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	d10b      	bne.n	8016f96 <xQueueReceive+0x32>
	__asm volatile
 8016f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f82:	f383 8811 	msr	BASEPRI, r3
 8016f86:	f3bf 8f6f 	isb	sy
 8016f8a:	f3bf 8f4f 	dsb	sy
 8016f8e:	623b      	str	r3, [r7, #32]
}
 8016f90:	bf00      	nop
 8016f92:	bf00      	nop
 8016f94:	e7fd      	b.n	8016f92 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016f96:	68bb      	ldr	r3, [r7, #8]
 8016f98:	2b00      	cmp	r3, #0
 8016f9a:	d103      	bne.n	8016fa4 <xQueueReceive+0x40>
 8016f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d101      	bne.n	8016fa8 <xQueueReceive+0x44>
 8016fa4:	2301      	movs	r3, #1
 8016fa6:	e000      	b.n	8016faa <xQueueReceive+0x46>
 8016fa8:	2300      	movs	r3, #0
 8016faa:	2b00      	cmp	r3, #0
 8016fac:	d10b      	bne.n	8016fc6 <xQueueReceive+0x62>
	__asm volatile
 8016fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fb2:	f383 8811 	msr	BASEPRI, r3
 8016fb6:	f3bf 8f6f 	isb	sy
 8016fba:	f3bf 8f4f 	dsb	sy
 8016fbe:	61fb      	str	r3, [r7, #28]
}
 8016fc0:	bf00      	nop
 8016fc2:	bf00      	nop
 8016fc4:	e7fd      	b.n	8016fc2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016fc6:	f001 fad5 	bl	8018574 <xTaskGetSchedulerState>
 8016fca:	4603      	mov	r3, r0
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	d102      	bne.n	8016fd6 <xQueueReceive+0x72>
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	2b00      	cmp	r3, #0
 8016fd4:	d101      	bne.n	8016fda <xQueueReceive+0x76>
 8016fd6:	2301      	movs	r3, #1
 8016fd8:	e000      	b.n	8016fdc <xQueueReceive+0x78>
 8016fda:	2300      	movs	r3, #0
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	d10b      	bne.n	8016ff8 <xQueueReceive+0x94>
	__asm volatile
 8016fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fe4:	f383 8811 	msr	BASEPRI, r3
 8016fe8:	f3bf 8f6f 	isb	sy
 8016fec:	f3bf 8f4f 	dsb	sy
 8016ff0:	61bb      	str	r3, [r7, #24]
}
 8016ff2:	bf00      	nop
 8016ff4:	bf00      	nop
 8016ff6:	e7fd      	b.n	8016ff4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016ff8:	f002 f926 	bl	8019248 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017000:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017004:	2b00      	cmp	r3, #0
 8017006:	d01f      	beq.n	8017048 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8017008:	68b9      	ldr	r1, [r7, #8]
 801700a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801700c:	f000 faa0 	bl	8017550 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017012:	1e5a      	subs	r2, r3, #1
 8017014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017016:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801701a:	691b      	ldr	r3, [r3, #16]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d00f      	beq.n	8017040 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017022:	3310      	adds	r3, #16
 8017024:	4618      	mov	r0, r3
 8017026:	f001 f8cf 	bl	80181c8 <xTaskRemoveFromEventList>
 801702a:	4603      	mov	r3, r0
 801702c:	2b00      	cmp	r3, #0
 801702e:	d007      	beq.n	8017040 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8017030:	4b3c      	ldr	r3, [pc, #240]	@ (8017124 <xQueueReceive+0x1c0>)
 8017032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017036:	601a      	str	r2, [r3, #0]
 8017038:	f3bf 8f4f 	dsb	sy
 801703c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8017040:	f002 f934 	bl	80192ac <vPortExitCritical>
				return pdPASS;
 8017044:	2301      	movs	r3, #1
 8017046:	e069      	b.n	801711c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	2b00      	cmp	r3, #0
 801704c:	d103      	bne.n	8017056 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801704e:	f002 f92d 	bl	80192ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8017052:	2300      	movs	r3, #0
 8017054:	e062      	b.n	801711c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017058:	2b00      	cmp	r3, #0
 801705a:	d106      	bne.n	801706a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801705c:	f107 0310 	add.w	r3, r7, #16
 8017060:	4618      	mov	r0, r3
 8017062:	f001 f915 	bl	8018290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017066:	2301      	movs	r3, #1
 8017068:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801706a:	f002 f91f 	bl	80192ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801706e:	f000 fe59 	bl	8017d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017072:	f002 f8e9 	bl	8019248 <vPortEnterCritical>
 8017076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017078:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801707c:	b25b      	sxtb	r3, r3
 801707e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017082:	d103      	bne.n	801708c <xQueueReceive+0x128>
 8017084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017086:	2200      	movs	r2, #0
 8017088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801708c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801708e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017092:	b25b      	sxtb	r3, r3
 8017094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017098:	d103      	bne.n	80170a2 <xQueueReceive+0x13e>
 801709a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801709c:	2200      	movs	r2, #0
 801709e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80170a2:	f002 f903 	bl	80192ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80170a6:	1d3a      	adds	r2, r7, #4
 80170a8:	f107 0310 	add.w	r3, r7, #16
 80170ac:	4611      	mov	r1, r2
 80170ae:	4618      	mov	r0, r3
 80170b0:	f001 f904 	bl	80182bc <xTaskCheckForTimeOut>
 80170b4:	4603      	mov	r3, r0
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	d123      	bne.n	8017102 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80170ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170bc:	f000 fac0 	bl	8017640 <prvIsQueueEmpty>
 80170c0:	4603      	mov	r3, r0
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d017      	beq.n	80170f6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80170c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170c8:	3324      	adds	r3, #36	@ 0x24
 80170ca:	687a      	ldr	r2, [r7, #4]
 80170cc:	4611      	mov	r1, r2
 80170ce:	4618      	mov	r0, r3
 80170d0:	f001 f828 	bl	8018124 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80170d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170d6:	f000 fa61 	bl	801759c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80170da:	f000 fe31 	bl	8017d40 <xTaskResumeAll>
 80170de:	4603      	mov	r3, r0
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d189      	bne.n	8016ff8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80170e4:	4b0f      	ldr	r3, [pc, #60]	@ (8017124 <xQueueReceive+0x1c0>)
 80170e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80170ea:	601a      	str	r2, [r3, #0]
 80170ec:	f3bf 8f4f 	dsb	sy
 80170f0:	f3bf 8f6f 	isb	sy
 80170f4:	e780      	b.n	8016ff8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80170f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170f8:	f000 fa50 	bl	801759c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80170fc:	f000 fe20 	bl	8017d40 <xTaskResumeAll>
 8017100:	e77a      	b.n	8016ff8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8017102:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017104:	f000 fa4a 	bl	801759c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017108:	f000 fe1a 	bl	8017d40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801710c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801710e:	f000 fa97 	bl	8017640 <prvIsQueueEmpty>
 8017112:	4603      	mov	r3, r0
 8017114:	2b00      	cmp	r3, #0
 8017116:	f43f af6f 	beq.w	8016ff8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801711a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801711c:	4618      	mov	r0, r3
 801711e:	3730      	adds	r7, #48	@ 0x30
 8017120:	46bd      	mov	sp, r7
 8017122:	bd80      	pop	{r7, pc}
 8017124:	e000ed04 	.word	0xe000ed04

08017128 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8017128:	b580      	push	{r7, lr}
 801712a:	b08e      	sub	sp, #56	@ 0x38
 801712c:	af00      	add	r7, sp, #0
 801712e:	6078      	str	r0, [r7, #4]
 8017130:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8017132:	2300      	movs	r3, #0
 8017134:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801713a:	2300      	movs	r3, #0
 801713c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801713e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017140:	2b00      	cmp	r3, #0
 8017142:	d10b      	bne.n	801715c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8017144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017148:	f383 8811 	msr	BASEPRI, r3
 801714c:	f3bf 8f6f 	isb	sy
 8017150:	f3bf 8f4f 	dsb	sy
 8017154:	623b      	str	r3, [r7, #32]
}
 8017156:	bf00      	nop
 8017158:	bf00      	nop
 801715a:	e7fd      	b.n	8017158 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801715c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801715e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017160:	2b00      	cmp	r3, #0
 8017162:	d00b      	beq.n	801717c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8017164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017168:	f383 8811 	msr	BASEPRI, r3
 801716c:	f3bf 8f6f 	isb	sy
 8017170:	f3bf 8f4f 	dsb	sy
 8017174:	61fb      	str	r3, [r7, #28]
}
 8017176:	bf00      	nop
 8017178:	bf00      	nop
 801717a:	e7fd      	b.n	8017178 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801717c:	f001 f9fa 	bl	8018574 <xTaskGetSchedulerState>
 8017180:	4603      	mov	r3, r0
 8017182:	2b00      	cmp	r3, #0
 8017184:	d102      	bne.n	801718c <xQueueSemaphoreTake+0x64>
 8017186:	683b      	ldr	r3, [r7, #0]
 8017188:	2b00      	cmp	r3, #0
 801718a:	d101      	bne.n	8017190 <xQueueSemaphoreTake+0x68>
 801718c:	2301      	movs	r3, #1
 801718e:	e000      	b.n	8017192 <xQueueSemaphoreTake+0x6a>
 8017190:	2300      	movs	r3, #0
 8017192:	2b00      	cmp	r3, #0
 8017194:	d10b      	bne.n	80171ae <xQueueSemaphoreTake+0x86>
	__asm volatile
 8017196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801719a:	f383 8811 	msr	BASEPRI, r3
 801719e:	f3bf 8f6f 	isb	sy
 80171a2:	f3bf 8f4f 	dsb	sy
 80171a6:	61bb      	str	r3, [r7, #24]
}
 80171a8:	bf00      	nop
 80171aa:	bf00      	nop
 80171ac:	e7fd      	b.n	80171aa <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80171ae:	f002 f84b 	bl	8019248 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80171b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80171b6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80171b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d024      	beq.n	8017208 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80171be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171c0:	1e5a      	subs	r2, r3, #1
 80171c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171c4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80171c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171c8:	681b      	ldr	r3, [r3, #0]
 80171ca:	2b00      	cmp	r3, #0
 80171cc:	d104      	bne.n	80171d8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80171ce:	f001 fb4b 	bl	8018868 <pvTaskIncrementMutexHeldCount>
 80171d2:	4602      	mov	r2, r0
 80171d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171d6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80171d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171da:	691b      	ldr	r3, [r3, #16]
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d00f      	beq.n	8017200 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80171e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171e2:	3310      	adds	r3, #16
 80171e4:	4618      	mov	r0, r3
 80171e6:	f000 ffef 	bl	80181c8 <xTaskRemoveFromEventList>
 80171ea:	4603      	mov	r3, r0
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d007      	beq.n	8017200 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80171f0:	4b54      	ldr	r3, [pc, #336]	@ (8017344 <xQueueSemaphoreTake+0x21c>)
 80171f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80171f6:	601a      	str	r2, [r3, #0]
 80171f8:	f3bf 8f4f 	dsb	sy
 80171fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8017200:	f002 f854 	bl	80192ac <vPortExitCritical>
				return pdPASS;
 8017204:	2301      	movs	r3, #1
 8017206:	e098      	b.n	801733a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017208:	683b      	ldr	r3, [r7, #0]
 801720a:	2b00      	cmp	r3, #0
 801720c:	d112      	bne.n	8017234 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801720e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017210:	2b00      	cmp	r3, #0
 8017212:	d00b      	beq.n	801722c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8017214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017218:	f383 8811 	msr	BASEPRI, r3
 801721c:	f3bf 8f6f 	isb	sy
 8017220:	f3bf 8f4f 	dsb	sy
 8017224:	617b      	str	r3, [r7, #20]
}
 8017226:	bf00      	nop
 8017228:	bf00      	nop
 801722a:	e7fd      	b.n	8017228 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 801722c:	f002 f83e 	bl	80192ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8017230:	2300      	movs	r3, #0
 8017232:	e082      	b.n	801733a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017236:	2b00      	cmp	r3, #0
 8017238:	d106      	bne.n	8017248 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801723a:	f107 030c 	add.w	r3, r7, #12
 801723e:	4618      	mov	r0, r3
 8017240:	f001 f826 	bl	8018290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017244:	2301      	movs	r3, #1
 8017246:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8017248:	f002 f830 	bl	80192ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801724c:	f000 fd6a 	bl	8017d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017250:	f001 fffa 	bl	8019248 <vPortEnterCritical>
 8017254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017256:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801725a:	b25b      	sxtb	r3, r3
 801725c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017260:	d103      	bne.n	801726a <xQueueSemaphoreTake+0x142>
 8017262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017264:	2200      	movs	r2, #0
 8017266:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801726a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801726c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017270:	b25b      	sxtb	r3, r3
 8017272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017276:	d103      	bne.n	8017280 <xQueueSemaphoreTake+0x158>
 8017278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801727a:	2200      	movs	r2, #0
 801727c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8017280:	f002 f814 	bl	80192ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8017284:	463a      	mov	r2, r7
 8017286:	f107 030c 	add.w	r3, r7, #12
 801728a:	4611      	mov	r1, r2
 801728c:	4618      	mov	r0, r3
 801728e:	f001 f815 	bl	80182bc <xTaskCheckForTimeOut>
 8017292:	4603      	mov	r3, r0
 8017294:	2b00      	cmp	r3, #0
 8017296:	d132      	bne.n	80172fe <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017298:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801729a:	f000 f9d1 	bl	8017640 <prvIsQueueEmpty>
 801729e:	4603      	mov	r3, r0
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	d026      	beq.n	80172f2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80172a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172a6:	681b      	ldr	r3, [r3, #0]
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d109      	bne.n	80172c0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80172ac:	f001 ffcc 	bl	8019248 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80172b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172b2:	689b      	ldr	r3, [r3, #8]
 80172b4:	4618      	mov	r0, r3
 80172b6:	f001 f97b 	bl	80185b0 <xTaskPriorityInherit>
 80172ba:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80172bc:	f001 fff6 	bl	80192ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80172c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172c2:	3324      	adds	r3, #36	@ 0x24
 80172c4:	683a      	ldr	r2, [r7, #0]
 80172c6:	4611      	mov	r1, r2
 80172c8:	4618      	mov	r0, r3
 80172ca:	f000 ff2b 	bl	8018124 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80172ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172d0:	f000 f964 	bl	801759c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80172d4:	f000 fd34 	bl	8017d40 <xTaskResumeAll>
 80172d8:	4603      	mov	r3, r0
 80172da:	2b00      	cmp	r3, #0
 80172dc:	f47f af67 	bne.w	80171ae <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80172e0:	4b18      	ldr	r3, [pc, #96]	@ (8017344 <xQueueSemaphoreTake+0x21c>)
 80172e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80172e6:	601a      	str	r2, [r3, #0]
 80172e8:	f3bf 8f4f 	dsb	sy
 80172ec:	f3bf 8f6f 	isb	sy
 80172f0:	e75d      	b.n	80171ae <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80172f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80172f4:	f000 f952 	bl	801759c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80172f8:	f000 fd22 	bl	8017d40 <xTaskResumeAll>
 80172fc:	e757      	b.n	80171ae <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80172fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017300:	f000 f94c 	bl	801759c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017304:	f000 fd1c 	bl	8017d40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017308:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801730a:	f000 f999 	bl	8017640 <prvIsQueueEmpty>
 801730e:	4603      	mov	r3, r0
 8017310:	2b00      	cmp	r3, #0
 8017312:	f43f af4c 	beq.w	80171ae <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8017316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017318:	2b00      	cmp	r3, #0
 801731a:	d00d      	beq.n	8017338 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 801731c:	f001 ff94 	bl	8019248 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8017320:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017322:	f000 f893 	bl	801744c <prvGetDisinheritPriorityAfterTimeout>
 8017326:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8017328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801732a:	689b      	ldr	r3, [r3, #8]
 801732c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801732e:	4618      	mov	r0, r3
 8017330:	f001 fa16 	bl	8018760 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8017334:	f001 ffba 	bl	80192ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8017338:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801733a:	4618      	mov	r0, r3
 801733c:	3738      	adds	r7, #56	@ 0x38
 801733e:	46bd      	mov	sp, r7
 8017340:	bd80      	pop	{r7, pc}
 8017342:	bf00      	nop
 8017344:	e000ed04 	.word	0xe000ed04

08017348 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8017348:	b580      	push	{r7, lr}
 801734a:	b08e      	sub	sp, #56	@ 0x38
 801734c:	af00      	add	r7, sp, #0
 801734e:	60f8      	str	r0, [r7, #12]
 8017350:	60b9      	str	r1, [r7, #8]
 8017352:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8017354:	68fb      	ldr	r3, [r7, #12]
 8017356:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8017358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801735a:	2b00      	cmp	r3, #0
 801735c:	d10b      	bne.n	8017376 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 801735e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017362:	f383 8811 	msr	BASEPRI, r3
 8017366:	f3bf 8f6f 	isb	sy
 801736a:	f3bf 8f4f 	dsb	sy
 801736e:	623b      	str	r3, [r7, #32]
}
 8017370:	bf00      	nop
 8017372:	bf00      	nop
 8017374:	e7fd      	b.n	8017372 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017376:	68bb      	ldr	r3, [r7, #8]
 8017378:	2b00      	cmp	r3, #0
 801737a:	d103      	bne.n	8017384 <xQueueReceiveFromISR+0x3c>
 801737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801737e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017380:	2b00      	cmp	r3, #0
 8017382:	d101      	bne.n	8017388 <xQueueReceiveFromISR+0x40>
 8017384:	2301      	movs	r3, #1
 8017386:	e000      	b.n	801738a <xQueueReceiveFromISR+0x42>
 8017388:	2300      	movs	r3, #0
 801738a:	2b00      	cmp	r3, #0
 801738c:	d10b      	bne.n	80173a6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801738e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017392:	f383 8811 	msr	BASEPRI, r3
 8017396:	f3bf 8f6f 	isb	sy
 801739a:	f3bf 8f4f 	dsb	sy
 801739e:	61fb      	str	r3, [r7, #28]
}
 80173a0:	bf00      	nop
 80173a2:	bf00      	nop
 80173a4:	e7fd      	b.n	80173a2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80173a6:	f002 f82f 	bl	8019408 <vPortValidateInterruptPriority>
	__asm volatile
 80173aa:	f3ef 8211 	mrs	r2, BASEPRI
 80173ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173b2:	f383 8811 	msr	BASEPRI, r3
 80173b6:	f3bf 8f6f 	isb	sy
 80173ba:	f3bf 8f4f 	dsb	sy
 80173be:	61ba      	str	r2, [r7, #24]
 80173c0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80173c2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80173c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80173c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80173ca:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80173cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d02f      	beq.n	8017432 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80173d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80173d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80173dc:	68b9      	ldr	r1, [r7, #8]
 80173de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80173e0:	f000 f8b6 	bl	8017550 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80173e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80173e6:	1e5a      	subs	r2, r3, #1
 80173e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173ea:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80173ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80173f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80173f4:	d112      	bne.n	801741c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80173f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173f8:	691b      	ldr	r3, [r3, #16]
 80173fa:	2b00      	cmp	r3, #0
 80173fc:	d016      	beq.n	801742c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80173fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017400:	3310      	adds	r3, #16
 8017402:	4618      	mov	r0, r3
 8017404:	f000 fee0 	bl	80181c8 <xTaskRemoveFromEventList>
 8017408:	4603      	mov	r3, r0
 801740a:	2b00      	cmp	r3, #0
 801740c:	d00e      	beq.n	801742c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801740e:	687b      	ldr	r3, [r7, #4]
 8017410:	2b00      	cmp	r3, #0
 8017412:	d00b      	beq.n	801742c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8017414:	687b      	ldr	r3, [r7, #4]
 8017416:	2201      	movs	r2, #1
 8017418:	601a      	str	r2, [r3, #0]
 801741a:	e007      	b.n	801742c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801741c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017420:	3301      	adds	r3, #1
 8017422:	b2db      	uxtb	r3, r3
 8017424:	b25a      	sxtb	r2, r3
 8017426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 801742c:	2301      	movs	r3, #1
 801742e:	637b      	str	r3, [r7, #52]	@ 0x34
 8017430:	e001      	b.n	8017436 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8017432:	2300      	movs	r3, #0
 8017434:	637b      	str	r3, [r7, #52]	@ 0x34
 8017436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017438:	613b      	str	r3, [r7, #16]
	__asm volatile
 801743a:	693b      	ldr	r3, [r7, #16]
 801743c:	f383 8811 	msr	BASEPRI, r3
}
 8017440:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8017442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8017444:	4618      	mov	r0, r3
 8017446:	3738      	adds	r7, #56	@ 0x38
 8017448:	46bd      	mov	sp, r7
 801744a:	bd80      	pop	{r7, pc}

0801744c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801744c:	b480      	push	{r7}
 801744e:	b085      	sub	sp, #20
 8017450:	af00      	add	r7, sp, #0
 8017452:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017458:	2b00      	cmp	r3, #0
 801745a:	d006      	beq.n	801746a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017460:	681b      	ldr	r3, [r3, #0]
 8017462:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8017466:	60fb      	str	r3, [r7, #12]
 8017468:	e001      	b.n	801746e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801746a:	2300      	movs	r3, #0
 801746c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801746e:	68fb      	ldr	r3, [r7, #12]
	}
 8017470:	4618      	mov	r0, r3
 8017472:	3714      	adds	r7, #20
 8017474:	46bd      	mov	sp, r7
 8017476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801747a:	4770      	bx	lr

0801747c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801747c:	b580      	push	{r7, lr}
 801747e:	b086      	sub	sp, #24
 8017480:	af00      	add	r7, sp, #0
 8017482:	60f8      	str	r0, [r7, #12]
 8017484:	60b9      	str	r1, [r7, #8]
 8017486:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8017488:	2300      	movs	r3, #0
 801748a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801748c:	68fb      	ldr	r3, [r7, #12]
 801748e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017490:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8017492:	68fb      	ldr	r3, [r7, #12]
 8017494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017496:	2b00      	cmp	r3, #0
 8017498:	d10d      	bne.n	80174b6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801749a:	68fb      	ldr	r3, [r7, #12]
 801749c:	681b      	ldr	r3, [r3, #0]
 801749e:	2b00      	cmp	r3, #0
 80174a0:	d14d      	bne.n	801753e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80174a2:	68fb      	ldr	r3, [r7, #12]
 80174a4:	689b      	ldr	r3, [r3, #8]
 80174a6:	4618      	mov	r0, r3
 80174a8:	f001 f8ea 	bl	8018680 <xTaskPriorityDisinherit>
 80174ac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80174ae:	68fb      	ldr	r3, [r7, #12]
 80174b0:	2200      	movs	r2, #0
 80174b2:	609a      	str	r2, [r3, #8]
 80174b4:	e043      	b.n	801753e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	d119      	bne.n	80174f0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80174bc:	68fb      	ldr	r3, [r7, #12]
 80174be:	6858      	ldr	r0, [r3, #4]
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174c4:	461a      	mov	r2, r3
 80174c6:	68b9      	ldr	r1, [r7, #8]
 80174c8:	f003 fd03 	bl	801aed2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80174cc:	68fb      	ldr	r3, [r7, #12]
 80174ce:	685a      	ldr	r2, [r3, #4]
 80174d0:	68fb      	ldr	r3, [r7, #12]
 80174d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174d4:	441a      	add	r2, r3
 80174d6:	68fb      	ldr	r3, [r7, #12]
 80174d8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80174da:	68fb      	ldr	r3, [r7, #12]
 80174dc:	685a      	ldr	r2, [r3, #4]
 80174de:	68fb      	ldr	r3, [r7, #12]
 80174e0:	689b      	ldr	r3, [r3, #8]
 80174e2:	429a      	cmp	r2, r3
 80174e4:	d32b      	bcc.n	801753e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80174e6:	68fb      	ldr	r3, [r7, #12]
 80174e8:	681a      	ldr	r2, [r3, #0]
 80174ea:	68fb      	ldr	r3, [r7, #12]
 80174ec:	605a      	str	r2, [r3, #4]
 80174ee:	e026      	b.n	801753e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80174f0:	68fb      	ldr	r3, [r7, #12]
 80174f2:	68d8      	ldr	r0, [r3, #12]
 80174f4:	68fb      	ldr	r3, [r7, #12]
 80174f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174f8:	461a      	mov	r2, r3
 80174fa:	68b9      	ldr	r1, [r7, #8]
 80174fc:	f003 fce9 	bl	801aed2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8017500:	68fb      	ldr	r3, [r7, #12]
 8017502:	68da      	ldr	r2, [r3, #12]
 8017504:	68fb      	ldr	r3, [r7, #12]
 8017506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017508:	425b      	negs	r3, r3
 801750a:	441a      	add	r2, r3
 801750c:	68fb      	ldr	r3, [r7, #12]
 801750e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017510:	68fb      	ldr	r3, [r7, #12]
 8017512:	68da      	ldr	r2, [r3, #12]
 8017514:	68fb      	ldr	r3, [r7, #12]
 8017516:	681b      	ldr	r3, [r3, #0]
 8017518:	429a      	cmp	r2, r3
 801751a:	d207      	bcs.n	801752c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801751c:	68fb      	ldr	r3, [r7, #12]
 801751e:	689a      	ldr	r2, [r3, #8]
 8017520:	68fb      	ldr	r3, [r7, #12]
 8017522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017524:	425b      	negs	r3, r3
 8017526:	441a      	add	r2, r3
 8017528:	68fb      	ldr	r3, [r7, #12]
 801752a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	2b02      	cmp	r3, #2
 8017530:	d105      	bne.n	801753e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017532:	693b      	ldr	r3, [r7, #16]
 8017534:	2b00      	cmp	r3, #0
 8017536:	d002      	beq.n	801753e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8017538:	693b      	ldr	r3, [r7, #16]
 801753a:	3b01      	subs	r3, #1
 801753c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801753e:	693b      	ldr	r3, [r7, #16]
 8017540:	1c5a      	adds	r2, r3, #1
 8017542:	68fb      	ldr	r3, [r7, #12]
 8017544:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8017546:	697b      	ldr	r3, [r7, #20]
}
 8017548:	4618      	mov	r0, r3
 801754a:	3718      	adds	r7, #24
 801754c:	46bd      	mov	sp, r7
 801754e:	bd80      	pop	{r7, pc}

08017550 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8017550:	b580      	push	{r7, lr}
 8017552:	b082      	sub	sp, #8
 8017554:	af00      	add	r7, sp, #0
 8017556:	6078      	str	r0, [r7, #4]
 8017558:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801755e:	2b00      	cmp	r3, #0
 8017560:	d018      	beq.n	8017594 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	68da      	ldr	r2, [r3, #12]
 8017566:	687b      	ldr	r3, [r7, #4]
 8017568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801756a:	441a      	add	r2, r3
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	68da      	ldr	r2, [r3, #12]
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	689b      	ldr	r3, [r3, #8]
 8017578:	429a      	cmp	r2, r3
 801757a:	d303      	bcc.n	8017584 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801757c:	687b      	ldr	r3, [r7, #4]
 801757e:	681a      	ldr	r2, [r3, #0]
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	68d9      	ldr	r1, [r3, #12]
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801758c:	461a      	mov	r2, r3
 801758e:	6838      	ldr	r0, [r7, #0]
 8017590:	f003 fc9f 	bl	801aed2 <memcpy>
	}
}
 8017594:	bf00      	nop
 8017596:	3708      	adds	r7, #8
 8017598:	46bd      	mov	sp, r7
 801759a:	bd80      	pop	{r7, pc}

0801759c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801759c:	b580      	push	{r7, lr}
 801759e:	b084      	sub	sp, #16
 80175a0:	af00      	add	r7, sp, #0
 80175a2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80175a4:	f001 fe50 	bl	8019248 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80175ae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80175b0:	e011      	b.n	80175d6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d012      	beq.n	80175e0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	3324      	adds	r3, #36	@ 0x24
 80175be:	4618      	mov	r0, r3
 80175c0:	f000 fe02 	bl	80181c8 <xTaskRemoveFromEventList>
 80175c4:	4603      	mov	r3, r0
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d001      	beq.n	80175ce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80175ca:	f000 fedb 	bl	8018384 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80175ce:	7bfb      	ldrb	r3, [r7, #15]
 80175d0:	3b01      	subs	r3, #1
 80175d2:	b2db      	uxtb	r3, r3
 80175d4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80175d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80175da:	2b00      	cmp	r3, #0
 80175dc:	dce9      	bgt.n	80175b2 <prvUnlockQueue+0x16>
 80175de:	e000      	b.n	80175e2 <prvUnlockQueue+0x46>
					break;
 80175e0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	22ff      	movs	r2, #255	@ 0xff
 80175e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80175ea:	f001 fe5f 	bl	80192ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80175ee:	f001 fe2b 	bl	8019248 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80175f8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80175fa:	e011      	b.n	8017620 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	691b      	ldr	r3, [r3, #16]
 8017600:	2b00      	cmp	r3, #0
 8017602:	d012      	beq.n	801762a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	3310      	adds	r3, #16
 8017608:	4618      	mov	r0, r3
 801760a:	f000 fddd 	bl	80181c8 <xTaskRemoveFromEventList>
 801760e:	4603      	mov	r3, r0
 8017610:	2b00      	cmp	r3, #0
 8017612:	d001      	beq.n	8017618 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8017614:	f000 feb6 	bl	8018384 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8017618:	7bbb      	ldrb	r3, [r7, #14]
 801761a:	3b01      	subs	r3, #1
 801761c:	b2db      	uxtb	r3, r3
 801761e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017620:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017624:	2b00      	cmp	r3, #0
 8017626:	dce9      	bgt.n	80175fc <prvUnlockQueue+0x60>
 8017628:	e000      	b.n	801762c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801762a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	22ff      	movs	r2, #255	@ 0xff
 8017630:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8017634:	f001 fe3a 	bl	80192ac <vPortExitCritical>
}
 8017638:	bf00      	nop
 801763a:	3710      	adds	r7, #16
 801763c:	46bd      	mov	sp, r7
 801763e:	bd80      	pop	{r7, pc}

08017640 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8017640:	b580      	push	{r7, lr}
 8017642:	b084      	sub	sp, #16
 8017644:	af00      	add	r7, sp, #0
 8017646:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017648:	f001 fdfe 	bl	8019248 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017650:	2b00      	cmp	r3, #0
 8017652:	d102      	bne.n	801765a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8017654:	2301      	movs	r3, #1
 8017656:	60fb      	str	r3, [r7, #12]
 8017658:	e001      	b.n	801765e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801765a:	2300      	movs	r3, #0
 801765c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801765e:	f001 fe25 	bl	80192ac <vPortExitCritical>

	return xReturn;
 8017662:	68fb      	ldr	r3, [r7, #12]
}
 8017664:	4618      	mov	r0, r3
 8017666:	3710      	adds	r7, #16
 8017668:	46bd      	mov	sp, r7
 801766a:	bd80      	pop	{r7, pc}

0801766c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801766c:	b580      	push	{r7, lr}
 801766e:	b084      	sub	sp, #16
 8017670:	af00      	add	r7, sp, #0
 8017672:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017674:	f001 fde8 	bl	8019248 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8017678:	687b      	ldr	r3, [r7, #4]
 801767a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017680:	429a      	cmp	r2, r3
 8017682:	d102      	bne.n	801768a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8017684:	2301      	movs	r3, #1
 8017686:	60fb      	str	r3, [r7, #12]
 8017688:	e001      	b.n	801768e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801768a:	2300      	movs	r3, #0
 801768c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801768e:	f001 fe0d 	bl	80192ac <vPortExitCritical>

	return xReturn;
 8017692:	68fb      	ldr	r3, [r7, #12]
}
 8017694:	4618      	mov	r0, r3
 8017696:	3710      	adds	r7, #16
 8017698:	46bd      	mov	sp, r7
 801769a:	bd80      	pop	{r7, pc}

0801769c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801769c:	b480      	push	{r7}
 801769e:	b085      	sub	sp, #20
 80176a0:	af00      	add	r7, sp, #0
 80176a2:	6078      	str	r0, [r7, #4]
 80176a4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80176a6:	2300      	movs	r3, #0
 80176a8:	60fb      	str	r3, [r7, #12]
 80176aa:	e014      	b.n	80176d6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80176ac:	4a0f      	ldr	r2, [pc, #60]	@ (80176ec <vQueueAddToRegistry+0x50>)
 80176ae:	68fb      	ldr	r3, [r7, #12]
 80176b0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d10b      	bne.n	80176d0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80176b8:	490c      	ldr	r1, [pc, #48]	@ (80176ec <vQueueAddToRegistry+0x50>)
 80176ba:	68fb      	ldr	r3, [r7, #12]
 80176bc:	683a      	ldr	r2, [r7, #0]
 80176be:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80176c2:	4a0a      	ldr	r2, [pc, #40]	@ (80176ec <vQueueAddToRegistry+0x50>)
 80176c4:	68fb      	ldr	r3, [r7, #12]
 80176c6:	00db      	lsls	r3, r3, #3
 80176c8:	4413      	add	r3, r2
 80176ca:	687a      	ldr	r2, [r7, #4]
 80176cc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80176ce:	e006      	b.n	80176de <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80176d0:	68fb      	ldr	r3, [r7, #12]
 80176d2:	3301      	adds	r3, #1
 80176d4:	60fb      	str	r3, [r7, #12]
 80176d6:	68fb      	ldr	r3, [r7, #12]
 80176d8:	2b07      	cmp	r3, #7
 80176da:	d9e7      	bls.n	80176ac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80176dc:	bf00      	nop
 80176de:	bf00      	nop
 80176e0:	3714      	adds	r7, #20
 80176e2:	46bd      	mov	sp, r7
 80176e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176e8:	4770      	bx	lr
 80176ea:	bf00      	nop
 80176ec:	24003a4c 	.word	0x24003a4c

080176f0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80176f0:	b580      	push	{r7, lr}
 80176f2:	b086      	sub	sp, #24
 80176f4:	af00      	add	r7, sp, #0
 80176f6:	60f8      	str	r0, [r7, #12]
 80176f8:	60b9      	str	r1, [r7, #8]
 80176fa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80176fc:	68fb      	ldr	r3, [r7, #12]
 80176fe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8017700:	f001 fda2 	bl	8019248 <vPortEnterCritical>
 8017704:	697b      	ldr	r3, [r7, #20]
 8017706:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801770a:	b25b      	sxtb	r3, r3
 801770c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017710:	d103      	bne.n	801771a <vQueueWaitForMessageRestricted+0x2a>
 8017712:	697b      	ldr	r3, [r7, #20]
 8017714:	2200      	movs	r2, #0
 8017716:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801771a:	697b      	ldr	r3, [r7, #20]
 801771c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017720:	b25b      	sxtb	r3, r3
 8017722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017726:	d103      	bne.n	8017730 <vQueueWaitForMessageRestricted+0x40>
 8017728:	697b      	ldr	r3, [r7, #20]
 801772a:	2200      	movs	r2, #0
 801772c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8017730:	f001 fdbc 	bl	80192ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8017734:	697b      	ldr	r3, [r7, #20]
 8017736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017738:	2b00      	cmp	r3, #0
 801773a:	d106      	bne.n	801774a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 801773c:	697b      	ldr	r3, [r7, #20]
 801773e:	3324      	adds	r3, #36	@ 0x24
 8017740:	687a      	ldr	r2, [r7, #4]
 8017742:	68b9      	ldr	r1, [r7, #8]
 8017744:	4618      	mov	r0, r3
 8017746:	f000 fd13 	bl	8018170 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801774a:	6978      	ldr	r0, [r7, #20]
 801774c:	f7ff ff26 	bl	801759c <prvUnlockQueue>
	}
 8017750:	bf00      	nop
 8017752:	3718      	adds	r7, #24
 8017754:	46bd      	mov	sp, r7
 8017756:	bd80      	pop	{r7, pc}

08017758 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8017758:	b580      	push	{r7, lr}
 801775a:	b08e      	sub	sp, #56	@ 0x38
 801775c:	af04      	add	r7, sp, #16
 801775e:	60f8      	str	r0, [r7, #12]
 8017760:	60b9      	str	r1, [r7, #8]
 8017762:	607a      	str	r2, [r7, #4]
 8017764:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8017766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017768:	2b00      	cmp	r3, #0
 801776a:	d10b      	bne.n	8017784 <xTaskCreateStatic+0x2c>
	__asm volatile
 801776c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017770:	f383 8811 	msr	BASEPRI, r3
 8017774:	f3bf 8f6f 	isb	sy
 8017778:	f3bf 8f4f 	dsb	sy
 801777c:	623b      	str	r3, [r7, #32]
}
 801777e:	bf00      	nop
 8017780:	bf00      	nop
 8017782:	e7fd      	b.n	8017780 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8017784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017786:	2b00      	cmp	r3, #0
 8017788:	d10b      	bne.n	80177a2 <xTaskCreateStatic+0x4a>
	__asm volatile
 801778a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801778e:	f383 8811 	msr	BASEPRI, r3
 8017792:	f3bf 8f6f 	isb	sy
 8017796:	f3bf 8f4f 	dsb	sy
 801779a:	61fb      	str	r3, [r7, #28]
}
 801779c:	bf00      	nop
 801779e:	bf00      	nop
 80177a0:	e7fd      	b.n	801779e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80177a2:	23ac      	movs	r3, #172	@ 0xac
 80177a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80177a6:	693b      	ldr	r3, [r7, #16]
 80177a8:	2bac      	cmp	r3, #172	@ 0xac
 80177aa:	d00b      	beq.n	80177c4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80177ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177b0:	f383 8811 	msr	BASEPRI, r3
 80177b4:	f3bf 8f6f 	isb	sy
 80177b8:	f3bf 8f4f 	dsb	sy
 80177bc:	61bb      	str	r3, [r7, #24]
}
 80177be:	bf00      	nop
 80177c0:	bf00      	nop
 80177c2:	e7fd      	b.n	80177c0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80177c4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80177c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177c8:	2b00      	cmp	r3, #0
 80177ca:	d01e      	beq.n	801780a <xTaskCreateStatic+0xb2>
 80177cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177ce:	2b00      	cmp	r3, #0
 80177d0:	d01b      	beq.n	801780a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80177d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177d4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80177d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80177da:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80177dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177de:	2202      	movs	r2, #2
 80177e0:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80177e4:	2300      	movs	r3, #0
 80177e6:	9303      	str	r3, [sp, #12]
 80177e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177ea:	9302      	str	r3, [sp, #8]
 80177ec:	f107 0314 	add.w	r3, r7, #20
 80177f0:	9301      	str	r3, [sp, #4]
 80177f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177f4:	9300      	str	r3, [sp, #0]
 80177f6:	683b      	ldr	r3, [r7, #0]
 80177f8:	687a      	ldr	r2, [r7, #4]
 80177fa:	68b9      	ldr	r1, [r7, #8]
 80177fc:	68f8      	ldr	r0, [r7, #12]
 80177fe:	f000 f851 	bl	80178a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017802:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8017804:	f000 f8f8 	bl	80179f8 <prvAddNewTaskToReadyList>
 8017808:	e001      	b.n	801780e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801780a:	2300      	movs	r3, #0
 801780c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801780e:	697b      	ldr	r3, [r7, #20]
	}
 8017810:	4618      	mov	r0, r3
 8017812:	3728      	adds	r7, #40	@ 0x28
 8017814:	46bd      	mov	sp, r7
 8017816:	bd80      	pop	{r7, pc}

08017818 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8017818:	b580      	push	{r7, lr}
 801781a:	b08c      	sub	sp, #48	@ 0x30
 801781c:	af04      	add	r7, sp, #16
 801781e:	60f8      	str	r0, [r7, #12]
 8017820:	60b9      	str	r1, [r7, #8]
 8017822:	603b      	str	r3, [r7, #0]
 8017824:	4613      	mov	r3, r2
 8017826:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8017828:	88fb      	ldrh	r3, [r7, #6]
 801782a:	009b      	lsls	r3, r3, #2
 801782c:	4618      	mov	r0, r3
 801782e:	f001 fe2d 	bl	801948c <pvPortMalloc>
 8017832:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8017834:	697b      	ldr	r3, [r7, #20]
 8017836:	2b00      	cmp	r3, #0
 8017838:	d00e      	beq.n	8017858 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801783a:	20ac      	movs	r0, #172	@ 0xac
 801783c:	f001 fe26 	bl	801948c <pvPortMalloc>
 8017840:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8017842:	69fb      	ldr	r3, [r7, #28]
 8017844:	2b00      	cmp	r3, #0
 8017846:	d003      	beq.n	8017850 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8017848:	69fb      	ldr	r3, [r7, #28]
 801784a:	697a      	ldr	r2, [r7, #20]
 801784c:	631a      	str	r2, [r3, #48]	@ 0x30
 801784e:	e005      	b.n	801785c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8017850:	6978      	ldr	r0, [r7, #20]
 8017852:	f001 fee9 	bl	8019628 <vPortFree>
 8017856:	e001      	b.n	801785c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8017858:	2300      	movs	r3, #0
 801785a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801785c:	69fb      	ldr	r3, [r7, #28]
 801785e:	2b00      	cmp	r3, #0
 8017860:	d017      	beq.n	8017892 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8017862:	69fb      	ldr	r3, [r7, #28]
 8017864:	2200      	movs	r2, #0
 8017866:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801786a:	88fa      	ldrh	r2, [r7, #6]
 801786c:	2300      	movs	r3, #0
 801786e:	9303      	str	r3, [sp, #12]
 8017870:	69fb      	ldr	r3, [r7, #28]
 8017872:	9302      	str	r3, [sp, #8]
 8017874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017876:	9301      	str	r3, [sp, #4]
 8017878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801787a:	9300      	str	r3, [sp, #0]
 801787c:	683b      	ldr	r3, [r7, #0]
 801787e:	68b9      	ldr	r1, [r7, #8]
 8017880:	68f8      	ldr	r0, [r7, #12]
 8017882:	f000 f80f 	bl	80178a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017886:	69f8      	ldr	r0, [r7, #28]
 8017888:	f000 f8b6 	bl	80179f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801788c:	2301      	movs	r3, #1
 801788e:	61bb      	str	r3, [r7, #24]
 8017890:	e002      	b.n	8017898 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8017892:	f04f 33ff 	mov.w	r3, #4294967295
 8017896:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8017898:	69bb      	ldr	r3, [r7, #24]
	}
 801789a:	4618      	mov	r0, r3
 801789c:	3720      	adds	r7, #32
 801789e:	46bd      	mov	sp, r7
 80178a0:	bd80      	pop	{r7, pc}
	...

080178a4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80178a4:	b580      	push	{r7, lr}
 80178a6:	b088      	sub	sp, #32
 80178a8:	af00      	add	r7, sp, #0
 80178aa:	60f8      	str	r0, [r7, #12]
 80178ac:	60b9      	str	r1, [r7, #8]
 80178ae:	607a      	str	r2, [r7, #4]
 80178b0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80178b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178b4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80178b6:	687b      	ldr	r3, [r7, #4]
 80178b8:	009b      	lsls	r3, r3, #2
 80178ba:	461a      	mov	r2, r3
 80178bc:	21a5      	movs	r1, #165	@ 0xa5
 80178be:	f003 fa1f 	bl	801ad00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80178c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80178c6:	6879      	ldr	r1, [r7, #4]
 80178c8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80178cc:	440b      	add	r3, r1
 80178ce:	009b      	lsls	r3, r3, #2
 80178d0:	4413      	add	r3, r2
 80178d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80178d4:	69bb      	ldr	r3, [r7, #24]
 80178d6:	f023 0307 	bic.w	r3, r3, #7
 80178da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80178dc:	69bb      	ldr	r3, [r7, #24]
 80178de:	f003 0307 	and.w	r3, r3, #7
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	d00b      	beq.n	80178fe <prvInitialiseNewTask+0x5a>
	__asm volatile
 80178e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178ea:	f383 8811 	msr	BASEPRI, r3
 80178ee:	f3bf 8f6f 	isb	sy
 80178f2:	f3bf 8f4f 	dsb	sy
 80178f6:	617b      	str	r3, [r7, #20]
}
 80178f8:	bf00      	nop
 80178fa:	bf00      	nop
 80178fc:	e7fd      	b.n	80178fa <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80178fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017900:	69ba      	ldr	r2, [r7, #24]
 8017902:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8017904:	68bb      	ldr	r3, [r7, #8]
 8017906:	2b00      	cmp	r3, #0
 8017908:	d01f      	beq.n	801794a <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801790a:	2300      	movs	r3, #0
 801790c:	61fb      	str	r3, [r7, #28]
 801790e:	e012      	b.n	8017936 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8017910:	68ba      	ldr	r2, [r7, #8]
 8017912:	69fb      	ldr	r3, [r7, #28]
 8017914:	4413      	add	r3, r2
 8017916:	7819      	ldrb	r1, [r3, #0]
 8017918:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801791a:	69fb      	ldr	r3, [r7, #28]
 801791c:	4413      	add	r3, r2
 801791e:	3334      	adds	r3, #52	@ 0x34
 8017920:	460a      	mov	r2, r1
 8017922:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8017924:	68ba      	ldr	r2, [r7, #8]
 8017926:	69fb      	ldr	r3, [r7, #28]
 8017928:	4413      	add	r3, r2
 801792a:	781b      	ldrb	r3, [r3, #0]
 801792c:	2b00      	cmp	r3, #0
 801792e:	d006      	beq.n	801793e <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8017930:	69fb      	ldr	r3, [r7, #28]
 8017932:	3301      	adds	r3, #1
 8017934:	61fb      	str	r3, [r7, #28]
 8017936:	69fb      	ldr	r3, [r7, #28]
 8017938:	2b0f      	cmp	r3, #15
 801793a:	d9e9      	bls.n	8017910 <prvInitialiseNewTask+0x6c>
 801793c:	e000      	b.n	8017940 <prvInitialiseNewTask+0x9c>
			{
				break;
 801793e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8017940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017942:	2200      	movs	r2, #0
 8017944:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017948:	e003      	b.n	8017952 <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801794a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801794c:	2200      	movs	r2, #0
 801794e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8017952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017954:	2b37      	cmp	r3, #55	@ 0x37
 8017956:	d901      	bls.n	801795c <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8017958:	2337      	movs	r3, #55	@ 0x37
 801795a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801795c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801795e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017960:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8017962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017964:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017966:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8017968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801796a:	2200      	movs	r2, #0
 801796c:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801796e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017970:	3304      	adds	r3, #4
 8017972:	4618      	mov	r0, r3
 8017974:	f7fe fec4 	bl	8016700 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8017978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801797a:	3318      	adds	r3, #24
 801797c:	4618      	mov	r0, r3
 801797e:	f7fe febf 	bl	8016700 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8017982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017986:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801798a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801798e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017990:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8017992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017994:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017996:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8017998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801799a:	2200      	movs	r2, #0
 801799c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80179a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179a2:	2200      	movs	r2, #0
 80179a4:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80179a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179aa:	3358      	adds	r3, #88	@ 0x58
 80179ac:	224c      	movs	r2, #76	@ 0x4c
 80179ae:	2100      	movs	r1, #0
 80179b0:	4618      	mov	r0, r3
 80179b2:	f003 f9a5 	bl	801ad00 <memset>
 80179b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179b8:	4a0c      	ldr	r2, [pc, #48]	@ (80179ec <prvInitialiseNewTask+0x148>)
 80179ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80179bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179be:	4a0c      	ldr	r2, [pc, #48]	@ (80179f0 <prvInitialiseNewTask+0x14c>)
 80179c0:	661a      	str	r2, [r3, #96]	@ 0x60
 80179c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179c4:	4a0b      	ldr	r2, [pc, #44]	@ (80179f4 <prvInitialiseNewTask+0x150>)
 80179c6:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80179c8:	683a      	ldr	r2, [r7, #0]
 80179ca:	68f9      	ldr	r1, [r7, #12]
 80179cc:	69b8      	ldr	r0, [r7, #24]
 80179ce:	f001 fb0d 	bl	8018fec <pxPortInitialiseStack>
 80179d2:	4602      	mov	r2, r0
 80179d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179d6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80179d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179da:	2b00      	cmp	r3, #0
 80179dc:	d002      	beq.n	80179e4 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80179de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80179e2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80179e4:	bf00      	nop
 80179e6:	3720      	adds	r7, #32
 80179e8:	46bd      	mov	sp, r7
 80179ea:	bd80      	pop	{r7, pc}
 80179ec:	240140e0 	.word	0x240140e0
 80179f0:	24014148 	.word	0x24014148
 80179f4:	240141b0 	.word	0x240141b0

080179f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80179f8:	b580      	push	{r7, lr}
 80179fa:	b082      	sub	sp, #8
 80179fc:	af00      	add	r7, sp, #0
 80179fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8017a00:	f001 fc22 	bl	8019248 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8017a04:	4b2d      	ldr	r3, [pc, #180]	@ (8017abc <prvAddNewTaskToReadyList+0xc4>)
 8017a06:	681b      	ldr	r3, [r3, #0]
 8017a08:	3301      	adds	r3, #1
 8017a0a:	4a2c      	ldr	r2, [pc, #176]	@ (8017abc <prvAddNewTaskToReadyList+0xc4>)
 8017a0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8017a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8017ac0 <prvAddNewTaskToReadyList+0xc8>)
 8017a10:	681b      	ldr	r3, [r3, #0]
 8017a12:	2b00      	cmp	r3, #0
 8017a14:	d109      	bne.n	8017a2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8017a16:	4a2a      	ldr	r2, [pc, #168]	@ (8017ac0 <prvAddNewTaskToReadyList+0xc8>)
 8017a18:	687b      	ldr	r3, [r7, #4]
 8017a1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8017a1c:	4b27      	ldr	r3, [pc, #156]	@ (8017abc <prvAddNewTaskToReadyList+0xc4>)
 8017a1e:	681b      	ldr	r3, [r3, #0]
 8017a20:	2b01      	cmp	r3, #1
 8017a22:	d110      	bne.n	8017a46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8017a24:	f000 fcd2 	bl	80183cc <prvInitialiseTaskLists>
 8017a28:	e00d      	b.n	8017a46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8017a2a:	4b26      	ldr	r3, [pc, #152]	@ (8017ac4 <prvAddNewTaskToReadyList+0xcc>)
 8017a2c:	681b      	ldr	r3, [r3, #0]
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d109      	bne.n	8017a46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8017a32:	4b23      	ldr	r3, [pc, #140]	@ (8017ac0 <prvAddNewTaskToReadyList+0xc8>)
 8017a34:	681b      	ldr	r3, [r3, #0]
 8017a36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a3c:	429a      	cmp	r2, r3
 8017a3e:	d802      	bhi.n	8017a46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8017a40:	4a1f      	ldr	r2, [pc, #124]	@ (8017ac0 <prvAddNewTaskToReadyList+0xc8>)
 8017a42:	687b      	ldr	r3, [r7, #4]
 8017a44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8017a46:	4b20      	ldr	r3, [pc, #128]	@ (8017ac8 <prvAddNewTaskToReadyList+0xd0>)
 8017a48:	681b      	ldr	r3, [r3, #0]
 8017a4a:	3301      	adds	r3, #1
 8017a4c:	4a1e      	ldr	r2, [pc, #120]	@ (8017ac8 <prvAddNewTaskToReadyList+0xd0>)
 8017a4e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8017a50:	4b1d      	ldr	r3, [pc, #116]	@ (8017ac8 <prvAddNewTaskToReadyList+0xd0>)
 8017a52:	681a      	ldr	r2, [r3, #0]
 8017a54:	687b      	ldr	r3, [r7, #4]
 8017a56:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8017acc <prvAddNewTaskToReadyList+0xd4>)
 8017a5e:	681b      	ldr	r3, [r3, #0]
 8017a60:	429a      	cmp	r2, r3
 8017a62:	d903      	bls.n	8017a6c <prvAddNewTaskToReadyList+0x74>
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a68:	4a18      	ldr	r2, [pc, #96]	@ (8017acc <prvAddNewTaskToReadyList+0xd4>)
 8017a6a:	6013      	str	r3, [r2, #0]
 8017a6c:	687b      	ldr	r3, [r7, #4]
 8017a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a70:	4613      	mov	r3, r2
 8017a72:	009b      	lsls	r3, r3, #2
 8017a74:	4413      	add	r3, r2
 8017a76:	009b      	lsls	r3, r3, #2
 8017a78:	4a15      	ldr	r2, [pc, #84]	@ (8017ad0 <prvAddNewTaskToReadyList+0xd8>)
 8017a7a:	441a      	add	r2, r3
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	3304      	adds	r3, #4
 8017a80:	4619      	mov	r1, r3
 8017a82:	4610      	mov	r0, r2
 8017a84:	f7fe fe49 	bl	801671a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8017a88:	f001 fc10 	bl	80192ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8017a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8017ac4 <prvAddNewTaskToReadyList+0xcc>)
 8017a8e:	681b      	ldr	r3, [r3, #0]
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	d00e      	beq.n	8017ab2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8017a94:	4b0a      	ldr	r3, [pc, #40]	@ (8017ac0 <prvAddNewTaskToReadyList+0xc8>)
 8017a96:	681b      	ldr	r3, [r3, #0]
 8017a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a9a:	687b      	ldr	r3, [r7, #4]
 8017a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a9e:	429a      	cmp	r2, r3
 8017aa0:	d207      	bcs.n	8017ab2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8017aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8017ad4 <prvAddNewTaskToReadyList+0xdc>)
 8017aa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017aa8:	601a      	str	r2, [r3, #0]
 8017aaa:	f3bf 8f4f 	dsb	sy
 8017aae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017ab2:	bf00      	nop
 8017ab4:	3708      	adds	r7, #8
 8017ab6:	46bd      	mov	sp, r7
 8017ab8:	bd80      	pop	{r7, pc}
 8017aba:	bf00      	nop
 8017abc:	24003f60 	.word	0x24003f60
 8017ac0:	24003a8c 	.word	0x24003a8c
 8017ac4:	24003f6c 	.word	0x24003f6c
 8017ac8:	24003f7c 	.word	0x24003f7c
 8017acc:	24003f68 	.word	0x24003f68
 8017ad0:	24003a90 	.word	0x24003a90
 8017ad4:	e000ed04 	.word	0xe000ed04

08017ad8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8017ad8:	b580      	push	{r7, lr}
 8017ada:	b08a      	sub	sp, #40	@ 0x28
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	6078      	str	r0, [r7, #4]
 8017ae0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8017ae2:	2300      	movs	r3, #0
 8017ae4:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8017ae6:	687b      	ldr	r3, [r7, #4]
 8017ae8:	2b00      	cmp	r3, #0
 8017aea:	d10b      	bne.n	8017b04 <vTaskDelayUntil+0x2c>
	__asm volatile
 8017aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017af0:	f383 8811 	msr	BASEPRI, r3
 8017af4:	f3bf 8f6f 	isb	sy
 8017af8:	f3bf 8f4f 	dsb	sy
 8017afc:	617b      	str	r3, [r7, #20]
}
 8017afe:	bf00      	nop
 8017b00:	bf00      	nop
 8017b02:	e7fd      	b.n	8017b00 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8017b04:	683b      	ldr	r3, [r7, #0]
 8017b06:	2b00      	cmp	r3, #0
 8017b08:	d10b      	bne.n	8017b22 <vTaskDelayUntil+0x4a>
	__asm volatile
 8017b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b0e:	f383 8811 	msr	BASEPRI, r3
 8017b12:	f3bf 8f6f 	isb	sy
 8017b16:	f3bf 8f4f 	dsb	sy
 8017b1a:	613b      	str	r3, [r7, #16]
}
 8017b1c:	bf00      	nop
 8017b1e:	bf00      	nop
 8017b20:	e7fd      	b.n	8017b1e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8017b22:	4b2a      	ldr	r3, [pc, #168]	@ (8017bcc <vTaskDelayUntil+0xf4>)
 8017b24:	681b      	ldr	r3, [r3, #0]
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	d00b      	beq.n	8017b42 <vTaskDelayUntil+0x6a>
	__asm volatile
 8017b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b2e:	f383 8811 	msr	BASEPRI, r3
 8017b32:	f3bf 8f6f 	isb	sy
 8017b36:	f3bf 8f4f 	dsb	sy
 8017b3a:	60fb      	str	r3, [r7, #12]
}
 8017b3c:	bf00      	nop
 8017b3e:	bf00      	nop
 8017b40:	e7fd      	b.n	8017b3e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8017b42:	f000 f8ef 	bl	8017d24 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8017b46:	4b22      	ldr	r3, [pc, #136]	@ (8017bd0 <vTaskDelayUntil+0xf8>)
 8017b48:	681b      	ldr	r3, [r3, #0]
 8017b4a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	681b      	ldr	r3, [r3, #0]
 8017b50:	683a      	ldr	r2, [r7, #0]
 8017b52:	4413      	add	r3, r2
 8017b54:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8017b56:	687b      	ldr	r3, [r7, #4]
 8017b58:	681b      	ldr	r3, [r3, #0]
 8017b5a:	6a3a      	ldr	r2, [r7, #32]
 8017b5c:	429a      	cmp	r2, r3
 8017b5e:	d20b      	bcs.n	8017b78 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8017b60:	687b      	ldr	r3, [r7, #4]
 8017b62:	681b      	ldr	r3, [r3, #0]
 8017b64:	69fa      	ldr	r2, [r7, #28]
 8017b66:	429a      	cmp	r2, r3
 8017b68:	d211      	bcs.n	8017b8e <vTaskDelayUntil+0xb6>
 8017b6a:	69fa      	ldr	r2, [r7, #28]
 8017b6c:	6a3b      	ldr	r3, [r7, #32]
 8017b6e:	429a      	cmp	r2, r3
 8017b70:	d90d      	bls.n	8017b8e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8017b72:	2301      	movs	r3, #1
 8017b74:	627b      	str	r3, [r7, #36]	@ 0x24
 8017b76:	e00a      	b.n	8017b8e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8017b78:	687b      	ldr	r3, [r7, #4]
 8017b7a:	681b      	ldr	r3, [r3, #0]
 8017b7c:	69fa      	ldr	r2, [r7, #28]
 8017b7e:	429a      	cmp	r2, r3
 8017b80:	d303      	bcc.n	8017b8a <vTaskDelayUntil+0xb2>
 8017b82:	69fa      	ldr	r2, [r7, #28]
 8017b84:	6a3b      	ldr	r3, [r7, #32]
 8017b86:	429a      	cmp	r2, r3
 8017b88:	d901      	bls.n	8017b8e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8017b8a:	2301      	movs	r3, #1
 8017b8c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8017b8e:	687b      	ldr	r3, [r7, #4]
 8017b90:	69fa      	ldr	r2, [r7, #28]
 8017b92:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8017b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b96:	2b00      	cmp	r3, #0
 8017b98:	d006      	beq.n	8017ba8 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8017b9a:	69fa      	ldr	r2, [r7, #28]
 8017b9c:	6a3b      	ldr	r3, [r7, #32]
 8017b9e:	1ad3      	subs	r3, r2, r3
 8017ba0:	2100      	movs	r1, #0
 8017ba2:	4618      	mov	r0, r3
 8017ba4:	f000 fe74 	bl	8018890 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8017ba8:	f000 f8ca 	bl	8017d40 <xTaskResumeAll>
 8017bac:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017bae:	69bb      	ldr	r3, [r7, #24]
 8017bb0:	2b00      	cmp	r3, #0
 8017bb2:	d107      	bne.n	8017bc4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8017bb4:	4b07      	ldr	r3, [pc, #28]	@ (8017bd4 <vTaskDelayUntil+0xfc>)
 8017bb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017bba:	601a      	str	r2, [r3, #0]
 8017bbc:	f3bf 8f4f 	dsb	sy
 8017bc0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017bc4:	bf00      	nop
 8017bc6:	3728      	adds	r7, #40	@ 0x28
 8017bc8:	46bd      	mov	sp, r7
 8017bca:	bd80      	pop	{r7, pc}
 8017bcc:	24003f88 	.word	0x24003f88
 8017bd0:	24003f64 	.word	0x24003f64
 8017bd4:	e000ed04 	.word	0xe000ed04

08017bd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8017bd8:	b580      	push	{r7, lr}
 8017bda:	b084      	sub	sp, #16
 8017bdc:	af00      	add	r7, sp, #0
 8017bde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8017be0:	2300      	movs	r3, #0
 8017be2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d018      	beq.n	8017c1c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8017bea:	4b14      	ldr	r3, [pc, #80]	@ (8017c3c <vTaskDelay+0x64>)
 8017bec:	681b      	ldr	r3, [r3, #0]
 8017bee:	2b00      	cmp	r3, #0
 8017bf0:	d00b      	beq.n	8017c0a <vTaskDelay+0x32>
	__asm volatile
 8017bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017bf6:	f383 8811 	msr	BASEPRI, r3
 8017bfa:	f3bf 8f6f 	isb	sy
 8017bfe:	f3bf 8f4f 	dsb	sy
 8017c02:	60bb      	str	r3, [r7, #8]
}
 8017c04:	bf00      	nop
 8017c06:	bf00      	nop
 8017c08:	e7fd      	b.n	8017c06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8017c0a:	f000 f88b 	bl	8017d24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8017c0e:	2100      	movs	r1, #0
 8017c10:	6878      	ldr	r0, [r7, #4]
 8017c12:	f000 fe3d 	bl	8018890 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8017c16:	f000 f893 	bl	8017d40 <xTaskResumeAll>
 8017c1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017c1c:	68fb      	ldr	r3, [r7, #12]
 8017c1e:	2b00      	cmp	r3, #0
 8017c20:	d107      	bne.n	8017c32 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8017c22:	4b07      	ldr	r3, [pc, #28]	@ (8017c40 <vTaskDelay+0x68>)
 8017c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017c28:	601a      	str	r2, [r3, #0]
 8017c2a:	f3bf 8f4f 	dsb	sy
 8017c2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017c32:	bf00      	nop
 8017c34:	3710      	adds	r7, #16
 8017c36:	46bd      	mov	sp, r7
 8017c38:	bd80      	pop	{r7, pc}
 8017c3a:	bf00      	nop
 8017c3c:	24003f88 	.word	0x24003f88
 8017c40:	e000ed04 	.word	0xe000ed04

08017c44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8017c44:	b580      	push	{r7, lr}
 8017c46:	b08a      	sub	sp, #40	@ 0x28
 8017c48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8017c4a:	2300      	movs	r3, #0
 8017c4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8017c4e:	2300      	movs	r3, #0
 8017c50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8017c52:	463a      	mov	r2, r7
 8017c54:	1d39      	adds	r1, r7, #4
 8017c56:	f107 0308 	add.w	r3, r7, #8
 8017c5a:	4618      	mov	r0, r3
 8017c5c:	f7fe fcfc 	bl	8016658 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8017c60:	6839      	ldr	r1, [r7, #0]
 8017c62:	687b      	ldr	r3, [r7, #4]
 8017c64:	68ba      	ldr	r2, [r7, #8]
 8017c66:	9202      	str	r2, [sp, #8]
 8017c68:	9301      	str	r3, [sp, #4]
 8017c6a:	2300      	movs	r3, #0
 8017c6c:	9300      	str	r3, [sp, #0]
 8017c6e:	2300      	movs	r3, #0
 8017c70:	460a      	mov	r2, r1
 8017c72:	4924      	ldr	r1, [pc, #144]	@ (8017d04 <vTaskStartScheduler+0xc0>)
 8017c74:	4824      	ldr	r0, [pc, #144]	@ (8017d08 <vTaskStartScheduler+0xc4>)
 8017c76:	f7ff fd6f 	bl	8017758 <xTaskCreateStatic>
 8017c7a:	4603      	mov	r3, r0
 8017c7c:	4a23      	ldr	r2, [pc, #140]	@ (8017d0c <vTaskStartScheduler+0xc8>)
 8017c7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8017c80:	4b22      	ldr	r3, [pc, #136]	@ (8017d0c <vTaskStartScheduler+0xc8>)
 8017c82:	681b      	ldr	r3, [r3, #0]
 8017c84:	2b00      	cmp	r3, #0
 8017c86:	d002      	beq.n	8017c8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8017c88:	2301      	movs	r3, #1
 8017c8a:	617b      	str	r3, [r7, #20]
 8017c8c:	e001      	b.n	8017c92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8017c8e:	2300      	movs	r3, #0
 8017c90:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8017c92:	697b      	ldr	r3, [r7, #20]
 8017c94:	2b01      	cmp	r3, #1
 8017c96:	d102      	bne.n	8017c9e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8017c98:	f000 fe4e 	bl	8018938 <xTimerCreateTimerTask>
 8017c9c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8017c9e:	697b      	ldr	r3, [r7, #20]
 8017ca0:	2b01      	cmp	r3, #1
 8017ca2:	d11b      	bne.n	8017cdc <vTaskStartScheduler+0x98>
	__asm volatile
 8017ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ca8:	f383 8811 	msr	BASEPRI, r3
 8017cac:	f3bf 8f6f 	isb	sy
 8017cb0:	f3bf 8f4f 	dsb	sy
 8017cb4:	613b      	str	r3, [r7, #16]
}
 8017cb6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017cb8:	4b15      	ldr	r3, [pc, #84]	@ (8017d10 <vTaskStartScheduler+0xcc>)
 8017cba:	681b      	ldr	r3, [r3, #0]
 8017cbc:	3358      	adds	r3, #88	@ 0x58
 8017cbe:	4a15      	ldr	r2, [pc, #84]	@ (8017d14 <vTaskStartScheduler+0xd0>)
 8017cc0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8017cc2:	4b15      	ldr	r3, [pc, #84]	@ (8017d18 <vTaskStartScheduler+0xd4>)
 8017cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8017cc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017cca:	4b14      	ldr	r3, [pc, #80]	@ (8017d1c <vTaskStartScheduler+0xd8>)
 8017ccc:	2201      	movs	r2, #1
 8017cce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017cd0:	4b13      	ldr	r3, [pc, #76]	@ (8017d20 <vTaskStartScheduler+0xdc>)
 8017cd2:	2200      	movs	r2, #0
 8017cd4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8017cd6:	f001 fa13 	bl	8019100 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017cda:	e00f      	b.n	8017cfc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017cdc:	697b      	ldr	r3, [r7, #20]
 8017cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017ce2:	d10b      	bne.n	8017cfc <vTaskStartScheduler+0xb8>
	__asm volatile
 8017ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ce8:	f383 8811 	msr	BASEPRI, r3
 8017cec:	f3bf 8f6f 	isb	sy
 8017cf0:	f3bf 8f4f 	dsb	sy
 8017cf4:	60fb      	str	r3, [r7, #12]
}
 8017cf6:	bf00      	nop
 8017cf8:	bf00      	nop
 8017cfa:	e7fd      	b.n	8017cf8 <vTaskStartScheduler+0xb4>
}
 8017cfc:	bf00      	nop
 8017cfe:	3718      	adds	r7, #24
 8017d00:	46bd      	mov	sp, r7
 8017d02:	bd80      	pop	{r7, pc}
 8017d04:	0801f184 	.word	0x0801f184
 8017d08:	0801839d 	.word	0x0801839d
 8017d0c:	24003f84 	.word	0x24003f84
 8017d10:	24003a8c 	.word	0x24003a8c
 8017d14:	24000020 	.word	0x24000020
 8017d18:	24003f80 	.word	0x24003f80
 8017d1c:	24003f6c 	.word	0x24003f6c
 8017d20:	24003f64 	.word	0x24003f64

08017d24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8017d24:	b480      	push	{r7}
 8017d26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8017d28:	4b04      	ldr	r3, [pc, #16]	@ (8017d3c <vTaskSuspendAll+0x18>)
 8017d2a:	681b      	ldr	r3, [r3, #0]
 8017d2c:	3301      	adds	r3, #1
 8017d2e:	4a03      	ldr	r2, [pc, #12]	@ (8017d3c <vTaskSuspendAll+0x18>)
 8017d30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8017d32:	bf00      	nop
 8017d34:	46bd      	mov	sp, r7
 8017d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d3a:	4770      	bx	lr
 8017d3c:	24003f88 	.word	0x24003f88

08017d40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017d40:	b580      	push	{r7, lr}
 8017d42:	b084      	sub	sp, #16
 8017d44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8017d46:	2300      	movs	r3, #0
 8017d48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017d4a:	2300      	movs	r3, #0
 8017d4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8017d4e:	4b42      	ldr	r3, [pc, #264]	@ (8017e58 <xTaskResumeAll+0x118>)
 8017d50:	681b      	ldr	r3, [r3, #0]
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d10b      	bne.n	8017d6e <xTaskResumeAll+0x2e>
	__asm volatile
 8017d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d5a:	f383 8811 	msr	BASEPRI, r3
 8017d5e:	f3bf 8f6f 	isb	sy
 8017d62:	f3bf 8f4f 	dsb	sy
 8017d66:	603b      	str	r3, [r7, #0]
}
 8017d68:	bf00      	nop
 8017d6a:	bf00      	nop
 8017d6c:	e7fd      	b.n	8017d6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8017d6e:	f001 fa6b 	bl	8019248 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8017d72:	4b39      	ldr	r3, [pc, #228]	@ (8017e58 <xTaskResumeAll+0x118>)
 8017d74:	681b      	ldr	r3, [r3, #0]
 8017d76:	3b01      	subs	r3, #1
 8017d78:	4a37      	ldr	r2, [pc, #220]	@ (8017e58 <xTaskResumeAll+0x118>)
 8017d7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017d7c:	4b36      	ldr	r3, [pc, #216]	@ (8017e58 <xTaskResumeAll+0x118>)
 8017d7e:	681b      	ldr	r3, [r3, #0]
 8017d80:	2b00      	cmp	r3, #0
 8017d82:	d162      	bne.n	8017e4a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8017d84:	4b35      	ldr	r3, [pc, #212]	@ (8017e5c <xTaskResumeAll+0x11c>)
 8017d86:	681b      	ldr	r3, [r3, #0]
 8017d88:	2b00      	cmp	r3, #0
 8017d8a:	d05e      	beq.n	8017e4a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017d8c:	e02f      	b.n	8017dee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017d8e:	4b34      	ldr	r3, [pc, #208]	@ (8017e60 <xTaskResumeAll+0x120>)
 8017d90:	68db      	ldr	r3, [r3, #12]
 8017d92:	68db      	ldr	r3, [r3, #12]
 8017d94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017d96:	68fb      	ldr	r3, [r7, #12]
 8017d98:	3318      	adds	r3, #24
 8017d9a:	4618      	mov	r0, r3
 8017d9c:	f7fe fd1a 	bl	80167d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017da0:	68fb      	ldr	r3, [r7, #12]
 8017da2:	3304      	adds	r3, #4
 8017da4:	4618      	mov	r0, r3
 8017da6:	f7fe fd15 	bl	80167d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017daa:	68fb      	ldr	r3, [r7, #12]
 8017dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017dae:	4b2d      	ldr	r3, [pc, #180]	@ (8017e64 <xTaskResumeAll+0x124>)
 8017db0:	681b      	ldr	r3, [r3, #0]
 8017db2:	429a      	cmp	r2, r3
 8017db4:	d903      	bls.n	8017dbe <xTaskResumeAll+0x7e>
 8017db6:	68fb      	ldr	r3, [r7, #12]
 8017db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017dba:	4a2a      	ldr	r2, [pc, #168]	@ (8017e64 <xTaskResumeAll+0x124>)
 8017dbc:	6013      	str	r3, [r2, #0]
 8017dbe:	68fb      	ldr	r3, [r7, #12]
 8017dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017dc2:	4613      	mov	r3, r2
 8017dc4:	009b      	lsls	r3, r3, #2
 8017dc6:	4413      	add	r3, r2
 8017dc8:	009b      	lsls	r3, r3, #2
 8017dca:	4a27      	ldr	r2, [pc, #156]	@ (8017e68 <xTaskResumeAll+0x128>)
 8017dcc:	441a      	add	r2, r3
 8017dce:	68fb      	ldr	r3, [r7, #12]
 8017dd0:	3304      	adds	r3, #4
 8017dd2:	4619      	mov	r1, r3
 8017dd4:	4610      	mov	r0, r2
 8017dd6:	f7fe fca0 	bl	801671a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017dda:	68fb      	ldr	r3, [r7, #12]
 8017ddc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017dde:	4b23      	ldr	r3, [pc, #140]	@ (8017e6c <xTaskResumeAll+0x12c>)
 8017de0:	681b      	ldr	r3, [r3, #0]
 8017de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017de4:	429a      	cmp	r2, r3
 8017de6:	d302      	bcc.n	8017dee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8017de8:	4b21      	ldr	r3, [pc, #132]	@ (8017e70 <xTaskResumeAll+0x130>)
 8017dea:	2201      	movs	r2, #1
 8017dec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017dee:	4b1c      	ldr	r3, [pc, #112]	@ (8017e60 <xTaskResumeAll+0x120>)
 8017df0:	681b      	ldr	r3, [r3, #0]
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	d1cb      	bne.n	8017d8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8017df6:	68fb      	ldr	r3, [r7, #12]
 8017df8:	2b00      	cmp	r3, #0
 8017dfa:	d001      	beq.n	8017e00 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017dfc:	f000 fb8a 	bl	8018514 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8017e00:	4b1c      	ldr	r3, [pc, #112]	@ (8017e74 <xTaskResumeAll+0x134>)
 8017e02:	681b      	ldr	r3, [r3, #0]
 8017e04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8017e06:	687b      	ldr	r3, [r7, #4]
 8017e08:	2b00      	cmp	r3, #0
 8017e0a:	d010      	beq.n	8017e2e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017e0c:	f000 f846 	bl	8017e9c <xTaskIncrementTick>
 8017e10:	4603      	mov	r3, r0
 8017e12:	2b00      	cmp	r3, #0
 8017e14:	d002      	beq.n	8017e1c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8017e16:	4b16      	ldr	r3, [pc, #88]	@ (8017e70 <xTaskResumeAll+0x130>)
 8017e18:	2201      	movs	r2, #1
 8017e1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8017e1c:	687b      	ldr	r3, [r7, #4]
 8017e1e:	3b01      	subs	r3, #1
 8017e20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8017e22:	687b      	ldr	r3, [r7, #4]
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	d1f1      	bne.n	8017e0c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8017e28:	4b12      	ldr	r3, [pc, #72]	@ (8017e74 <xTaskResumeAll+0x134>)
 8017e2a:	2200      	movs	r2, #0
 8017e2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017e2e:	4b10      	ldr	r3, [pc, #64]	@ (8017e70 <xTaskResumeAll+0x130>)
 8017e30:	681b      	ldr	r3, [r3, #0]
 8017e32:	2b00      	cmp	r3, #0
 8017e34:	d009      	beq.n	8017e4a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8017e36:	2301      	movs	r3, #1
 8017e38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8017e78 <xTaskResumeAll+0x138>)
 8017e3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017e40:	601a      	str	r2, [r3, #0]
 8017e42:	f3bf 8f4f 	dsb	sy
 8017e46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017e4a:	f001 fa2f 	bl	80192ac <vPortExitCritical>

	return xAlreadyYielded;
 8017e4e:	68bb      	ldr	r3, [r7, #8]
}
 8017e50:	4618      	mov	r0, r3
 8017e52:	3710      	adds	r7, #16
 8017e54:	46bd      	mov	sp, r7
 8017e56:	bd80      	pop	{r7, pc}
 8017e58:	24003f88 	.word	0x24003f88
 8017e5c:	24003f60 	.word	0x24003f60
 8017e60:	24003f20 	.word	0x24003f20
 8017e64:	24003f68 	.word	0x24003f68
 8017e68:	24003a90 	.word	0x24003a90
 8017e6c:	24003a8c 	.word	0x24003a8c
 8017e70:	24003f74 	.word	0x24003f74
 8017e74:	24003f70 	.word	0x24003f70
 8017e78:	e000ed04 	.word	0xe000ed04

08017e7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8017e7c:	b480      	push	{r7}
 8017e7e:	b083      	sub	sp, #12
 8017e80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8017e82:	4b05      	ldr	r3, [pc, #20]	@ (8017e98 <xTaskGetTickCount+0x1c>)
 8017e84:	681b      	ldr	r3, [r3, #0]
 8017e86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8017e88:	687b      	ldr	r3, [r7, #4]
}
 8017e8a:	4618      	mov	r0, r3
 8017e8c:	370c      	adds	r7, #12
 8017e8e:	46bd      	mov	sp, r7
 8017e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e94:	4770      	bx	lr
 8017e96:	bf00      	nop
 8017e98:	24003f64 	.word	0x24003f64

08017e9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017e9c:	b580      	push	{r7, lr}
 8017e9e:	b086      	sub	sp, #24
 8017ea0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017ea6:	4b4f      	ldr	r3, [pc, #316]	@ (8017fe4 <xTaskIncrementTick+0x148>)
 8017ea8:	681b      	ldr	r3, [r3, #0]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	f040 8090 	bne.w	8017fd0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017eb0:	4b4d      	ldr	r3, [pc, #308]	@ (8017fe8 <xTaskIncrementTick+0x14c>)
 8017eb2:	681b      	ldr	r3, [r3, #0]
 8017eb4:	3301      	adds	r3, #1
 8017eb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8017eb8:	4a4b      	ldr	r2, [pc, #300]	@ (8017fe8 <xTaskIncrementTick+0x14c>)
 8017eba:	693b      	ldr	r3, [r7, #16]
 8017ebc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017ebe:	693b      	ldr	r3, [r7, #16]
 8017ec0:	2b00      	cmp	r3, #0
 8017ec2:	d121      	bne.n	8017f08 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8017ec4:	4b49      	ldr	r3, [pc, #292]	@ (8017fec <xTaskIncrementTick+0x150>)
 8017ec6:	681b      	ldr	r3, [r3, #0]
 8017ec8:	681b      	ldr	r3, [r3, #0]
 8017eca:	2b00      	cmp	r3, #0
 8017ecc:	d00b      	beq.n	8017ee6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8017ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ed2:	f383 8811 	msr	BASEPRI, r3
 8017ed6:	f3bf 8f6f 	isb	sy
 8017eda:	f3bf 8f4f 	dsb	sy
 8017ede:	603b      	str	r3, [r7, #0]
}
 8017ee0:	bf00      	nop
 8017ee2:	bf00      	nop
 8017ee4:	e7fd      	b.n	8017ee2 <xTaskIncrementTick+0x46>
 8017ee6:	4b41      	ldr	r3, [pc, #260]	@ (8017fec <xTaskIncrementTick+0x150>)
 8017ee8:	681b      	ldr	r3, [r3, #0]
 8017eea:	60fb      	str	r3, [r7, #12]
 8017eec:	4b40      	ldr	r3, [pc, #256]	@ (8017ff0 <xTaskIncrementTick+0x154>)
 8017eee:	681b      	ldr	r3, [r3, #0]
 8017ef0:	4a3e      	ldr	r2, [pc, #248]	@ (8017fec <xTaskIncrementTick+0x150>)
 8017ef2:	6013      	str	r3, [r2, #0]
 8017ef4:	4a3e      	ldr	r2, [pc, #248]	@ (8017ff0 <xTaskIncrementTick+0x154>)
 8017ef6:	68fb      	ldr	r3, [r7, #12]
 8017ef8:	6013      	str	r3, [r2, #0]
 8017efa:	4b3e      	ldr	r3, [pc, #248]	@ (8017ff4 <xTaskIncrementTick+0x158>)
 8017efc:	681b      	ldr	r3, [r3, #0]
 8017efe:	3301      	adds	r3, #1
 8017f00:	4a3c      	ldr	r2, [pc, #240]	@ (8017ff4 <xTaskIncrementTick+0x158>)
 8017f02:	6013      	str	r3, [r2, #0]
 8017f04:	f000 fb06 	bl	8018514 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8017f08:	4b3b      	ldr	r3, [pc, #236]	@ (8017ff8 <xTaskIncrementTick+0x15c>)
 8017f0a:	681b      	ldr	r3, [r3, #0]
 8017f0c:	693a      	ldr	r2, [r7, #16]
 8017f0e:	429a      	cmp	r2, r3
 8017f10:	d349      	bcc.n	8017fa6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017f12:	4b36      	ldr	r3, [pc, #216]	@ (8017fec <xTaskIncrementTick+0x150>)
 8017f14:	681b      	ldr	r3, [r3, #0]
 8017f16:	681b      	ldr	r3, [r3, #0]
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d104      	bne.n	8017f26 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017f1c:	4b36      	ldr	r3, [pc, #216]	@ (8017ff8 <xTaskIncrementTick+0x15c>)
 8017f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8017f22:	601a      	str	r2, [r3, #0]
					break;
 8017f24:	e03f      	b.n	8017fa6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017f26:	4b31      	ldr	r3, [pc, #196]	@ (8017fec <xTaskIncrementTick+0x150>)
 8017f28:	681b      	ldr	r3, [r3, #0]
 8017f2a:	68db      	ldr	r3, [r3, #12]
 8017f2c:	68db      	ldr	r3, [r3, #12]
 8017f2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017f30:	68bb      	ldr	r3, [r7, #8]
 8017f32:	685b      	ldr	r3, [r3, #4]
 8017f34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8017f36:	693a      	ldr	r2, [r7, #16]
 8017f38:	687b      	ldr	r3, [r7, #4]
 8017f3a:	429a      	cmp	r2, r3
 8017f3c:	d203      	bcs.n	8017f46 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017f3e:	4a2e      	ldr	r2, [pc, #184]	@ (8017ff8 <xTaskIncrementTick+0x15c>)
 8017f40:	687b      	ldr	r3, [r7, #4]
 8017f42:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8017f44:	e02f      	b.n	8017fa6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017f46:	68bb      	ldr	r3, [r7, #8]
 8017f48:	3304      	adds	r3, #4
 8017f4a:	4618      	mov	r0, r3
 8017f4c:	f7fe fc42 	bl	80167d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017f50:	68bb      	ldr	r3, [r7, #8]
 8017f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017f54:	2b00      	cmp	r3, #0
 8017f56:	d004      	beq.n	8017f62 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017f58:	68bb      	ldr	r3, [r7, #8]
 8017f5a:	3318      	adds	r3, #24
 8017f5c:	4618      	mov	r0, r3
 8017f5e:	f7fe fc39 	bl	80167d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8017f62:	68bb      	ldr	r3, [r7, #8]
 8017f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f66:	4b25      	ldr	r3, [pc, #148]	@ (8017ffc <xTaskIncrementTick+0x160>)
 8017f68:	681b      	ldr	r3, [r3, #0]
 8017f6a:	429a      	cmp	r2, r3
 8017f6c:	d903      	bls.n	8017f76 <xTaskIncrementTick+0xda>
 8017f6e:	68bb      	ldr	r3, [r7, #8]
 8017f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017f72:	4a22      	ldr	r2, [pc, #136]	@ (8017ffc <xTaskIncrementTick+0x160>)
 8017f74:	6013      	str	r3, [r2, #0]
 8017f76:	68bb      	ldr	r3, [r7, #8]
 8017f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f7a:	4613      	mov	r3, r2
 8017f7c:	009b      	lsls	r3, r3, #2
 8017f7e:	4413      	add	r3, r2
 8017f80:	009b      	lsls	r3, r3, #2
 8017f82:	4a1f      	ldr	r2, [pc, #124]	@ (8018000 <xTaskIncrementTick+0x164>)
 8017f84:	441a      	add	r2, r3
 8017f86:	68bb      	ldr	r3, [r7, #8]
 8017f88:	3304      	adds	r3, #4
 8017f8a:	4619      	mov	r1, r3
 8017f8c:	4610      	mov	r0, r2
 8017f8e:	f7fe fbc4 	bl	801671a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017f92:	68bb      	ldr	r3, [r7, #8]
 8017f94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017f96:	4b1b      	ldr	r3, [pc, #108]	@ (8018004 <xTaskIncrementTick+0x168>)
 8017f98:	681b      	ldr	r3, [r3, #0]
 8017f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017f9c:	429a      	cmp	r2, r3
 8017f9e:	d3b8      	bcc.n	8017f12 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8017fa0:	2301      	movs	r3, #1
 8017fa2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017fa4:	e7b5      	b.n	8017f12 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8017fa6:	4b17      	ldr	r3, [pc, #92]	@ (8018004 <xTaskIncrementTick+0x168>)
 8017fa8:	681b      	ldr	r3, [r3, #0]
 8017faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017fac:	4914      	ldr	r1, [pc, #80]	@ (8018000 <xTaskIncrementTick+0x164>)
 8017fae:	4613      	mov	r3, r2
 8017fb0:	009b      	lsls	r3, r3, #2
 8017fb2:	4413      	add	r3, r2
 8017fb4:	009b      	lsls	r3, r3, #2
 8017fb6:	440b      	add	r3, r1
 8017fb8:	681b      	ldr	r3, [r3, #0]
 8017fba:	2b01      	cmp	r3, #1
 8017fbc:	d901      	bls.n	8017fc2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8017fbe:	2301      	movs	r3, #1
 8017fc0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8017fc2:	4b11      	ldr	r3, [pc, #68]	@ (8018008 <xTaskIncrementTick+0x16c>)
 8017fc4:	681b      	ldr	r3, [r3, #0]
 8017fc6:	2b00      	cmp	r3, #0
 8017fc8:	d007      	beq.n	8017fda <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8017fca:	2301      	movs	r3, #1
 8017fcc:	617b      	str	r3, [r7, #20]
 8017fce:	e004      	b.n	8017fda <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8017fd0:	4b0e      	ldr	r3, [pc, #56]	@ (801800c <xTaskIncrementTick+0x170>)
 8017fd2:	681b      	ldr	r3, [r3, #0]
 8017fd4:	3301      	adds	r3, #1
 8017fd6:	4a0d      	ldr	r2, [pc, #52]	@ (801800c <xTaskIncrementTick+0x170>)
 8017fd8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8017fda:	697b      	ldr	r3, [r7, #20]
}
 8017fdc:	4618      	mov	r0, r3
 8017fde:	3718      	adds	r7, #24
 8017fe0:	46bd      	mov	sp, r7
 8017fe2:	bd80      	pop	{r7, pc}
 8017fe4:	24003f88 	.word	0x24003f88
 8017fe8:	24003f64 	.word	0x24003f64
 8017fec:	24003f18 	.word	0x24003f18
 8017ff0:	24003f1c 	.word	0x24003f1c
 8017ff4:	24003f78 	.word	0x24003f78
 8017ff8:	24003f80 	.word	0x24003f80
 8017ffc:	24003f68 	.word	0x24003f68
 8018000:	24003a90 	.word	0x24003a90
 8018004:	24003a8c 	.word	0x24003a8c
 8018008:	24003f74 	.word	0x24003f74
 801800c:	24003f70 	.word	0x24003f70

08018010 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8018010:	b580      	push	{r7, lr}
 8018012:	b086      	sub	sp, #24
 8018014:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8018016:	4b3d      	ldr	r3, [pc, #244]	@ (801810c <vTaskSwitchContext+0xfc>)
 8018018:	681b      	ldr	r3, [r3, #0]
 801801a:	2b00      	cmp	r3, #0
 801801c:	d003      	beq.n	8018026 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801801e:	4b3c      	ldr	r3, [pc, #240]	@ (8018110 <vTaskSwitchContext+0x100>)
 8018020:	2201      	movs	r2, #1
 8018022:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8018024:	e06e      	b.n	8018104 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8018026:	4b3a      	ldr	r3, [pc, #232]	@ (8018110 <vTaskSwitchContext+0x100>)
 8018028:	2200      	movs	r2, #0
 801802a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801802c:	4b39      	ldr	r3, [pc, #228]	@ (8018114 <vTaskSwitchContext+0x104>)
 801802e:	681b      	ldr	r3, [r3, #0]
 8018030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018032:	613b      	str	r3, [r7, #16]
 8018034:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8018038:	60fb      	str	r3, [r7, #12]
 801803a:	693b      	ldr	r3, [r7, #16]
 801803c:	681b      	ldr	r3, [r3, #0]
 801803e:	68fa      	ldr	r2, [r7, #12]
 8018040:	429a      	cmp	r2, r3
 8018042:	d111      	bne.n	8018068 <vTaskSwitchContext+0x58>
 8018044:	693b      	ldr	r3, [r7, #16]
 8018046:	3304      	adds	r3, #4
 8018048:	681b      	ldr	r3, [r3, #0]
 801804a:	68fa      	ldr	r2, [r7, #12]
 801804c:	429a      	cmp	r2, r3
 801804e:	d10b      	bne.n	8018068 <vTaskSwitchContext+0x58>
 8018050:	693b      	ldr	r3, [r7, #16]
 8018052:	3308      	adds	r3, #8
 8018054:	681b      	ldr	r3, [r3, #0]
 8018056:	68fa      	ldr	r2, [r7, #12]
 8018058:	429a      	cmp	r2, r3
 801805a:	d105      	bne.n	8018068 <vTaskSwitchContext+0x58>
 801805c:	693b      	ldr	r3, [r7, #16]
 801805e:	330c      	adds	r3, #12
 8018060:	681b      	ldr	r3, [r3, #0]
 8018062:	68fa      	ldr	r2, [r7, #12]
 8018064:	429a      	cmp	r2, r3
 8018066:	d008      	beq.n	801807a <vTaskSwitchContext+0x6a>
 8018068:	4b2a      	ldr	r3, [pc, #168]	@ (8018114 <vTaskSwitchContext+0x104>)
 801806a:	681a      	ldr	r2, [r3, #0]
 801806c:	4b29      	ldr	r3, [pc, #164]	@ (8018114 <vTaskSwitchContext+0x104>)
 801806e:	681b      	ldr	r3, [r3, #0]
 8018070:	3334      	adds	r3, #52	@ 0x34
 8018072:	4619      	mov	r1, r3
 8018074:	4610      	mov	r0, r2
 8018076:	f7ea fa19 	bl	80024ac <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801807a:	4b27      	ldr	r3, [pc, #156]	@ (8018118 <vTaskSwitchContext+0x108>)
 801807c:	681b      	ldr	r3, [r3, #0]
 801807e:	617b      	str	r3, [r7, #20]
 8018080:	e011      	b.n	80180a6 <vTaskSwitchContext+0x96>
 8018082:	697b      	ldr	r3, [r7, #20]
 8018084:	2b00      	cmp	r3, #0
 8018086:	d10b      	bne.n	80180a0 <vTaskSwitchContext+0x90>
	__asm volatile
 8018088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801808c:	f383 8811 	msr	BASEPRI, r3
 8018090:	f3bf 8f6f 	isb	sy
 8018094:	f3bf 8f4f 	dsb	sy
 8018098:	607b      	str	r3, [r7, #4]
}
 801809a:	bf00      	nop
 801809c:	bf00      	nop
 801809e:	e7fd      	b.n	801809c <vTaskSwitchContext+0x8c>
 80180a0:	697b      	ldr	r3, [r7, #20]
 80180a2:	3b01      	subs	r3, #1
 80180a4:	617b      	str	r3, [r7, #20]
 80180a6:	491d      	ldr	r1, [pc, #116]	@ (801811c <vTaskSwitchContext+0x10c>)
 80180a8:	697a      	ldr	r2, [r7, #20]
 80180aa:	4613      	mov	r3, r2
 80180ac:	009b      	lsls	r3, r3, #2
 80180ae:	4413      	add	r3, r2
 80180b0:	009b      	lsls	r3, r3, #2
 80180b2:	440b      	add	r3, r1
 80180b4:	681b      	ldr	r3, [r3, #0]
 80180b6:	2b00      	cmp	r3, #0
 80180b8:	d0e3      	beq.n	8018082 <vTaskSwitchContext+0x72>
 80180ba:	697a      	ldr	r2, [r7, #20]
 80180bc:	4613      	mov	r3, r2
 80180be:	009b      	lsls	r3, r3, #2
 80180c0:	4413      	add	r3, r2
 80180c2:	009b      	lsls	r3, r3, #2
 80180c4:	4a15      	ldr	r2, [pc, #84]	@ (801811c <vTaskSwitchContext+0x10c>)
 80180c6:	4413      	add	r3, r2
 80180c8:	60bb      	str	r3, [r7, #8]
 80180ca:	68bb      	ldr	r3, [r7, #8]
 80180cc:	685b      	ldr	r3, [r3, #4]
 80180ce:	685a      	ldr	r2, [r3, #4]
 80180d0:	68bb      	ldr	r3, [r7, #8]
 80180d2:	605a      	str	r2, [r3, #4]
 80180d4:	68bb      	ldr	r3, [r7, #8]
 80180d6:	685a      	ldr	r2, [r3, #4]
 80180d8:	68bb      	ldr	r3, [r7, #8]
 80180da:	3308      	adds	r3, #8
 80180dc:	429a      	cmp	r2, r3
 80180de:	d104      	bne.n	80180ea <vTaskSwitchContext+0xda>
 80180e0:	68bb      	ldr	r3, [r7, #8]
 80180e2:	685b      	ldr	r3, [r3, #4]
 80180e4:	685a      	ldr	r2, [r3, #4]
 80180e6:	68bb      	ldr	r3, [r7, #8]
 80180e8:	605a      	str	r2, [r3, #4]
 80180ea:	68bb      	ldr	r3, [r7, #8]
 80180ec:	685b      	ldr	r3, [r3, #4]
 80180ee:	68db      	ldr	r3, [r3, #12]
 80180f0:	4a08      	ldr	r2, [pc, #32]	@ (8018114 <vTaskSwitchContext+0x104>)
 80180f2:	6013      	str	r3, [r2, #0]
 80180f4:	4a08      	ldr	r2, [pc, #32]	@ (8018118 <vTaskSwitchContext+0x108>)
 80180f6:	697b      	ldr	r3, [r7, #20]
 80180f8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80180fa:	4b06      	ldr	r3, [pc, #24]	@ (8018114 <vTaskSwitchContext+0x104>)
 80180fc:	681b      	ldr	r3, [r3, #0]
 80180fe:	3358      	adds	r3, #88	@ 0x58
 8018100:	4a07      	ldr	r2, [pc, #28]	@ (8018120 <vTaskSwitchContext+0x110>)
 8018102:	6013      	str	r3, [r2, #0]
}
 8018104:	bf00      	nop
 8018106:	3718      	adds	r7, #24
 8018108:	46bd      	mov	sp, r7
 801810a:	bd80      	pop	{r7, pc}
 801810c:	24003f88 	.word	0x24003f88
 8018110:	24003f74 	.word	0x24003f74
 8018114:	24003a8c 	.word	0x24003a8c
 8018118:	24003f68 	.word	0x24003f68
 801811c:	24003a90 	.word	0x24003a90
 8018120:	24000020 	.word	0x24000020

08018124 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8018124:	b580      	push	{r7, lr}
 8018126:	b084      	sub	sp, #16
 8018128:	af00      	add	r7, sp, #0
 801812a:	6078      	str	r0, [r7, #4]
 801812c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801812e:	687b      	ldr	r3, [r7, #4]
 8018130:	2b00      	cmp	r3, #0
 8018132:	d10b      	bne.n	801814c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8018134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018138:	f383 8811 	msr	BASEPRI, r3
 801813c:	f3bf 8f6f 	isb	sy
 8018140:	f3bf 8f4f 	dsb	sy
 8018144:	60fb      	str	r3, [r7, #12]
}
 8018146:	bf00      	nop
 8018148:	bf00      	nop
 801814a:	e7fd      	b.n	8018148 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801814c:	4b07      	ldr	r3, [pc, #28]	@ (801816c <vTaskPlaceOnEventList+0x48>)
 801814e:	681b      	ldr	r3, [r3, #0]
 8018150:	3318      	adds	r3, #24
 8018152:	4619      	mov	r1, r3
 8018154:	6878      	ldr	r0, [r7, #4]
 8018156:	f7fe fb04 	bl	8016762 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801815a:	2101      	movs	r1, #1
 801815c:	6838      	ldr	r0, [r7, #0]
 801815e:	f000 fb97 	bl	8018890 <prvAddCurrentTaskToDelayedList>
}
 8018162:	bf00      	nop
 8018164:	3710      	adds	r7, #16
 8018166:	46bd      	mov	sp, r7
 8018168:	bd80      	pop	{r7, pc}
 801816a:	bf00      	nop
 801816c:	24003a8c 	.word	0x24003a8c

08018170 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8018170:	b580      	push	{r7, lr}
 8018172:	b086      	sub	sp, #24
 8018174:	af00      	add	r7, sp, #0
 8018176:	60f8      	str	r0, [r7, #12]
 8018178:	60b9      	str	r1, [r7, #8]
 801817a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	2b00      	cmp	r3, #0
 8018180:	d10b      	bne.n	801819a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8018182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018186:	f383 8811 	msr	BASEPRI, r3
 801818a:	f3bf 8f6f 	isb	sy
 801818e:	f3bf 8f4f 	dsb	sy
 8018192:	617b      	str	r3, [r7, #20]
}
 8018194:	bf00      	nop
 8018196:	bf00      	nop
 8018198:	e7fd      	b.n	8018196 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801819a:	4b0a      	ldr	r3, [pc, #40]	@ (80181c4 <vTaskPlaceOnEventListRestricted+0x54>)
 801819c:	681b      	ldr	r3, [r3, #0]
 801819e:	3318      	adds	r3, #24
 80181a0:	4619      	mov	r1, r3
 80181a2:	68f8      	ldr	r0, [r7, #12]
 80181a4:	f7fe fab9 	bl	801671a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80181a8:	687b      	ldr	r3, [r7, #4]
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d002      	beq.n	80181b4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80181ae:	f04f 33ff 	mov.w	r3, #4294967295
 80181b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80181b4:	6879      	ldr	r1, [r7, #4]
 80181b6:	68b8      	ldr	r0, [r7, #8]
 80181b8:	f000 fb6a 	bl	8018890 <prvAddCurrentTaskToDelayedList>
	}
 80181bc:	bf00      	nop
 80181be:	3718      	adds	r7, #24
 80181c0:	46bd      	mov	sp, r7
 80181c2:	bd80      	pop	{r7, pc}
 80181c4:	24003a8c 	.word	0x24003a8c

080181c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80181c8:	b580      	push	{r7, lr}
 80181ca:	b086      	sub	sp, #24
 80181cc:	af00      	add	r7, sp, #0
 80181ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	68db      	ldr	r3, [r3, #12]
 80181d4:	68db      	ldr	r3, [r3, #12]
 80181d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80181d8:	693b      	ldr	r3, [r7, #16]
 80181da:	2b00      	cmp	r3, #0
 80181dc:	d10b      	bne.n	80181f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80181de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80181e2:	f383 8811 	msr	BASEPRI, r3
 80181e6:	f3bf 8f6f 	isb	sy
 80181ea:	f3bf 8f4f 	dsb	sy
 80181ee:	60fb      	str	r3, [r7, #12]
}
 80181f0:	bf00      	nop
 80181f2:	bf00      	nop
 80181f4:	e7fd      	b.n	80181f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80181f6:	693b      	ldr	r3, [r7, #16]
 80181f8:	3318      	adds	r3, #24
 80181fa:	4618      	mov	r0, r3
 80181fc:	f7fe faea 	bl	80167d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018200:	4b1d      	ldr	r3, [pc, #116]	@ (8018278 <xTaskRemoveFromEventList+0xb0>)
 8018202:	681b      	ldr	r3, [r3, #0]
 8018204:	2b00      	cmp	r3, #0
 8018206:	d11d      	bne.n	8018244 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8018208:	693b      	ldr	r3, [r7, #16]
 801820a:	3304      	adds	r3, #4
 801820c:	4618      	mov	r0, r3
 801820e:	f7fe fae1 	bl	80167d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8018212:	693b      	ldr	r3, [r7, #16]
 8018214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018216:	4b19      	ldr	r3, [pc, #100]	@ (801827c <xTaskRemoveFromEventList+0xb4>)
 8018218:	681b      	ldr	r3, [r3, #0]
 801821a:	429a      	cmp	r2, r3
 801821c:	d903      	bls.n	8018226 <xTaskRemoveFromEventList+0x5e>
 801821e:	693b      	ldr	r3, [r7, #16]
 8018220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018222:	4a16      	ldr	r2, [pc, #88]	@ (801827c <xTaskRemoveFromEventList+0xb4>)
 8018224:	6013      	str	r3, [r2, #0]
 8018226:	693b      	ldr	r3, [r7, #16]
 8018228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801822a:	4613      	mov	r3, r2
 801822c:	009b      	lsls	r3, r3, #2
 801822e:	4413      	add	r3, r2
 8018230:	009b      	lsls	r3, r3, #2
 8018232:	4a13      	ldr	r2, [pc, #76]	@ (8018280 <xTaskRemoveFromEventList+0xb8>)
 8018234:	441a      	add	r2, r3
 8018236:	693b      	ldr	r3, [r7, #16]
 8018238:	3304      	adds	r3, #4
 801823a:	4619      	mov	r1, r3
 801823c:	4610      	mov	r0, r2
 801823e:	f7fe fa6c 	bl	801671a <vListInsertEnd>
 8018242:	e005      	b.n	8018250 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8018244:	693b      	ldr	r3, [r7, #16]
 8018246:	3318      	adds	r3, #24
 8018248:	4619      	mov	r1, r3
 801824a:	480e      	ldr	r0, [pc, #56]	@ (8018284 <xTaskRemoveFromEventList+0xbc>)
 801824c:	f7fe fa65 	bl	801671a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8018250:	693b      	ldr	r3, [r7, #16]
 8018252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018254:	4b0c      	ldr	r3, [pc, #48]	@ (8018288 <xTaskRemoveFromEventList+0xc0>)
 8018256:	681b      	ldr	r3, [r3, #0]
 8018258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801825a:	429a      	cmp	r2, r3
 801825c:	d905      	bls.n	801826a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801825e:	2301      	movs	r3, #1
 8018260:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8018262:	4b0a      	ldr	r3, [pc, #40]	@ (801828c <xTaskRemoveFromEventList+0xc4>)
 8018264:	2201      	movs	r2, #1
 8018266:	601a      	str	r2, [r3, #0]
 8018268:	e001      	b.n	801826e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801826a:	2300      	movs	r3, #0
 801826c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801826e:	697b      	ldr	r3, [r7, #20]
}
 8018270:	4618      	mov	r0, r3
 8018272:	3718      	adds	r7, #24
 8018274:	46bd      	mov	sp, r7
 8018276:	bd80      	pop	{r7, pc}
 8018278:	24003f88 	.word	0x24003f88
 801827c:	24003f68 	.word	0x24003f68
 8018280:	24003a90 	.word	0x24003a90
 8018284:	24003f20 	.word	0x24003f20
 8018288:	24003a8c 	.word	0x24003a8c
 801828c:	24003f74 	.word	0x24003f74

08018290 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8018290:	b480      	push	{r7}
 8018292:	b083      	sub	sp, #12
 8018294:	af00      	add	r7, sp, #0
 8018296:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8018298:	4b06      	ldr	r3, [pc, #24]	@ (80182b4 <vTaskInternalSetTimeOutState+0x24>)
 801829a:	681a      	ldr	r2, [r3, #0]
 801829c:	687b      	ldr	r3, [r7, #4]
 801829e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80182a0:	4b05      	ldr	r3, [pc, #20]	@ (80182b8 <vTaskInternalSetTimeOutState+0x28>)
 80182a2:	681a      	ldr	r2, [r3, #0]
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	605a      	str	r2, [r3, #4]
}
 80182a8:	bf00      	nop
 80182aa:	370c      	adds	r7, #12
 80182ac:	46bd      	mov	sp, r7
 80182ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182b2:	4770      	bx	lr
 80182b4:	24003f78 	.word	0x24003f78
 80182b8:	24003f64 	.word	0x24003f64

080182bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80182bc:	b580      	push	{r7, lr}
 80182be:	b088      	sub	sp, #32
 80182c0:	af00      	add	r7, sp, #0
 80182c2:	6078      	str	r0, [r7, #4]
 80182c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80182c6:	687b      	ldr	r3, [r7, #4]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d10b      	bne.n	80182e4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80182cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80182d0:	f383 8811 	msr	BASEPRI, r3
 80182d4:	f3bf 8f6f 	isb	sy
 80182d8:	f3bf 8f4f 	dsb	sy
 80182dc:	613b      	str	r3, [r7, #16]
}
 80182de:	bf00      	nop
 80182e0:	bf00      	nop
 80182e2:	e7fd      	b.n	80182e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80182e4:	683b      	ldr	r3, [r7, #0]
 80182e6:	2b00      	cmp	r3, #0
 80182e8:	d10b      	bne.n	8018302 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80182ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80182ee:	f383 8811 	msr	BASEPRI, r3
 80182f2:	f3bf 8f6f 	isb	sy
 80182f6:	f3bf 8f4f 	dsb	sy
 80182fa:	60fb      	str	r3, [r7, #12]
}
 80182fc:	bf00      	nop
 80182fe:	bf00      	nop
 8018300:	e7fd      	b.n	80182fe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8018302:	f000 ffa1 	bl	8019248 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8018306:	4b1d      	ldr	r3, [pc, #116]	@ (801837c <xTaskCheckForTimeOut+0xc0>)
 8018308:	681b      	ldr	r3, [r3, #0]
 801830a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801830c:	687b      	ldr	r3, [r7, #4]
 801830e:	685b      	ldr	r3, [r3, #4]
 8018310:	69ba      	ldr	r2, [r7, #24]
 8018312:	1ad3      	subs	r3, r2, r3
 8018314:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8018316:	683b      	ldr	r3, [r7, #0]
 8018318:	681b      	ldr	r3, [r3, #0]
 801831a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801831e:	d102      	bne.n	8018326 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8018320:	2300      	movs	r3, #0
 8018322:	61fb      	str	r3, [r7, #28]
 8018324:	e023      	b.n	801836e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8018326:	687b      	ldr	r3, [r7, #4]
 8018328:	681a      	ldr	r2, [r3, #0]
 801832a:	4b15      	ldr	r3, [pc, #84]	@ (8018380 <xTaskCheckForTimeOut+0xc4>)
 801832c:	681b      	ldr	r3, [r3, #0]
 801832e:	429a      	cmp	r2, r3
 8018330:	d007      	beq.n	8018342 <xTaskCheckForTimeOut+0x86>
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	685b      	ldr	r3, [r3, #4]
 8018336:	69ba      	ldr	r2, [r7, #24]
 8018338:	429a      	cmp	r2, r3
 801833a:	d302      	bcc.n	8018342 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801833c:	2301      	movs	r3, #1
 801833e:	61fb      	str	r3, [r7, #28]
 8018340:	e015      	b.n	801836e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8018342:	683b      	ldr	r3, [r7, #0]
 8018344:	681b      	ldr	r3, [r3, #0]
 8018346:	697a      	ldr	r2, [r7, #20]
 8018348:	429a      	cmp	r2, r3
 801834a:	d20b      	bcs.n	8018364 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801834c:	683b      	ldr	r3, [r7, #0]
 801834e:	681a      	ldr	r2, [r3, #0]
 8018350:	697b      	ldr	r3, [r7, #20]
 8018352:	1ad2      	subs	r2, r2, r3
 8018354:	683b      	ldr	r3, [r7, #0]
 8018356:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8018358:	6878      	ldr	r0, [r7, #4]
 801835a:	f7ff ff99 	bl	8018290 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801835e:	2300      	movs	r3, #0
 8018360:	61fb      	str	r3, [r7, #28]
 8018362:	e004      	b.n	801836e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8018364:	683b      	ldr	r3, [r7, #0]
 8018366:	2200      	movs	r2, #0
 8018368:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801836a:	2301      	movs	r3, #1
 801836c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801836e:	f000 ff9d 	bl	80192ac <vPortExitCritical>

	return xReturn;
 8018372:	69fb      	ldr	r3, [r7, #28]
}
 8018374:	4618      	mov	r0, r3
 8018376:	3720      	adds	r7, #32
 8018378:	46bd      	mov	sp, r7
 801837a:	bd80      	pop	{r7, pc}
 801837c:	24003f64 	.word	0x24003f64
 8018380:	24003f78 	.word	0x24003f78

08018384 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8018384:	b480      	push	{r7}
 8018386:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8018388:	4b03      	ldr	r3, [pc, #12]	@ (8018398 <vTaskMissedYield+0x14>)
 801838a:	2201      	movs	r2, #1
 801838c:	601a      	str	r2, [r3, #0]
}
 801838e:	bf00      	nop
 8018390:	46bd      	mov	sp, r7
 8018392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018396:	4770      	bx	lr
 8018398:	24003f74 	.word	0x24003f74

0801839c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801839c:	b580      	push	{r7, lr}
 801839e:	b082      	sub	sp, #8
 80183a0:	af00      	add	r7, sp, #0
 80183a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80183a4:	f000 f852 	bl	801844c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80183a8:	4b06      	ldr	r3, [pc, #24]	@ (80183c4 <prvIdleTask+0x28>)
 80183aa:	681b      	ldr	r3, [r3, #0]
 80183ac:	2b01      	cmp	r3, #1
 80183ae:	d9f9      	bls.n	80183a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80183b0:	4b05      	ldr	r3, [pc, #20]	@ (80183c8 <prvIdleTask+0x2c>)
 80183b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80183b6:	601a      	str	r2, [r3, #0]
 80183b8:	f3bf 8f4f 	dsb	sy
 80183bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80183c0:	e7f0      	b.n	80183a4 <prvIdleTask+0x8>
 80183c2:	bf00      	nop
 80183c4:	24003a90 	.word	0x24003a90
 80183c8:	e000ed04 	.word	0xe000ed04

080183cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80183cc:	b580      	push	{r7, lr}
 80183ce:	b082      	sub	sp, #8
 80183d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80183d2:	2300      	movs	r3, #0
 80183d4:	607b      	str	r3, [r7, #4]
 80183d6:	e00c      	b.n	80183f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80183d8:	687a      	ldr	r2, [r7, #4]
 80183da:	4613      	mov	r3, r2
 80183dc:	009b      	lsls	r3, r3, #2
 80183de:	4413      	add	r3, r2
 80183e0:	009b      	lsls	r3, r3, #2
 80183e2:	4a12      	ldr	r2, [pc, #72]	@ (801842c <prvInitialiseTaskLists+0x60>)
 80183e4:	4413      	add	r3, r2
 80183e6:	4618      	mov	r0, r3
 80183e8:	f7fe f96a 	bl	80166c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80183ec:	687b      	ldr	r3, [r7, #4]
 80183ee:	3301      	adds	r3, #1
 80183f0:	607b      	str	r3, [r7, #4]
 80183f2:	687b      	ldr	r3, [r7, #4]
 80183f4:	2b37      	cmp	r3, #55	@ 0x37
 80183f6:	d9ef      	bls.n	80183d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80183f8:	480d      	ldr	r0, [pc, #52]	@ (8018430 <prvInitialiseTaskLists+0x64>)
 80183fa:	f7fe f961 	bl	80166c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80183fe:	480d      	ldr	r0, [pc, #52]	@ (8018434 <prvInitialiseTaskLists+0x68>)
 8018400:	f7fe f95e 	bl	80166c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8018404:	480c      	ldr	r0, [pc, #48]	@ (8018438 <prvInitialiseTaskLists+0x6c>)
 8018406:	f7fe f95b 	bl	80166c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801840a:	480c      	ldr	r0, [pc, #48]	@ (801843c <prvInitialiseTaskLists+0x70>)
 801840c:	f7fe f958 	bl	80166c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8018410:	480b      	ldr	r0, [pc, #44]	@ (8018440 <prvInitialiseTaskLists+0x74>)
 8018412:	f7fe f955 	bl	80166c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8018416:	4b0b      	ldr	r3, [pc, #44]	@ (8018444 <prvInitialiseTaskLists+0x78>)
 8018418:	4a05      	ldr	r2, [pc, #20]	@ (8018430 <prvInitialiseTaskLists+0x64>)
 801841a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801841c:	4b0a      	ldr	r3, [pc, #40]	@ (8018448 <prvInitialiseTaskLists+0x7c>)
 801841e:	4a05      	ldr	r2, [pc, #20]	@ (8018434 <prvInitialiseTaskLists+0x68>)
 8018420:	601a      	str	r2, [r3, #0]
}
 8018422:	bf00      	nop
 8018424:	3708      	adds	r7, #8
 8018426:	46bd      	mov	sp, r7
 8018428:	bd80      	pop	{r7, pc}
 801842a:	bf00      	nop
 801842c:	24003a90 	.word	0x24003a90
 8018430:	24003ef0 	.word	0x24003ef0
 8018434:	24003f04 	.word	0x24003f04
 8018438:	24003f20 	.word	0x24003f20
 801843c:	24003f34 	.word	0x24003f34
 8018440:	24003f4c 	.word	0x24003f4c
 8018444:	24003f18 	.word	0x24003f18
 8018448:	24003f1c 	.word	0x24003f1c

0801844c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801844c:	b580      	push	{r7, lr}
 801844e:	b082      	sub	sp, #8
 8018450:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018452:	e019      	b.n	8018488 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8018454:	f000 fef8 	bl	8019248 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018458:	4b10      	ldr	r3, [pc, #64]	@ (801849c <prvCheckTasksWaitingTermination+0x50>)
 801845a:	68db      	ldr	r3, [r3, #12]
 801845c:	68db      	ldr	r3, [r3, #12]
 801845e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018460:	687b      	ldr	r3, [r7, #4]
 8018462:	3304      	adds	r3, #4
 8018464:	4618      	mov	r0, r3
 8018466:	f7fe f9b5 	bl	80167d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801846a:	4b0d      	ldr	r3, [pc, #52]	@ (80184a0 <prvCheckTasksWaitingTermination+0x54>)
 801846c:	681b      	ldr	r3, [r3, #0]
 801846e:	3b01      	subs	r3, #1
 8018470:	4a0b      	ldr	r2, [pc, #44]	@ (80184a0 <prvCheckTasksWaitingTermination+0x54>)
 8018472:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8018474:	4b0b      	ldr	r3, [pc, #44]	@ (80184a4 <prvCheckTasksWaitingTermination+0x58>)
 8018476:	681b      	ldr	r3, [r3, #0]
 8018478:	3b01      	subs	r3, #1
 801847a:	4a0a      	ldr	r2, [pc, #40]	@ (80184a4 <prvCheckTasksWaitingTermination+0x58>)
 801847c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801847e:	f000 ff15 	bl	80192ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8018482:	6878      	ldr	r0, [r7, #4]
 8018484:	f000 f810 	bl	80184a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018488:	4b06      	ldr	r3, [pc, #24]	@ (80184a4 <prvCheckTasksWaitingTermination+0x58>)
 801848a:	681b      	ldr	r3, [r3, #0]
 801848c:	2b00      	cmp	r3, #0
 801848e:	d1e1      	bne.n	8018454 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8018490:	bf00      	nop
 8018492:	bf00      	nop
 8018494:	3708      	adds	r7, #8
 8018496:	46bd      	mov	sp, r7
 8018498:	bd80      	pop	{r7, pc}
 801849a:	bf00      	nop
 801849c:	24003f34 	.word	0x24003f34
 80184a0:	24003f60 	.word	0x24003f60
 80184a4:	24003f48 	.word	0x24003f48

080184a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80184a8:	b580      	push	{r7, lr}
 80184aa:	b084      	sub	sp, #16
 80184ac:	af00      	add	r7, sp, #0
 80184ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80184b0:	687b      	ldr	r3, [r7, #4]
 80184b2:	3358      	adds	r3, #88	@ 0x58
 80184b4:	4618      	mov	r0, r3
 80184b6:	f002 fc4b 	bl	801ad50 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80184ba:	687b      	ldr	r3, [r7, #4]
 80184bc:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80184c0:	2b00      	cmp	r3, #0
 80184c2:	d108      	bne.n	80184d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80184c4:	687b      	ldr	r3, [r7, #4]
 80184c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80184c8:	4618      	mov	r0, r3
 80184ca:	f001 f8ad 	bl	8019628 <vPortFree>
				vPortFree( pxTCB );
 80184ce:	6878      	ldr	r0, [r7, #4]
 80184d0:	f001 f8aa 	bl	8019628 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80184d4:	e019      	b.n	801850a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80184dc:	2b01      	cmp	r3, #1
 80184de:	d103      	bne.n	80184e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80184e0:	6878      	ldr	r0, [r7, #4]
 80184e2:	f001 f8a1 	bl	8019628 <vPortFree>
	}
 80184e6:	e010      	b.n	801850a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80184e8:	687b      	ldr	r3, [r7, #4]
 80184ea:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80184ee:	2b02      	cmp	r3, #2
 80184f0:	d00b      	beq.n	801850a <prvDeleteTCB+0x62>
	__asm volatile
 80184f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80184f6:	f383 8811 	msr	BASEPRI, r3
 80184fa:	f3bf 8f6f 	isb	sy
 80184fe:	f3bf 8f4f 	dsb	sy
 8018502:	60fb      	str	r3, [r7, #12]
}
 8018504:	bf00      	nop
 8018506:	bf00      	nop
 8018508:	e7fd      	b.n	8018506 <prvDeleteTCB+0x5e>
	}
 801850a:	bf00      	nop
 801850c:	3710      	adds	r7, #16
 801850e:	46bd      	mov	sp, r7
 8018510:	bd80      	pop	{r7, pc}
	...

08018514 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8018514:	b480      	push	{r7}
 8018516:	b083      	sub	sp, #12
 8018518:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801851a:	4b0c      	ldr	r3, [pc, #48]	@ (801854c <prvResetNextTaskUnblockTime+0x38>)
 801851c:	681b      	ldr	r3, [r3, #0]
 801851e:	681b      	ldr	r3, [r3, #0]
 8018520:	2b00      	cmp	r3, #0
 8018522:	d104      	bne.n	801852e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8018524:	4b0a      	ldr	r3, [pc, #40]	@ (8018550 <prvResetNextTaskUnblockTime+0x3c>)
 8018526:	f04f 32ff 	mov.w	r2, #4294967295
 801852a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801852c:	e008      	b.n	8018540 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801852e:	4b07      	ldr	r3, [pc, #28]	@ (801854c <prvResetNextTaskUnblockTime+0x38>)
 8018530:	681b      	ldr	r3, [r3, #0]
 8018532:	68db      	ldr	r3, [r3, #12]
 8018534:	68db      	ldr	r3, [r3, #12]
 8018536:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8018538:	687b      	ldr	r3, [r7, #4]
 801853a:	685b      	ldr	r3, [r3, #4]
 801853c:	4a04      	ldr	r2, [pc, #16]	@ (8018550 <prvResetNextTaskUnblockTime+0x3c>)
 801853e:	6013      	str	r3, [r2, #0]
}
 8018540:	bf00      	nop
 8018542:	370c      	adds	r7, #12
 8018544:	46bd      	mov	sp, r7
 8018546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801854a:	4770      	bx	lr
 801854c:	24003f18 	.word	0x24003f18
 8018550:	24003f80 	.word	0x24003f80

08018554 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8018554:	b480      	push	{r7}
 8018556:	b083      	sub	sp, #12
 8018558:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801855a:	4b05      	ldr	r3, [pc, #20]	@ (8018570 <xTaskGetCurrentTaskHandle+0x1c>)
 801855c:	681b      	ldr	r3, [r3, #0]
 801855e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8018560:	687b      	ldr	r3, [r7, #4]
	}
 8018562:	4618      	mov	r0, r3
 8018564:	370c      	adds	r7, #12
 8018566:	46bd      	mov	sp, r7
 8018568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801856c:	4770      	bx	lr
 801856e:	bf00      	nop
 8018570:	24003a8c 	.word	0x24003a8c

08018574 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8018574:	b480      	push	{r7}
 8018576:	b083      	sub	sp, #12
 8018578:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801857a:	4b0b      	ldr	r3, [pc, #44]	@ (80185a8 <xTaskGetSchedulerState+0x34>)
 801857c:	681b      	ldr	r3, [r3, #0]
 801857e:	2b00      	cmp	r3, #0
 8018580:	d102      	bne.n	8018588 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8018582:	2301      	movs	r3, #1
 8018584:	607b      	str	r3, [r7, #4]
 8018586:	e008      	b.n	801859a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018588:	4b08      	ldr	r3, [pc, #32]	@ (80185ac <xTaskGetSchedulerState+0x38>)
 801858a:	681b      	ldr	r3, [r3, #0]
 801858c:	2b00      	cmp	r3, #0
 801858e:	d102      	bne.n	8018596 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8018590:	2302      	movs	r3, #2
 8018592:	607b      	str	r3, [r7, #4]
 8018594:	e001      	b.n	801859a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8018596:	2300      	movs	r3, #0
 8018598:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801859a:	687b      	ldr	r3, [r7, #4]
	}
 801859c:	4618      	mov	r0, r3
 801859e:	370c      	adds	r7, #12
 80185a0:	46bd      	mov	sp, r7
 80185a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185a6:	4770      	bx	lr
 80185a8:	24003f6c 	.word	0x24003f6c
 80185ac:	24003f88 	.word	0x24003f88

080185b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80185b0:	b580      	push	{r7, lr}
 80185b2:	b084      	sub	sp, #16
 80185b4:	af00      	add	r7, sp, #0
 80185b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80185bc:	2300      	movs	r3, #0
 80185be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80185c0:	687b      	ldr	r3, [r7, #4]
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d051      	beq.n	801866a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80185c6:	68bb      	ldr	r3, [r7, #8]
 80185c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185ca:	4b2a      	ldr	r3, [pc, #168]	@ (8018674 <xTaskPriorityInherit+0xc4>)
 80185cc:	681b      	ldr	r3, [r3, #0]
 80185ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80185d0:	429a      	cmp	r2, r3
 80185d2:	d241      	bcs.n	8018658 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80185d4:	68bb      	ldr	r3, [r7, #8]
 80185d6:	699b      	ldr	r3, [r3, #24]
 80185d8:	2b00      	cmp	r3, #0
 80185da:	db06      	blt.n	80185ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80185dc:	4b25      	ldr	r3, [pc, #148]	@ (8018674 <xTaskPriorityInherit+0xc4>)
 80185de:	681b      	ldr	r3, [r3, #0]
 80185e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80185e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80185e6:	68bb      	ldr	r3, [r7, #8]
 80185e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80185ea:	68bb      	ldr	r3, [r7, #8]
 80185ec:	6959      	ldr	r1, [r3, #20]
 80185ee:	68bb      	ldr	r3, [r7, #8]
 80185f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80185f2:	4613      	mov	r3, r2
 80185f4:	009b      	lsls	r3, r3, #2
 80185f6:	4413      	add	r3, r2
 80185f8:	009b      	lsls	r3, r3, #2
 80185fa:	4a1f      	ldr	r2, [pc, #124]	@ (8018678 <xTaskPriorityInherit+0xc8>)
 80185fc:	4413      	add	r3, r2
 80185fe:	4299      	cmp	r1, r3
 8018600:	d122      	bne.n	8018648 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018602:	68bb      	ldr	r3, [r7, #8]
 8018604:	3304      	adds	r3, #4
 8018606:	4618      	mov	r0, r3
 8018608:	f7fe f8e4 	bl	80167d4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801860c:	4b19      	ldr	r3, [pc, #100]	@ (8018674 <xTaskPriorityInherit+0xc4>)
 801860e:	681b      	ldr	r3, [r3, #0]
 8018610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018612:	68bb      	ldr	r3, [r7, #8]
 8018614:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8018616:	68bb      	ldr	r3, [r7, #8]
 8018618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801861a:	4b18      	ldr	r3, [pc, #96]	@ (801867c <xTaskPriorityInherit+0xcc>)
 801861c:	681b      	ldr	r3, [r3, #0]
 801861e:	429a      	cmp	r2, r3
 8018620:	d903      	bls.n	801862a <xTaskPriorityInherit+0x7a>
 8018622:	68bb      	ldr	r3, [r7, #8]
 8018624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018626:	4a15      	ldr	r2, [pc, #84]	@ (801867c <xTaskPriorityInherit+0xcc>)
 8018628:	6013      	str	r3, [r2, #0]
 801862a:	68bb      	ldr	r3, [r7, #8]
 801862c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801862e:	4613      	mov	r3, r2
 8018630:	009b      	lsls	r3, r3, #2
 8018632:	4413      	add	r3, r2
 8018634:	009b      	lsls	r3, r3, #2
 8018636:	4a10      	ldr	r2, [pc, #64]	@ (8018678 <xTaskPriorityInherit+0xc8>)
 8018638:	441a      	add	r2, r3
 801863a:	68bb      	ldr	r3, [r7, #8]
 801863c:	3304      	adds	r3, #4
 801863e:	4619      	mov	r1, r3
 8018640:	4610      	mov	r0, r2
 8018642:	f7fe f86a 	bl	801671a <vListInsertEnd>
 8018646:	e004      	b.n	8018652 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018648:	4b0a      	ldr	r3, [pc, #40]	@ (8018674 <xTaskPriorityInherit+0xc4>)
 801864a:	681b      	ldr	r3, [r3, #0]
 801864c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801864e:	68bb      	ldr	r3, [r7, #8]
 8018650:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8018652:	2301      	movs	r3, #1
 8018654:	60fb      	str	r3, [r7, #12]
 8018656:	e008      	b.n	801866a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8018658:	68bb      	ldr	r3, [r7, #8]
 801865a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801865c:	4b05      	ldr	r3, [pc, #20]	@ (8018674 <xTaskPriorityInherit+0xc4>)
 801865e:	681b      	ldr	r3, [r3, #0]
 8018660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018662:	429a      	cmp	r2, r3
 8018664:	d201      	bcs.n	801866a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8018666:	2301      	movs	r3, #1
 8018668:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801866a:	68fb      	ldr	r3, [r7, #12]
	}
 801866c:	4618      	mov	r0, r3
 801866e:	3710      	adds	r7, #16
 8018670:	46bd      	mov	sp, r7
 8018672:	bd80      	pop	{r7, pc}
 8018674:	24003a8c 	.word	0x24003a8c
 8018678:	24003a90 	.word	0x24003a90
 801867c:	24003f68 	.word	0x24003f68

08018680 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8018680:	b580      	push	{r7, lr}
 8018682:	b086      	sub	sp, #24
 8018684:	af00      	add	r7, sp, #0
 8018686:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8018688:	687b      	ldr	r3, [r7, #4]
 801868a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801868c:	2300      	movs	r3, #0
 801868e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018690:	687b      	ldr	r3, [r7, #4]
 8018692:	2b00      	cmp	r3, #0
 8018694:	d058      	beq.n	8018748 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8018696:	4b2f      	ldr	r3, [pc, #188]	@ (8018754 <xTaskPriorityDisinherit+0xd4>)
 8018698:	681b      	ldr	r3, [r3, #0]
 801869a:	693a      	ldr	r2, [r7, #16]
 801869c:	429a      	cmp	r2, r3
 801869e:	d00b      	beq.n	80186b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80186a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80186a4:	f383 8811 	msr	BASEPRI, r3
 80186a8:	f3bf 8f6f 	isb	sy
 80186ac:	f3bf 8f4f 	dsb	sy
 80186b0:	60fb      	str	r3, [r7, #12]
}
 80186b2:	bf00      	nop
 80186b4:	bf00      	nop
 80186b6:	e7fd      	b.n	80186b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80186b8:	693b      	ldr	r3, [r7, #16]
 80186ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80186bc:	2b00      	cmp	r3, #0
 80186be:	d10b      	bne.n	80186d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80186c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80186c4:	f383 8811 	msr	BASEPRI, r3
 80186c8:	f3bf 8f6f 	isb	sy
 80186cc:	f3bf 8f4f 	dsb	sy
 80186d0:	60bb      	str	r3, [r7, #8]
}
 80186d2:	bf00      	nop
 80186d4:	bf00      	nop
 80186d6:	e7fd      	b.n	80186d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80186d8:	693b      	ldr	r3, [r7, #16]
 80186da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80186dc:	1e5a      	subs	r2, r3, #1
 80186de:	693b      	ldr	r3, [r7, #16]
 80186e0:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80186e2:	693b      	ldr	r3, [r7, #16]
 80186e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80186e6:	693b      	ldr	r3, [r7, #16]
 80186e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80186ea:	429a      	cmp	r2, r3
 80186ec:	d02c      	beq.n	8018748 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80186ee:	693b      	ldr	r3, [r7, #16]
 80186f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80186f2:	2b00      	cmp	r3, #0
 80186f4:	d128      	bne.n	8018748 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80186f6:	693b      	ldr	r3, [r7, #16]
 80186f8:	3304      	adds	r3, #4
 80186fa:	4618      	mov	r0, r3
 80186fc:	f7fe f86a 	bl	80167d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8018700:	693b      	ldr	r3, [r7, #16]
 8018702:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018704:	693b      	ldr	r3, [r7, #16]
 8018706:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018708:	693b      	ldr	r3, [r7, #16]
 801870a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801870c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8018710:	693b      	ldr	r3, [r7, #16]
 8018712:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8018714:	693b      	ldr	r3, [r7, #16]
 8018716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018718:	4b0f      	ldr	r3, [pc, #60]	@ (8018758 <xTaskPriorityDisinherit+0xd8>)
 801871a:	681b      	ldr	r3, [r3, #0]
 801871c:	429a      	cmp	r2, r3
 801871e:	d903      	bls.n	8018728 <xTaskPriorityDisinherit+0xa8>
 8018720:	693b      	ldr	r3, [r7, #16]
 8018722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018724:	4a0c      	ldr	r2, [pc, #48]	@ (8018758 <xTaskPriorityDisinherit+0xd8>)
 8018726:	6013      	str	r3, [r2, #0]
 8018728:	693b      	ldr	r3, [r7, #16]
 801872a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801872c:	4613      	mov	r3, r2
 801872e:	009b      	lsls	r3, r3, #2
 8018730:	4413      	add	r3, r2
 8018732:	009b      	lsls	r3, r3, #2
 8018734:	4a09      	ldr	r2, [pc, #36]	@ (801875c <xTaskPriorityDisinherit+0xdc>)
 8018736:	441a      	add	r2, r3
 8018738:	693b      	ldr	r3, [r7, #16]
 801873a:	3304      	adds	r3, #4
 801873c:	4619      	mov	r1, r3
 801873e:	4610      	mov	r0, r2
 8018740:	f7fd ffeb 	bl	801671a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8018744:	2301      	movs	r3, #1
 8018746:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8018748:	697b      	ldr	r3, [r7, #20]
	}
 801874a:	4618      	mov	r0, r3
 801874c:	3718      	adds	r7, #24
 801874e:	46bd      	mov	sp, r7
 8018750:	bd80      	pop	{r7, pc}
 8018752:	bf00      	nop
 8018754:	24003a8c 	.word	0x24003a8c
 8018758:	24003f68 	.word	0x24003f68
 801875c:	24003a90 	.word	0x24003a90

08018760 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8018760:	b580      	push	{r7, lr}
 8018762:	b088      	sub	sp, #32
 8018764:	af00      	add	r7, sp, #0
 8018766:	6078      	str	r0, [r7, #4]
 8018768:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801876a:	687b      	ldr	r3, [r7, #4]
 801876c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801876e:	2301      	movs	r3, #1
 8018770:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018772:	687b      	ldr	r3, [r7, #4]
 8018774:	2b00      	cmp	r3, #0
 8018776:	d06c      	beq.n	8018852 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8018778:	69bb      	ldr	r3, [r7, #24]
 801877a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801877c:	2b00      	cmp	r3, #0
 801877e:	d10b      	bne.n	8018798 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8018780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018784:	f383 8811 	msr	BASEPRI, r3
 8018788:	f3bf 8f6f 	isb	sy
 801878c:	f3bf 8f4f 	dsb	sy
 8018790:	60fb      	str	r3, [r7, #12]
}
 8018792:	bf00      	nop
 8018794:	bf00      	nop
 8018796:	e7fd      	b.n	8018794 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8018798:	69bb      	ldr	r3, [r7, #24]
 801879a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801879c:	683a      	ldr	r2, [r7, #0]
 801879e:	429a      	cmp	r2, r3
 80187a0:	d902      	bls.n	80187a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80187a2:	683b      	ldr	r3, [r7, #0]
 80187a4:	61fb      	str	r3, [r7, #28]
 80187a6:	e002      	b.n	80187ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80187a8:	69bb      	ldr	r3, [r7, #24]
 80187aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80187ac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80187ae:	69bb      	ldr	r3, [r7, #24]
 80187b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80187b2:	69fa      	ldr	r2, [r7, #28]
 80187b4:	429a      	cmp	r2, r3
 80187b6:	d04c      	beq.n	8018852 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80187b8:	69bb      	ldr	r3, [r7, #24]
 80187ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80187bc:	697a      	ldr	r2, [r7, #20]
 80187be:	429a      	cmp	r2, r3
 80187c0:	d147      	bne.n	8018852 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80187c2:	4b26      	ldr	r3, [pc, #152]	@ (801885c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80187c4:	681b      	ldr	r3, [r3, #0]
 80187c6:	69ba      	ldr	r2, [r7, #24]
 80187c8:	429a      	cmp	r2, r3
 80187ca:	d10b      	bne.n	80187e4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80187cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80187d0:	f383 8811 	msr	BASEPRI, r3
 80187d4:	f3bf 8f6f 	isb	sy
 80187d8:	f3bf 8f4f 	dsb	sy
 80187dc:	60bb      	str	r3, [r7, #8]
}
 80187de:	bf00      	nop
 80187e0:	bf00      	nop
 80187e2:	e7fd      	b.n	80187e0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80187e4:	69bb      	ldr	r3, [r7, #24]
 80187e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80187e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80187ea:	69bb      	ldr	r3, [r7, #24]
 80187ec:	69fa      	ldr	r2, [r7, #28]
 80187ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80187f0:	69bb      	ldr	r3, [r7, #24]
 80187f2:	699b      	ldr	r3, [r3, #24]
 80187f4:	2b00      	cmp	r3, #0
 80187f6:	db04      	blt.n	8018802 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80187f8:	69fb      	ldr	r3, [r7, #28]
 80187fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80187fe:	69bb      	ldr	r3, [r7, #24]
 8018800:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8018802:	69bb      	ldr	r3, [r7, #24]
 8018804:	6959      	ldr	r1, [r3, #20]
 8018806:	693a      	ldr	r2, [r7, #16]
 8018808:	4613      	mov	r3, r2
 801880a:	009b      	lsls	r3, r3, #2
 801880c:	4413      	add	r3, r2
 801880e:	009b      	lsls	r3, r3, #2
 8018810:	4a13      	ldr	r2, [pc, #76]	@ (8018860 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8018812:	4413      	add	r3, r2
 8018814:	4299      	cmp	r1, r3
 8018816:	d11c      	bne.n	8018852 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018818:	69bb      	ldr	r3, [r7, #24]
 801881a:	3304      	adds	r3, #4
 801881c:	4618      	mov	r0, r3
 801881e:	f7fd ffd9 	bl	80167d4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8018822:	69bb      	ldr	r3, [r7, #24]
 8018824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018826:	4b0f      	ldr	r3, [pc, #60]	@ (8018864 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8018828:	681b      	ldr	r3, [r3, #0]
 801882a:	429a      	cmp	r2, r3
 801882c:	d903      	bls.n	8018836 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801882e:	69bb      	ldr	r3, [r7, #24]
 8018830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018832:	4a0c      	ldr	r2, [pc, #48]	@ (8018864 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8018834:	6013      	str	r3, [r2, #0]
 8018836:	69bb      	ldr	r3, [r7, #24]
 8018838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801883a:	4613      	mov	r3, r2
 801883c:	009b      	lsls	r3, r3, #2
 801883e:	4413      	add	r3, r2
 8018840:	009b      	lsls	r3, r3, #2
 8018842:	4a07      	ldr	r2, [pc, #28]	@ (8018860 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8018844:	441a      	add	r2, r3
 8018846:	69bb      	ldr	r3, [r7, #24]
 8018848:	3304      	adds	r3, #4
 801884a:	4619      	mov	r1, r3
 801884c:	4610      	mov	r0, r2
 801884e:	f7fd ff64 	bl	801671a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8018852:	bf00      	nop
 8018854:	3720      	adds	r7, #32
 8018856:	46bd      	mov	sp, r7
 8018858:	bd80      	pop	{r7, pc}
 801885a:	bf00      	nop
 801885c:	24003a8c 	.word	0x24003a8c
 8018860:	24003a90 	.word	0x24003a90
 8018864:	24003f68 	.word	0x24003f68

08018868 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8018868:	b480      	push	{r7}
 801886a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801886c:	4b07      	ldr	r3, [pc, #28]	@ (801888c <pvTaskIncrementMutexHeldCount+0x24>)
 801886e:	681b      	ldr	r3, [r3, #0]
 8018870:	2b00      	cmp	r3, #0
 8018872:	d004      	beq.n	801887e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8018874:	4b05      	ldr	r3, [pc, #20]	@ (801888c <pvTaskIncrementMutexHeldCount+0x24>)
 8018876:	681b      	ldr	r3, [r3, #0]
 8018878:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801887a:	3201      	adds	r2, #1
 801887c:	655a      	str	r2, [r3, #84]	@ 0x54
		}

		return pxCurrentTCB;
 801887e:	4b03      	ldr	r3, [pc, #12]	@ (801888c <pvTaskIncrementMutexHeldCount+0x24>)
 8018880:	681b      	ldr	r3, [r3, #0]
	}
 8018882:	4618      	mov	r0, r3
 8018884:	46bd      	mov	sp, r7
 8018886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801888a:	4770      	bx	lr
 801888c:	24003a8c 	.word	0x24003a8c

08018890 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8018890:	b580      	push	{r7, lr}
 8018892:	b084      	sub	sp, #16
 8018894:	af00      	add	r7, sp, #0
 8018896:	6078      	str	r0, [r7, #4]
 8018898:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801889a:	4b21      	ldr	r3, [pc, #132]	@ (8018920 <prvAddCurrentTaskToDelayedList+0x90>)
 801889c:	681b      	ldr	r3, [r3, #0]
 801889e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80188a0:	4b20      	ldr	r3, [pc, #128]	@ (8018924 <prvAddCurrentTaskToDelayedList+0x94>)
 80188a2:	681b      	ldr	r3, [r3, #0]
 80188a4:	3304      	adds	r3, #4
 80188a6:	4618      	mov	r0, r3
 80188a8:	f7fd ff94 	bl	80167d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80188b2:	d10a      	bne.n	80188ca <prvAddCurrentTaskToDelayedList+0x3a>
 80188b4:	683b      	ldr	r3, [r7, #0]
 80188b6:	2b00      	cmp	r3, #0
 80188b8:	d007      	beq.n	80188ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80188ba:	4b1a      	ldr	r3, [pc, #104]	@ (8018924 <prvAddCurrentTaskToDelayedList+0x94>)
 80188bc:	681b      	ldr	r3, [r3, #0]
 80188be:	3304      	adds	r3, #4
 80188c0:	4619      	mov	r1, r3
 80188c2:	4819      	ldr	r0, [pc, #100]	@ (8018928 <prvAddCurrentTaskToDelayedList+0x98>)
 80188c4:	f7fd ff29 	bl	801671a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80188c8:	e026      	b.n	8018918 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80188ca:	68fa      	ldr	r2, [r7, #12]
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	4413      	add	r3, r2
 80188d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80188d2:	4b14      	ldr	r3, [pc, #80]	@ (8018924 <prvAddCurrentTaskToDelayedList+0x94>)
 80188d4:	681b      	ldr	r3, [r3, #0]
 80188d6:	68ba      	ldr	r2, [r7, #8]
 80188d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80188da:	68ba      	ldr	r2, [r7, #8]
 80188dc:	68fb      	ldr	r3, [r7, #12]
 80188de:	429a      	cmp	r2, r3
 80188e0:	d209      	bcs.n	80188f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80188e2:	4b12      	ldr	r3, [pc, #72]	@ (801892c <prvAddCurrentTaskToDelayedList+0x9c>)
 80188e4:	681a      	ldr	r2, [r3, #0]
 80188e6:	4b0f      	ldr	r3, [pc, #60]	@ (8018924 <prvAddCurrentTaskToDelayedList+0x94>)
 80188e8:	681b      	ldr	r3, [r3, #0]
 80188ea:	3304      	adds	r3, #4
 80188ec:	4619      	mov	r1, r3
 80188ee:	4610      	mov	r0, r2
 80188f0:	f7fd ff37 	bl	8016762 <vListInsert>
}
 80188f4:	e010      	b.n	8018918 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80188f6:	4b0e      	ldr	r3, [pc, #56]	@ (8018930 <prvAddCurrentTaskToDelayedList+0xa0>)
 80188f8:	681a      	ldr	r2, [r3, #0]
 80188fa:	4b0a      	ldr	r3, [pc, #40]	@ (8018924 <prvAddCurrentTaskToDelayedList+0x94>)
 80188fc:	681b      	ldr	r3, [r3, #0]
 80188fe:	3304      	adds	r3, #4
 8018900:	4619      	mov	r1, r3
 8018902:	4610      	mov	r0, r2
 8018904:	f7fd ff2d 	bl	8016762 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8018908:	4b0a      	ldr	r3, [pc, #40]	@ (8018934 <prvAddCurrentTaskToDelayedList+0xa4>)
 801890a:	681b      	ldr	r3, [r3, #0]
 801890c:	68ba      	ldr	r2, [r7, #8]
 801890e:	429a      	cmp	r2, r3
 8018910:	d202      	bcs.n	8018918 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8018912:	4a08      	ldr	r2, [pc, #32]	@ (8018934 <prvAddCurrentTaskToDelayedList+0xa4>)
 8018914:	68bb      	ldr	r3, [r7, #8]
 8018916:	6013      	str	r3, [r2, #0]
}
 8018918:	bf00      	nop
 801891a:	3710      	adds	r7, #16
 801891c:	46bd      	mov	sp, r7
 801891e:	bd80      	pop	{r7, pc}
 8018920:	24003f64 	.word	0x24003f64
 8018924:	24003a8c 	.word	0x24003a8c
 8018928:	24003f4c 	.word	0x24003f4c
 801892c:	24003f1c 	.word	0x24003f1c
 8018930:	24003f18 	.word	0x24003f18
 8018934:	24003f80 	.word	0x24003f80

08018938 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8018938:	b580      	push	{r7, lr}
 801893a:	b08a      	sub	sp, #40	@ 0x28
 801893c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801893e:	2300      	movs	r3, #0
 8018940:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8018942:	f000 fb13 	bl	8018f6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8018946:	4b1d      	ldr	r3, [pc, #116]	@ (80189bc <xTimerCreateTimerTask+0x84>)
 8018948:	681b      	ldr	r3, [r3, #0]
 801894a:	2b00      	cmp	r3, #0
 801894c:	d021      	beq.n	8018992 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801894e:	2300      	movs	r3, #0
 8018950:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8018952:	2300      	movs	r3, #0
 8018954:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8018956:	1d3a      	adds	r2, r7, #4
 8018958:	f107 0108 	add.w	r1, r7, #8
 801895c:	f107 030c 	add.w	r3, r7, #12
 8018960:	4618      	mov	r0, r3
 8018962:	f7fd fe93 	bl	801668c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8018966:	6879      	ldr	r1, [r7, #4]
 8018968:	68bb      	ldr	r3, [r7, #8]
 801896a:	68fa      	ldr	r2, [r7, #12]
 801896c:	9202      	str	r2, [sp, #8]
 801896e:	9301      	str	r3, [sp, #4]
 8018970:	2302      	movs	r3, #2
 8018972:	9300      	str	r3, [sp, #0]
 8018974:	2300      	movs	r3, #0
 8018976:	460a      	mov	r2, r1
 8018978:	4911      	ldr	r1, [pc, #68]	@ (80189c0 <xTimerCreateTimerTask+0x88>)
 801897a:	4812      	ldr	r0, [pc, #72]	@ (80189c4 <xTimerCreateTimerTask+0x8c>)
 801897c:	f7fe feec 	bl	8017758 <xTaskCreateStatic>
 8018980:	4603      	mov	r3, r0
 8018982:	4a11      	ldr	r2, [pc, #68]	@ (80189c8 <xTimerCreateTimerTask+0x90>)
 8018984:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8018986:	4b10      	ldr	r3, [pc, #64]	@ (80189c8 <xTimerCreateTimerTask+0x90>)
 8018988:	681b      	ldr	r3, [r3, #0]
 801898a:	2b00      	cmp	r3, #0
 801898c:	d001      	beq.n	8018992 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801898e:	2301      	movs	r3, #1
 8018990:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8018992:	697b      	ldr	r3, [r7, #20]
 8018994:	2b00      	cmp	r3, #0
 8018996:	d10b      	bne.n	80189b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8018998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801899c:	f383 8811 	msr	BASEPRI, r3
 80189a0:	f3bf 8f6f 	isb	sy
 80189a4:	f3bf 8f4f 	dsb	sy
 80189a8:	613b      	str	r3, [r7, #16]
}
 80189aa:	bf00      	nop
 80189ac:	bf00      	nop
 80189ae:	e7fd      	b.n	80189ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80189b0:	697b      	ldr	r3, [r7, #20]
}
 80189b2:	4618      	mov	r0, r3
 80189b4:	3718      	adds	r7, #24
 80189b6:	46bd      	mov	sp, r7
 80189b8:	bd80      	pop	{r7, pc}
 80189ba:	bf00      	nop
 80189bc:	24003fbc 	.word	0x24003fbc
 80189c0:	0801f18c 	.word	0x0801f18c
 80189c4:	08018b05 	.word	0x08018b05
 80189c8:	24003fc0 	.word	0x24003fc0

080189cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80189cc:	b580      	push	{r7, lr}
 80189ce:	b08a      	sub	sp, #40	@ 0x28
 80189d0:	af00      	add	r7, sp, #0
 80189d2:	60f8      	str	r0, [r7, #12]
 80189d4:	60b9      	str	r1, [r7, #8]
 80189d6:	607a      	str	r2, [r7, #4]
 80189d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80189da:	2300      	movs	r3, #0
 80189dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80189de:	68fb      	ldr	r3, [r7, #12]
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	d10b      	bne.n	80189fc <xTimerGenericCommand+0x30>
	__asm volatile
 80189e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80189e8:	f383 8811 	msr	BASEPRI, r3
 80189ec:	f3bf 8f6f 	isb	sy
 80189f0:	f3bf 8f4f 	dsb	sy
 80189f4:	623b      	str	r3, [r7, #32]
}
 80189f6:	bf00      	nop
 80189f8:	bf00      	nop
 80189fa:	e7fd      	b.n	80189f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80189fc:	4b19      	ldr	r3, [pc, #100]	@ (8018a64 <xTimerGenericCommand+0x98>)
 80189fe:	681b      	ldr	r3, [r3, #0]
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	d02a      	beq.n	8018a5a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8018a04:	68bb      	ldr	r3, [r7, #8]
 8018a06:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8018a08:	687b      	ldr	r3, [r7, #4]
 8018a0a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8018a0c:	68fb      	ldr	r3, [r7, #12]
 8018a0e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8018a10:	68bb      	ldr	r3, [r7, #8]
 8018a12:	2b05      	cmp	r3, #5
 8018a14:	dc18      	bgt.n	8018a48 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8018a16:	f7ff fdad 	bl	8018574 <xTaskGetSchedulerState>
 8018a1a:	4603      	mov	r3, r0
 8018a1c:	2b02      	cmp	r3, #2
 8018a1e:	d109      	bne.n	8018a34 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8018a20:	4b10      	ldr	r3, [pc, #64]	@ (8018a64 <xTimerGenericCommand+0x98>)
 8018a22:	6818      	ldr	r0, [r3, #0]
 8018a24:	f107 0110 	add.w	r1, r7, #16
 8018a28:	2300      	movs	r3, #0
 8018a2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018a2c:	f7fe f8fa 	bl	8016c24 <xQueueGenericSend>
 8018a30:	6278      	str	r0, [r7, #36]	@ 0x24
 8018a32:	e012      	b.n	8018a5a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8018a34:	4b0b      	ldr	r3, [pc, #44]	@ (8018a64 <xTimerGenericCommand+0x98>)
 8018a36:	6818      	ldr	r0, [r3, #0]
 8018a38:	f107 0110 	add.w	r1, r7, #16
 8018a3c:	2300      	movs	r3, #0
 8018a3e:	2200      	movs	r2, #0
 8018a40:	f7fe f8f0 	bl	8016c24 <xQueueGenericSend>
 8018a44:	6278      	str	r0, [r7, #36]	@ 0x24
 8018a46:	e008      	b.n	8018a5a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8018a48:	4b06      	ldr	r3, [pc, #24]	@ (8018a64 <xTimerGenericCommand+0x98>)
 8018a4a:	6818      	ldr	r0, [r3, #0]
 8018a4c:	f107 0110 	add.w	r1, r7, #16
 8018a50:	2300      	movs	r3, #0
 8018a52:	683a      	ldr	r2, [r7, #0]
 8018a54:	f7fe f9e8 	bl	8016e28 <xQueueGenericSendFromISR>
 8018a58:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8018a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018a5c:	4618      	mov	r0, r3
 8018a5e:	3728      	adds	r7, #40	@ 0x28
 8018a60:	46bd      	mov	sp, r7
 8018a62:	bd80      	pop	{r7, pc}
 8018a64:	24003fbc 	.word	0x24003fbc

08018a68 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8018a68:	b580      	push	{r7, lr}
 8018a6a:	b088      	sub	sp, #32
 8018a6c:	af02      	add	r7, sp, #8
 8018a6e:	6078      	str	r0, [r7, #4]
 8018a70:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018a72:	4b23      	ldr	r3, [pc, #140]	@ (8018b00 <prvProcessExpiredTimer+0x98>)
 8018a74:	681b      	ldr	r3, [r3, #0]
 8018a76:	68db      	ldr	r3, [r3, #12]
 8018a78:	68db      	ldr	r3, [r3, #12]
 8018a7a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018a7c:	697b      	ldr	r3, [r7, #20]
 8018a7e:	3304      	adds	r3, #4
 8018a80:	4618      	mov	r0, r3
 8018a82:	f7fd fea7 	bl	80167d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018a86:	697b      	ldr	r3, [r7, #20]
 8018a88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018a8c:	f003 0304 	and.w	r3, r3, #4
 8018a90:	2b00      	cmp	r3, #0
 8018a92:	d023      	beq.n	8018adc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8018a94:	697b      	ldr	r3, [r7, #20]
 8018a96:	699a      	ldr	r2, [r3, #24]
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	18d1      	adds	r1, r2, r3
 8018a9c:	687b      	ldr	r3, [r7, #4]
 8018a9e:	683a      	ldr	r2, [r7, #0]
 8018aa0:	6978      	ldr	r0, [r7, #20]
 8018aa2:	f000 f8d5 	bl	8018c50 <prvInsertTimerInActiveList>
 8018aa6:	4603      	mov	r3, r0
 8018aa8:	2b00      	cmp	r3, #0
 8018aaa:	d020      	beq.n	8018aee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018aac:	2300      	movs	r3, #0
 8018aae:	9300      	str	r3, [sp, #0]
 8018ab0:	2300      	movs	r3, #0
 8018ab2:	687a      	ldr	r2, [r7, #4]
 8018ab4:	2100      	movs	r1, #0
 8018ab6:	6978      	ldr	r0, [r7, #20]
 8018ab8:	f7ff ff88 	bl	80189cc <xTimerGenericCommand>
 8018abc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8018abe:	693b      	ldr	r3, [r7, #16]
 8018ac0:	2b00      	cmp	r3, #0
 8018ac2:	d114      	bne.n	8018aee <prvProcessExpiredTimer+0x86>
	__asm volatile
 8018ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018ac8:	f383 8811 	msr	BASEPRI, r3
 8018acc:	f3bf 8f6f 	isb	sy
 8018ad0:	f3bf 8f4f 	dsb	sy
 8018ad4:	60fb      	str	r3, [r7, #12]
}
 8018ad6:	bf00      	nop
 8018ad8:	bf00      	nop
 8018ada:	e7fd      	b.n	8018ad8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018adc:	697b      	ldr	r3, [r7, #20]
 8018ade:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018ae2:	f023 0301 	bic.w	r3, r3, #1
 8018ae6:	b2da      	uxtb	r2, r3
 8018ae8:	697b      	ldr	r3, [r7, #20]
 8018aea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018aee:	697b      	ldr	r3, [r7, #20]
 8018af0:	6a1b      	ldr	r3, [r3, #32]
 8018af2:	6978      	ldr	r0, [r7, #20]
 8018af4:	4798      	blx	r3
}
 8018af6:	bf00      	nop
 8018af8:	3718      	adds	r7, #24
 8018afa:	46bd      	mov	sp, r7
 8018afc:	bd80      	pop	{r7, pc}
 8018afe:	bf00      	nop
 8018b00:	24003fb4 	.word	0x24003fb4

08018b04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8018b04:	b580      	push	{r7, lr}
 8018b06:	b084      	sub	sp, #16
 8018b08:	af00      	add	r7, sp, #0
 8018b0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018b0c:	f107 0308 	add.w	r3, r7, #8
 8018b10:	4618      	mov	r0, r3
 8018b12:	f000 f859 	bl	8018bc8 <prvGetNextExpireTime>
 8018b16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8018b18:	68bb      	ldr	r3, [r7, #8]
 8018b1a:	4619      	mov	r1, r3
 8018b1c:	68f8      	ldr	r0, [r7, #12]
 8018b1e:	f000 f805 	bl	8018b2c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8018b22:	f000 f8d7 	bl	8018cd4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018b26:	bf00      	nop
 8018b28:	e7f0      	b.n	8018b0c <prvTimerTask+0x8>
	...

08018b2c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8018b2c:	b580      	push	{r7, lr}
 8018b2e:	b084      	sub	sp, #16
 8018b30:	af00      	add	r7, sp, #0
 8018b32:	6078      	str	r0, [r7, #4]
 8018b34:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8018b36:	f7ff f8f5 	bl	8017d24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018b3a:	f107 0308 	add.w	r3, r7, #8
 8018b3e:	4618      	mov	r0, r3
 8018b40:	f000 f866 	bl	8018c10 <prvSampleTimeNow>
 8018b44:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8018b46:	68bb      	ldr	r3, [r7, #8]
 8018b48:	2b00      	cmp	r3, #0
 8018b4a:	d130      	bne.n	8018bae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8018b4c:	683b      	ldr	r3, [r7, #0]
 8018b4e:	2b00      	cmp	r3, #0
 8018b50:	d10a      	bne.n	8018b68 <prvProcessTimerOrBlockTask+0x3c>
 8018b52:	687a      	ldr	r2, [r7, #4]
 8018b54:	68fb      	ldr	r3, [r7, #12]
 8018b56:	429a      	cmp	r2, r3
 8018b58:	d806      	bhi.n	8018b68 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8018b5a:	f7ff f8f1 	bl	8017d40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8018b5e:	68f9      	ldr	r1, [r7, #12]
 8018b60:	6878      	ldr	r0, [r7, #4]
 8018b62:	f7ff ff81 	bl	8018a68 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8018b66:	e024      	b.n	8018bb2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8018b68:	683b      	ldr	r3, [r7, #0]
 8018b6a:	2b00      	cmp	r3, #0
 8018b6c:	d008      	beq.n	8018b80 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8018b6e:	4b13      	ldr	r3, [pc, #76]	@ (8018bbc <prvProcessTimerOrBlockTask+0x90>)
 8018b70:	681b      	ldr	r3, [r3, #0]
 8018b72:	681b      	ldr	r3, [r3, #0]
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	d101      	bne.n	8018b7c <prvProcessTimerOrBlockTask+0x50>
 8018b78:	2301      	movs	r3, #1
 8018b7a:	e000      	b.n	8018b7e <prvProcessTimerOrBlockTask+0x52>
 8018b7c:	2300      	movs	r3, #0
 8018b7e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8018b80:	4b0f      	ldr	r3, [pc, #60]	@ (8018bc0 <prvProcessTimerOrBlockTask+0x94>)
 8018b82:	6818      	ldr	r0, [r3, #0]
 8018b84:	687a      	ldr	r2, [r7, #4]
 8018b86:	68fb      	ldr	r3, [r7, #12]
 8018b88:	1ad3      	subs	r3, r2, r3
 8018b8a:	683a      	ldr	r2, [r7, #0]
 8018b8c:	4619      	mov	r1, r3
 8018b8e:	f7fe fdaf 	bl	80176f0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8018b92:	f7ff f8d5 	bl	8017d40 <xTaskResumeAll>
 8018b96:	4603      	mov	r3, r0
 8018b98:	2b00      	cmp	r3, #0
 8018b9a:	d10a      	bne.n	8018bb2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8018b9c:	4b09      	ldr	r3, [pc, #36]	@ (8018bc4 <prvProcessTimerOrBlockTask+0x98>)
 8018b9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018ba2:	601a      	str	r2, [r3, #0]
 8018ba4:	f3bf 8f4f 	dsb	sy
 8018ba8:	f3bf 8f6f 	isb	sy
}
 8018bac:	e001      	b.n	8018bb2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8018bae:	f7ff f8c7 	bl	8017d40 <xTaskResumeAll>
}
 8018bb2:	bf00      	nop
 8018bb4:	3710      	adds	r7, #16
 8018bb6:	46bd      	mov	sp, r7
 8018bb8:	bd80      	pop	{r7, pc}
 8018bba:	bf00      	nop
 8018bbc:	24003fb8 	.word	0x24003fb8
 8018bc0:	24003fbc 	.word	0x24003fbc
 8018bc4:	e000ed04 	.word	0xe000ed04

08018bc8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8018bc8:	b480      	push	{r7}
 8018bca:	b085      	sub	sp, #20
 8018bcc:	af00      	add	r7, sp, #0
 8018bce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8018bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8018c0c <prvGetNextExpireTime+0x44>)
 8018bd2:	681b      	ldr	r3, [r3, #0]
 8018bd4:	681b      	ldr	r3, [r3, #0]
 8018bd6:	2b00      	cmp	r3, #0
 8018bd8:	d101      	bne.n	8018bde <prvGetNextExpireTime+0x16>
 8018bda:	2201      	movs	r2, #1
 8018bdc:	e000      	b.n	8018be0 <prvGetNextExpireTime+0x18>
 8018bde:	2200      	movs	r2, #0
 8018be0:	687b      	ldr	r3, [r7, #4]
 8018be2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8018be4:	687b      	ldr	r3, [r7, #4]
 8018be6:	681b      	ldr	r3, [r3, #0]
 8018be8:	2b00      	cmp	r3, #0
 8018bea:	d105      	bne.n	8018bf8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018bec:	4b07      	ldr	r3, [pc, #28]	@ (8018c0c <prvGetNextExpireTime+0x44>)
 8018bee:	681b      	ldr	r3, [r3, #0]
 8018bf0:	68db      	ldr	r3, [r3, #12]
 8018bf2:	681b      	ldr	r3, [r3, #0]
 8018bf4:	60fb      	str	r3, [r7, #12]
 8018bf6:	e001      	b.n	8018bfc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8018bf8:	2300      	movs	r3, #0
 8018bfa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8018bfc:	68fb      	ldr	r3, [r7, #12]
}
 8018bfe:	4618      	mov	r0, r3
 8018c00:	3714      	adds	r7, #20
 8018c02:	46bd      	mov	sp, r7
 8018c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c08:	4770      	bx	lr
 8018c0a:	bf00      	nop
 8018c0c:	24003fb4 	.word	0x24003fb4

08018c10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8018c10:	b580      	push	{r7, lr}
 8018c12:	b084      	sub	sp, #16
 8018c14:	af00      	add	r7, sp, #0
 8018c16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8018c18:	f7ff f930 	bl	8017e7c <xTaskGetTickCount>
 8018c1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8018c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8018c4c <prvSampleTimeNow+0x3c>)
 8018c20:	681b      	ldr	r3, [r3, #0]
 8018c22:	68fa      	ldr	r2, [r7, #12]
 8018c24:	429a      	cmp	r2, r3
 8018c26:	d205      	bcs.n	8018c34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8018c28:	f000 f93a 	bl	8018ea0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8018c2c:	687b      	ldr	r3, [r7, #4]
 8018c2e:	2201      	movs	r2, #1
 8018c30:	601a      	str	r2, [r3, #0]
 8018c32:	e002      	b.n	8018c3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8018c34:	687b      	ldr	r3, [r7, #4]
 8018c36:	2200      	movs	r2, #0
 8018c38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8018c3a:	4a04      	ldr	r2, [pc, #16]	@ (8018c4c <prvSampleTimeNow+0x3c>)
 8018c3c:	68fb      	ldr	r3, [r7, #12]
 8018c3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8018c40:	68fb      	ldr	r3, [r7, #12]
}
 8018c42:	4618      	mov	r0, r3
 8018c44:	3710      	adds	r7, #16
 8018c46:	46bd      	mov	sp, r7
 8018c48:	bd80      	pop	{r7, pc}
 8018c4a:	bf00      	nop
 8018c4c:	24003fc4 	.word	0x24003fc4

08018c50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8018c50:	b580      	push	{r7, lr}
 8018c52:	b086      	sub	sp, #24
 8018c54:	af00      	add	r7, sp, #0
 8018c56:	60f8      	str	r0, [r7, #12]
 8018c58:	60b9      	str	r1, [r7, #8]
 8018c5a:	607a      	str	r2, [r7, #4]
 8018c5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8018c5e:	2300      	movs	r3, #0
 8018c60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8018c62:	68fb      	ldr	r3, [r7, #12]
 8018c64:	68ba      	ldr	r2, [r7, #8]
 8018c66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018c68:	68fb      	ldr	r3, [r7, #12]
 8018c6a:	68fa      	ldr	r2, [r7, #12]
 8018c6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8018c6e:	68ba      	ldr	r2, [r7, #8]
 8018c70:	687b      	ldr	r3, [r7, #4]
 8018c72:	429a      	cmp	r2, r3
 8018c74:	d812      	bhi.n	8018c9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018c76:	687a      	ldr	r2, [r7, #4]
 8018c78:	683b      	ldr	r3, [r7, #0]
 8018c7a:	1ad2      	subs	r2, r2, r3
 8018c7c:	68fb      	ldr	r3, [r7, #12]
 8018c7e:	699b      	ldr	r3, [r3, #24]
 8018c80:	429a      	cmp	r2, r3
 8018c82:	d302      	bcc.n	8018c8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018c84:	2301      	movs	r3, #1
 8018c86:	617b      	str	r3, [r7, #20]
 8018c88:	e01b      	b.n	8018cc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8018c8a:	4b10      	ldr	r3, [pc, #64]	@ (8018ccc <prvInsertTimerInActiveList+0x7c>)
 8018c8c:	681a      	ldr	r2, [r3, #0]
 8018c8e:	68fb      	ldr	r3, [r7, #12]
 8018c90:	3304      	adds	r3, #4
 8018c92:	4619      	mov	r1, r3
 8018c94:	4610      	mov	r0, r2
 8018c96:	f7fd fd64 	bl	8016762 <vListInsert>
 8018c9a:	e012      	b.n	8018cc2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8018c9c:	687a      	ldr	r2, [r7, #4]
 8018c9e:	683b      	ldr	r3, [r7, #0]
 8018ca0:	429a      	cmp	r2, r3
 8018ca2:	d206      	bcs.n	8018cb2 <prvInsertTimerInActiveList+0x62>
 8018ca4:	68ba      	ldr	r2, [r7, #8]
 8018ca6:	683b      	ldr	r3, [r7, #0]
 8018ca8:	429a      	cmp	r2, r3
 8018caa:	d302      	bcc.n	8018cb2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8018cac:	2301      	movs	r3, #1
 8018cae:	617b      	str	r3, [r7, #20]
 8018cb0:	e007      	b.n	8018cc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018cb2:	4b07      	ldr	r3, [pc, #28]	@ (8018cd0 <prvInsertTimerInActiveList+0x80>)
 8018cb4:	681a      	ldr	r2, [r3, #0]
 8018cb6:	68fb      	ldr	r3, [r7, #12]
 8018cb8:	3304      	adds	r3, #4
 8018cba:	4619      	mov	r1, r3
 8018cbc:	4610      	mov	r0, r2
 8018cbe:	f7fd fd50 	bl	8016762 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8018cc2:	697b      	ldr	r3, [r7, #20]
}
 8018cc4:	4618      	mov	r0, r3
 8018cc6:	3718      	adds	r7, #24
 8018cc8:	46bd      	mov	sp, r7
 8018cca:	bd80      	pop	{r7, pc}
 8018ccc:	24003fb8 	.word	0x24003fb8
 8018cd0:	24003fb4 	.word	0x24003fb4

08018cd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8018cd4:	b580      	push	{r7, lr}
 8018cd6:	b08e      	sub	sp, #56	@ 0x38
 8018cd8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018cda:	e0ce      	b.n	8018e7a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	2b00      	cmp	r3, #0
 8018ce0:	da19      	bge.n	8018d16 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8018ce2:	1d3b      	adds	r3, r7, #4
 8018ce4:	3304      	adds	r3, #4
 8018ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8018ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018cea:	2b00      	cmp	r3, #0
 8018cec:	d10b      	bne.n	8018d06 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8018cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018cf2:	f383 8811 	msr	BASEPRI, r3
 8018cf6:	f3bf 8f6f 	isb	sy
 8018cfa:	f3bf 8f4f 	dsb	sy
 8018cfe:	61fb      	str	r3, [r7, #28]
}
 8018d00:	bf00      	nop
 8018d02:	bf00      	nop
 8018d04:	e7fd      	b.n	8018d02 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d08:	681b      	ldr	r3, [r3, #0]
 8018d0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018d0c:	6850      	ldr	r0, [r2, #4]
 8018d0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018d10:	6892      	ldr	r2, [r2, #8]
 8018d12:	4611      	mov	r1, r2
 8018d14:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018d16:	687b      	ldr	r3, [r7, #4]
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	f2c0 80ae 	blt.w	8018e7a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8018d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d24:	695b      	ldr	r3, [r3, #20]
 8018d26:	2b00      	cmp	r3, #0
 8018d28:	d004      	beq.n	8018d34 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d2c:	3304      	adds	r3, #4
 8018d2e:	4618      	mov	r0, r3
 8018d30:	f7fd fd50 	bl	80167d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018d34:	463b      	mov	r3, r7
 8018d36:	4618      	mov	r0, r3
 8018d38:	f7ff ff6a 	bl	8018c10 <prvSampleTimeNow>
 8018d3c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	2b09      	cmp	r3, #9
 8018d42:	f200 8097 	bhi.w	8018e74 <prvProcessReceivedCommands+0x1a0>
 8018d46:	a201      	add	r2, pc, #4	@ (adr r2, 8018d4c <prvProcessReceivedCommands+0x78>)
 8018d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d4c:	08018d75 	.word	0x08018d75
 8018d50:	08018d75 	.word	0x08018d75
 8018d54:	08018d75 	.word	0x08018d75
 8018d58:	08018deb 	.word	0x08018deb
 8018d5c:	08018dff 	.word	0x08018dff
 8018d60:	08018e4b 	.word	0x08018e4b
 8018d64:	08018d75 	.word	0x08018d75
 8018d68:	08018d75 	.word	0x08018d75
 8018d6c:	08018deb 	.word	0x08018deb
 8018d70:	08018dff 	.word	0x08018dff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018d7a:	f043 0301 	orr.w	r3, r3, #1
 8018d7e:	b2da      	uxtb	r2, r3
 8018d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018d86:	68ba      	ldr	r2, [r7, #8]
 8018d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d8a:	699b      	ldr	r3, [r3, #24]
 8018d8c:	18d1      	adds	r1, r2, r3
 8018d8e:	68bb      	ldr	r3, [r7, #8]
 8018d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018d92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018d94:	f7ff ff5c 	bl	8018c50 <prvInsertTimerInActiveList>
 8018d98:	4603      	mov	r3, r0
 8018d9a:	2b00      	cmp	r3, #0
 8018d9c:	d06c      	beq.n	8018e78 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018da0:	6a1b      	ldr	r3, [r3, #32]
 8018da2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018da4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018da8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018dac:	f003 0304 	and.w	r3, r3, #4
 8018db0:	2b00      	cmp	r3, #0
 8018db2:	d061      	beq.n	8018e78 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018db4:	68ba      	ldr	r2, [r7, #8]
 8018db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018db8:	699b      	ldr	r3, [r3, #24]
 8018dba:	441a      	add	r2, r3
 8018dbc:	2300      	movs	r3, #0
 8018dbe:	9300      	str	r3, [sp, #0]
 8018dc0:	2300      	movs	r3, #0
 8018dc2:	2100      	movs	r1, #0
 8018dc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018dc6:	f7ff fe01 	bl	80189cc <xTimerGenericCommand>
 8018dca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018dcc:	6a3b      	ldr	r3, [r7, #32]
 8018dce:	2b00      	cmp	r3, #0
 8018dd0:	d152      	bne.n	8018e78 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8018dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018dd6:	f383 8811 	msr	BASEPRI, r3
 8018dda:	f3bf 8f6f 	isb	sy
 8018dde:	f3bf 8f4f 	dsb	sy
 8018de2:	61bb      	str	r3, [r7, #24]
}
 8018de4:	bf00      	nop
 8018de6:	bf00      	nop
 8018de8:	e7fd      	b.n	8018de6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018dec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018df0:	f023 0301 	bic.w	r3, r3, #1
 8018df4:	b2da      	uxtb	r2, r3
 8018df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018df8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018dfc:	e03d      	b.n	8018e7a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e04:	f043 0301 	orr.w	r3, r3, #1
 8018e08:	b2da      	uxtb	r2, r3
 8018e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8018e10:	68ba      	ldr	r2, [r7, #8]
 8018e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e14:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e18:	699b      	ldr	r3, [r3, #24]
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	d10b      	bne.n	8018e36 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8018e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018e22:	f383 8811 	msr	BASEPRI, r3
 8018e26:	f3bf 8f6f 	isb	sy
 8018e2a:	f3bf 8f4f 	dsb	sy
 8018e2e:	617b      	str	r3, [r7, #20]
}
 8018e30:	bf00      	nop
 8018e32:	bf00      	nop
 8018e34:	e7fd      	b.n	8018e32 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8018e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e38:	699a      	ldr	r2, [r3, #24]
 8018e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018e3c:	18d1      	adds	r1, r2, r3
 8018e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018e40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018e42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018e44:	f7ff ff04 	bl	8018c50 <prvInsertTimerInActiveList>
					break;
 8018e48:	e017      	b.n	8018e7a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e50:	f003 0302 	and.w	r3, r3, #2
 8018e54:	2b00      	cmp	r3, #0
 8018e56:	d103      	bne.n	8018e60 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8018e58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018e5a:	f000 fbe5 	bl	8019628 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8018e5e:	e00c      	b.n	8018e7a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e66:	f023 0301 	bic.w	r3, r3, #1
 8018e6a:	b2da      	uxtb	r2, r3
 8018e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018e72:	e002      	b.n	8018e7a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8018e74:	bf00      	nop
 8018e76:	e000      	b.n	8018e7a <prvProcessReceivedCommands+0x1a6>
					break;
 8018e78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018e7a:	4b08      	ldr	r3, [pc, #32]	@ (8018e9c <prvProcessReceivedCommands+0x1c8>)
 8018e7c:	681b      	ldr	r3, [r3, #0]
 8018e7e:	1d39      	adds	r1, r7, #4
 8018e80:	2200      	movs	r2, #0
 8018e82:	4618      	mov	r0, r3
 8018e84:	f7fe f86e 	bl	8016f64 <xQueueReceive>
 8018e88:	4603      	mov	r3, r0
 8018e8a:	2b00      	cmp	r3, #0
 8018e8c:	f47f af26 	bne.w	8018cdc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8018e90:	bf00      	nop
 8018e92:	bf00      	nop
 8018e94:	3730      	adds	r7, #48	@ 0x30
 8018e96:	46bd      	mov	sp, r7
 8018e98:	bd80      	pop	{r7, pc}
 8018e9a:	bf00      	nop
 8018e9c:	24003fbc 	.word	0x24003fbc

08018ea0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8018ea0:	b580      	push	{r7, lr}
 8018ea2:	b088      	sub	sp, #32
 8018ea4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018ea6:	e049      	b.n	8018f3c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018ea8:	4b2e      	ldr	r3, [pc, #184]	@ (8018f64 <prvSwitchTimerLists+0xc4>)
 8018eaa:	681b      	ldr	r3, [r3, #0]
 8018eac:	68db      	ldr	r3, [r3, #12]
 8018eae:	681b      	ldr	r3, [r3, #0]
 8018eb0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018eb2:	4b2c      	ldr	r3, [pc, #176]	@ (8018f64 <prvSwitchTimerLists+0xc4>)
 8018eb4:	681b      	ldr	r3, [r3, #0]
 8018eb6:	68db      	ldr	r3, [r3, #12]
 8018eb8:	68db      	ldr	r3, [r3, #12]
 8018eba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018ebc:	68fb      	ldr	r3, [r7, #12]
 8018ebe:	3304      	adds	r3, #4
 8018ec0:	4618      	mov	r0, r3
 8018ec2:	f7fd fc87 	bl	80167d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018ec6:	68fb      	ldr	r3, [r7, #12]
 8018ec8:	6a1b      	ldr	r3, [r3, #32]
 8018eca:	68f8      	ldr	r0, [r7, #12]
 8018ecc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018ece:	68fb      	ldr	r3, [r7, #12]
 8018ed0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018ed4:	f003 0304 	and.w	r3, r3, #4
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	d02f      	beq.n	8018f3c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018edc:	68fb      	ldr	r3, [r7, #12]
 8018ede:	699b      	ldr	r3, [r3, #24]
 8018ee0:	693a      	ldr	r2, [r7, #16]
 8018ee2:	4413      	add	r3, r2
 8018ee4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8018ee6:	68ba      	ldr	r2, [r7, #8]
 8018ee8:	693b      	ldr	r3, [r7, #16]
 8018eea:	429a      	cmp	r2, r3
 8018eec:	d90e      	bls.n	8018f0c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8018eee:	68fb      	ldr	r3, [r7, #12]
 8018ef0:	68ba      	ldr	r2, [r7, #8]
 8018ef2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018ef4:	68fb      	ldr	r3, [r7, #12]
 8018ef6:	68fa      	ldr	r2, [r7, #12]
 8018ef8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018efa:	4b1a      	ldr	r3, [pc, #104]	@ (8018f64 <prvSwitchTimerLists+0xc4>)
 8018efc:	681a      	ldr	r2, [r3, #0]
 8018efe:	68fb      	ldr	r3, [r7, #12]
 8018f00:	3304      	adds	r3, #4
 8018f02:	4619      	mov	r1, r3
 8018f04:	4610      	mov	r0, r2
 8018f06:	f7fd fc2c 	bl	8016762 <vListInsert>
 8018f0a:	e017      	b.n	8018f3c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018f0c:	2300      	movs	r3, #0
 8018f0e:	9300      	str	r3, [sp, #0]
 8018f10:	2300      	movs	r3, #0
 8018f12:	693a      	ldr	r2, [r7, #16]
 8018f14:	2100      	movs	r1, #0
 8018f16:	68f8      	ldr	r0, [r7, #12]
 8018f18:	f7ff fd58 	bl	80189cc <xTimerGenericCommand>
 8018f1c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8018f1e:	687b      	ldr	r3, [r7, #4]
 8018f20:	2b00      	cmp	r3, #0
 8018f22:	d10b      	bne.n	8018f3c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8018f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018f28:	f383 8811 	msr	BASEPRI, r3
 8018f2c:	f3bf 8f6f 	isb	sy
 8018f30:	f3bf 8f4f 	dsb	sy
 8018f34:	603b      	str	r3, [r7, #0]
}
 8018f36:	bf00      	nop
 8018f38:	bf00      	nop
 8018f3a:	e7fd      	b.n	8018f38 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018f3c:	4b09      	ldr	r3, [pc, #36]	@ (8018f64 <prvSwitchTimerLists+0xc4>)
 8018f3e:	681b      	ldr	r3, [r3, #0]
 8018f40:	681b      	ldr	r3, [r3, #0]
 8018f42:	2b00      	cmp	r3, #0
 8018f44:	d1b0      	bne.n	8018ea8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8018f46:	4b07      	ldr	r3, [pc, #28]	@ (8018f64 <prvSwitchTimerLists+0xc4>)
 8018f48:	681b      	ldr	r3, [r3, #0]
 8018f4a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8018f4c:	4b06      	ldr	r3, [pc, #24]	@ (8018f68 <prvSwitchTimerLists+0xc8>)
 8018f4e:	681b      	ldr	r3, [r3, #0]
 8018f50:	4a04      	ldr	r2, [pc, #16]	@ (8018f64 <prvSwitchTimerLists+0xc4>)
 8018f52:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8018f54:	4a04      	ldr	r2, [pc, #16]	@ (8018f68 <prvSwitchTimerLists+0xc8>)
 8018f56:	697b      	ldr	r3, [r7, #20]
 8018f58:	6013      	str	r3, [r2, #0]
}
 8018f5a:	bf00      	nop
 8018f5c:	3718      	adds	r7, #24
 8018f5e:	46bd      	mov	sp, r7
 8018f60:	bd80      	pop	{r7, pc}
 8018f62:	bf00      	nop
 8018f64:	24003fb4 	.word	0x24003fb4
 8018f68:	24003fb8 	.word	0x24003fb8

08018f6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8018f6c:	b580      	push	{r7, lr}
 8018f6e:	b082      	sub	sp, #8
 8018f70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8018f72:	f000 f969 	bl	8019248 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8018f76:	4b15      	ldr	r3, [pc, #84]	@ (8018fcc <prvCheckForValidListAndQueue+0x60>)
 8018f78:	681b      	ldr	r3, [r3, #0]
 8018f7a:	2b00      	cmp	r3, #0
 8018f7c:	d120      	bne.n	8018fc0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8018f7e:	4814      	ldr	r0, [pc, #80]	@ (8018fd0 <prvCheckForValidListAndQueue+0x64>)
 8018f80:	f7fd fb9e 	bl	80166c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8018f84:	4813      	ldr	r0, [pc, #76]	@ (8018fd4 <prvCheckForValidListAndQueue+0x68>)
 8018f86:	f7fd fb9b 	bl	80166c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8018f8a:	4b13      	ldr	r3, [pc, #76]	@ (8018fd8 <prvCheckForValidListAndQueue+0x6c>)
 8018f8c:	4a10      	ldr	r2, [pc, #64]	@ (8018fd0 <prvCheckForValidListAndQueue+0x64>)
 8018f8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8018f90:	4b12      	ldr	r3, [pc, #72]	@ (8018fdc <prvCheckForValidListAndQueue+0x70>)
 8018f92:	4a10      	ldr	r2, [pc, #64]	@ (8018fd4 <prvCheckForValidListAndQueue+0x68>)
 8018f94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018f96:	2300      	movs	r3, #0
 8018f98:	9300      	str	r3, [sp, #0]
 8018f9a:	4b11      	ldr	r3, [pc, #68]	@ (8018fe0 <prvCheckForValidListAndQueue+0x74>)
 8018f9c:	4a11      	ldr	r2, [pc, #68]	@ (8018fe4 <prvCheckForValidListAndQueue+0x78>)
 8018f9e:	2110      	movs	r1, #16
 8018fa0:	200a      	movs	r0, #10
 8018fa2:	f7fd fcab 	bl	80168fc <xQueueGenericCreateStatic>
 8018fa6:	4603      	mov	r3, r0
 8018fa8:	4a08      	ldr	r2, [pc, #32]	@ (8018fcc <prvCheckForValidListAndQueue+0x60>)
 8018faa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8018fac:	4b07      	ldr	r3, [pc, #28]	@ (8018fcc <prvCheckForValidListAndQueue+0x60>)
 8018fae:	681b      	ldr	r3, [r3, #0]
 8018fb0:	2b00      	cmp	r3, #0
 8018fb2:	d005      	beq.n	8018fc0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018fb4:	4b05      	ldr	r3, [pc, #20]	@ (8018fcc <prvCheckForValidListAndQueue+0x60>)
 8018fb6:	681b      	ldr	r3, [r3, #0]
 8018fb8:	490b      	ldr	r1, [pc, #44]	@ (8018fe8 <prvCheckForValidListAndQueue+0x7c>)
 8018fba:	4618      	mov	r0, r3
 8018fbc:	f7fe fb6e 	bl	801769c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018fc0:	f000 f974 	bl	80192ac <vPortExitCritical>
}
 8018fc4:	bf00      	nop
 8018fc6:	46bd      	mov	sp, r7
 8018fc8:	bd80      	pop	{r7, pc}
 8018fca:	bf00      	nop
 8018fcc:	24003fbc 	.word	0x24003fbc
 8018fd0:	24003f8c 	.word	0x24003f8c
 8018fd4:	24003fa0 	.word	0x24003fa0
 8018fd8:	24003fb4 	.word	0x24003fb4
 8018fdc:	24003fb8 	.word	0x24003fb8
 8018fe0:	24004068 	.word	0x24004068
 8018fe4:	24003fc8 	.word	0x24003fc8
 8018fe8:	0801f194 	.word	0x0801f194

08018fec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8018fec:	b480      	push	{r7}
 8018fee:	b085      	sub	sp, #20
 8018ff0:	af00      	add	r7, sp, #0
 8018ff2:	60f8      	str	r0, [r7, #12]
 8018ff4:	60b9      	str	r1, [r7, #8]
 8018ff6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8018ff8:	68fb      	ldr	r3, [r7, #12]
 8018ffa:	3b04      	subs	r3, #4
 8018ffc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8018ffe:	68fb      	ldr	r3, [r7, #12]
 8019000:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8019004:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8019006:	68fb      	ldr	r3, [r7, #12]
 8019008:	3b04      	subs	r3, #4
 801900a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801900c:	68bb      	ldr	r3, [r7, #8]
 801900e:	f023 0201 	bic.w	r2, r3, #1
 8019012:	68fb      	ldr	r3, [r7, #12]
 8019014:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8019016:	68fb      	ldr	r3, [r7, #12]
 8019018:	3b04      	subs	r3, #4
 801901a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801901c:	4a0c      	ldr	r2, [pc, #48]	@ (8019050 <pxPortInitialiseStack+0x64>)
 801901e:	68fb      	ldr	r3, [r7, #12]
 8019020:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8019022:	68fb      	ldr	r3, [r7, #12]
 8019024:	3b14      	subs	r3, #20
 8019026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8019028:	687a      	ldr	r2, [r7, #4]
 801902a:	68fb      	ldr	r3, [r7, #12]
 801902c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801902e:	68fb      	ldr	r3, [r7, #12]
 8019030:	3b04      	subs	r3, #4
 8019032:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8019034:	68fb      	ldr	r3, [r7, #12]
 8019036:	f06f 0202 	mvn.w	r2, #2
 801903a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801903c:	68fb      	ldr	r3, [r7, #12]
 801903e:	3b20      	subs	r3, #32
 8019040:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8019042:	68fb      	ldr	r3, [r7, #12]
}
 8019044:	4618      	mov	r0, r3
 8019046:	3714      	adds	r7, #20
 8019048:	46bd      	mov	sp, r7
 801904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801904e:	4770      	bx	lr
 8019050:	08019055 	.word	0x08019055

08019054 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8019054:	b480      	push	{r7}
 8019056:	b085      	sub	sp, #20
 8019058:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801905a:	2300      	movs	r3, #0
 801905c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801905e:	4b13      	ldr	r3, [pc, #76]	@ (80190ac <prvTaskExitError+0x58>)
 8019060:	681b      	ldr	r3, [r3, #0]
 8019062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019066:	d00b      	beq.n	8019080 <prvTaskExitError+0x2c>
	__asm volatile
 8019068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801906c:	f383 8811 	msr	BASEPRI, r3
 8019070:	f3bf 8f6f 	isb	sy
 8019074:	f3bf 8f4f 	dsb	sy
 8019078:	60fb      	str	r3, [r7, #12]
}
 801907a:	bf00      	nop
 801907c:	bf00      	nop
 801907e:	e7fd      	b.n	801907c <prvTaskExitError+0x28>
	__asm volatile
 8019080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019084:	f383 8811 	msr	BASEPRI, r3
 8019088:	f3bf 8f6f 	isb	sy
 801908c:	f3bf 8f4f 	dsb	sy
 8019090:	60bb      	str	r3, [r7, #8]
}
 8019092:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8019094:	bf00      	nop
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	2b00      	cmp	r3, #0
 801909a:	d0fc      	beq.n	8019096 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801909c:	bf00      	nop
 801909e:	bf00      	nop
 80190a0:	3714      	adds	r7, #20
 80190a2:	46bd      	mov	sp, r7
 80190a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190a8:	4770      	bx	lr
 80190aa:	bf00      	nop
 80190ac:	24000010 	.word	0x24000010

080190b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80190b0:	4b07      	ldr	r3, [pc, #28]	@ (80190d0 <pxCurrentTCBConst2>)
 80190b2:	6819      	ldr	r1, [r3, #0]
 80190b4:	6808      	ldr	r0, [r1, #0]
 80190b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80190ba:	f380 8809 	msr	PSP, r0
 80190be:	f3bf 8f6f 	isb	sy
 80190c2:	f04f 0000 	mov.w	r0, #0
 80190c6:	f380 8811 	msr	BASEPRI, r0
 80190ca:	4770      	bx	lr
 80190cc:	f3af 8000 	nop.w

080190d0 <pxCurrentTCBConst2>:
 80190d0:	24003a8c 	.word	0x24003a8c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80190d4:	bf00      	nop
 80190d6:	bf00      	nop

080190d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80190d8:	4808      	ldr	r0, [pc, #32]	@ (80190fc <prvPortStartFirstTask+0x24>)
 80190da:	6800      	ldr	r0, [r0, #0]
 80190dc:	6800      	ldr	r0, [r0, #0]
 80190de:	f380 8808 	msr	MSP, r0
 80190e2:	f04f 0000 	mov.w	r0, #0
 80190e6:	f380 8814 	msr	CONTROL, r0
 80190ea:	b662      	cpsie	i
 80190ec:	b661      	cpsie	f
 80190ee:	f3bf 8f4f 	dsb	sy
 80190f2:	f3bf 8f6f 	isb	sy
 80190f6:	df00      	svc	0
 80190f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80190fa:	bf00      	nop
 80190fc:	e000ed08 	.word	0xe000ed08

08019100 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8019100:	b580      	push	{r7, lr}
 8019102:	b086      	sub	sp, #24
 8019104:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8019106:	4b47      	ldr	r3, [pc, #284]	@ (8019224 <xPortStartScheduler+0x124>)
 8019108:	681b      	ldr	r3, [r3, #0]
 801910a:	4a47      	ldr	r2, [pc, #284]	@ (8019228 <xPortStartScheduler+0x128>)
 801910c:	4293      	cmp	r3, r2
 801910e:	d10b      	bne.n	8019128 <xPortStartScheduler+0x28>
	__asm volatile
 8019110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019114:	f383 8811 	msr	BASEPRI, r3
 8019118:	f3bf 8f6f 	isb	sy
 801911c:	f3bf 8f4f 	dsb	sy
 8019120:	60fb      	str	r3, [r7, #12]
}
 8019122:	bf00      	nop
 8019124:	bf00      	nop
 8019126:	e7fd      	b.n	8019124 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8019128:	4b3e      	ldr	r3, [pc, #248]	@ (8019224 <xPortStartScheduler+0x124>)
 801912a:	681b      	ldr	r3, [r3, #0]
 801912c:	4a3f      	ldr	r2, [pc, #252]	@ (801922c <xPortStartScheduler+0x12c>)
 801912e:	4293      	cmp	r3, r2
 8019130:	d10b      	bne.n	801914a <xPortStartScheduler+0x4a>
	__asm volatile
 8019132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019136:	f383 8811 	msr	BASEPRI, r3
 801913a:	f3bf 8f6f 	isb	sy
 801913e:	f3bf 8f4f 	dsb	sy
 8019142:	613b      	str	r3, [r7, #16]
}
 8019144:	bf00      	nop
 8019146:	bf00      	nop
 8019148:	e7fd      	b.n	8019146 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801914a:	4b39      	ldr	r3, [pc, #228]	@ (8019230 <xPortStartScheduler+0x130>)
 801914c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801914e:	697b      	ldr	r3, [r7, #20]
 8019150:	781b      	ldrb	r3, [r3, #0]
 8019152:	b2db      	uxtb	r3, r3
 8019154:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8019156:	697b      	ldr	r3, [r7, #20]
 8019158:	22ff      	movs	r2, #255	@ 0xff
 801915a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801915c:	697b      	ldr	r3, [r7, #20]
 801915e:	781b      	ldrb	r3, [r3, #0]
 8019160:	b2db      	uxtb	r3, r3
 8019162:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8019164:	78fb      	ldrb	r3, [r7, #3]
 8019166:	b2db      	uxtb	r3, r3
 8019168:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801916c:	b2da      	uxtb	r2, r3
 801916e:	4b31      	ldr	r3, [pc, #196]	@ (8019234 <xPortStartScheduler+0x134>)
 8019170:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8019172:	4b31      	ldr	r3, [pc, #196]	@ (8019238 <xPortStartScheduler+0x138>)
 8019174:	2207      	movs	r2, #7
 8019176:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019178:	e009      	b.n	801918e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801917a:	4b2f      	ldr	r3, [pc, #188]	@ (8019238 <xPortStartScheduler+0x138>)
 801917c:	681b      	ldr	r3, [r3, #0]
 801917e:	3b01      	subs	r3, #1
 8019180:	4a2d      	ldr	r2, [pc, #180]	@ (8019238 <xPortStartScheduler+0x138>)
 8019182:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8019184:	78fb      	ldrb	r3, [r7, #3]
 8019186:	b2db      	uxtb	r3, r3
 8019188:	005b      	lsls	r3, r3, #1
 801918a:	b2db      	uxtb	r3, r3
 801918c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801918e:	78fb      	ldrb	r3, [r7, #3]
 8019190:	b2db      	uxtb	r3, r3
 8019192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019196:	2b80      	cmp	r3, #128	@ 0x80
 8019198:	d0ef      	beq.n	801917a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801919a:	4b27      	ldr	r3, [pc, #156]	@ (8019238 <xPortStartScheduler+0x138>)
 801919c:	681b      	ldr	r3, [r3, #0]
 801919e:	f1c3 0307 	rsb	r3, r3, #7
 80191a2:	2b04      	cmp	r3, #4
 80191a4:	d00b      	beq.n	80191be <xPortStartScheduler+0xbe>
	__asm volatile
 80191a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80191aa:	f383 8811 	msr	BASEPRI, r3
 80191ae:	f3bf 8f6f 	isb	sy
 80191b2:	f3bf 8f4f 	dsb	sy
 80191b6:	60bb      	str	r3, [r7, #8]
}
 80191b8:	bf00      	nop
 80191ba:	bf00      	nop
 80191bc:	e7fd      	b.n	80191ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80191be:	4b1e      	ldr	r3, [pc, #120]	@ (8019238 <xPortStartScheduler+0x138>)
 80191c0:	681b      	ldr	r3, [r3, #0]
 80191c2:	021b      	lsls	r3, r3, #8
 80191c4:	4a1c      	ldr	r2, [pc, #112]	@ (8019238 <xPortStartScheduler+0x138>)
 80191c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80191c8:	4b1b      	ldr	r3, [pc, #108]	@ (8019238 <xPortStartScheduler+0x138>)
 80191ca:	681b      	ldr	r3, [r3, #0]
 80191cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80191d0:	4a19      	ldr	r2, [pc, #100]	@ (8019238 <xPortStartScheduler+0x138>)
 80191d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80191d4:	687b      	ldr	r3, [r7, #4]
 80191d6:	b2da      	uxtb	r2, r3
 80191d8:	697b      	ldr	r3, [r7, #20]
 80191da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80191dc:	4b17      	ldr	r3, [pc, #92]	@ (801923c <xPortStartScheduler+0x13c>)
 80191de:	681b      	ldr	r3, [r3, #0]
 80191e0:	4a16      	ldr	r2, [pc, #88]	@ (801923c <xPortStartScheduler+0x13c>)
 80191e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80191e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80191e8:	4b14      	ldr	r3, [pc, #80]	@ (801923c <xPortStartScheduler+0x13c>)
 80191ea:	681b      	ldr	r3, [r3, #0]
 80191ec:	4a13      	ldr	r2, [pc, #76]	@ (801923c <xPortStartScheduler+0x13c>)
 80191ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80191f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80191f4:	f000 f8da 	bl	80193ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80191f8:	4b11      	ldr	r3, [pc, #68]	@ (8019240 <xPortStartScheduler+0x140>)
 80191fa:	2200      	movs	r2, #0
 80191fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80191fe:	f000 f8f9 	bl	80193f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8019202:	4b10      	ldr	r3, [pc, #64]	@ (8019244 <xPortStartScheduler+0x144>)
 8019204:	681b      	ldr	r3, [r3, #0]
 8019206:	4a0f      	ldr	r2, [pc, #60]	@ (8019244 <xPortStartScheduler+0x144>)
 8019208:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801920c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801920e:	f7ff ff63 	bl	80190d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8019212:	f7fe fefd 	bl	8018010 <vTaskSwitchContext>
	prvTaskExitError();
 8019216:	f7ff ff1d 	bl	8019054 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801921a:	2300      	movs	r3, #0
}
 801921c:	4618      	mov	r0, r3
 801921e:	3718      	adds	r7, #24
 8019220:	46bd      	mov	sp, r7
 8019222:	bd80      	pop	{r7, pc}
 8019224:	e000ed00 	.word	0xe000ed00
 8019228:	410fc271 	.word	0x410fc271
 801922c:	410fc270 	.word	0x410fc270
 8019230:	e000e400 	.word	0xe000e400
 8019234:	240040b8 	.word	0x240040b8
 8019238:	240040bc 	.word	0x240040bc
 801923c:	e000ed20 	.word	0xe000ed20
 8019240:	24000010 	.word	0x24000010
 8019244:	e000ef34 	.word	0xe000ef34

08019248 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8019248:	b480      	push	{r7}
 801924a:	b083      	sub	sp, #12
 801924c:	af00      	add	r7, sp, #0
	__asm volatile
 801924e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019252:	f383 8811 	msr	BASEPRI, r3
 8019256:	f3bf 8f6f 	isb	sy
 801925a:	f3bf 8f4f 	dsb	sy
 801925e:	607b      	str	r3, [r7, #4]
}
 8019260:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8019262:	4b10      	ldr	r3, [pc, #64]	@ (80192a4 <vPortEnterCritical+0x5c>)
 8019264:	681b      	ldr	r3, [r3, #0]
 8019266:	3301      	adds	r3, #1
 8019268:	4a0e      	ldr	r2, [pc, #56]	@ (80192a4 <vPortEnterCritical+0x5c>)
 801926a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801926c:	4b0d      	ldr	r3, [pc, #52]	@ (80192a4 <vPortEnterCritical+0x5c>)
 801926e:	681b      	ldr	r3, [r3, #0]
 8019270:	2b01      	cmp	r3, #1
 8019272:	d110      	bne.n	8019296 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8019274:	4b0c      	ldr	r3, [pc, #48]	@ (80192a8 <vPortEnterCritical+0x60>)
 8019276:	681b      	ldr	r3, [r3, #0]
 8019278:	b2db      	uxtb	r3, r3
 801927a:	2b00      	cmp	r3, #0
 801927c:	d00b      	beq.n	8019296 <vPortEnterCritical+0x4e>
	__asm volatile
 801927e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019282:	f383 8811 	msr	BASEPRI, r3
 8019286:	f3bf 8f6f 	isb	sy
 801928a:	f3bf 8f4f 	dsb	sy
 801928e:	603b      	str	r3, [r7, #0]
}
 8019290:	bf00      	nop
 8019292:	bf00      	nop
 8019294:	e7fd      	b.n	8019292 <vPortEnterCritical+0x4a>
	}
}
 8019296:	bf00      	nop
 8019298:	370c      	adds	r7, #12
 801929a:	46bd      	mov	sp, r7
 801929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192a0:	4770      	bx	lr
 80192a2:	bf00      	nop
 80192a4:	24000010 	.word	0x24000010
 80192a8:	e000ed04 	.word	0xe000ed04

080192ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80192ac:	b480      	push	{r7}
 80192ae:	b083      	sub	sp, #12
 80192b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80192b2:	4b12      	ldr	r3, [pc, #72]	@ (80192fc <vPortExitCritical+0x50>)
 80192b4:	681b      	ldr	r3, [r3, #0]
 80192b6:	2b00      	cmp	r3, #0
 80192b8:	d10b      	bne.n	80192d2 <vPortExitCritical+0x26>
	__asm volatile
 80192ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80192be:	f383 8811 	msr	BASEPRI, r3
 80192c2:	f3bf 8f6f 	isb	sy
 80192c6:	f3bf 8f4f 	dsb	sy
 80192ca:	607b      	str	r3, [r7, #4]
}
 80192cc:	bf00      	nop
 80192ce:	bf00      	nop
 80192d0:	e7fd      	b.n	80192ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80192d2:	4b0a      	ldr	r3, [pc, #40]	@ (80192fc <vPortExitCritical+0x50>)
 80192d4:	681b      	ldr	r3, [r3, #0]
 80192d6:	3b01      	subs	r3, #1
 80192d8:	4a08      	ldr	r2, [pc, #32]	@ (80192fc <vPortExitCritical+0x50>)
 80192da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80192dc:	4b07      	ldr	r3, [pc, #28]	@ (80192fc <vPortExitCritical+0x50>)
 80192de:	681b      	ldr	r3, [r3, #0]
 80192e0:	2b00      	cmp	r3, #0
 80192e2:	d105      	bne.n	80192f0 <vPortExitCritical+0x44>
 80192e4:	2300      	movs	r3, #0
 80192e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80192e8:	683b      	ldr	r3, [r7, #0]
 80192ea:	f383 8811 	msr	BASEPRI, r3
}
 80192ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80192f0:	bf00      	nop
 80192f2:	370c      	adds	r7, #12
 80192f4:	46bd      	mov	sp, r7
 80192f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192fa:	4770      	bx	lr
 80192fc:	24000010 	.word	0x24000010

08019300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8019300:	f3ef 8009 	mrs	r0, PSP
 8019304:	f3bf 8f6f 	isb	sy
 8019308:	4b15      	ldr	r3, [pc, #84]	@ (8019360 <pxCurrentTCBConst>)
 801930a:	681a      	ldr	r2, [r3, #0]
 801930c:	f01e 0f10 	tst.w	lr, #16
 8019310:	bf08      	it	eq
 8019312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8019316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801931a:	6010      	str	r0, [r2, #0]
 801931c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8019320:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8019324:	f380 8811 	msr	BASEPRI, r0
 8019328:	f3bf 8f4f 	dsb	sy
 801932c:	f3bf 8f6f 	isb	sy
 8019330:	f7fe fe6e 	bl	8018010 <vTaskSwitchContext>
 8019334:	f04f 0000 	mov.w	r0, #0
 8019338:	f380 8811 	msr	BASEPRI, r0
 801933c:	bc09      	pop	{r0, r3}
 801933e:	6819      	ldr	r1, [r3, #0]
 8019340:	6808      	ldr	r0, [r1, #0]
 8019342:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019346:	f01e 0f10 	tst.w	lr, #16
 801934a:	bf08      	it	eq
 801934c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8019350:	f380 8809 	msr	PSP, r0
 8019354:	f3bf 8f6f 	isb	sy
 8019358:	4770      	bx	lr
 801935a:	bf00      	nop
 801935c:	f3af 8000 	nop.w

08019360 <pxCurrentTCBConst>:
 8019360:	24003a8c 	.word	0x24003a8c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8019364:	bf00      	nop
 8019366:	bf00      	nop

08019368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8019368:	b580      	push	{r7, lr}
 801936a:	b082      	sub	sp, #8
 801936c:	af00      	add	r7, sp, #0
	__asm volatile
 801936e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019372:	f383 8811 	msr	BASEPRI, r3
 8019376:	f3bf 8f6f 	isb	sy
 801937a:	f3bf 8f4f 	dsb	sy
 801937e:	607b      	str	r3, [r7, #4]
}
 8019380:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8019382:	f7fe fd8b 	bl	8017e9c <xTaskIncrementTick>
 8019386:	4603      	mov	r3, r0
 8019388:	2b00      	cmp	r3, #0
 801938a:	d003      	beq.n	8019394 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801938c:	4b06      	ldr	r3, [pc, #24]	@ (80193a8 <xPortSysTickHandler+0x40>)
 801938e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019392:	601a      	str	r2, [r3, #0]
 8019394:	2300      	movs	r3, #0
 8019396:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019398:	683b      	ldr	r3, [r7, #0]
 801939a:	f383 8811 	msr	BASEPRI, r3
}
 801939e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80193a0:	bf00      	nop
 80193a2:	3708      	adds	r7, #8
 80193a4:	46bd      	mov	sp, r7
 80193a6:	bd80      	pop	{r7, pc}
 80193a8:	e000ed04 	.word	0xe000ed04

080193ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80193ac:	b480      	push	{r7}
 80193ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80193b0:	4b0b      	ldr	r3, [pc, #44]	@ (80193e0 <vPortSetupTimerInterrupt+0x34>)
 80193b2:	2200      	movs	r2, #0
 80193b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80193b6:	4b0b      	ldr	r3, [pc, #44]	@ (80193e4 <vPortSetupTimerInterrupt+0x38>)
 80193b8:	2200      	movs	r2, #0
 80193ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80193bc:	4b0a      	ldr	r3, [pc, #40]	@ (80193e8 <vPortSetupTimerInterrupt+0x3c>)
 80193be:	681b      	ldr	r3, [r3, #0]
 80193c0:	4a0a      	ldr	r2, [pc, #40]	@ (80193ec <vPortSetupTimerInterrupt+0x40>)
 80193c2:	fba2 2303 	umull	r2, r3, r2, r3
 80193c6:	099b      	lsrs	r3, r3, #6
 80193c8:	4a09      	ldr	r2, [pc, #36]	@ (80193f0 <vPortSetupTimerInterrupt+0x44>)
 80193ca:	3b01      	subs	r3, #1
 80193cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80193ce:	4b04      	ldr	r3, [pc, #16]	@ (80193e0 <vPortSetupTimerInterrupt+0x34>)
 80193d0:	2207      	movs	r2, #7
 80193d2:	601a      	str	r2, [r3, #0]
}
 80193d4:	bf00      	nop
 80193d6:	46bd      	mov	sp, r7
 80193d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193dc:	4770      	bx	lr
 80193de:	bf00      	nop
 80193e0:	e000e010 	.word	0xe000e010
 80193e4:	e000e018 	.word	0xe000e018
 80193e8:	24000000 	.word	0x24000000
 80193ec:	10624dd3 	.word	0x10624dd3
 80193f0:	e000e014 	.word	0xe000e014

080193f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80193f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8019404 <vPortEnableVFP+0x10>
 80193f8:	6801      	ldr	r1, [r0, #0]
 80193fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80193fe:	6001      	str	r1, [r0, #0]
 8019400:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8019402:	bf00      	nop
 8019404:	e000ed88 	.word	0xe000ed88

08019408 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8019408:	b480      	push	{r7}
 801940a:	b085      	sub	sp, #20
 801940c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801940e:	f3ef 8305 	mrs	r3, IPSR
 8019412:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8019414:	68fb      	ldr	r3, [r7, #12]
 8019416:	2b0f      	cmp	r3, #15
 8019418:	d915      	bls.n	8019446 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801941a:	4a18      	ldr	r2, [pc, #96]	@ (801947c <vPortValidateInterruptPriority+0x74>)
 801941c:	68fb      	ldr	r3, [r7, #12]
 801941e:	4413      	add	r3, r2
 8019420:	781b      	ldrb	r3, [r3, #0]
 8019422:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8019424:	4b16      	ldr	r3, [pc, #88]	@ (8019480 <vPortValidateInterruptPriority+0x78>)
 8019426:	781b      	ldrb	r3, [r3, #0]
 8019428:	7afa      	ldrb	r2, [r7, #11]
 801942a:	429a      	cmp	r2, r3
 801942c:	d20b      	bcs.n	8019446 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801942e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019432:	f383 8811 	msr	BASEPRI, r3
 8019436:	f3bf 8f6f 	isb	sy
 801943a:	f3bf 8f4f 	dsb	sy
 801943e:	607b      	str	r3, [r7, #4]
}
 8019440:	bf00      	nop
 8019442:	bf00      	nop
 8019444:	e7fd      	b.n	8019442 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8019446:	4b0f      	ldr	r3, [pc, #60]	@ (8019484 <vPortValidateInterruptPriority+0x7c>)
 8019448:	681b      	ldr	r3, [r3, #0]
 801944a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801944e:	4b0e      	ldr	r3, [pc, #56]	@ (8019488 <vPortValidateInterruptPriority+0x80>)
 8019450:	681b      	ldr	r3, [r3, #0]
 8019452:	429a      	cmp	r2, r3
 8019454:	d90b      	bls.n	801946e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8019456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801945a:	f383 8811 	msr	BASEPRI, r3
 801945e:	f3bf 8f6f 	isb	sy
 8019462:	f3bf 8f4f 	dsb	sy
 8019466:	603b      	str	r3, [r7, #0]
}
 8019468:	bf00      	nop
 801946a:	bf00      	nop
 801946c:	e7fd      	b.n	801946a <vPortValidateInterruptPriority+0x62>
	}
 801946e:	bf00      	nop
 8019470:	3714      	adds	r7, #20
 8019472:	46bd      	mov	sp, r7
 8019474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019478:	4770      	bx	lr
 801947a:	bf00      	nop
 801947c:	e000e3f0 	.word	0xe000e3f0
 8019480:	240040b8 	.word	0x240040b8
 8019484:	e000ed0c 	.word	0xe000ed0c
 8019488:	240040bc 	.word	0x240040bc

0801948c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801948c:	b580      	push	{r7, lr}
 801948e:	b08a      	sub	sp, #40	@ 0x28
 8019490:	af00      	add	r7, sp, #0
 8019492:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8019494:	2300      	movs	r3, #0
 8019496:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8019498:	f7fe fc44 	bl	8017d24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801949c:	4b5c      	ldr	r3, [pc, #368]	@ (8019610 <pvPortMalloc+0x184>)
 801949e:	681b      	ldr	r3, [r3, #0]
 80194a0:	2b00      	cmp	r3, #0
 80194a2:	d101      	bne.n	80194a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80194a4:	f000 f924 	bl	80196f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80194a8:	4b5a      	ldr	r3, [pc, #360]	@ (8019614 <pvPortMalloc+0x188>)
 80194aa:	681a      	ldr	r2, [r3, #0]
 80194ac:	687b      	ldr	r3, [r7, #4]
 80194ae:	4013      	ands	r3, r2
 80194b0:	2b00      	cmp	r3, #0
 80194b2:	f040 8095 	bne.w	80195e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d01e      	beq.n	80194fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80194bc:	2208      	movs	r2, #8
 80194be:	687b      	ldr	r3, [r7, #4]
 80194c0:	4413      	add	r3, r2
 80194c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80194c4:	687b      	ldr	r3, [r7, #4]
 80194c6:	f003 0307 	and.w	r3, r3, #7
 80194ca:	2b00      	cmp	r3, #0
 80194cc:	d015      	beq.n	80194fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80194ce:	687b      	ldr	r3, [r7, #4]
 80194d0:	f023 0307 	bic.w	r3, r3, #7
 80194d4:	3308      	adds	r3, #8
 80194d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	f003 0307 	and.w	r3, r3, #7
 80194de:	2b00      	cmp	r3, #0
 80194e0:	d00b      	beq.n	80194fa <pvPortMalloc+0x6e>
	__asm volatile
 80194e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80194e6:	f383 8811 	msr	BASEPRI, r3
 80194ea:	f3bf 8f6f 	isb	sy
 80194ee:	f3bf 8f4f 	dsb	sy
 80194f2:	617b      	str	r3, [r7, #20]
}
 80194f4:	bf00      	nop
 80194f6:	bf00      	nop
 80194f8:	e7fd      	b.n	80194f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80194fa:	687b      	ldr	r3, [r7, #4]
 80194fc:	2b00      	cmp	r3, #0
 80194fe:	d06f      	beq.n	80195e0 <pvPortMalloc+0x154>
 8019500:	4b45      	ldr	r3, [pc, #276]	@ (8019618 <pvPortMalloc+0x18c>)
 8019502:	681b      	ldr	r3, [r3, #0]
 8019504:	687a      	ldr	r2, [r7, #4]
 8019506:	429a      	cmp	r2, r3
 8019508:	d86a      	bhi.n	80195e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801950a:	4b44      	ldr	r3, [pc, #272]	@ (801961c <pvPortMalloc+0x190>)
 801950c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801950e:	4b43      	ldr	r3, [pc, #268]	@ (801961c <pvPortMalloc+0x190>)
 8019510:	681b      	ldr	r3, [r3, #0]
 8019512:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8019514:	e004      	b.n	8019520 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8019516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019518:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801951a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801951c:	681b      	ldr	r3, [r3, #0]
 801951e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8019520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019522:	685b      	ldr	r3, [r3, #4]
 8019524:	687a      	ldr	r2, [r7, #4]
 8019526:	429a      	cmp	r2, r3
 8019528:	d903      	bls.n	8019532 <pvPortMalloc+0xa6>
 801952a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801952c:	681b      	ldr	r3, [r3, #0]
 801952e:	2b00      	cmp	r3, #0
 8019530:	d1f1      	bne.n	8019516 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8019532:	4b37      	ldr	r3, [pc, #220]	@ (8019610 <pvPortMalloc+0x184>)
 8019534:	681b      	ldr	r3, [r3, #0]
 8019536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019538:	429a      	cmp	r2, r3
 801953a:	d051      	beq.n	80195e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801953c:	6a3b      	ldr	r3, [r7, #32]
 801953e:	681b      	ldr	r3, [r3, #0]
 8019540:	2208      	movs	r2, #8
 8019542:	4413      	add	r3, r2
 8019544:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8019546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019548:	681a      	ldr	r2, [r3, #0]
 801954a:	6a3b      	ldr	r3, [r7, #32]
 801954c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801954e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019550:	685a      	ldr	r2, [r3, #4]
 8019552:	687b      	ldr	r3, [r7, #4]
 8019554:	1ad2      	subs	r2, r2, r3
 8019556:	2308      	movs	r3, #8
 8019558:	005b      	lsls	r3, r3, #1
 801955a:	429a      	cmp	r2, r3
 801955c:	d920      	bls.n	80195a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801955e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019560:	687b      	ldr	r3, [r7, #4]
 8019562:	4413      	add	r3, r2
 8019564:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019566:	69bb      	ldr	r3, [r7, #24]
 8019568:	f003 0307 	and.w	r3, r3, #7
 801956c:	2b00      	cmp	r3, #0
 801956e:	d00b      	beq.n	8019588 <pvPortMalloc+0xfc>
	__asm volatile
 8019570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019574:	f383 8811 	msr	BASEPRI, r3
 8019578:	f3bf 8f6f 	isb	sy
 801957c:	f3bf 8f4f 	dsb	sy
 8019580:	613b      	str	r3, [r7, #16]
}
 8019582:	bf00      	nop
 8019584:	bf00      	nop
 8019586:	e7fd      	b.n	8019584 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8019588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801958a:	685a      	ldr	r2, [r3, #4]
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	1ad2      	subs	r2, r2, r3
 8019590:	69bb      	ldr	r3, [r7, #24]
 8019592:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8019594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019596:	687a      	ldr	r2, [r7, #4]
 8019598:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801959a:	69b8      	ldr	r0, [r7, #24]
 801959c:	f000 f90a 	bl	80197b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80195a0:	4b1d      	ldr	r3, [pc, #116]	@ (8019618 <pvPortMalloc+0x18c>)
 80195a2:	681a      	ldr	r2, [r3, #0]
 80195a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195a6:	685b      	ldr	r3, [r3, #4]
 80195a8:	1ad3      	subs	r3, r2, r3
 80195aa:	4a1b      	ldr	r2, [pc, #108]	@ (8019618 <pvPortMalloc+0x18c>)
 80195ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80195ae:	4b1a      	ldr	r3, [pc, #104]	@ (8019618 <pvPortMalloc+0x18c>)
 80195b0:	681a      	ldr	r2, [r3, #0]
 80195b2:	4b1b      	ldr	r3, [pc, #108]	@ (8019620 <pvPortMalloc+0x194>)
 80195b4:	681b      	ldr	r3, [r3, #0]
 80195b6:	429a      	cmp	r2, r3
 80195b8:	d203      	bcs.n	80195c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80195ba:	4b17      	ldr	r3, [pc, #92]	@ (8019618 <pvPortMalloc+0x18c>)
 80195bc:	681b      	ldr	r3, [r3, #0]
 80195be:	4a18      	ldr	r2, [pc, #96]	@ (8019620 <pvPortMalloc+0x194>)
 80195c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80195c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195c4:	685a      	ldr	r2, [r3, #4]
 80195c6:	4b13      	ldr	r3, [pc, #76]	@ (8019614 <pvPortMalloc+0x188>)
 80195c8:	681b      	ldr	r3, [r3, #0]
 80195ca:	431a      	orrs	r2, r3
 80195cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80195d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195d2:	2200      	movs	r2, #0
 80195d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80195d6:	4b13      	ldr	r3, [pc, #76]	@ (8019624 <pvPortMalloc+0x198>)
 80195d8:	681b      	ldr	r3, [r3, #0]
 80195da:	3301      	adds	r3, #1
 80195dc:	4a11      	ldr	r2, [pc, #68]	@ (8019624 <pvPortMalloc+0x198>)
 80195de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80195e0:	f7fe fbae 	bl	8017d40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80195e4:	69fb      	ldr	r3, [r7, #28]
 80195e6:	f003 0307 	and.w	r3, r3, #7
 80195ea:	2b00      	cmp	r3, #0
 80195ec:	d00b      	beq.n	8019606 <pvPortMalloc+0x17a>
	__asm volatile
 80195ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80195f2:	f383 8811 	msr	BASEPRI, r3
 80195f6:	f3bf 8f6f 	isb	sy
 80195fa:	f3bf 8f4f 	dsb	sy
 80195fe:	60fb      	str	r3, [r7, #12]
}
 8019600:	bf00      	nop
 8019602:	bf00      	nop
 8019604:	e7fd      	b.n	8019602 <pvPortMalloc+0x176>
	return pvReturn;
 8019606:	69fb      	ldr	r3, [r7, #28]
}
 8019608:	4618      	mov	r0, r3
 801960a:	3728      	adds	r7, #40	@ 0x28
 801960c:	46bd      	mov	sp, r7
 801960e:	bd80      	pop	{r7, pc}
 8019610:	240140c8 	.word	0x240140c8
 8019614:	240140dc 	.word	0x240140dc
 8019618:	240140cc 	.word	0x240140cc
 801961c:	240140c0 	.word	0x240140c0
 8019620:	240140d0 	.word	0x240140d0
 8019624:	240140d4 	.word	0x240140d4

08019628 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8019628:	b580      	push	{r7, lr}
 801962a:	b086      	sub	sp, #24
 801962c:	af00      	add	r7, sp, #0
 801962e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8019630:	687b      	ldr	r3, [r7, #4]
 8019632:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8019634:	687b      	ldr	r3, [r7, #4]
 8019636:	2b00      	cmp	r3, #0
 8019638:	d04f      	beq.n	80196da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801963a:	2308      	movs	r3, #8
 801963c:	425b      	negs	r3, r3
 801963e:	697a      	ldr	r2, [r7, #20]
 8019640:	4413      	add	r3, r2
 8019642:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8019644:	697b      	ldr	r3, [r7, #20]
 8019646:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8019648:	693b      	ldr	r3, [r7, #16]
 801964a:	685a      	ldr	r2, [r3, #4]
 801964c:	4b25      	ldr	r3, [pc, #148]	@ (80196e4 <vPortFree+0xbc>)
 801964e:	681b      	ldr	r3, [r3, #0]
 8019650:	4013      	ands	r3, r2
 8019652:	2b00      	cmp	r3, #0
 8019654:	d10b      	bne.n	801966e <vPortFree+0x46>
	__asm volatile
 8019656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801965a:	f383 8811 	msr	BASEPRI, r3
 801965e:	f3bf 8f6f 	isb	sy
 8019662:	f3bf 8f4f 	dsb	sy
 8019666:	60fb      	str	r3, [r7, #12]
}
 8019668:	bf00      	nop
 801966a:	bf00      	nop
 801966c:	e7fd      	b.n	801966a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801966e:	693b      	ldr	r3, [r7, #16]
 8019670:	681b      	ldr	r3, [r3, #0]
 8019672:	2b00      	cmp	r3, #0
 8019674:	d00b      	beq.n	801968e <vPortFree+0x66>
	__asm volatile
 8019676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801967a:	f383 8811 	msr	BASEPRI, r3
 801967e:	f3bf 8f6f 	isb	sy
 8019682:	f3bf 8f4f 	dsb	sy
 8019686:	60bb      	str	r3, [r7, #8]
}
 8019688:	bf00      	nop
 801968a:	bf00      	nop
 801968c:	e7fd      	b.n	801968a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801968e:	693b      	ldr	r3, [r7, #16]
 8019690:	685a      	ldr	r2, [r3, #4]
 8019692:	4b14      	ldr	r3, [pc, #80]	@ (80196e4 <vPortFree+0xbc>)
 8019694:	681b      	ldr	r3, [r3, #0]
 8019696:	4013      	ands	r3, r2
 8019698:	2b00      	cmp	r3, #0
 801969a:	d01e      	beq.n	80196da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801969c:	693b      	ldr	r3, [r7, #16]
 801969e:	681b      	ldr	r3, [r3, #0]
 80196a0:	2b00      	cmp	r3, #0
 80196a2:	d11a      	bne.n	80196da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80196a4:	693b      	ldr	r3, [r7, #16]
 80196a6:	685a      	ldr	r2, [r3, #4]
 80196a8:	4b0e      	ldr	r3, [pc, #56]	@ (80196e4 <vPortFree+0xbc>)
 80196aa:	681b      	ldr	r3, [r3, #0]
 80196ac:	43db      	mvns	r3, r3
 80196ae:	401a      	ands	r2, r3
 80196b0:	693b      	ldr	r3, [r7, #16]
 80196b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80196b4:	f7fe fb36 	bl	8017d24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80196b8:	693b      	ldr	r3, [r7, #16]
 80196ba:	685a      	ldr	r2, [r3, #4]
 80196bc:	4b0a      	ldr	r3, [pc, #40]	@ (80196e8 <vPortFree+0xc0>)
 80196be:	681b      	ldr	r3, [r3, #0]
 80196c0:	4413      	add	r3, r2
 80196c2:	4a09      	ldr	r2, [pc, #36]	@ (80196e8 <vPortFree+0xc0>)
 80196c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80196c6:	6938      	ldr	r0, [r7, #16]
 80196c8:	f000 f874 	bl	80197b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80196cc:	4b07      	ldr	r3, [pc, #28]	@ (80196ec <vPortFree+0xc4>)
 80196ce:	681b      	ldr	r3, [r3, #0]
 80196d0:	3301      	adds	r3, #1
 80196d2:	4a06      	ldr	r2, [pc, #24]	@ (80196ec <vPortFree+0xc4>)
 80196d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80196d6:	f7fe fb33 	bl	8017d40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80196da:	bf00      	nop
 80196dc:	3718      	adds	r7, #24
 80196de:	46bd      	mov	sp, r7
 80196e0:	bd80      	pop	{r7, pc}
 80196e2:	bf00      	nop
 80196e4:	240140dc 	.word	0x240140dc
 80196e8:	240140cc 	.word	0x240140cc
 80196ec:	240140d8 	.word	0x240140d8

080196f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80196f0:	b480      	push	{r7}
 80196f2:	b085      	sub	sp, #20
 80196f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80196f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80196fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80196fc:	4b27      	ldr	r3, [pc, #156]	@ (801979c <prvHeapInit+0xac>)
 80196fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8019700:	68fb      	ldr	r3, [r7, #12]
 8019702:	f003 0307 	and.w	r3, r3, #7
 8019706:	2b00      	cmp	r3, #0
 8019708:	d00c      	beq.n	8019724 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801970a:	68fb      	ldr	r3, [r7, #12]
 801970c:	3307      	adds	r3, #7
 801970e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8019710:	68fb      	ldr	r3, [r7, #12]
 8019712:	f023 0307 	bic.w	r3, r3, #7
 8019716:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8019718:	68ba      	ldr	r2, [r7, #8]
 801971a:	68fb      	ldr	r3, [r7, #12]
 801971c:	1ad3      	subs	r3, r2, r3
 801971e:	4a1f      	ldr	r2, [pc, #124]	@ (801979c <prvHeapInit+0xac>)
 8019720:	4413      	add	r3, r2
 8019722:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8019724:	68fb      	ldr	r3, [r7, #12]
 8019726:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8019728:	4a1d      	ldr	r2, [pc, #116]	@ (80197a0 <prvHeapInit+0xb0>)
 801972a:	687b      	ldr	r3, [r7, #4]
 801972c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801972e:	4b1c      	ldr	r3, [pc, #112]	@ (80197a0 <prvHeapInit+0xb0>)
 8019730:	2200      	movs	r2, #0
 8019732:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8019734:	687b      	ldr	r3, [r7, #4]
 8019736:	68ba      	ldr	r2, [r7, #8]
 8019738:	4413      	add	r3, r2
 801973a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801973c:	2208      	movs	r2, #8
 801973e:	68fb      	ldr	r3, [r7, #12]
 8019740:	1a9b      	subs	r3, r3, r2
 8019742:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8019744:	68fb      	ldr	r3, [r7, #12]
 8019746:	f023 0307 	bic.w	r3, r3, #7
 801974a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801974c:	68fb      	ldr	r3, [r7, #12]
 801974e:	4a15      	ldr	r2, [pc, #84]	@ (80197a4 <prvHeapInit+0xb4>)
 8019750:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8019752:	4b14      	ldr	r3, [pc, #80]	@ (80197a4 <prvHeapInit+0xb4>)
 8019754:	681b      	ldr	r3, [r3, #0]
 8019756:	2200      	movs	r2, #0
 8019758:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801975a:	4b12      	ldr	r3, [pc, #72]	@ (80197a4 <prvHeapInit+0xb4>)
 801975c:	681b      	ldr	r3, [r3, #0]
 801975e:	2200      	movs	r2, #0
 8019760:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8019762:	687b      	ldr	r3, [r7, #4]
 8019764:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8019766:	683b      	ldr	r3, [r7, #0]
 8019768:	68fa      	ldr	r2, [r7, #12]
 801976a:	1ad2      	subs	r2, r2, r3
 801976c:	683b      	ldr	r3, [r7, #0]
 801976e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8019770:	4b0c      	ldr	r3, [pc, #48]	@ (80197a4 <prvHeapInit+0xb4>)
 8019772:	681a      	ldr	r2, [r3, #0]
 8019774:	683b      	ldr	r3, [r7, #0]
 8019776:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019778:	683b      	ldr	r3, [r7, #0]
 801977a:	685b      	ldr	r3, [r3, #4]
 801977c:	4a0a      	ldr	r2, [pc, #40]	@ (80197a8 <prvHeapInit+0xb8>)
 801977e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019780:	683b      	ldr	r3, [r7, #0]
 8019782:	685b      	ldr	r3, [r3, #4]
 8019784:	4a09      	ldr	r2, [pc, #36]	@ (80197ac <prvHeapInit+0xbc>)
 8019786:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8019788:	4b09      	ldr	r3, [pc, #36]	@ (80197b0 <prvHeapInit+0xc0>)
 801978a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801978e:	601a      	str	r2, [r3, #0]
}
 8019790:	bf00      	nop
 8019792:	3714      	adds	r7, #20
 8019794:	46bd      	mov	sp, r7
 8019796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801979a:	4770      	bx	lr
 801979c:	240040c0 	.word	0x240040c0
 80197a0:	240140c0 	.word	0x240140c0
 80197a4:	240140c8 	.word	0x240140c8
 80197a8:	240140d0 	.word	0x240140d0
 80197ac:	240140cc 	.word	0x240140cc
 80197b0:	240140dc 	.word	0x240140dc

080197b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80197b4:	b480      	push	{r7}
 80197b6:	b085      	sub	sp, #20
 80197b8:	af00      	add	r7, sp, #0
 80197ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80197bc:	4b28      	ldr	r3, [pc, #160]	@ (8019860 <prvInsertBlockIntoFreeList+0xac>)
 80197be:	60fb      	str	r3, [r7, #12]
 80197c0:	e002      	b.n	80197c8 <prvInsertBlockIntoFreeList+0x14>
 80197c2:	68fb      	ldr	r3, [r7, #12]
 80197c4:	681b      	ldr	r3, [r3, #0]
 80197c6:	60fb      	str	r3, [r7, #12]
 80197c8:	68fb      	ldr	r3, [r7, #12]
 80197ca:	681b      	ldr	r3, [r3, #0]
 80197cc:	687a      	ldr	r2, [r7, #4]
 80197ce:	429a      	cmp	r2, r3
 80197d0:	d8f7      	bhi.n	80197c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80197d2:	68fb      	ldr	r3, [r7, #12]
 80197d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80197d6:	68fb      	ldr	r3, [r7, #12]
 80197d8:	685b      	ldr	r3, [r3, #4]
 80197da:	68ba      	ldr	r2, [r7, #8]
 80197dc:	4413      	add	r3, r2
 80197de:	687a      	ldr	r2, [r7, #4]
 80197e0:	429a      	cmp	r2, r3
 80197e2:	d108      	bne.n	80197f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80197e4:	68fb      	ldr	r3, [r7, #12]
 80197e6:	685a      	ldr	r2, [r3, #4]
 80197e8:	687b      	ldr	r3, [r7, #4]
 80197ea:	685b      	ldr	r3, [r3, #4]
 80197ec:	441a      	add	r2, r3
 80197ee:	68fb      	ldr	r3, [r7, #12]
 80197f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80197f2:	68fb      	ldr	r3, [r7, #12]
 80197f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80197f6:	687b      	ldr	r3, [r7, #4]
 80197f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80197fa:	687b      	ldr	r3, [r7, #4]
 80197fc:	685b      	ldr	r3, [r3, #4]
 80197fe:	68ba      	ldr	r2, [r7, #8]
 8019800:	441a      	add	r2, r3
 8019802:	68fb      	ldr	r3, [r7, #12]
 8019804:	681b      	ldr	r3, [r3, #0]
 8019806:	429a      	cmp	r2, r3
 8019808:	d118      	bne.n	801983c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801980a:	68fb      	ldr	r3, [r7, #12]
 801980c:	681a      	ldr	r2, [r3, #0]
 801980e:	4b15      	ldr	r3, [pc, #84]	@ (8019864 <prvInsertBlockIntoFreeList+0xb0>)
 8019810:	681b      	ldr	r3, [r3, #0]
 8019812:	429a      	cmp	r2, r3
 8019814:	d00d      	beq.n	8019832 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8019816:	687b      	ldr	r3, [r7, #4]
 8019818:	685a      	ldr	r2, [r3, #4]
 801981a:	68fb      	ldr	r3, [r7, #12]
 801981c:	681b      	ldr	r3, [r3, #0]
 801981e:	685b      	ldr	r3, [r3, #4]
 8019820:	441a      	add	r2, r3
 8019822:	687b      	ldr	r3, [r7, #4]
 8019824:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8019826:	68fb      	ldr	r3, [r7, #12]
 8019828:	681b      	ldr	r3, [r3, #0]
 801982a:	681a      	ldr	r2, [r3, #0]
 801982c:	687b      	ldr	r3, [r7, #4]
 801982e:	601a      	str	r2, [r3, #0]
 8019830:	e008      	b.n	8019844 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8019832:	4b0c      	ldr	r3, [pc, #48]	@ (8019864 <prvInsertBlockIntoFreeList+0xb0>)
 8019834:	681a      	ldr	r2, [r3, #0]
 8019836:	687b      	ldr	r3, [r7, #4]
 8019838:	601a      	str	r2, [r3, #0]
 801983a:	e003      	b.n	8019844 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801983c:	68fb      	ldr	r3, [r7, #12]
 801983e:	681a      	ldr	r2, [r3, #0]
 8019840:	687b      	ldr	r3, [r7, #4]
 8019842:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8019844:	68fa      	ldr	r2, [r7, #12]
 8019846:	687b      	ldr	r3, [r7, #4]
 8019848:	429a      	cmp	r2, r3
 801984a:	d002      	beq.n	8019852 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801984c:	68fb      	ldr	r3, [r7, #12]
 801984e:	687a      	ldr	r2, [r7, #4]
 8019850:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8019852:	bf00      	nop
 8019854:	3714      	adds	r7, #20
 8019856:	46bd      	mov	sp, r7
 8019858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801985c:	4770      	bx	lr
 801985e:	bf00      	nop
 8019860:	240140c0 	.word	0x240140c0
 8019864:	240140c8 	.word	0x240140c8

08019868 <atoi>:
 8019868:	220a      	movs	r2, #10
 801986a:	2100      	movs	r1, #0
 801986c:	f000 b87c 	b.w	8019968 <strtol>

08019870 <_strtol_l.isra.0>:
 8019870:	2b24      	cmp	r3, #36	@ 0x24
 8019872:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019876:	4686      	mov	lr, r0
 8019878:	4690      	mov	r8, r2
 801987a:	d801      	bhi.n	8019880 <_strtol_l.isra.0+0x10>
 801987c:	2b01      	cmp	r3, #1
 801987e:	d106      	bne.n	801988e <_strtol_l.isra.0+0x1e>
 8019880:	f001 fafa 	bl	801ae78 <__errno>
 8019884:	2316      	movs	r3, #22
 8019886:	6003      	str	r3, [r0, #0]
 8019888:	2000      	movs	r0, #0
 801988a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801988e:	4834      	ldr	r0, [pc, #208]	@ (8019960 <_strtol_l.isra.0+0xf0>)
 8019890:	460d      	mov	r5, r1
 8019892:	462a      	mov	r2, r5
 8019894:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019898:	5d06      	ldrb	r6, [r0, r4]
 801989a:	f016 0608 	ands.w	r6, r6, #8
 801989e:	d1f8      	bne.n	8019892 <_strtol_l.isra.0+0x22>
 80198a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80198a2:	d110      	bne.n	80198c6 <_strtol_l.isra.0+0x56>
 80198a4:	782c      	ldrb	r4, [r5, #0]
 80198a6:	2601      	movs	r6, #1
 80198a8:	1c95      	adds	r5, r2, #2
 80198aa:	f033 0210 	bics.w	r2, r3, #16
 80198ae:	d115      	bne.n	80198dc <_strtol_l.isra.0+0x6c>
 80198b0:	2c30      	cmp	r4, #48	@ 0x30
 80198b2:	d10d      	bne.n	80198d0 <_strtol_l.isra.0+0x60>
 80198b4:	782a      	ldrb	r2, [r5, #0]
 80198b6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80198ba:	2a58      	cmp	r2, #88	@ 0x58
 80198bc:	d108      	bne.n	80198d0 <_strtol_l.isra.0+0x60>
 80198be:	786c      	ldrb	r4, [r5, #1]
 80198c0:	3502      	adds	r5, #2
 80198c2:	2310      	movs	r3, #16
 80198c4:	e00a      	b.n	80198dc <_strtol_l.isra.0+0x6c>
 80198c6:	2c2b      	cmp	r4, #43	@ 0x2b
 80198c8:	bf04      	itt	eq
 80198ca:	782c      	ldrbeq	r4, [r5, #0]
 80198cc:	1c95      	addeq	r5, r2, #2
 80198ce:	e7ec      	b.n	80198aa <_strtol_l.isra.0+0x3a>
 80198d0:	2b00      	cmp	r3, #0
 80198d2:	d1f6      	bne.n	80198c2 <_strtol_l.isra.0+0x52>
 80198d4:	2c30      	cmp	r4, #48	@ 0x30
 80198d6:	bf14      	ite	ne
 80198d8:	230a      	movne	r3, #10
 80198da:	2308      	moveq	r3, #8
 80198dc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80198e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80198e4:	2200      	movs	r2, #0
 80198e6:	fbbc f9f3 	udiv	r9, ip, r3
 80198ea:	4610      	mov	r0, r2
 80198ec:	fb03 ca19 	mls	sl, r3, r9, ip
 80198f0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80198f4:	2f09      	cmp	r7, #9
 80198f6:	d80f      	bhi.n	8019918 <_strtol_l.isra.0+0xa8>
 80198f8:	463c      	mov	r4, r7
 80198fa:	42a3      	cmp	r3, r4
 80198fc:	dd1b      	ble.n	8019936 <_strtol_l.isra.0+0xc6>
 80198fe:	1c57      	adds	r7, r2, #1
 8019900:	d007      	beq.n	8019912 <_strtol_l.isra.0+0xa2>
 8019902:	4581      	cmp	r9, r0
 8019904:	d314      	bcc.n	8019930 <_strtol_l.isra.0+0xc0>
 8019906:	d101      	bne.n	801990c <_strtol_l.isra.0+0x9c>
 8019908:	45a2      	cmp	sl, r4
 801990a:	db11      	blt.n	8019930 <_strtol_l.isra.0+0xc0>
 801990c:	fb00 4003 	mla	r0, r0, r3, r4
 8019910:	2201      	movs	r2, #1
 8019912:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019916:	e7eb      	b.n	80198f0 <_strtol_l.isra.0+0x80>
 8019918:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801991c:	2f19      	cmp	r7, #25
 801991e:	d801      	bhi.n	8019924 <_strtol_l.isra.0+0xb4>
 8019920:	3c37      	subs	r4, #55	@ 0x37
 8019922:	e7ea      	b.n	80198fa <_strtol_l.isra.0+0x8a>
 8019924:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8019928:	2f19      	cmp	r7, #25
 801992a:	d804      	bhi.n	8019936 <_strtol_l.isra.0+0xc6>
 801992c:	3c57      	subs	r4, #87	@ 0x57
 801992e:	e7e4      	b.n	80198fa <_strtol_l.isra.0+0x8a>
 8019930:	f04f 32ff 	mov.w	r2, #4294967295
 8019934:	e7ed      	b.n	8019912 <_strtol_l.isra.0+0xa2>
 8019936:	1c53      	adds	r3, r2, #1
 8019938:	d108      	bne.n	801994c <_strtol_l.isra.0+0xdc>
 801993a:	2322      	movs	r3, #34	@ 0x22
 801993c:	f8ce 3000 	str.w	r3, [lr]
 8019940:	4660      	mov	r0, ip
 8019942:	f1b8 0f00 	cmp.w	r8, #0
 8019946:	d0a0      	beq.n	801988a <_strtol_l.isra.0+0x1a>
 8019948:	1e69      	subs	r1, r5, #1
 801994a:	e006      	b.n	801995a <_strtol_l.isra.0+0xea>
 801994c:	b106      	cbz	r6, 8019950 <_strtol_l.isra.0+0xe0>
 801994e:	4240      	negs	r0, r0
 8019950:	f1b8 0f00 	cmp.w	r8, #0
 8019954:	d099      	beq.n	801988a <_strtol_l.isra.0+0x1a>
 8019956:	2a00      	cmp	r2, #0
 8019958:	d1f6      	bne.n	8019948 <_strtol_l.isra.0+0xd8>
 801995a:	f8c8 1000 	str.w	r1, [r8]
 801995e:	e794      	b.n	801988a <_strtol_l.isra.0+0x1a>
 8019960:	0801f451 	.word	0x0801f451

08019964 <_strtol_r>:
 8019964:	f7ff bf84 	b.w	8019870 <_strtol_l.isra.0>

08019968 <strtol>:
 8019968:	4613      	mov	r3, r2
 801996a:	460a      	mov	r2, r1
 801996c:	4601      	mov	r1, r0
 801996e:	4802      	ldr	r0, [pc, #8]	@ (8019978 <strtol+0x10>)
 8019970:	6800      	ldr	r0, [r0, #0]
 8019972:	f7ff bf7d 	b.w	8019870 <_strtol_l.isra.0>
 8019976:	bf00      	nop
 8019978:	24000020 	.word	0x24000020

0801997c <__cvt>:
 801997c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801997e:	ed2d 8b02 	vpush	{d8}
 8019982:	eeb0 8b40 	vmov.f64	d8, d0
 8019986:	b085      	sub	sp, #20
 8019988:	4617      	mov	r7, r2
 801998a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801998c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801998e:	ee18 2a90 	vmov	r2, s17
 8019992:	f025 0520 	bic.w	r5, r5, #32
 8019996:	2a00      	cmp	r2, #0
 8019998:	bfb6      	itet	lt
 801999a:	222d      	movlt	r2, #45	@ 0x2d
 801999c:	2200      	movge	r2, #0
 801999e:	eeb1 8b40 	vneglt.f64	d8, d0
 80199a2:	2d46      	cmp	r5, #70	@ 0x46
 80199a4:	460c      	mov	r4, r1
 80199a6:	701a      	strb	r2, [r3, #0]
 80199a8:	d004      	beq.n	80199b4 <__cvt+0x38>
 80199aa:	2d45      	cmp	r5, #69	@ 0x45
 80199ac:	d100      	bne.n	80199b0 <__cvt+0x34>
 80199ae:	3401      	adds	r4, #1
 80199b0:	2102      	movs	r1, #2
 80199b2:	e000      	b.n	80199b6 <__cvt+0x3a>
 80199b4:	2103      	movs	r1, #3
 80199b6:	ab03      	add	r3, sp, #12
 80199b8:	9301      	str	r3, [sp, #4]
 80199ba:	ab02      	add	r3, sp, #8
 80199bc:	9300      	str	r3, [sp, #0]
 80199be:	4622      	mov	r2, r4
 80199c0:	4633      	mov	r3, r6
 80199c2:	eeb0 0b48 	vmov.f64	d0, d8
 80199c6:	f001 fb23 	bl	801b010 <_dtoa_r>
 80199ca:	2d47      	cmp	r5, #71	@ 0x47
 80199cc:	d114      	bne.n	80199f8 <__cvt+0x7c>
 80199ce:	07fb      	lsls	r3, r7, #31
 80199d0:	d50a      	bpl.n	80199e8 <__cvt+0x6c>
 80199d2:	1902      	adds	r2, r0, r4
 80199d4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80199d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199dc:	bf08      	it	eq
 80199de:	9203      	streq	r2, [sp, #12]
 80199e0:	2130      	movs	r1, #48	@ 0x30
 80199e2:	9b03      	ldr	r3, [sp, #12]
 80199e4:	4293      	cmp	r3, r2
 80199e6:	d319      	bcc.n	8019a1c <__cvt+0xa0>
 80199e8:	9b03      	ldr	r3, [sp, #12]
 80199ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80199ec:	1a1b      	subs	r3, r3, r0
 80199ee:	6013      	str	r3, [r2, #0]
 80199f0:	b005      	add	sp, #20
 80199f2:	ecbd 8b02 	vpop	{d8}
 80199f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80199f8:	2d46      	cmp	r5, #70	@ 0x46
 80199fa:	eb00 0204 	add.w	r2, r0, r4
 80199fe:	d1e9      	bne.n	80199d4 <__cvt+0x58>
 8019a00:	7803      	ldrb	r3, [r0, #0]
 8019a02:	2b30      	cmp	r3, #48	@ 0x30
 8019a04:	d107      	bne.n	8019a16 <__cvt+0x9a>
 8019a06:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a0e:	bf1c      	itt	ne
 8019a10:	f1c4 0401 	rsbne	r4, r4, #1
 8019a14:	6034      	strne	r4, [r6, #0]
 8019a16:	6833      	ldr	r3, [r6, #0]
 8019a18:	441a      	add	r2, r3
 8019a1a:	e7db      	b.n	80199d4 <__cvt+0x58>
 8019a1c:	1c5c      	adds	r4, r3, #1
 8019a1e:	9403      	str	r4, [sp, #12]
 8019a20:	7019      	strb	r1, [r3, #0]
 8019a22:	e7de      	b.n	80199e2 <__cvt+0x66>

08019a24 <__exponent>:
 8019a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019a26:	2900      	cmp	r1, #0
 8019a28:	bfba      	itte	lt
 8019a2a:	4249      	neglt	r1, r1
 8019a2c:	232d      	movlt	r3, #45	@ 0x2d
 8019a2e:	232b      	movge	r3, #43	@ 0x2b
 8019a30:	2909      	cmp	r1, #9
 8019a32:	7002      	strb	r2, [r0, #0]
 8019a34:	7043      	strb	r3, [r0, #1]
 8019a36:	dd29      	ble.n	8019a8c <__exponent+0x68>
 8019a38:	f10d 0307 	add.w	r3, sp, #7
 8019a3c:	461d      	mov	r5, r3
 8019a3e:	270a      	movs	r7, #10
 8019a40:	461a      	mov	r2, r3
 8019a42:	fbb1 f6f7 	udiv	r6, r1, r7
 8019a46:	fb07 1416 	mls	r4, r7, r6, r1
 8019a4a:	3430      	adds	r4, #48	@ 0x30
 8019a4c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8019a50:	460c      	mov	r4, r1
 8019a52:	2c63      	cmp	r4, #99	@ 0x63
 8019a54:	f103 33ff 	add.w	r3, r3, #4294967295
 8019a58:	4631      	mov	r1, r6
 8019a5a:	dcf1      	bgt.n	8019a40 <__exponent+0x1c>
 8019a5c:	3130      	adds	r1, #48	@ 0x30
 8019a5e:	1e94      	subs	r4, r2, #2
 8019a60:	f803 1c01 	strb.w	r1, [r3, #-1]
 8019a64:	1c41      	adds	r1, r0, #1
 8019a66:	4623      	mov	r3, r4
 8019a68:	42ab      	cmp	r3, r5
 8019a6a:	d30a      	bcc.n	8019a82 <__exponent+0x5e>
 8019a6c:	f10d 0309 	add.w	r3, sp, #9
 8019a70:	1a9b      	subs	r3, r3, r2
 8019a72:	42ac      	cmp	r4, r5
 8019a74:	bf88      	it	hi
 8019a76:	2300      	movhi	r3, #0
 8019a78:	3302      	adds	r3, #2
 8019a7a:	4403      	add	r3, r0
 8019a7c:	1a18      	subs	r0, r3, r0
 8019a7e:	b003      	add	sp, #12
 8019a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019a82:	f813 6b01 	ldrb.w	r6, [r3], #1
 8019a86:	f801 6f01 	strb.w	r6, [r1, #1]!
 8019a8a:	e7ed      	b.n	8019a68 <__exponent+0x44>
 8019a8c:	2330      	movs	r3, #48	@ 0x30
 8019a8e:	3130      	adds	r1, #48	@ 0x30
 8019a90:	7083      	strb	r3, [r0, #2]
 8019a92:	70c1      	strb	r1, [r0, #3]
 8019a94:	1d03      	adds	r3, r0, #4
 8019a96:	e7f1      	b.n	8019a7c <__exponent+0x58>

08019a98 <_printf_float>:
 8019a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a9c:	b08d      	sub	sp, #52	@ 0x34
 8019a9e:	460c      	mov	r4, r1
 8019aa0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019aa4:	4616      	mov	r6, r2
 8019aa6:	461f      	mov	r7, r3
 8019aa8:	4605      	mov	r5, r0
 8019aaa:	f001 f93d 	bl	801ad28 <_localeconv_r>
 8019aae:	f8d0 b000 	ldr.w	fp, [r0]
 8019ab2:	4658      	mov	r0, fp
 8019ab4:	f7e6 fc8c 	bl	80003d0 <strlen>
 8019ab8:	2300      	movs	r3, #0
 8019aba:	930a      	str	r3, [sp, #40]	@ 0x28
 8019abc:	f8d8 3000 	ldr.w	r3, [r8]
 8019ac0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8019ac4:	6822      	ldr	r2, [r4, #0]
 8019ac6:	9005      	str	r0, [sp, #20]
 8019ac8:	3307      	adds	r3, #7
 8019aca:	f023 0307 	bic.w	r3, r3, #7
 8019ace:	f103 0108 	add.w	r1, r3, #8
 8019ad2:	f8c8 1000 	str.w	r1, [r8]
 8019ad6:	ed93 0b00 	vldr	d0, [r3]
 8019ada:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8019d38 <_printf_float+0x2a0>
 8019ade:	eeb0 7bc0 	vabs.f64	d7, d0
 8019ae2:	eeb4 7b46 	vcmp.f64	d7, d6
 8019ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019aea:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8019aee:	dd24      	ble.n	8019b3a <_printf_float+0xa2>
 8019af0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8019af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019af8:	d502      	bpl.n	8019b00 <_printf_float+0x68>
 8019afa:	232d      	movs	r3, #45	@ 0x2d
 8019afc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019b00:	498f      	ldr	r1, [pc, #572]	@ (8019d40 <_printf_float+0x2a8>)
 8019b02:	4b90      	ldr	r3, [pc, #576]	@ (8019d44 <_printf_float+0x2ac>)
 8019b04:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8019b08:	bf8c      	ite	hi
 8019b0a:	4688      	movhi	r8, r1
 8019b0c:	4698      	movls	r8, r3
 8019b0e:	f022 0204 	bic.w	r2, r2, #4
 8019b12:	2303      	movs	r3, #3
 8019b14:	6123      	str	r3, [r4, #16]
 8019b16:	6022      	str	r2, [r4, #0]
 8019b18:	f04f 0a00 	mov.w	sl, #0
 8019b1c:	9700      	str	r7, [sp, #0]
 8019b1e:	4633      	mov	r3, r6
 8019b20:	aa0b      	add	r2, sp, #44	@ 0x2c
 8019b22:	4621      	mov	r1, r4
 8019b24:	4628      	mov	r0, r5
 8019b26:	f000 f9d1 	bl	8019ecc <_printf_common>
 8019b2a:	3001      	adds	r0, #1
 8019b2c:	f040 8089 	bne.w	8019c42 <_printf_float+0x1aa>
 8019b30:	f04f 30ff 	mov.w	r0, #4294967295
 8019b34:	b00d      	add	sp, #52	@ 0x34
 8019b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b3a:	eeb4 0b40 	vcmp.f64	d0, d0
 8019b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b42:	d709      	bvc.n	8019b58 <_printf_float+0xc0>
 8019b44:	ee10 3a90 	vmov	r3, s1
 8019b48:	2b00      	cmp	r3, #0
 8019b4a:	bfbc      	itt	lt
 8019b4c:	232d      	movlt	r3, #45	@ 0x2d
 8019b4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8019b52:	497d      	ldr	r1, [pc, #500]	@ (8019d48 <_printf_float+0x2b0>)
 8019b54:	4b7d      	ldr	r3, [pc, #500]	@ (8019d4c <_printf_float+0x2b4>)
 8019b56:	e7d5      	b.n	8019b04 <_printf_float+0x6c>
 8019b58:	6863      	ldr	r3, [r4, #4]
 8019b5a:	1c59      	adds	r1, r3, #1
 8019b5c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8019b60:	d139      	bne.n	8019bd6 <_printf_float+0x13e>
 8019b62:	2306      	movs	r3, #6
 8019b64:	6063      	str	r3, [r4, #4]
 8019b66:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8019b6a:	2300      	movs	r3, #0
 8019b6c:	6022      	str	r2, [r4, #0]
 8019b6e:	9303      	str	r3, [sp, #12]
 8019b70:	ab0a      	add	r3, sp, #40	@ 0x28
 8019b72:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8019b76:	ab09      	add	r3, sp, #36	@ 0x24
 8019b78:	9300      	str	r3, [sp, #0]
 8019b7a:	6861      	ldr	r1, [r4, #4]
 8019b7c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8019b80:	4628      	mov	r0, r5
 8019b82:	f7ff fefb 	bl	801997c <__cvt>
 8019b86:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019b8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019b8c:	4680      	mov	r8, r0
 8019b8e:	d129      	bne.n	8019be4 <_printf_float+0x14c>
 8019b90:	1cc8      	adds	r0, r1, #3
 8019b92:	db02      	blt.n	8019b9a <_printf_float+0x102>
 8019b94:	6863      	ldr	r3, [r4, #4]
 8019b96:	4299      	cmp	r1, r3
 8019b98:	dd41      	ble.n	8019c1e <_printf_float+0x186>
 8019b9a:	f1a9 0902 	sub.w	r9, r9, #2
 8019b9e:	fa5f f989 	uxtb.w	r9, r9
 8019ba2:	3901      	subs	r1, #1
 8019ba4:	464a      	mov	r2, r9
 8019ba6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8019baa:	9109      	str	r1, [sp, #36]	@ 0x24
 8019bac:	f7ff ff3a 	bl	8019a24 <__exponent>
 8019bb0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019bb2:	1813      	adds	r3, r2, r0
 8019bb4:	2a01      	cmp	r2, #1
 8019bb6:	4682      	mov	sl, r0
 8019bb8:	6123      	str	r3, [r4, #16]
 8019bba:	dc02      	bgt.n	8019bc2 <_printf_float+0x12a>
 8019bbc:	6822      	ldr	r2, [r4, #0]
 8019bbe:	07d2      	lsls	r2, r2, #31
 8019bc0:	d501      	bpl.n	8019bc6 <_printf_float+0x12e>
 8019bc2:	3301      	adds	r3, #1
 8019bc4:	6123      	str	r3, [r4, #16]
 8019bc6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8019bca:	2b00      	cmp	r3, #0
 8019bcc:	d0a6      	beq.n	8019b1c <_printf_float+0x84>
 8019bce:	232d      	movs	r3, #45	@ 0x2d
 8019bd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019bd4:	e7a2      	b.n	8019b1c <_printf_float+0x84>
 8019bd6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019bda:	d1c4      	bne.n	8019b66 <_printf_float+0xce>
 8019bdc:	2b00      	cmp	r3, #0
 8019bde:	d1c2      	bne.n	8019b66 <_printf_float+0xce>
 8019be0:	2301      	movs	r3, #1
 8019be2:	e7bf      	b.n	8019b64 <_printf_float+0xcc>
 8019be4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019be8:	d9db      	bls.n	8019ba2 <_printf_float+0x10a>
 8019bea:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8019bee:	d118      	bne.n	8019c22 <_printf_float+0x18a>
 8019bf0:	2900      	cmp	r1, #0
 8019bf2:	6863      	ldr	r3, [r4, #4]
 8019bf4:	dd0b      	ble.n	8019c0e <_printf_float+0x176>
 8019bf6:	6121      	str	r1, [r4, #16]
 8019bf8:	b913      	cbnz	r3, 8019c00 <_printf_float+0x168>
 8019bfa:	6822      	ldr	r2, [r4, #0]
 8019bfc:	07d0      	lsls	r0, r2, #31
 8019bfe:	d502      	bpl.n	8019c06 <_printf_float+0x16e>
 8019c00:	3301      	adds	r3, #1
 8019c02:	440b      	add	r3, r1
 8019c04:	6123      	str	r3, [r4, #16]
 8019c06:	65a1      	str	r1, [r4, #88]	@ 0x58
 8019c08:	f04f 0a00 	mov.w	sl, #0
 8019c0c:	e7db      	b.n	8019bc6 <_printf_float+0x12e>
 8019c0e:	b913      	cbnz	r3, 8019c16 <_printf_float+0x17e>
 8019c10:	6822      	ldr	r2, [r4, #0]
 8019c12:	07d2      	lsls	r2, r2, #31
 8019c14:	d501      	bpl.n	8019c1a <_printf_float+0x182>
 8019c16:	3302      	adds	r3, #2
 8019c18:	e7f4      	b.n	8019c04 <_printf_float+0x16c>
 8019c1a:	2301      	movs	r3, #1
 8019c1c:	e7f2      	b.n	8019c04 <_printf_float+0x16c>
 8019c1e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8019c22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019c24:	4299      	cmp	r1, r3
 8019c26:	db05      	blt.n	8019c34 <_printf_float+0x19c>
 8019c28:	6823      	ldr	r3, [r4, #0]
 8019c2a:	6121      	str	r1, [r4, #16]
 8019c2c:	07d8      	lsls	r0, r3, #31
 8019c2e:	d5ea      	bpl.n	8019c06 <_printf_float+0x16e>
 8019c30:	1c4b      	adds	r3, r1, #1
 8019c32:	e7e7      	b.n	8019c04 <_printf_float+0x16c>
 8019c34:	2900      	cmp	r1, #0
 8019c36:	bfd4      	ite	le
 8019c38:	f1c1 0202 	rsble	r2, r1, #2
 8019c3c:	2201      	movgt	r2, #1
 8019c3e:	4413      	add	r3, r2
 8019c40:	e7e0      	b.n	8019c04 <_printf_float+0x16c>
 8019c42:	6823      	ldr	r3, [r4, #0]
 8019c44:	055a      	lsls	r2, r3, #21
 8019c46:	d407      	bmi.n	8019c58 <_printf_float+0x1c0>
 8019c48:	6923      	ldr	r3, [r4, #16]
 8019c4a:	4642      	mov	r2, r8
 8019c4c:	4631      	mov	r1, r6
 8019c4e:	4628      	mov	r0, r5
 8019c50:	47b8      	blx	r7
 8019c52:	3001      	adds	r0, #1
 8019c54:	d12a      	bne.n	8019cac <_printf_float+0x214>
 8019c56:	e76b      	b.n	8019b30 <_printf_float+0x98>
 8019c58:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019c5c:	f240 80e0 	bls.w	8019e20 <_printf_float+0x388>
 8019c60:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019c64:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c6c:	d133      	bne.n	8019cd6 <_printf_float+0x23e>
 8019c6e:	4a38      	ldr	r2, [pc, #224]	@ (8019d50 <_printf_float+0x2b8>)
 8019c70:	2301      	movs	r3, #1
 8019c72:	4631      	mov	r1, r6
 8019c74:	4628      	mov	r0, r5
 8019c76:	47b8      	blx	r7
 8019c78:	3001      	adds	r0, #1
 8019c7a:	f43f af59 	beq.w	8019b30 <_printf_float+0x98>
 8019c7e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8019c82:	4543      	cmp	r3, r8
 8019c84:	db02      	blt.n	8019c8c <_printf_float+0x1f4>
 8019c86:	6823      	ldr	r3, [r4, #0]
 8019c88:	07d8      	lsls	r0, r3, #31
 8019c8a:	d50f      	bpl.n	8019cac <_printf_float+0x214>
 8019c8c:	9b05      	ldr	r3, [sp, #20]
 8019c8e:	465a      	mov	r2, fp
 8019c90:	4631      	mov	r1, r6
 8019c92:	4628      	mov	r0, r5
 8019c94:	47b8      	blx	r7
 8019c96:	3001      	adds	r0, #1
 8019c98:	f43f af4a 	beq.w	8019b30 <_printf_float+0x98>
 8019c9c:	f04f 0900 	mov.w	r9, #0
 8019ca0:	f108 38ff 	add.w	r8, r8, #4294967295
 8019ca4:	f104 0a1a 	add.w	sl, r4, #26
 8019ca8:	45c8      	cmp	r8, r9
 8019caa:	dc09      	bgt.n	8019cc0 <_printf_float+0x228>
 8019cac:	6823      	ldr	r3, [r4, #0]
 8019cae:	079b      	lsls	r3, r3, #30
 8019cb0:	f100 8107 	bmi.w	8019ec2 <_printf_float+0x42a>
 8019cb4:	68e0      	ldr	r0, [r4, #12]
 8019cb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019cb8:	4298      	cmp	r0, r3
 8019cba:	bfb8      	it	lt
 8019cbc:	4618      	movlt	r0, r3
 8019cbe:	e739      	b.n	8019b34 <_printf_float+0x9c>
 8019cc0:	2301      	movs	r3, #1
 8019cc2:	4652      	mov	r2, sl
 8019cc4:	4631      	mov	r1, r6
 8019cc6:	4628      	mov	r0, r5
 8019cc8:	47b8      	blx	r7
 8019cca:	3001      	adds	r0, #1
 8019ccc:	f43f af30 	beq.w	8019b30 <_printf_float+0x98>
 8019cd0:	f109 0901 	add.w	r9, r9, #1
 8019cd4:	e7e8      	b.n	8019ca8 <_printf_float+0x210>
 8019cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019cd8:	2b00      	cmp	r3, #0
 8019cda:	dc3b      	bgt.n	8019d54 <_printf_float+0x2bc>
 8019cdc:	4a1c      	ldr	r2, [pc, #112]	@ (8019d50 <_printf_float+0x2b8>)
 8019cde:	2301      	movs	r3, #1
 8019ce0:	4631      	mov	r1, r6
 8019ce2:	4628      	mov	r0, r5
 8019ce4:	47b8      	blx	r7
 8019ce6:	3001      	adds	r0, #1
 8019ce8:	f43f af22 	beq.w	8019b30 <_printf_float+0x98>
 8019cec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019cf0:	ea59 0303 	orrs.w	r3, r9, r3
 8019cf4:	d102      	bne.n	8019cfc <_printf_float+0x264>
 8019cf6:	6823      	ldr	r3, [r4, #0]
 8019cf8:	07d9      	lsls	r1, r3, #31
 8019cfa:	d5d7      	bpl.n	8019cac <_printf_float+0x214>
 8019cfc:	9b05      	ldr	r3, [sp, #20]
 8019cfe:	465a      	mov	r2, fp
 8019d00:	4631      	mov	r1, r6
 8019d02:	4628      	mov	r0, r5
 8019d04:	47b8      	blx	r7
 8019d06:	3001      	adds	r0, #1
 8019d08:	f43f af12 	beq.w	8019b30 <_printf_float+0x98>
 8019d0c:	f04f 0a00 	mov.w	sl, #0
 8019d10:	f104 0b1a 	add.w	fp, r4, #26
 8019d14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d16:	425b      	negs	r3, r3
 8019d18:	4553      	cmp	r3, sl
 8019d1a:	dc01      	bgt.n	8019d20 <_printf_float+0x288>
 8019d1c:	464b      	mov	r3, r9
 8019d1e:	e794      	b.n	8019c4a <_printf_float+0x1b2>
 8019d20:	2301      	movs	r3, #1
 8019d22:	465a      	mov	r2, fp
 8019d24:	4631      	mov	r1, r6
 8019d26:	4628      	mov	r0, r5
 8019d28:	47b8      	blx	r7
 8019d2a:	3001      	adds	r0, #1
 8019d2c:	f43f af00 	beq.w	8019b30 <_printf_float+0x98>
 8019d30:	f10a 0a01 	add.w	sl, sl, #1
 8019d34:	e7ee      	b.n	8019d14 <_printf_float+0x27c>
 8019d36:	bf00      	nop
 8019d38:	ffffffff 	.word	0xffffffff
 8019d3c:	7fefffff 	.word	0x7fefffff
 8019d40:	0801f555 	.word	0x0801f555
 8019d44:	0801f551 	.word	0x0801f551
 8019d48:	0801f55d 	.word	0x0801f55d
 8019d4c:	0801f559 	.word	0x0801f559
 8019d50:	0801f697 	.word	0x0801f697
 8019d54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019d56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8019d5a:	4553      	cmp	r3, sl
 8019d5c:	bfa8      	it	ge
 8019d5e:	4653      	movge	r3, sl
 8019d60:	2b00      	cmp	r3, #0
 8019d62:	4699      	mov	r9, r3
 8019d64:	dc37      	bgt.n	8019dd6 <_printf_float+0x33e>
 8019d66:	2300      	movs	r3, #0
 8019d68:	9307      	str	r3, [sp, #28]
 8019d6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019d6e:	f104 021a 	add.w	r2, r4, #26
 8019d72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019d74:	9907      	ldr	r1, [sp, #28]
 8019d76:	9306      	str	r3, [sp, #24]
 8019d78:	eba3 0309 	sub.w	r3, r3, r9
 8019d7c:	428b      	cmp	r3, r1
 8019d7e:	dc31      	bgt.n	8019de4 <_printf_float+0x34c>
 8019d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d82:	459a      	cmp	sl, r3
 8019d84:	dc3b      	bgt.n	8019dfe <_printf_float+0x366>
 8019d86:	6823      	ldr	r3, [r4, #0]
 8019d88:	07da      	lsls	r2, r3, #31
 8019d8a:	d438      	bmi.n	8019dfe <_printf_float+0x366>
 8019d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d8e:	ebaa 0903 	sub.w	r9, sl, r3
 8019d92:	9b06      	ldr	r3, [sp, #24]
 8019d94:	ebaa 0303 	sub.w	r3, sl, r3
 8019d98:	4599      	cmp	r9, r3
 8019d9a:	bfa8      	it	ge
 8019d9c:	4699      	movge	r9, r3
 8019d9e:	f1b9 0f00 	cmp.w	r9, #0
 8019da2:	dc34      	bgt.n	8019e0e <_printf_float+0x376>
 8019da4:	f04f 0800 	mov.w	r8, #0
 8019da8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019dac:	f104 0b1a 	add.w	fp, r4, #26
 8019db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019db2:	ebaa 0303 	sub.w	r3, sl, r3
 8019db6:	eba3 0309 	sub.w	r3, r3, r9
 8019dba:	4543      	cmp	r3, r8
 8019dbc:	f77f af76 	ble.w	8019cac <_printf_float+0x214>
 8019dc0:	2301      	movs	r3, #1
 8019dc2:	465a      	mov	r2, fp
 8019dc4:	4631      	mov	r1, r6
 8019dc6:	4628      	mov	r0, r5
 8019dc8:	47b8      	blx	r7
 8019dca:	3001      	adds	r0, #1
 8019dcc:	f43f aeb0 	beq.w	8019b30 <_printf_float+0x98>
 8019dd0:	f108 0801 	add.w	r8, r8, #1
 8019dd4:	e7ec      	b.n	8019db0 <_printf_float+0x318>
 8019dd6:	4642      	mov	r2, r8
 8019dd8:	4631      	mov	r1, r6
 8019dda:	4628      	mov	r0, r5
 8019ddc:	47b8      	blx	r7
 8019dde:	3001      	adds	r0, #1
 8019de0:	d1c1      	bne.n	8019d66 <_printf_float+0x2ce>
 8019de2:	e6a5      	b.n	8019b30 <_printf_float+0x98>
 8019de4:	2301      	movs	r3, #1
 8019de6:	4631      	mov	r1, r6
 8019de8:	4628      	mov	r0, r5
 8019dea:	9206      	str	r2, [sp, #24]
 8019dec:	47b8      	blx	r7
 8019dee:	3001      	adds	r0, #1
 8019df0:	f43f ae9e 	beq.w	8019b30 <_printf_float+0x98>
 8019df4:	9b07      	ldr	r3, [sp, #28]
 8019df6:	9a06      	ldr	r2, [sp, #24]
 8019df8:	3301      	adds	r3, #1
 8019dfa:	9307      	str	r3, [sp, #28]
 8019dfc:	e7b9      	b.n	8019d72 <_printf_float+0x2da>
 8019dfe:	9b05      	ldr	r3, [sp, #20]
 8019e00:	465a      	mov	r2, fp
 8019e02:	4631      	mov	r1, r6
 8019e04:	4628      	mov	r0, r5
 8019e06:	47b8      	blx	r7
 8019e08:	3001      	adds	r0, #1
 8019e0a:	d1bf      	bne.n	8019d8c <_printf_float+0x2f4>
 8019e0c:	e690      	b.n	8019b30 <_printf_float+0x98>
 8019e0e:	9a06      	ldr	r2, [sp, #24]
 8019e10:	464b      	mov	r3, r9
 8019e12:	4442      	add	r2, r8
 8019e14:	4631      	mov	r1, r6
 8019e16:	4628      	mov	r0, r5
 8019e18:	47b8      	blx	r7
 8019e1a:	3001      	adds	r0, #1
 8019e1c:	d1c2      	bne.n	8019da4 <_printf_float+0x30c>
 8019e1e:	e687      	b.n	8019b30 <_printf_float+0x98>
 8019e20:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8019e24:	f1b9 0f01 	cmp.w	r9, #1
 8019e28:	dc01      	bgt.n	8019e2e <_printf_float+0x396>
 8019e2a:	07db      	lsls	r3, r3, #31
 8019e2c:	d536      	bpl.n	8019e9c <_printf_float+0x404>
 8019e2e:	2301      	movs	r3, #1
 8019e30:	4642      	mov	r2, r8
 8019e32:	4631      	mov	r1, r6
 8019e34:	4628      	mov	r0, r5
 8019e36:	47b8      	blx	r7
 8019e38:	3001      	adds	r0, #1
 8019e3a:	f43f ae79 	beq.w	8019b30 <_printf_float+0x98>
 8019e3e:	9b05      	ldr	r3, [sp, #20]
 8019e40:	465a      	mov	r2, fp
 8019e42:	4631      	mov	r1, r6
 8019e44:	4628      	mov	r0, r5
 8019e46:	47b8      	blx	r7
 8019e48:	3001      	adds	r0, #1
 8019e4a:	f43f ae71 	beq.w	8019b30 <_printf_float+0x98>
 8019e4e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019e52:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e5a:	f109 39ff 	add.w	r9, r9, #4294967295
 8019e5e:	d018      	beq.n	8019e92 <_printf_float+0x3fa>
 8019e60:	464b      	mov	r3, r9
 8019e62:	f108 0201 	add.w	r2, r8, #1
 8019e66:	4631      	mov	r1, r6
 8019e68:	4628      	mov	r0, r5
 8019e6a:	47b8      	blx	r7
 8019e6c:	3001      	adds	r0, #1
 8019e6e:	d10c      	bne.n	8019e8a <_printf_float+0x3f2>
 8019e70:	e65e      	b.n	8019b30 <_printf_float+0x98>
 8019e72:	2301      	movs	r3, #1
 8019e74:	465a      	mov	r2, fp
 8019e76:	4631      	mov	r1, r6
 8019e78:	4628      	mov	r0, r5
 8019e7a:	47b8      	blx	r7
 8019e7c:	3001      	adds	r0, #1
 8019e7e:	f43f ae57 	beq.w	8019b30 <_printf_float+0x98>
 8019e82:	f108 0801 	add.w	r8, r8, #1
 8019e86:	45c8      	cmp	r8, r9
 8019e88:	dbf3      	blt.n	8019e72 <_printf_float+0x3da>
 8019e8a:	4653      	mov	r3, sl
 8019e8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019e90:	e6dc      	b.n	8019c4c <_printf_float+0x1b4>
 8019e92:	f04f 0800 	mov.w	r8, #0
 8019e96:	f104 0b1a 	add.w	fp, r4, #26
 8019e9a:	e7f4      	b.n	8019e86 <_printf_float+0x3ee>
 8019e9c:	2301      	movs	r3, #1
 8019e9e:	4642      	mov	r2, r8
 8019ea0:	e7e1      	b.n	8019e66 <_printf_float+0x3ce>
 8019ea2:	2301      	movs	r3, #1
 8019ea4:	464a      	mov	r2, r9
 8019ea6:	4631      	mov	r1, r6
 8019ea8:	4628      	mov	r0, r5
 8019eaa:	47b8      	blx	r7
 8019eac:	3001      	adds	r0, #1
 8019eae:	f43f ae3f 	beq.w	8019b30 <_printf_float+0x98>
 8019eb2:	f108 0801 	add.w	r8, r8, #1
 8019eb6:	68e3      	ldr	r3, [r4, #12]
 8019eb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019eba:	1a5b      	subs	r3, r3, r1
 8019ebc:	4543      	cmp	r3, r8
 8019ebe:	dcf0      	bgt.n	8019ea2 <_printf_float+0x40a>
 8019ec0:	e6f8      	b.n	8019cb4 <_printf_float+0x21c>
 8019ec2:	f04f 0800 	mov.w	r8, #0
 8019ec6:	f104 0919 	add.w	r9, r4, #25
 8019eca:	e7f4      	b.n	8019eb6 <_printf_float+0x41e>

08019ecc <_printf_common>:
 8019ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019ed0:	4616      	mov	r6, r2
 8019ed2:	4698      	mov	r8, r3
 8019ed4:	688a      	ldr	r2, [r1, #8]
 8019ed6:	690b      	ldr	r3, [r1, #16]
 8019ed8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019edc:	4293      	cmp	r3, r2
 8019ede:	bfb8      	it	lt
 8019ee0:	4613      	movlt	r3, r2
 8019ee2:	6033      	str	r3, [r6, #0]
 8019ee4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019ee8:	4607      	mov	r7, r0
 8019eea:	460c      	mov	r4, r1
 8019eec:	b10a      	cbz	r2, 8019ef2 <_printf_common+0x26>
 8019eee:	3301      	adds	r3, #1
 8019ef0:	6033      	str	r3, [r6, #0]
 8019ef2:	6823      	ldr	r3, [r4, #0]
 8019ef4:	0699      	lsls	r1, r3, #26
 8019ef6:	bf42      	ittt	mi
 8019ef8:	6833      	ldrmi	r3, [r6, #0]
 8019efa:	3302      	addmi	r3, #2
 8019efc:	6033      	strmi	r3, [r6, #0]
 8019efe:	6825      	ldr	r5, [r4, #0]
 8019f00:	f015 0506 	ands.w	r5, r5, #6
 8019f04:	d106      	bne.n	8019f14 <_printf_common+0x48>
 8019f06:	f104 0a19 	add.w	sl, r4, #25
 8019f0a:	68e3      	ldr	r3, [r4, #12]
 8019f0c:	6832      	ldr	r2, [r6, #0]
 8019f0e:	1a9b      	subs	r3, r3, r2
 8019f10:	42ab      	cmp	r3, r5
 8019f12:	dc26      	bgt.n	8019f62 <_printf_common+0x96>
 8019f14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019f18:	6822      	ldr	r2, [r4, #0]
 8019f1a:	3b00      	subs	r3, #0
 8019f1c:	bf18      	it	ne
 8019f1e:	2301      	movne	r3, #1
 8019f20:	0692      	lsls	r2, r2, #26
 8019f22:	d42b      	bmi.n	8019f7c <_printf_common+0xb0>
 8019f24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019f28:	4641      	mov	r1, r8
 8019f2a:	4638      	mov	r0, r7
 8019f2c:	47c8      	blx	r9
 8019f2e:	3001      	adds	r0, #1
 8019f30:	d01e      	beq.n	8019f70 <_printf_common+0xa4>
 8019f32:	6823      	ldr	r3, [r4, #0]
 8019f34:	6922      	ldr	r2, [r4, #16]
 8019f36:	f003 0306 	and.w	r3, r3, #6
 8019f3a:	2b04      	cmp	r3, #4
 8019f3c:	bf02      	ittt	eq
 8019f3e:	68e5      	ldreq	r5, [r4, #12]
 8019f40:	6833      	ldreq	r3, [r6, #0]
 8019f42:	1aed      	subeq	r5, r5, r3
 8019f44:	68a3      	ldr	r3, [r4, #8]
 8019f46:	bf0c      	ite	eq
 8019f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019f4c:	2500      	movne	r5, #0
 8019f4e:	4293      	cmp	r3, r2
 8019f50:	bfc4      	itt	gt
 8019f52:	1a9b      	subgt	r3, r3, r2
 8019f54:	18ed      	addgt	r5, r5, r3
 8019f56:	2600      	movs	r6, #0
 8019f58:	341a      	adds	r4, #26
 8019f5a:	42b5      	cmp	r5, r6
 8019f5c:	d11a      	bne.n	8019f94 <_printf_common+0xc8>
 8019f5e:	2000      	movs	r0, #0
 8019f60:	e008      	b.n	8019f74 <_printf_common+0xa8>
 8019f62:	2301      	movs	r3, #1
 8019f64:	4652      	mov	r2, sl
 8019f66:	4641      	mov	r1, r8
 8019f68:	4638      	mov	r0, r7
 8019f6a:	47c8      	blx	r9
 8019f6c:	3001      	adds	r0, #1
 8019f6e:	d103      	bne.n	8019f78 <_printf_common+0xac>
 8019f70:	f04f 30ff 	mov.w	r0, #4294967295
 8019f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f78:	3501      	adds	r5, #1
 8019f7a:	e7c6      	b.n	8019f0a <_printf_common+0x3e>
 8019f7c:	18e1      	adds	r1, r4, r3
 8019f7e:	1c5a      	adds	r2, r3, #1
 8019f80:	2030      	movs	r0, #48	@ 0x30
 8019f82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019f86:	4422      	add	r2, r4
 8019f88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019f8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019f90:	3302      	adds	r3, #2
 8019f92:	e7c7      	b.n	8019f24 <_printf_common+0x58>
 8019f94:	2301      	movs	r3, #1
 8019f96:	4622      	mov	r2, r4
 8019f98:	4641      	mov	r1, r8
 8019f9a:	4638      	mov	r0, r7
 8019f9c:	47c8      	blx	r9
 8019f9e:	3001      	adds	r0, #1
 8019fa0:	d0e6      	beq.n	8019f70 <_printf_common+0xa4>
 8019fa2:	3601      	adds	r6, #1
 8019fa4:	e7d9      	b.n	8019f5a <_printf_common+0x8e>
	...

08019fa8 <_printf_i>:
 8019fa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019fac:	7e0f      	ldrb	r7, [r1, #24]
 8019fae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019fb0:	2f78      	cmp	r7, #120	@ 0x78
 8019fb2:	4691      	mov	r9, r2
 8019fb4:	4680      	mov	r8, r0
 8019fb6:	460c      	mov	r4, r1
 8019fb8:	469a      	mov	sl, r3
 8019fba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019fbe:	d807      	bhi.n	8019fd0 <_printf_i+0x28>
 8019fc0:	2f62      	cmp	r7, #98	@ 0x62
 8019fc2:	d80a      	bhi.n	8019fda <_printf_i+0x32>
 8019fc4:	2f00      	cmp	r7, #0
 8019fc6:	f000 80d1 	beq.w	801a16c <_printf_i+0x1c4>
 8019fca:	2f58      	cmp	r7, #88	@ 0x58
 8019fcc:	f000 80b8 	beq.w	801a140 <_printf_i+0x198>
 8019fd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019fd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019fd8:	e03a      	b.n	801a050 <_printf_i+0xa8>
 8019fda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019fde:	2b15      	cmp	r3, #21
 8019fe0:	d8f6      	bhi.n	8019fd0 <_printf_i+0x28>
 8019fe2:	a101      	add	r1, pc, #4	@ (adr r1, 8019fe8 <_printf_i+0x40>)
 8019fe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019fe8:	0801a041 	.word	0x0801a041
 8019fec:	0801a055 	.word	0x0801a055
 8019ff0:	08019fd1 	.word	0x08019fd1
 8019ff4:	08019fd1 	.word	0x08019fd1
 8019ff8:	08019fd1 	.word	0x08019fd1
 8019ffc:	08019fd1 	.word	0x08019fd1
 801a000:	0801a055 	.word	0x0801a055
 801a004:	08019fd1 	.word	0x08019fd1
 801a008:	08019fd1 	.word	0x08019fd1
 801a00c:	08019fd1 	.word	0x08019fd1
 801a010:	08019fd1 	.word	0x08019fd1
 801a014:	0801a153 	.word	0x0801a153
 801a018:	0801a07f 	.word	0x0801a07f
 801a01c:	0801a10d 	.word	0x0801a10d
 801a020:	08019fd1 	.word	0x08019fd1
 801a024:	08019fd1 	.word	0x08019fd1
 801a028:	0801a175 	.word	0x0801a175
 801a02c:	08019fd1 	.word	0x08019fd1
 801a030:	0801a07f 	.word	0x0801a07f
 801a034:	08019fd1 	.word	0x08019fd1
 801a038:	08019fd1 	.word	0x08019fd1
 801a03c:	0801a115 	.word	0x0801a115
 801a040:	6833      	ldr	r3, [r6, #0]
 801a042:	1d1a      	adds	r2, r3, #4
 801a044:	681b      	ldr	r3, [r3, #0]
 801a046:	6032      	str	r2, [r6, #0]
 801a048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a04c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a050:	2301      	movs	r3, #1
 801a052:	e09c      	b.n	801a18e <_printf_i+0x1e6>
 801a054:	6833      	ldr	r3, [r6, #0]
 801a056:	6820      	ldr	r0, [r4, #0]
 801a058:	1d19      	adds	r1, r3, #4
 801a05a:	6031      	str	r1, [r6, #0]
 801a05c:	0606      	lsls	r6, r0, #24
 801a05e:	d501      	bpl.n	801a064 <_printf_i+0xbc>
 801a060:	681d      	ldr	r5, [r3, #0]
 801a062:	e003      	b.n	801a06c <_printf_i+0xc4>
 801a064:	0645      	lsls	r5, r0, #25
 801a066:	d5fb      	bpl.n	801a060 <_printf_i+0xb8>
 801a068:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a06c:	2d00      	cmp	r5, #0
 801a06e:	da03      	bge.n	801a078 <_printf_i+0xd0>
 801a070:	232d      	movs	r3, #45	@ 0x2d
 801a072:	426d      	negs	r5, r5
 801a074:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a078:	4858      	ldr	r0, [pc, #352]	@ (801a1dc <_printf_i+0x234>)
 801a07a:	230a      	movs	r3, #10
 801a07c:	e011      	b.n	801a0a2 <_printf_i+0xfa>
 801a07e:	6821      	ldr	r1, [r4, #0]
 801a080:	6833      	ldr	r3, [r6, #0]
 801a082:	0608      	lsls	r0, r1, #24
 801a084:	f853 5b04 	ldr.w	r5, [r3], #4
 801a088:	d402      	bmi.n	801a090 <_printf_i+0xe8>
 801a08a:	0649      	lsls	r1, r1, #25
 801a08c:	bf48      	it	mi
 801a08e:	b2ad      	uxthmi	r5, r5
 801a090:	2f6f      	cmp	r7, #111	@ 0x6f
 801a092:	4852      	ldr	r0, [pc, #328]	@ (801a1dc <_printf_i+0x234>)
 801a094:	6033      	str	r3, [r6, #0]
 801a096:	bf14      	ite	ne
 801a098:	230a      	movne	r3, #10
 801a09a:	2308      	moveq	r3, #8
 801a09c:	2100      	movs	r1, #0
 801a09e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a0a2:	6866      	ldr	r6, [r4, #4]
 801a0a4:	60a6      	str	r6, [r4, #8]
 801a0a6:	2e00      	cmp	r6, #0
 801a0a8:	db05      	blt.n	801a0b6 <_printf_i+0x10e>
 801a0aa:	6821      	ldr	r1, [r4, #0]
 801a0ac:	432e      	orrs	r6, r5
 801a0ae:	f021 0104 	bic.w	r1, r1, #4
 801a0b2:	6021      	str	r1, [r4, #0]
 801a0b4:	d04b      	beq.n	801a14e <_printf_i+0x1a6>
 801a0b6:	4616      	mov	r6, r2
 801a0b8:	fbb5 f1f3 	udiv	r1, r5, r3
 801a0bc:	fb03 5711 	mls	r7, r3, r1, r5
 801a0c0:	5dc7      	ldrb	r7, [r0, r7]
 801a0c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a0c6:	462f      	mov	r7, r5
 801a0c8:	42bb      	cmp	r3, r7
 801a0ca:	460d      	mov	r5, r1
 801a0cc:	d9f4      	bls.n	801a0b8 <_printf_i+0x110>
 801a0ce:	2b08      	cmp	r3, #8
 801a0d0:	d10b      	bne.n	801a0ea <_printf_i+0x142>
 801a0d2:	6823      	ldr	r3, [r4, #0]
 801a0d4:	07df      	lsls	r7, r3, #31
 801a0d6:	d508      	bpl.n	801a0ea <_printf_i+0x142>
 801a0d8:	6923      	ldr	r3, [r4, #16]
 801a0da:	6861      	ldr	r1, [r4, #4]
 801a0dc:	4299      	cmp	r1, r3
 801a0de:	bfde      	ittt	le
 801a0e0:	2330      	movle	r3, #48	@ 0x30
 801a0e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a0e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 801a0ea:	1b92      	subs	r2, r2, r6
 801a0ec:	6122      	str	r2, [r4, #16]
 801a0ee:	f8cd a000 	str.w	sl, [sp]
 801a0f2:	464b      	mov	r3, r9
 801a0f4:	aa03      	add	r2, sp, #12
 801a0f6:	4621      	mov	r1, r4
 801a0f8:	4640      	mov	r0, r8
 801a0fa:	f7ff fee7 	bl	8019ecc <_printf_common>
 801a0fe:	3001      	adds	r0, #1
 801a100:	d14a      	bne.n	801a198 <_printf_i+0x1f0>
 801a102:	f04f 30ff 	mov.w	r0, #4294967295
 801a106:	b004      	add	sp, #16
 801a108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a10c:	6823      	ldr	r3, [r4, #0]
 801a10e:	f043 0320 	orr.w	r3, r3, #32
 801a112:	6023      	str	r3, [r4, #0]
 801a114:	4832      	ldr	r0, [pc, #200]	@ (801a1e0 <_printf_i+0x238>)
 801a116:	2778      	movs	r7, #120	@ 0x78
 801a118:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a11c:	6823      	ldr	r3, [r4, #0]
 801a11e:	6831      	ldr	r1, [r6, #0]
 801a120:	061f      	lsls	r7, r3, #24
 801a122:	f851 5b04 	ldr.w	r5, [r1], #4
 801a126:	d402      	bmi.n	801a12e <_printf_i+0x186>
 801a128:	065f      	lsls	r7, r3, #25
 801a12a:	bf48      	it	mi
 801a12c:	b2ad      	uxthmi	r5, r5
 801a12e:	6031      	str	r1, [r6, #0]
 801a130:	07d9      	lsls	r1, r3, #31
 801a132:	bf44      	itt	mi
 801a134:	f043 0320 	orrmi.w	r3, r3, #32
 801a138:	6023      	strmi	r3, [r4, #0]
 801a13a:	b11d      	cbz	r5, 801a144 <_printf_i+0x19c>
 801a13c:	2310      	movs	r3, #16
 801a13e:	e7ad      	b.n	801a09c <_printf_i+0xf4>
 801a140:	4826      	ldr	r0, [pc, #152]	@ (801a1dc <_printf_i+0x234>)
 801a142:	e7e9      	b.n	801a118 <_printf_i+0x170>
 801a144:	6823      	ldr	r3, [r4, #0]
 801a146:	f023 0320 	bic.w	r3, r3, #32
 801a14a:	6023      	str	r3, [r4, #0]
 801a14c:	e7f6      	b.n	801a13c <_printf_i+0x194>
 801a14e:	4616      	mov	r6, r2
 801a150:	e7bd      	b.n	801a0ce <_printf_i+0x126>
 801a152:	6833      	ldr	r3, [r6, #0]
 801a154:	6825      	ldr	r5, [r4, #0]
 801a156:	6961      	ldr	r1, [r4, #20]
 801a158:	1d18      	adds	r0, r3, #4
 801a15a:	6030      	str	r0, [r6, #0]
 801a15c:	062e      	lsls	r6, r5, #24
 801a15e:	681b      	ldr	r3, [r3, #0]
 801a160:	d501      	bpl.n	801a166 <_printf_i+0x1be>
 801a162:	6019      	str	r1, [r3, #0]
 801a164:	e002      	b.n	801a16c <_printf_i+0x1c4>
 801a166:	0668      	lsls	r0, r5, #25
 801a168:	d5fb      	bpl.n	801a162 <_printf_i+0x1ba>
 801a16a:	8019      	strh	r1, [r3, #0]
 801a16c:	2300      	movs	r3, #0
 801a16e:	6123      	str	r3, [r4, #16]
 801a170:	4616      	mov	r6, r2
 801a172:	e7bc      	b.n	801a0ee <_printf_i+0x146>
 801a174:	6833      	ldr	r3, [r6, #0]
 801a176:	1d1a      	adds	r2, r3, #4
 801a178:	6032      	str	r2, [r6, #0]
 801a17a:	681e      	ldr	r6, [r3, #0]
 801a17c:	6862      	ldr	r2, [r4, #4]
 801a17e:	2100      	movs	r1, #0
 801a180:	4630      	mov	r0, r6
 801a182:	f7e6 f8d5 	bl	8000330 <memchr>
 801a186:	b108      	cbz	r0, 801a18c <_printf_i+0x1e4>
 801a188:	1b80      	subs	r0, r0, r6
 801a18a:	6060      	str	r0, [r4, #4]
 801a18c:	6863      	ldr	r3, [r4, #4]
 801a18e:	6123      	str	r3, [r4, #16]
 801a190:	2300      	movs	r3, #0
 801a192:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a196:	e7aa      	b.n	801a0ee <_printf_i+0x146>
 801a198:	6923      	ldr	r3, [r4, #16]
 801a19a:	4632      	mov	r2, r6
 801a19c:	4649      	mov	r1, r9
 801a19e:	4640      	mov	r0, r8
 801a1a0:	47d0      	blx	sl
 801a1a2:	3001      	adds	r0, #1
 801a1a4:	d0ad      	beq.n	801a102 <_printf_i+0x15a>
 801a1a6:	6823      	ldr	r3, [r4, #0]
 801a1a8:	079b      	lsls	r3, r3, #30
 801a1aa:	d413      	bmi.n	801a1d4 <_printf_i+0x22c>
 801a1ac:	68e0      	ldr	r0, [r4, #12]
 801a1ae:	9b03      	ldr	r3, [sp, #12]
 801a1b0:	4298      	cmp	r0, r3
 801a1b2:	bfb8      	it	lt
 801a1b4:	4618      	movlt	r0, r3
 801a1b6:	e7a6      	b.n	801a106 <_printf_i+0x15e>
 801a1b8:	2301      	movs	r3, #1
 801a1ba:	4632      	mov	r2, r6
 801a1bc:	4649      	mov	r1, r9
 801a1be:	4640      	mov	r0, r8
 801a1c0:	47d0      	blx	sl
 801a1c2:	3001      	adds	r0, #1
 801a1c4:	d09d      	beq.n	801a102 <_printf_i+0x15a>
 801a1c6:	3501      	adds	r5, #1
 801a1c8:	68e3      	ldr	r3, [r4, #12]
 801a1ca:	9903      	ldr	r1, [sp, #12]
 801a1cc:	1a5b      	subs	r3, r3, r1
 801a1ce:	42ab      	cmp	r3, r5
 801a1d0:	dcf2      	bgt.n	801a1b8 <_printf_i+0x210>
 801a1d2:	e7eb      	b.n	801a1ac <_printf_i+0x204>
 801a1d4:	2500      	movs	r5, #0
 801a1d6:	f104 0619 	add.w	r6, r4, #25
 801a1da:	e7f5      	b.n	801a1c8 <_printf_i+0x220>
 801a1dc:	0801f561 	.word	0x0801f561
 801a1e0:	0801f572 	.word	0x0801f572

0801a1e4 <_scanf_float>:
 801a1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1e8:	b087      	sub	sp, #28
 801a1ea:	4691      	mov	r9, r2
 801a1ec:	9303      	str	r3, [sp, #12]
 801a1ee:	688b      	ldr	r3, [r1, #8]
 801a1f0:	1e5a      	subs	r2, r3, #1
 801a1f2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801a1f6:	bf81      	itttt	hi
 801a1f8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801a1fc:	eb03 0b05 	addhi.w	fp, r3, r5
 801a200:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801a204:	608b      	strhi	r3, [r1, #8]
 801a206:	680b      	ldr	r3, [r1, #0]
 801a208:	460a      	mov	r2, r1
 801a20a:	f04f 0500 	mov.w	r5, #0
 801a20e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801a212:	f842 3b1c 	str.w	r3, [r2], #28
 801a216:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801a21a:	4680      	mov	r8, r0
 801a21c:	460c      	mov	r4, r1
 801a21e:	bf98      	it	ls
 801a220:	f04f 0b00 	movls.w	fp, #0
 801a224:	9201      	str	r2, [sp, #4]
 801a226:	4616      	mov	r6, r2
 801a228:	46aa      	mov	sl, r5
 801a22a:	462f      	mov	r7, r5
 801a22c:	9502      	str	r5, [sp, #8]
 801a22e:	68a2      	ldr	r2, [r4, #8]
 801a230:	b15a      	cbz	r2, 801a24a <_scanf_float+0x66>
 801a232:	f8d9 3000 	ldr.w	r3, [r9]
 801a236:	781b      	ldrb	r3, [r3, #0]
 801a238:	2b4e      	cmp	r3, #78	@ 0x4e
 801a23a:	d863      	bhi.n	801a304 <_scanf_float+0x120>
 801a23c:	2b40      	cmp	r3, #64	@ 0x40
 801a23e:	d83b      	bhi.n	801a2b8 <_scanf_float+0xd4>
 801a240:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801a244:	b2c8      	uxtb	r0, r1
 801a246:	280e      	cmp	r0, #14
 801a248:	d939      	bls.n	801a2be <_scanf_float+0xda>
 801a24a:	b11f      	cbz	r7, 801a254 <_scanf_float+0x70>
 801a24c:	6823      	ldr	r3, [r4, #0]
 801a24e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a252:	6023      	str	r3, [r4, #0]
 801a254:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a258:	f1ba 0f01 	cmp.w	sl, #1
 801a25c:	f200 8114 	bhi.w	801a488 <_scanf_float+0x2a4>
 801a260:	9b01      	ldr	r3, [sp, #4]
 801a262:	429e      	cmp	r6, r3
 801a264:	f200 8105 	bhi.w	801a472 <_scanf_float+0x28e>
 801a268:	2001      	movs	r0, #1
 801a26a:	b007      	add	sp, #28
 801a26c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a270:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801a274:	2a0d      	cmp	r2, #13
 801a276:	d8e8      	bhi.n	801a24a <_scanf_float+0x66>
 801a278:	a101      	add	r1, pc, #4	@ (adr r1, 801a280 <_scanf_float+0x9c>)
 801a27a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801a27e:	bf00      	nop
 801a280:	0801a3c9 	.word	0x0801a3c9
 801a284:	0801a24b 	.word	0x0801a24b
 801a288:	0801a24b 	.word	0x0801a24b
 801a28c:	0801a24b 	.word	0x0801a24b
 801a290:	0801a425 	.word	0x0801a425
 801a294:	0801a3ff 	.word	0x0801a3ff
 801a298:	0801a24b 	.word	0x0801a24b
 801a29c:	0801a24b 	.word	0x0801a24b
 801a2a0:	0801a3d7 	.word	0x0801a3d7
 801a2a4:	0801a24b 	.word	0x0801a24b
 801a2a8:	0801a24b 	.word	0x0801a24b
 801a2ac:	0801a24b 	.word	0x0801a24b
 801a2b0:	0801a24b 	.word	0x0801a24b
 801a2b4:	0801a393 	.word	0x0801a393
 801a2b8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801a2bc:	e7da      	b.n	801a274 <_scanf_float+0x90>
 801a2be:	290e      	cmp	r1, #14
 801a2c0:	d8c3      	bhi.n	801a24a <_scanf_float+0x66>
 801a2c2:	a001      	add	r0, pc, #4	@ (adr r0, 801a2c8 <_scanf_float+0xe4>)
 801a2c4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801a2c8:	0801a383 	.word	0x0801a383
 801a2cc:	0801a24b 	.word	0x0801a24b
 801a2d0:	0801a383 	.word	0x0801a383
 801a2d4:	0801a413 	.word	0x0801a413
 801a2d8:	0801a24b 	.word	0x0801a24b
 801a2dc:	0801a325 	.word	0x0801a325
 801a2e0:	0801a369 	.word	0x0801a369
 801a2e4:	0801a369 	.word	0x0801a369
 801a2e8:	0801a369 	.word	0x0801a369
 801a2ec:	0801a369 	.word	0x0801a369
 801a2f0:	0801a369 	.word	0x0801a369
 801a2f4:	0801a369 	.word	0x0801a369
 801a2f8:	0801a369 	.word	0x0801a369
 801a2fc:	0801a369 	.word	0x0801a369
 801a300:	0801a369 	.word	0x0801a369
 801a304:	2b6e      	cmp	r3, #110	@ 0x6e
 801a306:	d809      	bhi.n	801a31c <_scanf_float+0x138>
 801a308:	2b60      	cmp	r3, #96	@ 0x60
 801a30a:	d8b1      	bhi.n	801a270 <_scanf_float+0x8c>
 801a30c:	2b54      	cmp	r3, #84	@ 0x54
 801a30e:	d07b      	beq.n	801a408 <_scanf_float+0x224>
 801a310:	2b59      	cmp	r3, #89	@ 0x59
 801a312:	d19a      	bne.n	801a24a <_scanf_float+0x66>
 801a314:	2d07      	cmp	r5, #7
 801a316:	d198      	bne.n	801a24a <_scanf_float+0x66>
 801a318:	2508      	movs	r5, #8
 801a31a:	e02f      	b.n	801a37c <_scanf_float+0x198>
 801a31c:	2b74      	cmp	r3, #116	@ 0x74
 801a31e:	d073      	beq.n	801a408 <_scanf_float+0x224>
 801a320:	2b79      	cmp	r3, #121	@ 0x79
 801a322:	e7f6      	b.n	801a312 <_scanf_float+0x12e>
 801a324:	6821      	ldr	r1, [r4, #0]
 801a326:	05c8      	lsls	r0, r1, #23
 801a328:	d51e      	bpl.n	801a368 <_scanf_float+0x184>
 801a32a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801a32e:	6021      	str	r1, [r4, #0]
 801a330:	3701      	adds	r7, #1
 801a332:	f1bb 0f00 	cmp.w	fp, #0
 801a336:	d003      	beq.n	801a340 <_scanf_float+0x15c>
 801a338:	3201      	adds	r2, #1
 801a33a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a33e:	60a2      	str	r2, [r4, #8]
 801a340:	68a3      	ldr	r3, [r4, #8]
 801a342:	3b01      	subs	r3, #1
 801a344:	60a3      	str	r3, [r4, #8]
 801a346:	6923      	ldr	r3, [r4, #16]
 801a348:	3301      	adds	r3, #1
 801a34a:	6123      	str	r3, [r4, #16]
 801a34c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801a350:	3b01      	subs	r3, #1
 801a352:	2b00      	cmp	r3, #0
 801a354:	f8c9 3004 	str.w	r3, [r9, #4]
 801a358:	f340 8082 	ble.w	801a460 <_scanf_float+0x27c>
 801a35c:	f8d9 3000 	ldr.w	r3, [r9]
 801a360:	3301      	adds	r3, #1
 801a362:	f8c9 3000 	str.w	r3, [r9]
 801a366:	e762      	b.n	801a22e <_scanf_float+0x4a>
 801a368:	eb1a 0105 	adds.w	r1, sl, r5
 801a36c:	f47f af6d 	bne.w	801a24a <_scanf_float+0x66>
 801a370:	6822      	ldr	r2, [r4, #0]
 801a372:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801a376:	6022      	str	r2, [r4, #0]
 801a378:	460d      	mov	r5, r1
 801a37a:	468a      	mov	sl, r1
 801a37c:	f806 3b01 	strb.w	r3, [r6], #1
 801a380:	e7de      	b.n	801a340 <_scanf_float+0x15c>
 801a382:	6822      	ldr	r2, [r4, #0]
 801a384:	0610      	lsls	r0, r2, #24
 801a386:	f57f af60 	bpl.w	801a24a <_scanf_float+0x66>
 801a38a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801a38e:	6022      	str	r2, [r4, #0]
 801a390:	e7f4      	b.n	801a37c <_scanf_float+0x198>
 801a392:	f1ba 0f00 	cmp.w	sl, #0
 801a396:	d10c      	bne.n	801a3b2 <_scanf_float+0x1ce>
 801a398:	b977      	cbnz	r7, 801a3b8 <_scanf_float+0x1d4>
 801a39a:	6822      	ldr	r2, [r4, #0]
 801a39c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801a3a0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801a3a4:	d108      	bne.n	801a3b8 <_scanf_float+0x1d4>
 801a3a6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a3aa:	6022      	str	r2, [r4, #0]
 801a3ac:	f04f 0a01 	mov.w	sl, #1
 801a3b0:	e7e4      	b.n	801a37c <_scanf_float+0x198>
 801a3b2:	f1ba 0f02 	cmp.w	sl, #2
 801a3b6:	d050      	beq.n	801a45a <_scanf_float+0x276>
 801a3b8:	2d01      	cmp	r5, #1
 801a3ba:	d002      	beq.n	801a3c2 <_scanf_float+0x1de>
 801a3bc:	2d04      	cmp	r5, #4
 801a3be:	f47f af44 	bne.w	801a24a <_scanf_float+0x66>
 801a3c2:	3501      	adds	r5, #1
 801a3c4:	b2ed      	uxtb	r5, r5
 801a3c6:	e7d9      	b.n	801a37c <_scanf_float+0x198>
 801a3c8:	f1ba 0f01 	cmp.w	sl, #1
 801a3cc:	f47f af3d 	bne.w	801a24a <_scanf_float+0x66>
 801a3d0:	f04f 0a02 	mov.w	sl, #2
 801a3d4:	e7d2      	b.n	801a37c <_scanf_float+0x198>
 801a3d6:	b975      	cbnz	r5, 801a3f6 <_scanf_float+0x212>
 801a3d8:	2f00      	cmp	r7, #0
 801a3da:	f47f af37 	bne.w	801a24c <_scanf_float+0x68>
 801a3de:	6822      	ldr	r2, [r4, #0]
 801a3e0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801a3e4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801a3e8:	f040 80fc 	bne.w	801a5e4 <_scanf_float+0x400>
 801a3ec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a3f0:	6022      	str	r2, [r4, #0]
 801a3f2:	2501      	movs	r5, #1
 801a3f4:	e7c2      	b.n	801a37c <_scanf_float+0x198>
 801a3f6:	2d03      	cmp	r5, #3
 801a3f8:	d0e3      	beq.n	801a3c2 <_scanf_float+0x1de>
 801a3fa:	2d05      	cmp	r5, #5
 801a3fc:	e7df      	b.n	801a3be <_scanf_float+0x1da>
 801a3fe:	2d02      	cmp	r5, #2
 801a400:	f47f af23 	bne.w	801a24a <_scanf_float+0x66>
 801a404:	2503      	movs	r5, #3
 801a406:	e7b9      	b.n	801a37c <_scanf_float+0x198>
 801a408:	2d06      	cmp	r5, #6
 801a40a:	f47f af1e 	bne.w	801a24a <_scanf_float+0x66>
 801a40e:	2507      	movs	r5, #7
 801a410:	e7b4      	b.n	801a37c <_scanf_float+0x198>
 801a412:	6822      	ldr	r2, [r4, #0]
 801a414:	0591      	lsls	r1, r2, #22
 801a416:	f57f af18 	bpl.w	801a24a <_scanf_float+0x66>
 801a41a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801a41e:	6022      	str	r2, [r4, #0]
 801a420:	9702      	str	r7, [sp, #8]
 801a422:	e7ab      	b.n	801a37c <_scanf_float+0x198>
 801a424:	6822      	ldr	r2, [r4, #0]
 801a426:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801a42a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801a42e:	d005      	beq.n	801a43c <_scanf_float+0x258>
 801a430:	0550      	lsls	r0, r2, #21
 801a432:	f57f af0a 	bpl.w	801a24a <_scanf_float+0x66>
 801a436:	2f00      	cmp	r7, #0
 801a438:	f000 80d4 	beq.w	801a5e4 <_scanf_float+0x400>
 801a43c:	0591      	lsls	r1, r2, #22
 801a43e:	bf58      	it	pl
 801a440:	9902      	ldrpl	r1, [sp, #8]
 801a442:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a446:	bf58      	it	pl
 801a448:	1a79      	subpl	r1, r7, r1
 801a44a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801a44e:	bf58      	it	pl
 801a450:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801a454:	6022      	str	r2, [r4, #0]
 801a456:	2700      	movs	r7, #0
 801a458:	e790      	b.n	801a37c <_scanf_float+0x198>
 801a45a:	f04f 0a03 	mov.w	sl, #3
 801a45e:	e78d      	b.n	801a37c <_scanf_float+0x198>
 801a460:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801a464:	4649      	mov	r1, r9
 801a466:	4640      	mov	r0, r8
 801a468:	4798      	blx	r3
 801a46a:	2800      	cmp	r0, #0
 801a46c:	f43f aedf 	beq.w	801a22e <_scanf_float+0x4a>
 801a470:	e6eb      	b.n	801a24a <_scanf_float+0x66>
 801a472:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a476:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a47a:	464a      	mov	r2, r9
 801a47c:	4640      	mov	r0, r8
 801a47e:	4798      	blx	r3
 801a480:	6923      	ldr	r3, [r4, #16]
 801a482:	3b01      	subs	r3, #1
 801a484:	6123      	str	r3, [r4, #16]
 801a486:	e6eb      	b.n	801a260 <_scanf_float+0x7c>
 801a488:	1e6b      	subs	r3, r5, #1
 801a48a:	2b06      	cmp	r3, #6
 801a48c:	d824      	bhi.n	801a4d8 <_scanf_float+0x2f4>
 801a48e:	2d02      	cmp	r5, #2
 801a490:	d836      	bhi.n	801a500 <_scanf_float+0x31c>
 801a492:	9b01      	ldr	r3, [sp, #4]
 801a494:	429e      	cmp	r6, r3
 801a496:	f67f aee7 	bls.w	801a268 <_scanf_float+0x84>
 801a49a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a49e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a4a2:	464a      	mov	r2, r9
 801a4a4:	4640      	mov	r0, r8
 801a4a6:	4798      	blx	r3
 801a4a8:	6923      	ldr	r3, [r4, #16]
 801a4aa:	3b01      	subs	r3, #1
 801a4ac:	6123      	str	r3, [r4, #16]
 801a4ae:	e7f0      	b.n	801a492 <_scanf_float+0x2ae>
 801a4b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a4b4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801a4b8:	464a      	mov	r2, r9
 801a4ba:	4640      	mov	r0, r8
 801a4bc:	4798      	blx	r3
 801a4be:	6923      	ldr	r3, [r4, #16]
 801a4c0:	3b01      	subs	r3, #1
 801a4c2:	6123      	str	r3, [r4, #16]
 801a4c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a4c8:	fa5f fa8a 	uxtb.w	sl, sl
 801a4cc:	f1ba 0f02 	cmp.w	sl, #2
 801a4d0:	d1ee      	bne.n	801a4b0 <_scanf_float+0x2cc>
 801a4d2:	3d03      	subs	r5, #3
 801a4d4:	b2ed      	uxtb	r5, r5
 801a4d6:	1b76      	subs	r6, r6, r5
 801a4d8:	6823      	ldr	r3, [r4, #0]
 801a4da:	05da      	lsls	r2, r3, #23
 801a4dc:	d530      	bpl.n	801a540 <_scanf_float+0x35c>
 801a4de:	055b      	lsls	r3, r3, #21
 801a4e0:	d511      	bpl.n	801a506 <_scanf_float+0x322>
 801a4e2:	9b01      	ldr	r3, [sp, #4]
 801a4e4:	429e      	cmp	r6, r3
 801a4e6:	f67f aebf 	bls.w	801a268 <_scanf_float+0x84>
 801a4ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a4ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a4f2:	464a      	mov	r2, r9
 801a4f4:	4640      	mov	r0, r8
 801a4f6:	4798      	blx	r3
 801a4f8:	6923      	ldr	r3, [r4, #16]
 801a4fa:	3b01      	subs	r3, #1
 801a4fc:	6123      	str	r3, [r4, #16]
 801a4fe:	e7f0      	b.n	801a4e2 <_scanf_float+0x2fe>
 801a500:	46aa      	mov	sl, r5
 801a502:	46b3      	mov	fp, r6
 801a504:	e7de      	b.n	801a4c4 <_scanf_float+0x2e0>
 801a506:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801a50a:	6923      	ldr	r3, [r4, #16]
 801a50c:	2965      	cmp	r1, #101	@ 0x65
 801a50e:	f103 33ff 	add.w	r3, r3, #4294967295
 801a512:	f106 35ff 	add.w	r5, r6, #4294967295
 801a516:	6123      	str	r3, [r4, #16]
 801a518:	d00c      	beq.n	801a534 <_scanf_float+0x350>
 801a51a:	2945      	cmp	r1, #69	@ 0x45
 801a51c:	d00a      	beq.n	801a534 <_scanf_float+0x350>
 801a51e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a522:	464a      	mov	r2, r9
 801a524:	4640      	mov	r0, r8
 801a526:	4798      	blx	r3
 801a528:	6923      	ldr	r3, [r4, #16]
 801a52a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801a52e:	3b01      	subs	r3, #1
 801a530:	1eb5      	subs	r5, r6, #2
 801a532:	6123      	str	r3, [r4, #16]
 801a534:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a538:	464a      	mov	r2, r9
 801a53a:	4640      	mov	r0, r8
 801a53c:	4798      	blx	r3
 801a53e:	462e      	mov	r6, r5
 801a540:	6822      	ldr	r2, [r4, #0]
 801a542:	f012 0210 	ands.w	r2, r2, #16
 801a546:	d001      	beq.n	801a54c <_scanf_float+0x368>
 801a548:	2000      	movs	r0, #0
 801a54a:	e68e      	b.n	801a26a <_scanf_float+0x86>
 801a54c:	7032      	strb	r2, [r6, #0]
 801a54e:	6823      	ldr	r3, [r4, #0]
 801a550:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801a554:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a558:	d123      	bne.n	801a5a2 <_scanf_float+0x3be>
 801a55a:	9b02      	ldr	r3, [sp, #8]
 801a55c:	429f      	cmp	r7, r3
 801a55e:	d00a      	beq.n	801a576 <_scanf_float+0x392>
 801a560:	1bda      	subs	r2, r3, r7
 801a562:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801a566:	429e      	cmp	r6, r3
 801a568:	bf28      	it	cs
 801a56a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801a56e:	491e      	ldr	r1, [pc, #120]	@ (801a5e8 <_scanf_float+0x404>)
 801a570:	4630      	mov	r0, r6
 801a572:	f000 fa61 	bl	801aa38 <siprintf>
 801a576:	9901      	ldr	r1, [sp, #4]
 801a578:	2200      	movs	r2, #0
 801a57a:	4640      	mov	r0, r8
 801a57c:	f002 fe02 	bl	801d184 <_strtod_r>
 801a580:	9b03      	ldr	r3, [sp, #12]
 801a582:	6821      	ldr	r1, [r4, #0]
 801a584:	681b      	ldr	r3, [r3, #0]
 801a586:	f011 0f02 	tst.w	r1, #2
 801a58a:	f103 0204 	add.w	r2, r3, #4
 801a58e:	d015      	beq.n	801a5bc <_scanf_float+0x3d8>
 801a590:	9903      	ldr	r1, [sp, #12]
 801a592:	600a      	str	r2, [r1, #0]
 801a594:	681b      	ldr	r3, [r3, #0]
 801a596:	ed83 0b00 	vstr	d0, [r3]
 801a59a:	68e3      	ldr	r3, [r4, #12]
 801a59c:	3301      	adds	r3, #1
 801a59e:	60e3      	str	r3, [r4, #12]
 801a5a0:	e7d2      	b.n	801a548 <_scanf_float+0x364>
 801a5a2:	9b04      	ldr	r3, [sp, #16]
 801a5a4:	2b00      	cmp	r3, #0
 801a5a6:	d0e6      	beq.n	801a576 <_scanf_float+0x392>
 801a5a8:	9905      	ldr	r1, [sp, #20]
 801a5aa:	230a      	movs	r3, #10
 801a5ac:	3101      	adds	r1, #1
 801a5ae:	4640      	mov	r0, r8
 801a5b0:	f7ff f9d8 	bl	8019964 <_strtol_r>
 801a5b4:	9b04      	ldr	r3, [sp, #16]
 801a5b6:	9e05      	ldr	r6, [sp, #20]
 801a5b8:	1ac2      	subs	r2, r0, r3
 801a5ba:	e7d2      	b.n	801a562 <_scanf_float+0x37e>
 801a5bc:	f011 0f04 	tst.w	r1, #4
 801a5c0:	9903      	ldr	r1, [sp, #12]
 801a5c2:	600a      	str	r2, [r1, #0]
 801a5c4:	d1e6      	bne.n	801a594 <_scanf_float+0x3b0>
 801a5c6:	eeb4 0b40 	vcmp.f64	d0, d0
 801a5ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5ce:	681d      	ldr	r5, [r3, #0]
 801a5d0:	d705      	bvc.n	801a5de <_scanf_float+0x3fa>
 801a5d2:	4806      	ldr	r0, [pc, #24]	@ (801a5ec <_scanf_float+0x408>)
 801a5d4:	f000 fc8c 	bl	801aef0 <nanf>
 801a5d8:	ed85 0a00 	vstr	s0, [r5]
 801a5dc:	e7dd      	b.n	801a59a <_scanf_float+0x3b6>
 801a5de:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a5e2:	e7f9      	b.n	801a5d8 <_scanf_float+0x3f4>
 801a5e4:	2700      	movs	r7, #0
 801a5e6:	e635      	b.n	801a254 <_scanf_float+0x70>
 801a5e8:	0801f583 	.word	0x0801f583
 801a5ec:	0801f6df 	.word	0x0801f6df

0801a5f0 <std>:
 801a5f0:	2300      	movs	r3, #0
 801a5f2:	b510      	push	{r4, lr}
 801a5f4:	4604      	mov	r4, r0
 801a5f6:	e9c0 3300 	strd	r3, r3, [r0]
 801a5fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a5fe:	6083      	str	r3, [r0, #8]
 801a600:	8181      	strh	r1, [r0, #12]
 801a602:	6643      	str	r3, [r0, #100]	@ 0x64
 801a604:	81c2      	strh	r2, [r0, #14]
 801a606:	6183      	str	r3, [r0, #24]
 801a608:	4619      	mov	r1, r3
 801a60a:	2208      	movs	r2, #8
 801a60c:	305c      	adds	r0, #92	@ 0x5c
 801a60e:	f000 fb77 	bl	801ad00 <memset>
 801a612:	4b0d      	ldr	r3, [pc, #52]	@ (801a648 <std+0x58>)
 801a614:	6263      	str	r3, [r4, #36]	@ 0x24
 801a616:	4b0d      	ldr	r3, [pc, #52]	@ (801a64c <std+0x5c>)
 801a618:	62a3      	str	r3, [r4, #40]	@ 0x28
 801a61a:	4b0d      	ldr	r3, [pc, #52]	@ (801a650 <std+0x60>)
 801a61c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801a61e:	4b0d      	ldr	r3, [pc, #52]	@ (801a654 <std+0x64>)
 801a620:	6323      	str	r3, [r4, #48]	@ 0x30
 801a622:	4b0d      	ldr	r3, [pc, #52]	@ (801a658 <std+0x68>)
 801a624:	6224      	str	r4, [r4, #32]
 801a626:	429c      	cmp	r4, r3
 801a628:	d006      	beq.n	801a638 <std+0x48>
 801a62a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801a62e:	4294      	cmp	r4, r2
 801a630:	d002      	beq.n	801a638 <std+0x48>
 801a632:	33d0      	adds	r3, #208	@ 0xd0
 801a634:	429c      	cmp	r4, r3
 801a636:	d105      	bne.n	801a644 <std+0x54>
 801a638:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801a63c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a640:	f000 bc44 	b.w	801aecc <__retarget_lock_init_recursive>
 801a644:	bd10      	pop	{r4, pc}
 801a646:	bf00      	nop
 801a648:	0801aad5 	.word	0x0801aad5
 801a64c:	0801aafb 	.word	0x0801aafb
 801a650:	0801ab33 	.word	0x0801ab33
 801a654:	0801ab57 	.word	0x0801ab57
 801a658:	240140e0 	.word	0x240140e0

0801a65c <stdio_exit_handler>:
 801a65c:	4a02      	ldr	r2, [pc, #8]	@ (801a668 <stdio_exit_handler+0xc>)
 801a65e:	4903      	ldr	r1, [pc, #12]	@ (801a66c <stdio_exit_handler+0x10>)
 801a660:	4803      	ldr	r0, [pc, #12]	@ (801a670 <stdio_exit_handler+0x14>)
 801a662:	f000 b869 	b.w	801a738 <_fwalk_sglue>
 801a666:	bf00      	nop
 801a668:	24000014 	.word	0x24000014
 801a66c:	0801de09 	.word	0x0801de09
 801a670:	24000024 	.word	0x24000024

0801a674 <cleanup_stdio>:
 801a674:	6841      	ldr	r1, [r0, #4]
 801a676:	4b0c      	ldr	r3, [pc, #48]	@ (801a6a8 <cleanup_stdio+0x34>)
 801a678:	4299      	cmp	r1, r3
 801a67a:	b510      	push	{r4, lr}
 801a67c:	4604      	mov	r4, r0
 801a67e:	d001      	beq.n	801a684 <cleanup_stdio+0x10>
 801a680:	f003 fbc2 	bl	801de08 <_fflush_r>
 801a684:	68a1      	ldr	r1, [r4, #8]
 801a686:	4b09      	ldr	r3, [pc, #36]	@ (801a6ac <cleanup_stdio+0x38>)
 801a688:	4299      	cmp	r1, r3
 801a68a:	d002      	beq.n	801a692 <cleanup_stdio+0x1e>
 801a68c:	4620      	mov	r0, r4
 801a68e:	f003 fbbb 	bl	801de08 <_fflush_r>
 801a692:	68e1      	ldr	r1, [r4, #12]
 801a694:	4b06      	ldr	r3, [pc, #24]	@ (801a6b0 <cleanup_stdio+0x3c>)
 801a696:	4299      	cmp	r1, r3
 801a698:	d004      	beq.n	801a6a4 <cleanup_stdio+0x30>
 801a69a:	4620      	mov	r0, r4
 801a69c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a6a0:	f003 bbb2 	b.w	801de08 <_fflush_r>
 801a6a4:	bd10      	pop	{r4, pc}
 801a6a6:	bf00      	nop
 801a6a8:	240140e0 	.word	0x240140e0
 801a6ac:	24014148 	.word	0x24014148
 801a6b0:	240141b0 	.word	0x240141b0

0801a6b4 <global_stdio_init.part.0>:
 801a6b4:	b510      	push	{r4, lr}
 801a6b6:	4b0b      	ldr	r3, [pc, #44]	@ (801a6e4 <global_stdio_init.part.0+0x30>)
 801a6b8:	4c0b      	ldr	r4, [pc, #44]	@ (801a6e8 <global_stdio_init.part.0+0x34>)
 801a6ba:	4a0c      	ldr	r2, [pc, #48]	@ (801a6ec <global_stdio_init.part.0+0x38>)
 801a6bc:	601a      	str	r2, [r3, #0]
 801a6be:	4620      	mov	r0, r4
 801a6c0:	2200      	movs	r2, #0
 801a6c2:	2104      	movs	r1, #4
 801a6c4:	f7ff ff94 	bl	801a5f0 <std>
 801a6c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a6cc:	2201      	movs	r2, #1
 801a6ce:	2109      	movs	r1, #9
 801a6d0:	f7ff ff8e 	bl	801a5f0 <std>
 801a6d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a6d8:	2202      	movs	r2, #2
 801a6da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a6de:	2112      	movs	r1, #18
 801a6e0:	f7ff bf86 	b.w	801a5f0 <std>
 801a6e4:	24014218 	.word	0x24014218
 801a6e8:	240140e0 	.word	0x240140e0
 801a6ec:	0801a65d 	.word	0x0801a65d

0801a6f0 <__sfp_lock_acquire>:
 801a6f0:	4801      	ldr	r0, [pc, #4]	@ (801a6f8 <__sfp_lock_acquire+0x8>)
 801a6f2:	f000 bbec 	b.w	801aece <__retarget_lock_acquire_recursive>
 801a6f6:	bf00      	nop
 801a6f8:	24014221 	.word	0x24014221

0801a6fc <__sfp_lock_release>:
 801a6fc:	4801      	ldr	r0, [pc, #4]	@ (801a704 <__sfp_lock_release+0x8>)
 801a6fe:	f000 bbe7 	b.w	801aed0 <__retarget_lock_release_recursive>
 801a702:	bf00      	nop
 801a704:	24014221 	.word	0x24014221

0801a708 <__sinit>:
 801a708:	b510      	push	{r4, lr}
 801a70a:	4604      	mov	r4, r0
 801a70c:	f7ff fff0 	bl	801a6f0 <__sfp_lock_acquire>
 801a710:	6a23      	ldr	r3, [r4, #32]
 801a712:	b11b      	cbz	r3, 801a71c <__sinit+0x14>
 801a714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a718:	f7ff bff0 	b.w	801a6fc <__sfp_lock_release>
 801a71c:	4b04      	ldr	r3, [pc, #16]	@ (801a730 <__sinit+0x28>)
 801a71e:	6223      	str	r3, [r4, #32]
 801a720:	4b04      	ldr	r3, [pc, #16]	@ (801a734 <__sinit+0x2c>)
 801a722:	681b      	ldr	r3, [r3, #0]
 801a724:	2b00      	cmp	r3, #0
 801a726:	d1f5      	bne.n	801a714 <__sinit+0xc>
 801a728:	f7ff ffc4 	bl	801a6b4 <global_stdio_init.part.0>
 801a72c:	e7f2      	b.n	801a714 <__sinit+0xc>
 801a72e:	bf00      	nop
 801a730:	0801a675 	.word	0x0801a675
 801a734:	24014218 	.word	0x24014218

0801a738 <_fwalk_sglue>:
 801a738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a73c:	4607      	mov	r7, r0
 801a73e:	4688      	mov	r8, r1
 801a740:	4614      	mov	r4, r2
 801a742:	2600      	movs	r6, #0
 801a744:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a748:	f1b9 0901 	subs.w	r9, r9, #1
 801a74c:	d505      	bpl.n	801a75a <_fwalk_sglue+0x22>
 801a74e:	6824      	ldr	r4, [r4, #0]
 801a750:	2c00      	cmp	r4, #0
 801a752:	d1f7      	bne.n	801a744 <_fwalk_sglue+0xc>
 801a754:	4630      	mov	r0, r6
 801a756:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a75a:	89ab      	ldrh	r3, [r5, #12]
 801a75c:	2b01      	cmp	r3, #1
 801a75e:	d907      	bls.n	801a770 <_fwalk_sglue+0x38>
 801a760:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a764:	3301      	adds	r3, #1
 801a766:	d003      	beq.n	801a770 <_fwalk_sglue+0x38>
 801a768:	4629      	mov	r1, r5
 801a76a:	4638      	mov	r0, r7
 801a76c:	47c0      	blx	r8
 801a76e:	4306      	orrs	r6, r0
 801a770:	3568      	adds	r5, #104	@ 0x68
 801a772:	e7e9      	b.n	801a748 <_fwalk_sglue+0x10>

0801a774 <iprintf>:
 801a774:	b40f      	push	{r0, r1, r2, r3}
 801a776:	b507      	push	{r0, r1, r2, lr}
 801a778:	4906      	ldr	r1, [pc, #24]	@ (801a794 <iprintf+0x20>)
 801a77a:	ab04      	add	r3, sp, #16
 801a77c:	6808      	ldr	r0, [r1, #0]
 801a77e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a782:	6881      	ldr	r1, [r0, #8]
 801a784:	9301      	str	r3, [sp, #4]
 801a786:	f003 f855 	bl	801d834 <_vfiprintf_r>
 801a78a:	b003      	add	sp, #12
 801a78c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a790:	b004      	add	sp, #16
 801a792:	4770      	bx	lr
 801a794:	24000020 	.word	0x24000020

0801a798 <_puts_r>:
 801a798:	6a03      	ldr	r3, [r0, #32]
 801a79a:	b570      	push	{r4, r5, r6, lr}
 801a79c:	6884      	ldr	r4, [r0, #8]
 801a79e:	4605      	mov	r5, r0
 801a7a0:	460e      	mov	r6, r1
 801a7a2:	b90b      	cbnz	r3, 801a7a8 <_puts_r+0x10>
 801a7a4:	f7ff ffb0 	bl	801a708 <__sinit>
 801a7a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a7aa:	07db      	lsls	r3, r3, #31
 801a7ac:	d405      	bmi.n	801a7ba <_puts_r+0x22>
 801a7ae:	89a3      	ldrh	r3, [r4, #12]
 801a7b0:	0598      	lsls	r0, r3, #22
 801a7b2:	d402      	bmi.n	801a7ba <_puts_r+0x22>
 801a7b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a7b6:	f000 fb8a 	bl	801aece <__retarget_lock_acquire_recursive>
 801a7ba:	89a3      	ldrh	r3, [r4, #12]
 801a7bc:	0719      	lsls	r1, r3, #28
 801a7be:	d502      	bpl.n	801a7c6 <_puts_r+0x2e>
 801a7c0:	6923      	ldr	r3, [r4, #16]
 801a7c2:	2b00      	cmp	r3, #0
 801a7c4:	d135      	bne.n	801a832 <_puts_r+0x9a>
 801a7c6:	4621      	mov	r1, r4
 801a7c8:	4628      	mov	r0, r5
 801a7ca:	f000 fa43 	bl	801ac54 <__swsetup_r>
 801a7ce:	b380      	cbz	r0, 801a832 <_puts_r+0x9a>
 801a7d0:	f04f 35ff 	mov.w	r5, #4294967295
 801a7d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a7d6:	07da      	lsls	r2, r3, #31
 801a7d8:	d405      	bmi.n	801a7e6 <_puts_r+0x4e>
 801a7da:	89a3      	ldrh	r3, [r4, #12]
 801a7dc:	059b      	lsls	r3, r3, #22
 801a7de:	d402      	bmi.n	801a7e6 <_puts_r+0x4e>
 801a7e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a7e2:	f000 fb75 	bl	801aed0 <__retarget_lock_release_recursive>
 801a7e6:	4628      	mov	r0, r5
 801a7e8:	bd70      	pop	{r4, r5, r6, pc}
 801a7ea:	2b00      	cmp	r3, #0
 801a7ec:	da04      	bge.n	801a7f8 <_puts_r+0x60>
 801a7ee:	69a2      	ldr	r2, [r4, #24]
 801a7f0:	429a      	cmp	r2, r3
 801a7f2:	dc17      	bgt.n	801a824 <_puts_r+0x8c>
 801a7f4:	290a      	cmp	r1, #10
 801a7f6:	d015      	beq.n	801a824 <_puts_r+0x8c>
 801a7f8:	6823      	ldr	r3, [r4, #0]
 801a7fa:	1c5a      	adds	r2, r3, #1
 801a7fc:	6022      	str	r2, [r4, #0]
 801a7fe:	7019      	strb	r1, [r3, #0]
 801a800:	68a3      	ldr	r3, [r4, #8]
 801a802:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a806:	3b01      	subs	r3, #1
 801a808:	60a3      	str	r3, [r4, #8]
 801a80a:	2900      	cmp	r1, #0
 801a80c:	d1ed      	bne.n	801a7ea <_puts_r+0x52>
 801a80e:	2b00      	cmp	r3, #0
 801a810:	da11      	bge.n	801a836 <_puts_r+0x9e>
 801a812:	4622      	mov	r2, r4
 801a814:	210a      	movs	r1, #10
 801a816:	4628      	mov	r0, r5
 801a818:	f000 f9de 	bl	801abd8 <__swbuf_r>
 801a81c:	3001      	adds	r0, #1
 801a81e:	d0d7      	beq.n	801a7d0 <_puts_r+0x38>
 801a820:	250a      	movs	r5, #10
 801a822:	e7d7      	b.n	801a7d4 <_puts_r+0x3c>
 801a824:	4622      	mov	r2, r4
 801a826:	4628      	mov	r0, r5
 801a828:	f000 f9d6 	bl	801abd8 <__swbuf_r>
 801a82c:	3001      	adds	r0, #1
 801a82e:	d1e7      	bne.n	801a800 <_puts_r+0x68>
 801a830:	e7ce      	b.n	801a7d0 <_puts_r+0x38>
 801a832:	3e01      	subs	r6, #1
 801a834:	e7e4      	b.n	801a800 <_puts_r+0x68>
 801a836:	6823      	ldr	r3, [r4, #0]
 801a838:	1c5a      	adds	r2, r3, #1
 801a83a:	6022      	str	r2, [r4, #0]
 801a83c:	220a      	movs	r2, #10
 801a83e:	701a      	strb	r2, [r3, #0]
 801a840:	e7ee      	b.n	801a820 <_puts_r+0x88>
	...

0801a844 <puts>:
 801a844:	4b02      	ldr	r3, [pc, #8]	@ (801a850 <puts+0xc>)
 801a846:	4601      	mov	r1, r0
 801a848:	6818      	ldr	r0, [r3, #0]
 801a84a:	f7ff bfa5 	b.w	801a798 <_puts_r>
 801a84e:	bf00      	nop
 801a850:	24000020 	.word	0x24000020

0801a854 <setbuf>:
 801a854:	fab1 f281 	clz	r2, r1
 801a858:	0952      	lsrs	r2, r2, #5
 801a85a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a85e:	0052      	lsls	r2, r2, #1
 801a860:	f000 b800 	b.w	801a864 <setvbuf>

0801a864 <setvbuf>:
 801a864:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a868:	461d      	mov	r5, r3
 801a86a:	4b57      	ldr	r3, [pc, #348]	@ (801a9c8 <setvbuf+0x164>)
 801a86c:	681f      	ldr	r7, [r3, #0]
 801a86e:	4604      	mov	r4, r0
 801a870:	460e      	mov	r6, r1
 801a872:	4690      	mov	r8, r2
 801a874:	b127      	cbz	r7, 801a880 <setvbuf+0x1c>
 801a876:	6a3b      	ldr	r3, [r7, #32]
 801a878:	b913      	cbnz	r3, 801a880 <setvbuf+0x1c>
 801a87a:	4638      	mov	r0, r7
 801a87c:	f7ff ff44 	bl	801a708 <__sinit>
 801a880:	f1b8 0f02 	cmp.w	r8, #2
 801a884:	d006      	beq.n	801a894 <setvbuf+0x30>
 801a886:	f1b8 0f01 	cmp.w	r8, #1
 801a88a:	f200 809a 	bhi.w	801a9c2 <setvbuf+0x15e>
 801a88e:	2d00      	cmp	r5, #0
 801a890:	f2c0 8097 	blt.w	801a9c2 <setvbuf+0x15e>
 801a894:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a896:	07d9      	lsls	r1, r3, #31
 801a898:	d405      	bmi.n	801a8a6 <setvbuf+0x42>
 801a89a:	89a3      	ldrh	r3, [r4, #12]
 801a89c:	059a      	lsls	r2, r3, #22
 801a89e:	d402      	bmi.n	801a8a6 <setvbuf+0x42>
 801a8a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a8a2:	f000 fb14 	bl	801aece <__retarget_lock_acquire_recursive>
 801a8a6:	4621      	mov	r1, r4
 801a8a8:	4638      	mov	r0, r7
 801a8aa:	f003 faad 	bl	801de08 <_fflush_r>
 801a8ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a8b0:	b141      	cbz	r1, 801a8c4 <setvbuf+0x60>
 801a8b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a8b6:	4299      	cmp	r1, r3
 801a8b8:	d002      	beq.n	801a8c0 <setvbuf+0x5c>
 801a8ba:	4638      	mov	r0, r7
 801a8bc:	f001 f906 	bl	801bacc <_free_r>
 801a8c0:	2300      	movs	r3, #0
 801a8c2:	6363      	str	r3, [r4, #52]	@ 0x34
 801a8c4:	2300      	movs	r3, #0
 801a8c6:	61a3      	str	r3, [r4, #24]
 801a8c8:	6063      	str	r3, [r4, #4]
 801a8ca:	89a3      	ldrh	r3, [r4, #12]
 801a8cc:	061b      	lsls	r3, r3, #24
 801a8ce:	d503      	bpl.n	801a8d8 <setvbuf+0x74>
 801a8d0:	6921      	ldr	r1, [r4, #16]
 801a8d2:	4638      	mov	r0, r7
 801a8d4:	f001 f8fa 	bl	801bacc <_free_r>
 801a8d8:	89a3      	ldrh	r3, [r4, #12]
 801a8da:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801a8de:	f023 0303 	bic.w	r3, r3, #3
 801a8e2:	f1b8 0f02 	cmp.w	r8, #2
 801a8e6:	81a3      	strh	r3, [r4, #12]
 801a8e8:	d061      	beq.n	801a9ae <setvbuf+0x14a>
 801a8ea:	ab01      	add	r3, sp, #4
 801a8ec:	466a      	mov	r2, sp
 801a8ee:	4621      	mov	r1, r4
 801a8f0:	4638      	mov	r0, r7
 801a8f2:	f003 fab1 	bl	801de58 <__swhatbuf_r>
 801a8f6:	89a3      	ldrh	r3, [r4, #12]
 801a8f8:	4318      	orrs	r0, r3
 801a8fa:	81a0      	strh	r0, [r4, #12]
 801a8fc:	bb2d      	cbnz	r5, 801a94a <setvbuf+0xe6>
 801a8fe:	9d00      	ldr	r5, [sp, #0]
 801a900:	4628      	mov	r0, r5
 801a902:	f001 f92d 	bl	801bb60 <malloc>
 801a906:	4606      	mov	r6, r0
 801a908:	2800      	cmp	r0, #0
 801a90a:	d152      	bne.n	801a9b2 <setvbuf+0x14e>
 801a90c:	f8dd 9000 	ldr.w	r9, [sp]
 801a910:	45a9      	cmp	r9, r5
 801a912:	d140      	bne.n	801a996 <setvbuf+0x132>
 801a914:	f04f 35ff 	mov.w	r5, #4294967295
 801a918:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a91c:	f043 0202 	orr.w	r2, r3, #2
 801a920:	81a2      	strh	r2, [r4, #12]
 801a922:	2200      	movs	r2, #0
 801a924:	60a2      	str	r2, [r4, #8]
 801a926:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801a92a:	6022      	str	r2, [r4, #0]
 801a92c:	6122      	str	r2, [r4, #16]
 801a92e:	2201      	movs	r2, #1
 801a930:	6162      	str	r2, [r4, #20]
 801a932:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a934:	07d6      	lsls	r6, r2, #31
 801a936:	d404      	bmi.n	801a942 <setvbuf+0xde>
 801a938:	0598      	lsls	r0, r3, #22
 801a93a:	d402      	bmi.n	801a942 <setvbuf+0xde>
 801a93c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a93e:	f000 fac7 	bl	801aed0 <__retarget_lock_release_recursive>
 801a942:	4628      	mov	r0, r5
 801a944:	b003      	add	sp, #12
 801a946:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a94a:	2e00      	cmp	r6, #0
 801a94c:	d0d8      	beq.n	801a900 <setvbuf+0x9c>
 801a94e:	6a3b      	ldr	r3, [r7, #32]
 801a950:	b913      	cbnz	r3, 801a958 <setvbuf+0xf4>
 801a952:	4638      	mov	r0, r7
 801a954:	f7ff fed8 	bl	801a708 <__sinit>
 801a958:	f1b8 0f01 	cmp.w	r8, #1
 801a95c:	bf08      	it	eq
 801a95e:	89a3      	ldrheq	r3, [r4, #12]
 801a960:	6026      	str	r6, [r4, #0]
 801a962:	bf04      	itt	eq
 801a964:	f043 0301 	orreq.w	r3, r3, #1
 801a968:	81a3      	strheq	r3, [r4, #12]
 801a96a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a96e:	f013 0208 	ands.w	r2, r3, #8
 801a972:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801a976:	d01e      	beq.n	801a9b6 <setvbuf+0x152>
 801a978:	07d9      	lsls	r1, r3, #31
 801a97a:	bf41      	itttt	mi
 801a97c:	2200      	movmi	r2, #0
 801a97e:	426d      	negmi	r5, r5
 801a980:	60a2      	strmi	r2, [r4, #8]
 801a982:	61a5      	strmi	r5, [r4, #24]
 801a984:	bf58      	it	pl
 801a986:	60a5      	strpl	r5, [r4, #8]
 801a988:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a98a:	07d2      	lsls	r2, r2, #31
 801a98c:	d401      	bmi.n	801a992 <setvbuf+0x12e>
 801a98e:	059b      	lsls	r3, r3, #22
 801a990:	d513      	bpl.n	801a9ba <setvbuf+0x156>
 801a992:	2500      	movs	r5, #0
 801a994:	e7d5      	b.n	801a942 <setvbuf+0xde>
 801a996:	4648      	mov	r0, r9
 801a998:	f001 f8e2 	bl	801bb60 <malloc>
 801a99c:	4606      	mov	r6, r0
 801a99e:	2800      	cmp	r0, #0
 801a9a0:	d0b8      	beq.n	801a914 <setvbuf+0xb0>
 801a9a2:	89a3      	ldrh	r3, [r4, #12]
 801a9a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a9a8:	81a3      	strh	r3, [r4, #12]
 801a9aa:	464d      	mov	r5, r9
 801a9ac:	e7cf      	b.n	801a94e <setvbuf+0xea>
 801a9ae:	2500      	movs	r5, #0
 801a9b0:	e7b2      	b.n	801a918 <setvbuf+0xb4>
 801a9b2:	46a9      	mov	r9, r5
 801a9b4:	e7f5      	b.n	801a9a2 <setvbuf+0x13e>
 801a9b6:	60a2      	str	r2, [r4, #8]
 801a9b8:	e7e6      	b.n	801a988 <setvbuf+0x124>
 801a9ba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a9bc:	f000 fa88 	bl	801aed0 <__retarget_lock_release_recursive>
 801a9c0:	e7e7      	b.n	801a992 <setvbuf+0x12e>
 801a9c2:	f04f 35ff 	mov.w	r5, #4294967295
 801a9c6:	e7bc      	b.n	801a942 <setvbuf+0xde>
 801a9c8:	24000020 	.word	0x24000020

0801a9cc <sniprintf>:
 801a9cc:	b40c      	push	{r2, r3}
 801a9ce:	b530      	push	{r4, r5, lr}
 801a9d0:	4b18      	ldr	r3, [pc, #96]	@ (801aa34 <sniprintf+0x68>)
 801a9d2:	1e0c      	subs	r4, r1, #0
 801a9d4:	681d      	ldr	r5, [r3, #0]
 801a9d6:	b09d      	sub	sp, #116	@ 0x74
 801a9d8:	da08      	bge.n	801a9ec <sniprintf+0x20>
 801a9da:	238b      	movs	r3, #139	@ 0x8b
 801a9dc:	602b      	str	r3, [r5, #0]
 801a9de:	f04f 30ff 	mov.w	r0, #4294967295
 801a9e2:	b01d      	add	sp, #116	@ 0x74
 801a9e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a9e8:	b002      	add	sp, #8
 801a9ea:	4770      	bx	lr
 801a9ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801a9f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 801a9f4:	f04f 0300 	mov.w	r3, #0
 801a9f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 801a9fa:	bf14      	ite	ne
 801a9fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 801aa00:	4623      	moveq	r3, r4
 801aa02:	9304      	str	r3, [sp, #16]
 801aa04:	9307      	str	r3, [sp, #28]
 801aa06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801aa0a:	9002      	str	r0, [sp, #8]
 801aa0c:	9006      	str	r0, [sp, #24]
 801aa0e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801aa12:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801aa14:	ab21      	add	r3, sp, #132	@ 0x84
 801aa16:	a902      	add	r1, sp, #8
 801aa18:	4628      	mov	r0, r5
 801aa1a:	9301      	str	r3, [sp, #4]
 801aa1c:	f002 fc14 	bl	801d248 <_svfiprintf_r>
 801aa20:	1c43      	adds	r3, r0, #1
 801aa22:	bfbc      	itt	lt
 801aa24:	238b      	movlt	r3, #139	@ 0x8b
 801aa26:	602b      	strlt	r3, [r5, #0]
 801aa28:	2c00      	cmp	r4, #0
 801aa2a:	d0da      	beq.n	801a9e2 <sniprintf+0x16>
 801aa2c:	9b02      	ldr	r3, [sp, #8]
 801aa2e:	2200      	movs	r2, #0
 801aa30:	701a      	strb	r2, [r3, #0]
 801aa32:	e7d6      	b.n	801a9e2 <sniprintf+0x16>
 801aa34:	24000020 	.word	0x24000020

0801aa38 <siprintf>:
 801aa38:	b40e      	push	{r1, r2, r3}
 801aa3a:	b510      	push	{r4, lr}
 801aa3c:	b09d      	sub	sp, #116	@ 0x74
 801aa3e:	ab1f      	add	r3, sp, #124	@ 0x7c
 801aa40:	9002      	str	r0, [sp, #8]
 801aa42:	9006      	str	r0, [sp, #24]
 801aa44:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801aa48:	480a      	ldr	r0, [pc, #40]	@ (801aa74 <siprintf+0x3c>)
 801aa4a:	9107      	str	r1, [sp, #28]
 801aa4c:	9104      	str	r1, [sp, #16]
 801aa4e:	490a      	ldr	r1, [pc, #40]	@ (801aa78 <siprintf+0x40>)
 801aa50:	f853 2b04 	ldr.w	r2, [r3], #4
 801aa54:	9105      	str	r1, [sp, #20]
 801aa56:	2400      	movs	r4, #0
 801aa58:	a902      	add	r1, sp, #8
 801aa5a:	6800      	ldr	r0, [r0, #0]
 801aa5c:	9301      	str	r3, [sp, #4]
 801aa5e:	941b      	str	r4, [sp, #108]	@ 0x6c
 801aa60:	f002 fbf2 	bl	801d248 <_svfiprintf_r>
 801aa64:	9b02      	ldr	r3, [sp, #8]
 801aa66:	701c      	strb	r4, [r3, #0]
 801aa68:	b01d      	add	sp, #116	@ 0x74
 801aa6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801aa6e:	b003      	add	sp, #12
 801aa70:	4770      	bx	lr
 801aa72:	bf00      	nop
 801aa74:	24000020 	.word	0x24000020
 801aa78:	ffff0208 	.word	0xffff0208

0801aa7c <siscanf>:
 801aa7c:	b40e      	push	{r1, r2, r3}
 801aa7e:	b570      	push	{r4, r5, r6, lr}
 801aa80:	b09d      	sub	sp, #116	@ 0x74
 801aa82:	ac21      	add	r4, sp, #132	@ 0x84
 801aa84:	2500      	movs	r5, #0
 801aa86:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801aa8a:	f854 6b04 	ldr.w	r6, [r4], #4
 801aa8e:	f8ad 2014 	strh.w	r2, [sp, #20]
 801aa92:	951b      	str	r5, [sp, #108]	@ 0x6c
 801aa94:	9002      	str	r0, [sp, #8]
 801aa96:	9006      	str	r0, [sp, #24]
 801aa98:	f7e5 fc9a 	bl	80003d0 <strlen>
 801aa9c:	4b0b      	ldr	r3, [pc, #44]	@ (801aacc <siscanf+0x50>)
 801aa9e:	9003      	str	r0, [sp, #12]
 801aaa0:	9007      	str	r0, [sp, #28]
 801aaa2:	480b      	ldr	r0, [pc, #44]	@ (801aad0 <siscanf+0x54>)
 801aaa4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801aaa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801aaaa:	f8ad 3016 	strh.w	r3, [sp, #22]
 801aaae:	4632      	mov	r2, r6
 801aab0:	4623      	mov	r3, r4
 801aab2:	a902      	add	r1, sp, #8
 801aab4:	6800      	ldr	r0, [r0, #0]
 801aab6:	950f      	str	r5, [sp, #60]	@ 0x3c
 801aab8:	9514      	str	r5, [sp, #80]	@ 0x50
 801aaba:	9401      	str	r4, [sp, #4]
 801aabc:	f002 fd1a 	bl	801d4f4 <__ssvfiscanf_r>
 801aac0:	b01d      	add	sp, #116	@ 0x74
 801aac2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801aac6:	b003      	add	sp, #12
 801aac8:	4770      	bx	lr
 801aaca:	bf00      	nop
 801aacc:	0801aaf7 	.word	0x0801aaf7
 801aad0:	24000020 	.word	0x24000020

0801aad4 <__sread>:
 801aad4:	b510      	push	{r4, lr}
 801aad6:	460c      	mov	r4, r1
 801aad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aadc:	f000 f9a8 	bl	801ae30 <_read_r>
 801aae0:	2800      	cmp	r0, #0
 801aae2:	bfab      	itete	ge
 801aae4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801aae6:	89a3      	ldrhlt	r3, [r4, #12]
 801aae8:	181b      	addge	r3, r3, r0
 801aaea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801aaee:	bfac      	ite	ge
 801aaf0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801aaf2:	81a3      	strhlt	r3, [r4, #12]
 801aaf4:	bd10      	pop	{r4, pc}

0801aaf6 <__seofread>:
 801aaf6:	2000      	movs	r0, #0
 801aaf8:	4770      	bx	lr

0801aafa <__swrite>:
 801aafa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aafe:	461f      	mov	r7, r3
 801ab00:	898b      	ldrh	r3, [r1, #12]
 801ab02:	05db      	lsls	r3, r3, #23
 801ab04:	4605      	mov	r5, r0
 801ab06:	460c      	mov	r4, r1
 801ab08:	4616      	mov	r6, r2
 801ab0a:	d505      	bpl.n	801ab18 <__swrite+0x1e>
 801ab0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab10:	2302      	movs	r3, #2
 801ab12:	2200      	movs	r2, #0
 801ab14:	f000 f97a 	bl	801ae0c <_lseek_r>
 801ab18:	89a3      	ldrh	r3, [r4, #12]
 801ab1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ab1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801ab22:	81a3      	strh	r3, [r4, #12]
 801ab24:	4632      	mov	r2, r6
 801ab26:	463b      	mov	r3, r7
 801ab28:	4628      	mov	r0, r5
 801ab2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ab2e:	f000 b991 	b.w	801ae54 <_write_r>

0801ab32 <__sseek>:
 801ab32:	b510      	push	{r4, lr}
 801ab34:	460c      	mov	r4, r1
 801ab36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab3a:	f000 f967 	bl	801ae0c <_lseek_r>
 801ab3e:	1c43      	adds	r3, r0, #1
 801ab40:	89a3      	ldrh	r3, [r4, #12]
 801ab42:	bf15      	itete	ne
 801ab44:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ab46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ab4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ab4e:	81a3      	strheq	r3, [r4, #12]
 801ab50:	bf18      	it	ne
 801ab52:	81a3      	strhne	r3, [r4, #12]
 801ab54:	bd10      	pop	{r4, pc}

0801ab56 <__sclose>:
 801ab56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab5a:	f000 b8e9 	b.w	801ad30 <_close_r>

0801ab5e <_vsniprintf_r>:
 801ab5e:	b530      	push	{r4, r5, lr}
 801ab60:	4614      	mov	r4, r2
 801ab62:	2c00      	cmp	r4, #0
 801ab64:	b09b      	sub	sp, #108	@ 0x6c
 801ab66:	4605      	mov	r5, r0
 801ab68:	461a      	mov	r2, r3
 801ab6a:	da05      	bge.n	801ab78 <_vsniprintf_r+0x1a>
 801ab6c:	238b      	movs	r3, #139	@ 0x8b
 801ab6e:	6003      	str	r3, [r0, #0]
 801ab70:	f04f 30ff 	mov.w	r0, #4294967295
 801ab74:	b01b      	add	sp, #108	@ 0x6c
 801ab76:	bd30      	pop	{r4, r5, pc}
 801ab78:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ab7c:	f8ad 300c 	strh.w	r3, [sp, #12]
 801ab80:	f04f 0300 	mov.w	r3, #0
 801ab84:	9319      	str	r3, [sp, #100]	@ 0x64
 801ab86:	bf14      	ite	ne
 801ab88:	f104 33ff 	addne.w	r3, r4, #4294967295
 801ab8c:	4623      	moveq	r3, r4
 801ab8e:	9302      	str	r3, [sp, #8]
 801ab90:	9305      	str	r3, [sp, #20]
 801ab92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ab96:	9100      	str	r1, [sp, #0]
 801ab98:	9104      	str	r1, [sp, #16]
 801ab9a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801ab9e:	4669      	mov	r1, sp
 801aba0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801aba2:	f002 fb51 	bl	801d248 <_svfiprintf_r>
 801aba6:	1c43      	adds	r3, r0, #1
 801aba8:	bfbc      	itt	lt
 801abaa:	238b      	movlt	r3, #139	@ 0x8b
 801abac:	602b      	strlt	r3, [r5, #0]
 801abae:	2c00      	cmp	r4, #0
 801abb0:	d0e0      	beq.n	801ab74 <_vsniprintf_r+0x16>
 801abb2:	9b00      	ldr	r3, [sp, #0]
 801abb4:	2200      	movs	r2, #0
 801abb6:	701a      	strb	r2, [r3, #0]
 801abb8:	e7dc      	b.n	801ab74 <_vsniprintf_r+0x16>
	...

0801abbc <vsniprintf>:
 801abbc:	b507      	push	{r0, r1, r2, lr}
 801abbe:	9300      	str	r3, [sp, #0]
 801abc0:	4613      	mov	r3, r2
 801abc2:	460a      	mov	r2, r1
 801abc4:	4601      	mov	r1, r0
 801abc6:	4803      	ldr	r0, [pc, #12]	@ (801abd4 <vsniprintf+0x18>)
 801abc8:	6800      	ldr	r0, [r0, #0]
 801abca:	f7ff ffc8 	bl	801ab5e <_vsniprintf_r>
 801abce:	b003      	add	sp, #12
 801abd0:	f85d fb04 	ldr.w	pc, [sp], #4
 801abd4:	24000020 	.word	0x24000020

0801abd8 <__swbuf_r>:
 801abd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801abda:	460e      	mov	r6, r1
 801abdc:	4614      	mov	r4, r2
 801abde:	4605      	mov	r5, r0
 801abe0:	b118      	cbz	r0, 801abea <__swbuf_r+0x12>
 801abe2:	6a03      	ldr	r3, [r0, #32]
 801abe4:	b90b      	cbnz	r3, 801abea <__swbuf_r+0x12>
 801abe6:	f7ff fd8f 	bl	801a708 <__sinit>
 801abea:	69a3      	ldr	r3, [r4, #24]
 801abec:	60a3      	str	r3, [r4, #8]
 801abee:	89a3      	ldrh	r3, [r4, #12]
 801abf0:	071a      	lsls	r2, r3, #28
 801abf2:	d501      	bpl.n	801abf8 <__swbuf_r+0x20>
 801abf4:	6923      	ldr	r3, [r4, #16]
 801abf6:	b943      	cbnz	r3, 801ac0a <__swbuf_r+0x32>
 801abf8:	4621      	mov	r1, r4
 801abfa:	4628      	mov	r0, r5
 801abfc:	f000 f82a 	bl	801ac54 <__swsetup_r>
 801ac00:	b118      	cbz	r0, 801ac0a <__swbuf_r+0x32>
 801ac02:	f04f 37ff 	mov.w	r7, #4294967295
 801ac06:	4638      	mov	r0, r7
 801ac08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ac0a:	6823      	ldr	r3, [r4, #0]
 801ac0c:	6922      	ldr	r2, [r4, #16]
 801ac0e:	1a98      	subs	r0, r3, r2
 801ac10:	6963      	ldr	r3, [r4, #20]
 801ac12:	b2f6      	uxtb	r6, r6
 801ac14:	4283      	cmp	r3, r0
 801ac16:	4637      	mov	r7, r6
 801ac18:	dc05      	bgt.n	801ac26 <__swbuf_r+0x4e>
 801ac1a:	4621      	mov	r1, r4
 801ac1c:	4628      	mov	r0, r5
 801ac1e:	f003 f8f3 	bl	801de08 <_fflush_r>
 801ac22:	2800      	cmp	r0, #0
 801ac24:	d1ed      	bne.n	801ac02 <__swbuf_r+0x2a>
 801ac26:	68a3      	ldr	r3, [r4, #8]
 801ac28:	3b01      	subs	r3, #1
 801ac2a:	60a3      	str	r3, [r4, #8]
 801ac2c:	6823      	ldr	r3, [r4, #0]
 801ac2e:	1c5a      	adds	r2, r3, #1
 801ac30:	6022      	str	r2, [r4, #0]
 801ac32:	701e      	strb	r6, [r3, #0]
 801ac34:	6962      	ldr	r2, [r4, #20]
 801ac36:	1c43      	adds	r3, r0, #1
 801ac38:	429a      	cmp	r2, r3
 801ac3a:	d004      	beq.n	801ac46 <__swbuf_r+0x6e>
 801ac3c:	89a3      	ldrh	r3, [r4, #12]
 801ac3e:	07db      	lsls	r3, r3, #31
 801ac40:	d5e1      	bpl.n	801ac06 <__swbuf_r+0x2e>
 801ac42:	2e0a      	cmp	r6, #10
 801ac44:	d1df      	bne.n	801ac06 <__swbuf_r+0x2e>
 801ac46:	4621      	mov	r1, r4
 801ac48:	4628      	mov	r0, r5
 801ac4a:	f003 f8dd 	bl	801de08 <_fflush_r>
 801ac4e:	2800      	cmp	r0, #0
 801ac50:	d0d9      	beq.n	801ac06 <__swbuf_r+0x2e>
 801ac52:	e7d6      	b.n	801ac02 <__swbuf_r+0x2a>

0801ac54 <__swsetup_r>:
 801ac54:	b538      	push	{r3, r4, r5, lr}
 801ac56:	4b29      	ldr	r3, [pc, #164]	@ (801acfc <__swsetup_r+0xa8>)
 801ac58:	4605      	mov	r5, r0
 801ac5a:	6818      	ldr	r0, [r3, #0]
 801ac5c:	460c      	mov	r4, r1
 801ac5e:	b118      	cbz	r0, 801ac68 <__swsetup_r+0x14>
 801ac60:	6a03      	ldr	r3, [r0, #32]
 801ac62:	b90b      	cbnz	r3, 801ac68 <__swsetup_r+0x14>
 801ac64:	f7ff fd50 	bl	801a708 <__sinit>
 801ac68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ac6c:	0719      	lsls	r1, r3, #28
 801ac6e:	d422      	bmi.n	801acb6 <__swsetup_r+0x62>
 801ac70:	06da      	lsls	r2, r3, #27
 801ac72:	d407      	bmi.n	801ac84 <__swsetup_r+0x30>
 801ac74:	2209      	movs	r2, #9
 801ac76:	602a      	str	r2, [r5, #0]
 801ac78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ac7c:	81a3      	strh	r3, [r4, #12]
 801ac7e:	f04f 30ff 	mov.w	r0, #4294967295
 801ac82:	e033      	b.n	801acec <__swsetup_r+0x98>
 801ac84:	0758      	lsls	r0, r3, #29
 801ac86:	d512      	bpl.n	801acae <__swsetup_r+0x5a>
 801ac88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ac8a:	b141      	cbz	r1, 801ac9e <__swsetup_r+0x4a>
 801ac8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ac90:	4299      	cmp	r1, r3
 801ac92:	d002      	beq.n	801ac9a <__swsetup_r+0x46>
 801ac94:	4628      	mov	r0, r5
 801ac96:	f000 ff19 	bl	801bacc <_free_r>
 801ac9a:	2300      	movs	r3, #0
 801ac9c:	6363      	str	r3, [r4, #52]	@ 0x34
 801ac9e:	89a3      	ldrh	r3, [r4, #12]
 801aca0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801aca4:	81a3      	strh	r3, [r4, #12]
 801aca6:	2300      	movs	r3, #0
 801aca8:	6063      	str	r3, [r4, #4]
 801acaa:	6923      	ldr	r3, [r4, #16]
 801acac:	6023      	str	r3, [r4, #0]
 801acae:	89a3      	ldrh	r3, [r4, #12]
 801acb0:	f043 0308 	orr.w	r3, r3, #8
 801acb4:	81a3      	strh	r3, [r4, #12]
 801acb6:	6923      	ldr	r3, [r4, #16]
 801acb8:	b94b      	cbnz	r3, 801acce <__swsetup_r+0x7a>
 801acba:	89a3      	ldrh	r3, [r4, #12]
 801acbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801acc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801acc4:	d003      	beq.n	801acce <__swsetup_r+0x7a>
 801acc6:	4621      	mov	r1, r4
 801acc8:	4628      	mov	r0, r5
 801acca:	f003 f8eb 	bl	801dea4 <__smakebuf_r>
 801acce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801acd2:	f013 0201 	ands.w	r2, r3, #1
 801acd6:	d00a      	beq.n	801acee <__swsetup_r+0x9a>
 801acd8:	2200      	movs	r2, #0
 801acda:	60a2      	str	r2, [r4, #8]
 801acdc:	6962      	ldr	r2, [r4, #20]
 801acde:	4252      	negs	r2, r2
 801ace0:	61a2      	str	r2, [r4, #24]
 801ace2:	6922      	ldr	r2, [r4, #16]
 801ace4:	b942      	cbnz	r2, 801acf8 <__swsetup_r+0xa4>
 801ace6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801acea:	d1c5      	bne.n	801ac78 <__swsetup_r+0x24>
 801acec:	bd38      	pop	{r3, r4, r5, pc}
 801acee:	0799      	lsls	r1, r3, #30
 801acf0:	bf58      	it	pl
 801acf2:	6962      	ldrpl	r2, [r4, #20]
 801acf4:	60a2      	str	r2, [r4, #8]
 801acf6:	e7f4      	b.n	801ace2 <__swsetup_r+0x8e>
 801acf8:	2000      	movs	r0, #0
 801acfa:	e7f7      	b.n	801acec <__swsetup_r+0x98>
 801acfc:	24000020 	.word	0x24000020

0801ad00 <memset>:
 801ad00:	4402      	add	r2, r0
 801ad02:	4603      	mov	r3, r0
 801ad04:	4293      	cmp	r3, r2
 801ad06:	d100      	bne.n	801ad0a <memset+0xa>
 801ad08:	4770      	bx	lr
 801ad0a:	f803 1b01 	strb.w	r1, [r3], #1
 801ad0e:	e7f9      	b.n	801ad04 <memset+0x4>

0801ad10 <strnlen>:
 801ad10:	b510      	push	{r4, lr}
 801ad12:	4602      	mov	r2, r0
 801ad14:	4401      	add	r1, r0
 801ad16:	428a      	cmp	r2, r1
 801ad18:	4613      	mov	r3, r2
 801ad1a:	d003      	beq.n	801ad24 <strnlen+0x14>
 801ad1c:	781c      	ldrb	r4, [r3, #0]
 801ad1e:	3201      	adds	r2, #1
 801ad20:	2c00      	cmp	r4, #0
 801ad22:	d1f8      	bne.n	801ad16 <strnlen+0x6>
 801ad24:	1a18      	subs	r0, r3, r0
 801ad26:	bd10      	pop	{r4, pc}

0801ad28 <_localeconv_r>:
 801ad28:	4800      	ldr	r0, [pc, #0]	@ (801ad2c <_localeconv_r+0x4>)
 801ad2a:	4770      	bx	lr
 801ad2c:	24000160 	.word	0x24000160

0801ad30 <_close_r>:
 801ad30:	b538      	push	{r3, r4, r5, lr}
 801ad32:	4d06      	ldr	r5, [pc, #24]	@ (801ad4c <_close_r+0x1c>)
 801ad34:	2300      	movs	r3, #0
 801ad36:	4604      	mov	r4, r0
 801ad38:	4608      	mov	r0, r1
 801ad3a:	602b      	str	r3, [r5, #0]
 801ad3c:	f7ea f844 	bl	8004dc8 <_close>
 801ad40:	1c43      	adds	r3, r0, #1
 801ad42:	d102      	bne.n	801ad4a <_close_r+0x1a>
 801ad44:	682b      	ldr	r3, [r5, #0]
 801ad46:	b103      	cbz	r3, 801ad4a <_close_r+0x1a>
 801ad48:	6023      	str	r3, [r4, #0]
 801ad4a:	bd38      	pop	{r3, r4, r5, pc}
 801ad4c:	2401421c 	.word	0x2401421c

0801ad50 <_reclaim_reent>:
 801ad50:	4b2d      	ldr	r3, [pc, #180]	@ (801ae08 <_reclaim_reent+0xb8>)
 801ad52:	681b      	ldr	r3, [r3, #0]
 801ad54:	4283      	cmp	r3, r0
 801ad56:	b570      	push	{r4, r5, r6, lr}
 801ad58:	4604      	mov	r4, r0
 801ad5a:	d053      	beq.n	801ae04 <_reclaim_reent+0xb4>
 801ad5c:	69c3      	ldr	r3, [r0, #28]
 801ad5e:	b31b      	cbz	r3, 801ada8 <_reclaim_reent+0x58>
 801ad60:	68db      	ldr	r3, [r3, #12]
 801ad62:	b163      	cbz	r3, 801ad7e <_reclaim_reent+0x2e>
 801ad64:	2500      	movs	r5, #0
 801ad66:	69e3      	ldr	r3, [r4, #28]
 801ad68:	68db      	ldr	r3, [r3, #12]
 801ad6a:	5959      	ldr	r1, [r3, r5]
 801ad6c:	b9b1      	cbnz	r1, 801ad9c <_reclaim_reent+0x4c>
 801ad6e:	3504      	adds	r5, #4
 801ad70:	2d80      	cmp	r5, #128	@ 0x80
 801ad72:	d1f8      	bne.n	801ad66 <_reclaim_reent+0x16>
 801ad74:	69e3      	ldr	r3, [r4, #28]
 801ad76:	4620      	mov	r0, r4
 801ad78:	68d9      	ldr	r1, [r3, #12]
 801ad7a:	f000 fea7 	bl	801bacc <_free_r>
 801ad7e:	69e3      	ldr	r3, [r4, #28]
 801ad80:	6819      	ldr	r1, [r3, #0]
 801ad82:	b111      	cbz	r1, 801ad8a <_reclaim_reent+0x3a>
 801ad84:	4620      	mov	r0, r4
 801ad86:	f000 fea1 	bl	801bacc <_free_r>
 801ad8a:	69e3      	ldr	r3, [r4, #28]
 801ad8c:	689d      	ldr	r5, [r3, #8]
 801ad8e:	b15d      	cbz	r5, 801ada8 <_reclaim_reent+0x58>
 801ad90:	4629      	mov	r1, r5
 801ad92:	4620      	mov	r0, r4
 801ad94:	682d      	ldr	r5, [r5, #0]
 801ad96:	f000 fe99 	bl	801bacc <_free_r>
 801ad9a:	e7f8      	b.n	801ad8e <_reclaim_reent+0x3e>
 801ad9c:	680e      	ldr	r6, [r1, #0]
 801ad9e:	4620      	mov	r0, r4
 801ada0:	f000 fe94 	bl	801bacc <_free_r>
 801ada4:	4631      	mov	r1, r6
 801ada6:	e7e1      	b.n	801ad6c <_reclaim_reent+0x1c>
 801ada8:	6961      	ldr	r1, [r4, #20]
 801adaa:	b111      	cbz	r1, 801adb2 <_reclaim_reent+0x62>
 801adac:	4620      	mov	r0, r4
 801adae:	f000 fe8d 	bl	801bacc <_free_r>
 801adb2:	69e1      	ldr	r1, [r4, #28]
 801adb4:	b111      	cbz	r1, 801adbc <_reclaim_reent+0x6c>
 801adb6:	4620      	mov	r0, r4
 801adb8:	f000 fe88 	bl	801bacc <_free_r>
 801adbc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801adbe:	b111      	cbz	r1, 801adc6 <_reclaim_reent+0x76>
 801adc0:	4620      	mov	r0, r4
 801adc2:	f000 fe83 	bl	801bacc <_free_r>
 801adc6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801adc8:	b111      	cbz	r1, 801add0 <_reclaim_reent+0x80>
 801adca:	4620      	mov	r0, r4
 801adcc:	f000 fe7e 	bl	801bacc <_free_r>
 801add0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801add2:	b111      	cbz	r1, 801adda <_reclaim_reent+0x8a>
 801add4:	4620      	mov	r0, r4
 801add6:	f000 fe79 	bl	801bacc <_free_r>
 801adda:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801addc:	b111      	cbz	r1, 801ade4 <_reclaim_reent+0x94>
 801adde:	4620      	mov	r0, r4
 801ade0:	f000 fe74 	bl	801bacc <_free_r>
 801ade4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801ade6:	b111      	cbz	r1, 801adee <_reclaim_reent+0x9e>
 801ade8:	4620      	mov	r0, r4
 801adea:	f000 fe6f 	bl	801bacc <_free_r>
 801adee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801adf0:	b111      	cbz	r1, 801adf8 <_reclaim_reent+0xa8>
 801adf2:	4620      	mov	r0, r4
 801adf4:	f000 fe6a 	bl	801bacc <_free_r>
 801adf8:	6a23      	ldr	r3, [r4, #32]
 801adfa:	b11b      	cbz	r3, 801ae04 <_reclaim_reent+0xb4>
 801adfc:	4620      	mov	r0, r4
 801adfe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801ae02:	4718      	bx	r3
 801ae04:	bd70      	pop	{r4, r5, r6, pc}
 801ae06:	bf00      	nop
 801ae08:	24000020 	.word	0x24000020

0801ae0c <_lseek_r>:
 801ae0c:	b538      	push	{r3, r4, r5, lr}
 801ae0e:	4d07      	ldr	r5, [pc, #28]	@ (801ae2c <_lseek_r+0x20>)
 801ae10:	4604      	mov	r4, r0
 801ae12:	4608      	mov	r0, r1
 801ae14:	4611      	mov	r1, r2
 801ae16:	2200      	movs	r2, #0
 801ae18:	602a      	str	r2, [r5, #0]
 801ae1a:	461a      	mov	r2, r3
 801ae1c:	f7e9 fffb 	bl	8004e16 <_lseek>
 801ae20:	1c43      	adds	r3, r0, #1
 801ae22:	d102      	bne.n	801ae2a <_lseek_r+0x1e>
 801ae24:	682b      	ldr	r3, [r5, #0]
 801ae26:	b103      	cbz	r3, 801ae2a <_lseek_r+0x1e>
 801ae28:	6023      	str	r3, [r4, #0]
 801ae2a:	bd38      	pop	{r3, r4, r5, pc}
 801ae2c:	2401421c 	.word	0x2401421c

0801ae30 <_read_r>:
 801ae30:	b538      	push	{r3, r4, r5, lr}
 801ae32:	4d07      	ldr	r5, [pc, #28]	@ (801ae50 <_read_r+0x20>)
 801ae34:	4604      	mov	r4, r0
 801ae36:	4608      	mov	r0, r1
 801ae38:	4611      	mov	r1, r2
 801ae3a:	2200      	movs	r2, #0
 801ae3c:	602a      	str	r2, [r5, #0]
 801ae3e:	461a      	mov	r2, r3
 801ae40:	f7e9 ff89 	bl	8004d56 <_read>
 801ae44:	1c43      	adds	r3, r0, #1
 801ae46:	d102      	bne.n	801ae4e <_read_r+0x1e>
 801ae48:	682b      	ldr	r3, [r5, #0]
 801ae4a:	b103      	cbz	r3, 801ae4e <_read_r+0x1e>
 801ae4c:	6023      	str	r3, [r4, #0]
 801ae4e:	bd38      	pop	{r3, r4, r5, pc}
 801ae50:	2401421c 	.word	0x2401421c

0801ae54 <_write_r>:
 801ae54:	b538      	push	{r3, r4, r5, lr}
 801ae56:	4d07      	ldr	r5, [pc, #28]	@ (801ae74 <_write_r+0x20>)
 801ae58:	4604      	mov	r4, r0
 801ae5a:	4608      	mov	r0, r1
 801ae5c:	4611      	mov	r1, r2
 801ae5e:	2200      	movs	r2, #0
 801ae60:	602a      	str	r2, [r5, #0]
 801ae62:	461a      	mov	r2, r3
 801ae64:	f7e9 ff94 	bl	8004d90 <_write>
 801ae68:	1c43      	adds	r3, r0, #1
 801ae6a:	d102      	bne.n	801ae72 <_write_r+0x1e>
 801ae6c:	682b      	ldr	r3, [r5, #0]
 801ae6e:	b103      	cbz	r3, 801ae72 <_write_r+0x1e>
 801ae70:	6023      	str	r3, [r4, #0]
 801ae72:	bd38      	pop	{r3, r4, r5, pc}
 801ae74:	2401421c 	.word	0x2401421c

0801ae78 <__errno>:
 801ae78:	4b01      	ldr	r3, [pc, #4]	@ (801ae80 <__errno+0x8>)
 801ae7a:	6818      	ldr	r0, [r3, #0]
 801ae7c:	4770      	bx	lr
 801ae7e:	bf00      	nop
 801ae80:	24000020 	.word	0x24000020

0801ae84 <__libc_init_array>:
 801ae84:	b570      	push	{r4, r5, r6, lr}
 801ae86:	4d0d      	ldr	r5, [pc, #52]	@ (801aebc <__libc_init_array+0x38>)
 801ae88:	4c0d      	ldr	r4, [pc, #52]	@ (801aec0 <__libc_init_array+0x3c>)
 801ae8a:	1b64      	subs	r4, r4, r5
 801ae8c:	10a4      	asrs	r4, r4, #2
 801ae8e:	2600      	movs	r6, #0
 801ae90:	42a6      	cmp	r6, r4
 801ae92:	d109      	bne.n	801aea8 <__libc_init_array+0x24>
 801ae94:	4d0b      	ldr	r5, [pc, #44]	@ (801aec4 <__libc_init_array+0x40>)
 801ae96:	4c0c      	ldr	r4, [pc, #48]	@ (801aec8 <__libc_init_array+0x44>)
 801ae98:	f003 fdaa 	bl	801e9f0 <_init>
 801ae9c:	1b64      	subs	r4, r4, r5
 801ae9e:	10a4      	asrs	r4, r4, #2
 801aea0:	2600      	movs	r6, #0
 801aea2:	42a6      	cmp	r6, r4
 801aea4:	d105      	bne.n	801aeb2 <__libc_init_array+0x2e>
 801aea6:	bd70      	pop	{r4, r5, r6, pc}
 801aea8:	f855 3b04 	ldr.w	r3, [r5], #4
 801aeac:	4798      	blx	r3
 801aeae:	3601      	adds	r6, #1
 801aeb0:	e7ee      	b.n	801ae90 <__libc_init_array+0xc>
 801aeb2:	f855 3b04 	ldr.w	r3, [r5], #4
 801aeb6:	4798      	blx	r3
 801aeb8:	3601      	adds	r6, #1
 801aeba:	e7f2      	b.n	801aea2 <__libc_init_array+0x1e>
 801aebc:	0801f898 	.word	0x0801f898
 801aec0:	0801f898 	.word	0x0801f898
 801aec4:	0801f898 	.word	0x0801f898
 801aec8:	0801f89c 	.word	0x0801f89c

0801aecc <__retarget_lock_init_recursive>:
 801aecc:	4770      	bx	lr

0801aece <__retarget_lock_acquire_recursive>:
 801aece:	4770      	bx	lr

0801aed0 <__retarget_lock_release_recursive>:
 801aed0:	4770      	bx	lr

0801aed2 <memcpy>:
 801aed2:	440a      	add	r2, r1
 801aed4:	4291      	cmp	r1, r2
 801aed6:	f100 33ff 	add.w	r3, r0, #4294967295
 801aeda:	d100      	bne.n	801aede <memcpy+0xc>
 801aedc:	4770      	bx	lr
 801aede:	b510      	push	{r4, lr}
 801aee0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801aee4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801aee8:	4291      	cmp	r1, r2
 801aeea:	d1f9      	bne.n	801aee0 <memcpy+0xe>
 801aeec:	bd10      	pop	{r4, pc}
	...

0801aef0 <nanf>:
 801aef0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801aef8 <nanf+0x8>
 801aef4:	4770      	bx	lr
 801aef6:	bf00      	nop
 801aef8:	7fc00000 	.word	0x7fc00000

0801aefc <quorem>:
 801aefc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af00:	6903      	ldr	r3, [r0, #16]
 801af02:	690c      	ldr	r4, [r1, #16]
 801af04:	42a3      	cmp	r3, r4
 801af06:	4607      	mov	r7, r0
 801af08:	db7e      	blt.n	801b008 <quorem+0x10c>
 801af0a:	3c01      	subs	r4, #1
 801af0c:	f101 0814 	add.w	r8, r1, #20
 801af10:	00a3      	lsls	r3, r4, #2
 801af12:	f100 0514 	add.w	r5, r0, #20
 801af16:	9300      	str	r3, [sp, #0]
 801af18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801af1c:	9301      	str	r3, [sp, #4]
 801af1e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801af22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801af26:	3301      	adds	r3, #1
 801af28:	429a      	cmp	r2, r3
 801af2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801af2e:	fbb2 f6f3 	udiv	r6, r2, r3
 801af32:	d32e      	bcc.n	801af92 <quorem+0x96>
 801af34:	f04f 0a00 	mov.w	sl, #0
 801af38:	46c4      	mov	ip, r8
 801af3a:	46ae      	mov	lr, r5
 801af3c:	46d3      	mov	fp, sl
 801af3e:	f85c 3b04 	ldr.w	r3, [ip], #4
 801af42:	b298      	uxth	r0, r3
 801af44:	fb06 a000 	mla	r0, r6, r0, sl
 801af48:	0c02      	lsrs	r2, r0, #16
 801af4a:	0c1b      	lsrs	r3, r3, #16
 801af4c:	fb06 2303 	mla	r3, r6, r3, r2
 801af50:	f8de 2000 	ldr.w	r2, [lr]
 801af54:	b280      	uxth	r0, r0
 801af56:	b292      	uxth	r2, r2
 801af58:	1a12      	subs	r2, r2, r0
 801af5a:	445a      	add	r2, fp
 801af5c:	f8de 0000 	ldr.w	r0, [lr]
 801af60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801af64:	b29b      	uxth	r3, r3
 801af66:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801af6a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801af6e:	b292      	uxth	r2, r2
 801af70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801af74:	45e1      	cmp	r9, ip
 801af76:	f84e 2b04 	str.w	r2, [lr], #4
 801af7a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801af7e:	d2de      	bcs.n	801af3e <quorem+0x42>
 801af80:	9b00      	ldr	r3, [sp, #0]
 801af82:	58eb      	ldr	r3, [r5, r3]
 801af84:	b92b      	cbnz	r3, 801af92 <quorem+0x96>
 801af86:	9b01      	ldr	r3, [sp, #4]
 801af88:	3b04      	subs	r3, #4
 801af8a:	429d      	cmp	r5, r3
 801af8c:	461a      	mov	r2, r3
 801af8e:	d32f      	bcc.n	801aff0 <quorem+0xf4>
 801af90:	613c      	str	r4, [r7, #16]
 801af92:	4638      	mov	r0, r7
 801af94:	f001 f956 	bl	801c244 <__mcmp>
 801af98:	2800      	cmp	r0, #0
 801af9a:	db25      	blt.n	801afe8 <quorem+0xec>
 801af9c:	4629      	mov	r1, r5
 801af9e:	2000      	movs	r0, #0
 801afa0:	f858 2b04 	ldr.w	r2, [r8], #4
 801afa4:	f8d1 c000 	ldr.w	ip, [r1]
 801afa8:	fa1f fe82 	uxth.w	lr, r2
 801afac:	fa1f f38c 	uxth.w	r3, ip
 801afb0:	eba3 030e 	sub.w	r3, r3, lr
 801afb4:	4403      	add	r3, r0
 801afb6:	0c12      	lsrs	r2, r2, #16
 801afb8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801afbc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801afc0:	b29b      	uxth	r3, r3
 801afc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801afc6:	45c1      	cmp	r9, r8
 801afc8:	f841 3b04 	str.w	r3, [r1], #4
 801afcc:	ea4f 4022 	mov.w	r0, r2, asr #16
 801afd0:	d2e6      	bcs.n	801afa0 <quorem+0xa4>
 801afd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801afd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801afda:	b922      	cbnz	r2, 801afe6 <quorem+0xea>
 801afdc:	3b04      	subs	r3, #4
 801afde:	429d      	cmp	r5, r3
 801afe0:	461a      	mov	r2, r3
 801afe2:	d30b      	bcc.n	801affc <quorem+0x100>
 801afe4:	613c      	str	r4, [r7, #16]
 801afe6:	3601      	adds	r6, #1
 801afe8:	4630      	mov	r0, r6
 801afea:	b003      	add	sp, #12
 801afec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aff0:	6812      	ldr	r2, [r2, #0]
 801aff2:	3b04      	subs	r3, #4
 801aff4:	2a00      	cmp	r2, #0
 801aff6:	d1cb      	bne.n	801af90 <quorem+0x94>
 801aff8:	3c01      	subs	r4, #1
 801affa:	e7c6      	b.n	801af8a <quorem+0x8e>
 801affc:	6812      	ldr	r2, [r2, #0]
 801affe:	3b04      	subs	r3, #4
 801b000:	2a00      	cmp	r2, #0
 801b002:	d1ef      	bne.n	801afe4 <quorem+0xe8>
 801b004:	3c01      	subs	r4, #1
 801b006:	e7ea      	b.n	801afde <quorem+0xe2>
 801b008:	2000      	movs	r0, #0
 801b00a:	e7ee      	b.n	801afea <quorem+0xee>
 801b00c:	0000      	movs	r0, r0
	...

0801b010 <_dtoa_r>:
 801b010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b014:	ed2d 8b02 	vpush	{d8}
 801b018:	69c7      	ldr	r7, [r0, #28]
 801b01a:	b091      	sub	sp, #68	@ 0x44
 801b01c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801b020:	ec55 4b10 	vmov	r4, r5, d0
 801b024:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801b026:	9107      	str	r1, [sp, #28]
 801b028:	4681      	mov	r9, r0
 801b02a:	9209      	str	r2, [sp, #36]	@ 0x24
 801b02c:	930d      	str	r3, [sp, #52]	@ 0x34
 801b02e:	b97f      	cbnz	r7, 801b050 <_dtoa_r+0x40>
 801b030:	2010      	movs	r0, #16
 801b032:	f000 fd95 	bl	801bb60 <malloc>
 801b036:	4602      	mov	r2, r0
 801b038:	f8c9 001c 	str.w	r0, [r9, #28]
 801b03c:	b920      	cbnz	r0, 801b048 <_dtoa_r+0x38>
 801b03e:	4ba0      	ldr	r3, [pc, #640]	@ (801b2c0 <_dtoa_r+0x2b0>)
 801b040:	21ef      	movs	r1, #239	@ 0xef
 801b042:	48a0      	ldr	r0, [pc, #640]	@ (801b2c4 <_dtoa_r+0x2b4>)
 801b044:	f003 f844 	bl	801e0d0 <__assert_func>
 801b048:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801b04c:	6007      	str	r7, [r0, #0]
 801b04e:	60c7      	str	r7, [r0, #12]
 801b050:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b054:	6819      	ldr	r1, [r3, #0]
 801b056:	b159      	cbz	r1, 801b070 <_dtoa_r+0x60>
 801b058:	685a      	ldr	r2, [r3, #4]
 801b05a:	604a      	str	r2, [r1, #4]
 801b05c:	2301      	movs	r3, #1
 801b05e:	4093      	lsls	r3, r2
 801b060:	608b      	str	r3, [r1, #8]
 801b062:	4648      	mov	r0, r9
 801b064:	f000 fe72 	bl	801bd4c <_Bfree>
 801b068:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b06c:	2200      	movs	r2, #0
 801b06e:	601a      	str	r2, [r3, #0]
 801b070:	1e2b      	subs	r3, r5, #0
 801b072:	bfbb      	ittet	lt
 801b074:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801b078:	9303      	strlt	r3, [sp, #12]
 801b07a:	2300      	movge	r3, #0
 801b07c:	2201      	movlt	r2, #1
 801b07e:	bfac      	ite	ge
 801b080:	6033      	strge	r3, [r6, #0]
 801b082:	6032      	strlt	r2, [r6, #0]
 801b084:	4b90      	ldr	r3, [pc, #576]	@ (801b2c8 <_dtoa_r+0x2b8>)
 801b086:	9e03      	ldr	r6, [sp, #12]
 801b088:	43b3      	bics	r3, r6
 801b08a:	d110      	bne.n	801b0ae <_dtoa_r+0x9e>
 801b08c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b08e:	f242 730f 	movw	r3, #9999	@ 0x270f
 801b092:	6013      	str	r3, [r2, #0]
 801b094:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801b098:	4323      	orrs	r3, r4
 801b09a:	f000 84e6 	beq.w	801ba6a <_dtoa_r+0xa5a>
 801b09e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b0a0:	4f8a      	ldr	r7, [pc, #552]	@ (801b2cc <_dtoa_r+0x2bc>)
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	f000 84e8 	beq.w	801ba78 <_dtoa_r+0xa68>
 801b0a8:	1cfb      	adds	r3, r7, #3
 801b0aa:	f000 bce3 	b.w	801ba74 <_dtoa_r+0xa64>
 801b0ae:	ed9d 8b02 	vldr	d8, [sp, #8]
 801b0b2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b0b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b0ba:	d10a      	bne.n	801b0d2 <_dtoa_r+0xc2>
 801b0bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b0be:	2301      	movs	r3, #1
 801b0c0:	6013      	str	r3, [r2, #0]
 801b0c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b0c4:	b113      	cbz	r3, 801b0cc <_dtoa_r+0xbc>
 801b0c6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801b0c8:	4b81      	ldr	r3, [pc, #516]	@ (801b2d0 <_dtoa_r+0x2c0>)
 801b0ca:	6013      	str	r3, [r2, #0]
 801b0cc:	4f81      	ldr	r7, [pc, #516]	@ (801b2d4 <_dtoa_r+0x2c4>)
 801b0ce:	f000 bcd3 	b.w	801ba78 <_dtoa_r+0xa68>
 801b0d2:	aa0e      	add	r2, sp, #56	@ 0x38
 801b0d4:	a90f      	add	r1, sp, #60	@ 0x3c
 801b0d6:	4648      	mov	r0, r9
 801b0d8:	eeb0 0b48 	vmov.f64	d0, d8
 801b0dc:	f001 f9d2 	bl	801c484 <__d2b>
 801b0e0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801b0e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b0e6:	9001      	str	r0, [sp, #4]
 801b0e8:	2b00      	cmp	r3, #0
 801b0ea:	d045      	beq.n	801b178 <_dtoa_r+0x168>
 801b0ec:	eeb0 7b48 	vmov.f64	d7, d8
 801b0f0:	ee18 1a90 	vmov	r1, s17
 801b0f4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801b0f8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801b0fc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801b100:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801b104:	2500      	movs	r5, #0
 801b106:	ee07 1a90 	vmov	s15, r1
 801b10a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801b10e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801b2a8 <_dtoa_r+0x298>
 801b112:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b116:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801b2b0 <_dtoa_r+0x2a0>
 801b11a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801b11e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801b2b8 <_dtoa_r+0x2a8>
 801b122:	ee07 3a90 	vmov	s15, r3
 801b126:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801b12a:	eeb0 7b46 	vmov.f64	d7, d6
 801b12e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801b132:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801b136:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801b13a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b13e:	ee16 8a90 	vmov	r8, s13
 801b142:	d508      	bpl.n	801b156 <_dtoa_r+0x146>
 801b144:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801b148:	eeb4 6b47 	vcmp.f64	d6, d7
 801b14c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b150:	bf18      	it	ne
 801b152:	f108 38ff 	addne.w	r8, r8, #4294967295
 801b156:	f1b8 0f16 	cmp.w	r8, #22
 801b15a:	d82b      	bhi.n	801b1b4 <_dtoa_r+0x1a4>
 801b15c:	495e      	ldr	r1, [pc, #376]	@ (801b2d8 <_dtoa_r+0x2c8>)
 801b15e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801b162:	ed91 7b00 	vldr	d7, [r1]
 801b166:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801b16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b16e:	d501      	bpl.n	801b174 <_dtoa_r+0x164>
 801b170:	f108 38ff 	add.w	r8, r8, #4294967295
 801b174:	2100      	movs	r1, #0
 801b176:	e01e      	b.n	801b1b6 <_dtoa_r+0x1a6>
 801b178:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b17a:	4413      	add	r3, r2
 801b17c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801b180:	2920      	cmp	r1, #32
 801b182:	bfc1      	itttt	gt
 801b184:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801b188:	408e      	lslgt	r6, r1
 801b18a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801b18e:	fa24 f101 	lsrgt.w	r1, r4, r1
 801b192:	bfd6      	itet	le
 801b194:	f1c1 0120 	rsble	r1, r1, #32
 801b198:	4331      	orrgt	r1, r6
 801b19a:	fa04 f101 	lslle.w	r1, r4, r1
 801b19e:	ee07 1a90 	vmov	s15, r1
 801b1a2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b1a6:	3b01      	subs	r3, #1
 801b1a8:	ee17 1a90 	vmov	r1, s15
 801b1ac:	2501      	movs	r5, #1
 801b1ae:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801b1b2:	e7a8      	b.n	801b106 <_dtoa_r+0xf6>
 801b1b4:	2101      	movs	r1, #1
 801b1b6:	1ad2      	subs	r2, r2, r3
 801b1b8:	1e53      	subs	r3, r2, #1
 801b1ba:	9306      	str	r3, [sp, #24]
 801b1bc:	bf45      	ittet	mi
 801b1be:	f1c2 0301 	rsbmi	r3, r2, #1
 801b1c2:	9304      	strmi	r3, [sp, #16]
 801b1c4:	2300      	movpl	r3, #0
 801b1c6:	2300      	movmi	r3, #0
 801b1c8:	bf4c      	ite	mi
 801b1ca:	9306      	strmi	r3, [sp, #24]
 801b1cc:	9304      	strpl	r3, [sp, #16]
 801b1ce:	f1b8 0f00 	cmp.w	r8, #0
 801b1d2:	910c      	str	r1, [sp, #48]	@ 0x30
 801b1d4:	db18      	blt.n	801b208 <_dtoa_r+0x1f8>
 801b1d6:	9b06      	ldr	r3, [sp, #24]
 801b1d8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801b1dc:	4443      	add	r3, r8
 801b1de:	9306      	str	r3, [sp, #24]
 801b1e0:	2300      	movs	r3, #0
 801b1e2:	9a07      	ldr	r2, [sp, #28]
 801b1e4:	2a09      	cmp	r2, #9
 801b1e6:	d845      	bhi.n	801b274 <_dtoa_r+0x264>
 801b1e8:	2a05      	cmp	r2, #5
 801b1ea:	bfc4      	itt	gt
 801b1ec:	3a04      	subgt	r2, #4
 801b1ee:	9207      	strgt	r2, [sp, #28]
 801b1f0:	9a07      	ldr	r2, [sp, #28]
 801b1f2:	f1a2 0202 	sub.w	r2, r2, #2
 801b1f6:	bfcc      	ite	gt
 801b1f8:	2400      	movgt	r4, #0
 801b1fa:	2401      	movle	r4, #1
 801b1fc:	2a03      	cmp	r2, #3
 801b1fe:	d844      	bhi.n	801b28a <_dtoa_r+0x27a>
 801b200:	e8df f002 	tbb	[pc, r2]
 801b204:	0b173634 	.word	0x0b173634
 801b208:	9b04      	ldr	r3, [sp, #16]
 801b20a:	2200      	movs	r2, #0
 801b20c:	eba3 0308 	sub.w	r3, r3, r8
 801b210:	9304      	str	r3, [sp, #16]
 801b212:	920a      	str	r2, [sp, #40]	@ 0x28
 801b214:	f1c8 0300 	rsb	r3, r8, #0
 801b218:	e7e3      	b.n	801b1e2 <_dtoa_r+0x1d2>
 801b21a:	2201      	movs	r2, #1
 801b21c:	9208      	str	r2, [sp, #32]
 801b21e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b220:	eb08 0b02 	add.w	fp, r8, r2
 801b224:	f10b 0a01 	add.w	sl, fp, #1
 801b228:	4652      	mov	r2, sl
 801b22a:	2a01      	cmp	r2, #1
 801b22c:	bfb8      	it	lt
 801b22e:	2201      	movlt	r2, #1
 801b230:	e006      	b.n	801b240 <_dtoa_r+0x230>
 801b232:	2201      	movs	r2, #1
 801b234:	9208      	str	r2, [sp, #32]
 801b236:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b238:	2a00      	cmp	r2, #0
 801b23a:	dd29      	ble.n	801b290 <_dtoa_r+0x280>
 801b23c:	4693      	mov	fp, r2
 801b23e:	4692      	mov	sl, r2
 801b240:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801b244:	2100      	movs	r1, #0
 801b246:	2004      	movs	r0, #4
 801b248:	f100 0614 	add.w	r6, r0, #20
 801b24c:	4296      	cmp	r6, r2
 801b24e:	d926      	bls.n	801b29e <_dtoa_r+0x28e>
 801b250:	6079      	str	r1, [r7, #4]
 801b252:	4648      	mov	r0, r9
 801b254:	9305      	str	r3, [sp, #20]
 801b256:	f000 fd39 	bl	801bccc <_Balloc>
 801b25a:	9b05      	ldr	r3, [sp, #20]
 801b25c:	4607      	mov	r7, r0
 801b25e:	2800      	cmp	r0, #0
 801b260:	d13e      	bne.n	801b2e0 <_dtoa_r+0x2d0>
 801b262:	4b1e      	ldr	r3, [pc, #120]	@ (801b2dc <_dtoa_r+0x2cc>)
 801b264:	4602      	mov	r2, r0
 801b266:	f240 11af 	movw	r1, #431	@ 0x1af
 801b26a:	e6ea      	b.n	801b042 <_dtoa_r+0x32>
 801b26c:	2200      	movs	r2, #0
 801b26e:	e7e1      	b.n	801b234 <_dtoa_r+0x224>
 801b270:	2200      	movs	r2, #0
 801b272:	e7d3      	b.n	801b21c <_dtoa_r+0x20c>
 801b274:	2401      	movs	r4, #1
 801b276:	2200      	movs	r2, #0
 801b278:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801b27c:	f04f 3bff 	mov.w	fp, #4294967295
 801b280:	2100      	movs	r1, #0
 801b282:	46da      	mov	sl, fp
 801b284:	2212      	movs	r2, #18
 801b286:	9109      	str	r1, [sp, #36]	@ 0x24
 801b288:	e7da      	b.n	801b240 <_dtoa_r+0x230>
 801b28a:	2201      	movs	r2, #1
 801b28c:	9208      	str	r2, [sp, #32]
 801b28e:	e7f5      	b.n	801b27c <_dtoa_r+0x26c>
 801b290:	f04f 0b01 	mov.w	fp, #1
 801b294:	46da      	mov	sl, fp
 801b296:	465a      	mov	r2, fp
 801b298:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801b29c:	e7d0      	b.n	801b240 <_dtoa_r+0x230>
 801b29e:	3101      	adds	r1, #1
 801b2a0:	0040      	lsls	r0, r0, #1
 801b2a2:	e7d1      	b.n	801b248 <_dtoa_r+0x238>
 801b2a4:	f3af 8000 	nop.w
 801b2a8:	636f4361 	.word	0x636f4361
 801b2ac:	3fd287a7 	.word	0x3fd287a7
 801b2b0:	8b60c8b3 	.word	0x8b60c8b3
 801b2b4:	3fc68a28 	.word	0x3fc68a28
 801b2b8:	509f79fb 	.word	0x509f79fb
 801b2bc:	3fd34413 	.word	0x3fd34413
 801b2c0:	0801f595 	.word	0x0801f595
 801b2c4:	0801f5ac 	.word	0x0801f5ac
 801b2c8:	7ff00000 	.word	0x7ff00000
 801b2cc:	0801f591 	.word	0x0801f591
 801b2d0:	0801f698 	.word	0x0801f698
 801b2d4:	0801f697 	.word	0x0801f697
 801b2d8:	0801f778 	.word	0x0801f778
 801b2dc:	0801f604 	.word	0x0801f604
 801b2e0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801b2e4:	f1ba 0f0e 	cmp.w	sl, #14
 801b2e8:	6010      	str	r0, [r2, #0]
 801b2ea:	d86e      	bhi.n	801b3ca <_dtoa_r+0x3ba>
 801b2ec:	2c00      	cmp	r4, #0
 801b2ee:	d06c      	beq.n	801b3ca <_dtoa_r+0x3ba>
 801b2f0:	f1b8 0f00 	cmp.w	r8, #0
 801b2f4:	f340 80b4 	ble.w	801b460 <_dtoa_r+0x450>
 801b2f8:	4ac8      	ldr	r2, [pc, #800]	@ (801b61c <_dtoa_r+0x60c>)
 801b2fa:	f008 010f 	and.w	r1, r8, #15
 801b2fe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801b302:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801b306:	ed92 7b00 	vldr	d7, [r2]
 801b30a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801b30e:	f000 809b 	beq.w	801b448 <_dtoa_r+0x438>
 801b312:	4ac3      	ldr	r2, [pc, #780]	@ (801b620 <_dtoa_r+0x610>)
 801b314:	ed92 6b08 	vldr	d6, [r2, #32]
 801b318:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801b31c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801b320:	f001 010f 	and.w	r1, r1, #15
 801b324:	2203      	movs	r2, #3
 801b326:	48be      	ldr	r0, [pc, #760]	@ (801b620 <_dtoa_r+0x610>)
 801b328:	2900      	cmp	r1, #0
 801b32a:	f040 808f 	bne.w	801b44c <_dtoa_r+0x43c>
 801b32e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b332:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b336:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b33a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801b33c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b340:	2900      	cmp	r1, #0
 801b342:	f000 80b3 	beq.w	801b4ac <_dtoa_r+0x49c>
 801b346:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801b34a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b34e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b352:	f140 80ab 	bpl.w	801b4ac <_dtoa_r+0x49c>
 801b356:	f1ba 0f00 	cmp.w	sl, #0
 801b35a:	f000 80a7 	beq.w	801b4ac <_dtoa_r+0x49c>
 801b35e:	f1bb 0f00 	cmp.w	fp, #0
 801b362:	dd30      	ble.n	801b3c6 <_dtoa_r+0x3b6>
 801b364:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801b368:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b36c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b370:	f108 31ff 	add.w	r1, r8, #4294967295
 801b374:	9105      	str	r1, [sp, #20]
 801b376:	3201      	adds	r2, #1
 801b378:	465c      	mov	r4, fp
 801b37a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b37e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801b382:	ee07 2a90 	vmov	s15, r2
 801b386:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801b38a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801b38e:	ee15 2a90 	vmov	r2, s11
 801b392:	ec51 0b15 	vmov	r0, r1, d5
 801b396:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801b39a:	2c00      	cmp	r4, #0
 801b39c:	f040 808a 	bne.w	801b4b4 <_dtoa_r+0x4a4>
 801b3a0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801b3a4:	ee36 6b47 	vsub.f64	d6, d6, d7
 801b3a8:	ec41 0b17 	vmov	d7, r0, r1
 801b3ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b3b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3b4:	f300 826a 	bgt.w	801b88c <_dtoa_r+0x87c>
 801b3b8:	eeb1 7b47 	vneg.f64	d7, d7
 801b3bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b3c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3c4:	d423      	bmi.n	801b40e <_dtoa_r+0x3fe>
 801b3c6:	ed8d 8b02 	vstr	d8, [sp, #8]
 801b3ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b3cc:	2a00      	cmp	r2, #0
 801b3ce:	f2c0 8129 	blt.w	801b624 <_dtoa_r+0x614>
 801b3d2:	f1b8 0f0e 	cmp.w	r8, #14
 801b3d6:	f300 8125 	bgt.w	801b624 <_dtoa_r+0x614>
 801b3da:	4b90      	ldr	r3, [pc, #576]	@ (801b61c <_dtoa_r+0x60c>)
 801b3dc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b3e0:	ed93 6b00 	vldr	d6, [r3]
 801b3e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b3e6:	2b00      	cmp	r3, #0
 801b3e8:	f280 80c8 	bge.w	801b57c <_dtoa_r+0x56c>
 801b3ec:	f1ba 0f00 	cmp.w	sl, #0
 801b3f0:	f300 80c4 	bgt.w	801b57c <_dtoa_r+0x56c>
 801b3f4:	d10b      	bne.n	801b40e <_dtoa_r+0x3fe>
 801b3f6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801b3fa:	ee26 6b07 	vmul.f64	d6, d6, d7
 801b3fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b402:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b40a:	f2c0 823c 	blt.w	801b886 <_dtoa_r+0x876>
 801b40e:	2400      	movs	r4, #0
 801b410:	4625      	mov	r5, r4
 801b412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b414:	43db      	mvns	r3, r3
 801b416:	9305      	str	r3, [sp, #20]
 801b418:	463e      	mov	r6, r7
 801b41a:	f04f 0800 	mov.w	r8, #0
 801b41e:	4621      	mov	r1, r4
 801b420:	4648      	mov	r0, r9
 801b422:	f000 fc93 	bl	801bd4c <_Bfree>
 801b426:	2d00      	cmp	r5, #0
 801b428:	f000 80a2 	beq.w	801b570 <_dtoa_r+0x560>
 801b42c:	f1b8 0f00 	cmp.w	r8, #0
 801b430:	d005      	beq.n	801b43e <_dtoa_r+0x42e>
 801b432:	45a8      	cmp	r8, r5
 801b434:	d003      	beq.n	801b43e <_dtoa_r+0x42e>
 801b436:	4641      	mov	r1, r8
 801b438:	4648      	mov	r0, r9
 801b43a:	f000 fc87 	bl	801bd4c <_Bfree>
 801b43e:	4629      	mov	r1, r5
 801b440:	4648      	mov	r0, r9
 801b442:	f000 fc83 	bl	801bd4c <_Bfree>
 801b446:	e093      	b.n	801b570 <_dtoa_r+0x560>
 801b448:	2202      	movs	r2, #2
 801b44a:	e76c      	b.n	801b326 <_dtoa_r+0x316>
 801b44c:	07cc      	lsls	r4, r1, #31
 801b44e:	d504      	bpl.n	801b45a <_dtoa_r+0x44a>
 801b450:	ed90 6b00 	vldr	d6, [r0]
 801b454:	3201      	adds	r2, #1
 801b456:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b45a:	1049      	asrs	r1, r1, #1
 801b45c:	3008      	adds	r0, #8
 801b45e:	e763      	b.n	801b328 <_dtoa_r+0x318>
 801b460:	d022      	beq.n	801b4a8 <_dtoa_r+0x498>
 801b462:	f1c8 0100 	rsb	r1, r8, #0
 801b466:	4a6d      	ldr	r2, [pc, #436]	@ (801b61c <_dtoa_r+0x60c>)
 801b468:	f001 000f 	and.w	r0, r1, #15
 801b46c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801b470:	ed92 7b00 	vldr	d7, [r2]
 801b474:	ee28 7b07 	vmul.f64	d7, d8, d7
 801b478:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b47c:	4868      	ldr	r0, [pc, #416]	@ (801b620 <_dtoa_r+0x610>)
 801b47e:	1109      	asrs	r1, r1, #4
 801b480:	2400      	movs	r4, #0
 801b482:	2202      	movs	r2, #2
 801b484:	b929      	cbnz	r1, 801b492 <_dtoa_r+0x482>
 801b486:	2c00      	cmp	r4, #0
 801b488:	f43f af57 	beq.w	801b33a <_dtoa_r+0x32a>
 801b48c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b490:	e753      	b.n	801b33a <_dtoa_r+0x32a>
 801b492:	07ce      	lsls	r6, r1, #31
 801b494:	d505      	bpl.n	801b4a2 <_dtoa_r+0x492>
 801b496:	ed90 6b00 	vldr	d6, [r0]
 801b49a:	3201      	adds	r2, #1
 801b49c:	2401      	movs	r4, #1
 801b49e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b4a2:	1049      	asrs	r1, r1, #1
 801b4a4:	3008      	adds	r0, #8
 801b4a6:	e7ed      	b.n	801b484 <_dtoa_r+0x474>
 801b4a8:	2202      	movs	r2, #2
 801b4aa:	e746      	b.n	801b33a <_dtoa_r+0x32a>
 801b4ac:	f8cd 8014 	str.w	r8, [sp, #20]
 801b4b0:	4654      	mov	r4, sl
 801b4b2:	e762      	b.n	801b37a <_dtoa_r+0x36a>
 801b4b4:	4a59      	ldr	r2, [pc, #356]	@ (801b61c <_dtoa_r+0x60c>)
 801b4b6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801b4ba:	ed12 4b02 	vldr	d4, [r2, #-8]
 801b4be:	9a08      	ldr	r2, [sp, #32]
 801b4c0:	ec41 0b17 	vmov	d7, r0, r1
 801b4c4:	443c      	add	r4, r7
 801b4c6:	b34a      	cbz	r2, 801b51c <_dtoa_r+0x50c>
 801b4c8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801b4cc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801b4d0:	463e      	mov	r6, r7
 801b4d2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801b4d6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801b4da:	ee35 7b47 	vsub.f64	d7, d5, d7
 801b4de:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b4e2:	ee14 2a90 	vmov	r2, s9
 801b4e6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b4ea:	3230      	adds	r2, #48	@ 0x30
 801b4ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b4f0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b4f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4f8:	f806 2b01 	strb.w	r2, [r6], #1
 801b4fc:	d438      	bmi.n	801b570 <_dtoa_r+0x560>
 801b4fe:	ee32 5b46 	vsub.f64	d5, d2, d6
 801b502:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801b506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b50a:	d46e      	bmi.n	801b5ea <_dtoa_r+0x5da>
 801b50c:	42a6      	cmp	r6, r4
 801b50e:	f43f af5a 	beq.w	801b3c6 <_dtoa_r+0x3b6>
 801b512:	ee27 7b03 	vmul.f64	d7, d7, d3
 801b516:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b51a:	e7e0      	b.n	801b4de <_dtoa_r+0x4ce>
 801b51c:	4621      	mov	r1, r4
 801b51e:	463e      	mov	r6, r7
 801b520:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b524:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801b528:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b52c:	ee14 2a90 	vmov	r2, s9
 801b530:	3230      	adds	r2, #48	@ 0x30
 801b532:	f806 2b01 	strb.w	r2, [r6], #1
 801b536:	42a6      	cmp	r6, r4
 801b538:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b53c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b540:	d119      	bne.n	801b576 <_dtoa_r+0x566>
 801b542:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801b546:	ee37 4b05 	vadd.f64	d4, d7, d5
 801b54a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801b54e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b552:	dc4a      	bgt.n	801b5ea <_dtoa_r+0x5da>
 801b554:	ee35 5b47 	vsub.f64	d5, d5, d7
 801b558:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801b55c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b560:	f57f af31 	bpl.w	801b3c6 <_dtoa_r+0x3b6>
 801b564:	460e      	mov	r6, r1
 801b566:	3901      	subs	r1, #1
 801b568:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801b56c:	2b30      	cmp	r3, #48	@ 0x30
 801b56e:	d0f9      	beq.n	801b564 <_dtoa_r+0x554>
 801b570:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801b574:	e027      	b.n	801b5c6 <_dtoa_r+0x5b6>
 801b576:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b57a:	e7d5      	b.n	801b528 <_dtoa_r+0x518>
 801b57c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b580:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801b584:	463e      	mov	r6, r7
 801b586:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801b58a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801b58e:	ee15 3a10 	vmov	r3, s10
 801b592:	3330      	adds	r3, #48	@ 0x30
 801b594:	f806 3b01 	strb.w	r3, [r6], #1
 801b598:	1bf3      	subs	r3, r6, r7
 801b59a:	459a      	cmp	sl, r3
 801b59c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801b5a0:	eea3 7b46 	vfms.f64	d7, d3, d6
 801b5a4:	d132      	bne.n	801b60c <_dtoa_r+0x5fc>
 801b5a6:	ee37 7b07 	vadd.f64	d7, d7, d7
 801b5aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b5ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5b2:	dc18      	bgt.n	801b5e6 <_dtoa_r+0x5d6>
 801b5b4:	eeb4 7b46 	vcmp.f64	d7, d6
 801b5b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5bc:	d103      	bne.n	801b5c6 <_dtoa_r+0x5b6>
 801b5be:	ee15 3a10 	vmov	r3, s10
 801b5c2:	07db      	lsls	r3, r3, #31
 801b5c4:	d40f      	bmi.n	801b5e6 <_dtoa_r+0x5d6>
 801b5c6:	9901      	ldr	r1, [sp, #4]
 801b5c8:	4648      	mov	r0, r9
 801b5ca:	f000 fbbf 	bl	801bd4c <_Bfree>
 801b5ce:	2300      	movs	r3, #0
 801b5d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b5d2:	7033      	strb	r3, [r6, #0]
 801b5d4:	f108 0301 	add.w	r3, r8, #1
 801b5d8:	6013      	str	r3, [r2, #0]
 801b5da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b5dc:	2b00      	cmp	r3, #0
 801b5de:	f000 824b 	beq.w	801ba78 <_dtoa_r+0xa68>
 801b5e2:	601e      	str	r6, [r3, #0]
 801b5e4:	e248      	b.n	801ba78 <_dtoa_r+0xa68>
 801b5e6:	f8cd 8014 	str.w	r8, [sp, #20]
 801b5ea:	4633      	mov	r3, r6
 801b5ec:	461e      	mov	r6, r3
 801b5ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b5f2:	2a39      	cmp	r2, #57	@ 0x39
 801b5f4:	d106      	bne.n	801b604 <_dtoa_r+0x5f4>
 801b5f6:	429f      	cmp	r7, r3
 801b5f8:	d1f8      	bne.n	801b5ec <_dtoa_r+0x5dc>
 801b5fa:	9a05      	ldr	r2, [sp, #20]
 801b5fc:	3201      	adds	r2, #1
 801b5fe:	9205      	str	r2, [sp, #20]
 801b600:	2230      	movs	r2, #48	@ 0x30
 801b602:	703a      	strb	r2, [r7, #0]
 801b604:	781a      	ldrb	r2, [r3, #0]
 801b606:	3201      	adds	r2, #1
 801b608:	701a      	strb	r2, [r3, #0]
 801b60a:	e7b1      	b.n	801b570 <_dtoa_r+0x560>
 801b60c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b610:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b618:	d1b5      	bne.n	801b586 <_dtoa_r+0x576>
 801b61a:	e7d4      	b.n	801b5c6 <_dtoa_r+0x5b6>
 801b61c:	0801f778 	.word	0x0801f778
 801b620:	0801f750 	.word	0x0801f750
 801b624:	9908      	ldr	r1, [sp, #32]
 801b626:	2900      	cmp	r1, #0
 801b628:	f000 80e9 	beq.w	801b7fe <_dtoa_r+0x7ee>
 801b62c:	9907      	ldr	r1, [sp, #28]
 801b62e:	2901      	cmp	r1, #1
 801b630:	f300 80cb 	bgt.w	801b7ca <_dtoa_r+0x7ba>
 801b634:	2d00      	cmp	r5, #0
 801b636:	f000 80c4 	beq.w	801b7c2 <_dtoa_r+0x7b2>
 801b63a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801b63e:	9e04      	ldr	r6, [sp, #16]
 801b640:	461c      	mov	r4, r3
 801b642:	9305      	str	r3, [sp, #20]
 801b644:	9b04      	ldr	r3, [sp, #16]
 801b646:	4413      	add	r3, r2
 801b648:	9304      	str	r3, [sp, #16]
 801b64a:	9b06      	ldr	r3, [sp, #24]
 801b64c:	2101      	movs	r1, #1
 801b64e:	4413      	add	r3, r2
 801b650:	4648      	mov	r0, r9
 801b652:	9306      	str	r3, [sp, #24]
 801b654:	f000 fc78 	bl	801bf48 <__i2b>
 801b658:	9b05      	ldr	r3, [sp, #20]
 801b65a:	4605      	mov	r5, r0
 801b65c:	b166      	cbz	r6, 801b678 <_dtoa_r+0x668>
 801b65e:	9a06      	ldr	r2, [sp, #24]
 801b660:	2a00      	cmp	r2, #0
 801b662:	dd09      	ble.n	801b678 <_dtoa_r+0x668>
 801b664:	42b2      	cmp	r2, r6
 801b666:	9904      	ldr	r1, [sp, #16]
 801b668:	bfa8      	it	ge
 801b66a:	4632      	movge	r2, r6
 801b66c:	1a89      	subs	r1, r1, r2
 801b66e:	9104      	str	r1, [sp, #16]
 801b670:	9906      	ldr	r1, [sp, #24]
 801b672:	1ab6      	subs	r6, r6, r2
 801b674:	1a8a      	subs	r2, r1, r2
 801b676:	9206      	str	r2, [sp, #24]
 801b678:	b30b      	cbz	r3, 801b6be <_dtoa_r+0x6ae>
 801b67a:	9a08      	ldr	r2, [sp, #32]
 801b67c:	2a00      	cmp	r2, #0
 801b67e:	f000 80c5 	beq.w	801b80c <_dtoa_r+0x7fc>
 801b682:	2c00      	cmp	r4, #0
 801b684:	f000 80bf 	beq.w	801b806 <_dtoa_r+0x7f6>
 801b688:	4629      	mov	r1, r5
 801b68a:	4622      	mov	r2, r4
 801b68c:	4648      	mov	r0, r9
 801b68e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b690:	f000 fd12 	bl	801c0b8 <__pow5mult>
 801b694:	9a01      	ldr	r2, [sp, #4]
 801b696:	4601      	mov	r1, r0
 801b698:	4605      	mov	r5, r0
 801b69a:	4648      	mov	r0, r9
 801b69c:	f000 fc6a 	bl	801bf74 <__multiply>
 801b6a0:	9901      	ldr	r1, [sp, #4]
 801b6a2:	9005      	str	r0, [sp, #20]
 801b6a4:	4648      	mov	r0, r9
 801b6a6:	f000 fb51 	bl	801bd4c <_Bfree>
 801b6aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b6ac:	1b1b      	subs	r3, r3, r4
 801b6ae:	f000 80b0 	beq.w	801b812 <_dtoa_r+0x802>
 801b6b2:	9905      	ldr	r1, [sp, #20]
 801b6b4:	461a      	mov	r2, r3
 801b6b6:	4648      	mov	r0, r9
 801b6b8:	f000 fcfe 	bl	801c0b8 <__pow5mult>
 801b6bc:	9001      	str	r0, [sp, #4]
 801b6be:	2101      	movs	r1, #1
 801b6c0:	4648      	mov	r0, r9
 801b6c2:	f000 fc41 	bl	801bf48 <__i2b>
 801b6c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b6c8:	4604      	mov	r4, r0
 801b6ca:	2b00      	cmp	r3, #0
 801b6cc:	f000 81da 	beq.w	801ba84 <_dtoa_r+0xa74>
 801b6d0:	461a      	mov	r2, r3
 801b6d2:	4601      	mov	r1, r0
 801b6d4:	4648      	mov	r0, r9
 801b6d6:	f000 fcef 	bl	801c0b8 <__pow5mult>
 801b6da:	9b07      	ldr	r3, [sp, #28]
 801b6dc:	2b01      	cmp	r3, #1
 801b6de:	4604      	mov	r4, r0
 801b6e0:	f300 80a0 	bgt.w	801b824 <_dtoa_r+0x814>
 801b6e4:	9b02      	ldr	r3, [sp, #8]
 801b6e6:	2b00      	cmp	r3, #0
 801b6e8:	f040 8096 	bne.w	801b818 <_dtoa_r+0x808>
 801b6ec:	9b03      	ldr	r3, [sp, #12]
 801b6ee:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801b6f2:	2a00      	cmp	r2, #0
 801b6f4:	f040 8092 	bne.w	801b81c <_dtoa_r+0x80c>
 801b6f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801b6fc:	0d12      	lsrs	r2, r2, #20
 801b6fe:	0512      	lsls	r2, r2, #20
 801b700:	2a00      	cmp	r2, #0
 801b702:	f000 808d 	beq.w	801b820 <_dtoa_r+0x810>
 801b706:	9b04      	ldr	r3, [sp, #16]
 801b708:	3301      	adds	r3, #1
 801b70a:	9304      	str	r3, [sp, #16]
 801b70c:	9b06      	ldr	r3, [sp, #24]
 801b70e:	3301      	adds	r3, #1
 801b710:	9306      	str	r3, [sp, #24]
 801b712:	2301      	movs	r3, #1
 801b714:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b716:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b718:	2b00      	cmp	r3, #0
 801b71a:	f000 81b9 	beq.w	801ba90 <_dtoa_r+0xa80>
 801b71e:	6922      	ldr	r2, [r4, #16]
 801b720:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801b724:	6910      	ldr	r0, [r2, #16]
 801b726:	f000 fbc3 	bl	801beb0 <__hi0bits>
 801b72a:	f1c0 0020 	rsb	r0, r0, #32
 801b72e:	9b06      	ldr	r3, [sp, #24]
 801b730:	4418      	add	r0, r3
 801b732:	f010 001f 	ands.w	r0, r0, #31
 801b736:	f000 8081 	beq.w	801b83c <_dtoa_r+0x82c>
 801b73a:	f1c0 0220 	rsb	r2, r0, #32
 801b73e:	2a04      	cmp	r2, #4
 801b740:	dd73      	ble.n	801b82a <_dtoa_r+0x81a>
 801b742:	9b04      	ldr	r3, [sp, #16]
 801b744:	f1c0 001c 	rsb	r0, r0, #28
 801b748:	4403      	add	r3, r0
 801b74a:	9304      	str	r3, [sp, #16]
 801b74c:	9b06      	ldr	r3, [sp, #24]
 801b74e:	4406      	add	r6, r0
 801b750:	4403      	add	r3, r0
 801b752:	9306      	str	r3, [sp, #24]
 801b754:	9b04      	ldr	r3, [sp, #16]
 801b756:	2b00      	cmp	r3, #0
 801b758:	dd05      	ble.n	801b766 <_dtoa_r+0x756>
 801b75a:	9901      	ldr	r1, [sp, #4]
 801b75c:	461a      	mov	r2, r3
 801b75e:	4648      	mov	r0, r9
 801b760:	f000 fd04 	bl	801c16c <__lshift>
 801b764:	9001      	str	r0, [sp, #4]
 801b766:	9b06      	ldr	r3, [sp, #24]
 801b768:	2b00      	cmp	r3, #0
 801b76a:	dd05      	ble.n	801b778 <_dtoa_r+0x768>
 801b76c:	4621      	mov	r1, r4
 801b76e:	461a      	mov	r2, r3
 801b770:	4648      	mov	r0, r9
 801b772:	f000 fcfb 	bl	801c16c <__lshift>
 801b776:	4604      	mov	r4, r0
 801b778:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b77a:	2b00      	cmp	r3, #0
 801b77c:	d060      	beq.n	801b840 <_dtoa_r+0x830>
 801b77e:	9801      	ldr	r0, [sp, #4]
 801b780:	4621      	mov	r1, r4
 801b782:	f000 fd5f 	bl	801c244 <__mcmp>
 801b786:	2800      	cmp	r0, #0
 801b788:	da5a      	bge.n	801b840 <_dtoa_r+0x830>
 801b78a:	f108 33ff 	add.w	r3, r8, #4294967295
 801b78e:	9305      	str	r3, [sp, #20]
 801b790:	9901      	ldr	r1, [sp, #4]
 801b792:	2300      	movs	r3, #0
 801b794:	220a      	movs	r2, #10
 801b796:	4648      	mov	r0, r9
 801b798:	f000 fafa 	bl	801bd90 <__multadd>
 801b79c:	9b08      	ldr	r3, [sp, #32]
 801b79e:	9001      	str	r0, [sp, #4]
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	f000 8177 	beq.w	801ba94 <_dtoa_r+0xa84>
 801b7a6:	4629      	mov	r1, r5
 801b7a8:	2300      	movs	r3, #0
 801b7aa:	220a      	movs	r2, #10
 801b7ac:	4648      	mov	r0, r9
 801b7ae:	f000 faef 	bl	801bd90 <__multadd>
 801b7b2:	f1bb 0f00 	cmp.w	fp, #0
 801b7b6:	4605      	mov	r5, r0
 801b7b8:	dc6e      	bgt.n	801b898 <_dtoa_r+0x888>
 801b7ba:	9b07      	ldr	r3, [sp, #28]
 801b7bc:	2b02      	cmp	r3, #2
 801b7be:	dc48      	bgt.n	801b852 <_dtoa_r+0x842>
 801b7c0:	e06a      	b.n	801b898 <_dtoa_r+0x888>
 801b7c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b7c4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801b7c8:	e739      	b.n	801b63e <_dtoa_r+0x62e>
 801b7ca:	f10a 34ff 	add.w	r4, sl, #4294967295
 801b7ce:	42a3      	cmp	r3, r4
 801b7d0:	db07      	blt.n	801b7e2 <_dtoa_r+0x7d2>
 801b7d2:	f1ba 0f00 	cmp.w	sl, #0
 801b7d6:	eba3 0404 	sub.w	r4, r3, r4
 801b7da:	db0b      	blt.n	801b7f4 <_dtoa_r+0x7e4>
 801b7dc:	9e04      	ldr	r6, [sp, #16]
 801b7de:	4652      	mov	r2, sl
 801b7e0:	e72f      	b.n	801b642 <_dtoa_r+0x632>
 801b7e2:	1ae2      	subs	r2, r4, r3
 801b7e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b7e6:	9e04      	ldr	r6, [sp, #16]
 801b7e8:	4413      	add	r3, r2
 801b7ea:	930a      	str	r3, [sp, #40]	@ 0x28
 801b7ec:	4652      	mov	r2, sl
 801b7ee:	4623      	mov	r3, r4
 801b7f0:	2400      	movs	r4, #0
 801b7f2:	e726      	b.n	801b642 <_dtoa_r+0x632>
 801b7f4:	9a04      	ldr	r2, [sp, #16]
 801b7f6:	eba2 060a 	sub.w	r6, r2, sl
 801b7fa:	2200      	movs	r2, #0
 801b7fc:	e721      	b.n	801b642 <_dtoa_r+0x632>
 801b7fe:	9e04      	ldr	r6, [sp, #16]
 801b800:	9d08      	ldr	r5, [sp, #32]
 801b802:	461c      	mov	r4, r3
 801b804:	e72a      	b.n	801b65c <_dtoa_r+0x64c>
 801b806:	9a01      	ldr	r2, [sp, #4]
 801b808:	9205      	str	r2, [sp, #20]
 801b80a:	e752      	b.n	801b6b2 <_dtoa_r+0x6a2>
 801b80c:	9901      	ldr	r1, [sp, #4]
 801b80e:	461a      	mov	r2, r3
 801b810:	e751      	b.n	801b6b6 <_dtoa_r+0x6a6>
 801b812:	9b05      	ldr	r3, [sp, #20]
 801b814:	9301      	str	r3, [sp, #4]
 801b816:	e752      	b.n	801b6be <_dtoa_r+0x6ae>
 801b818:	2300      	movs	r3, #0
 801b81a:	e77b      	b.n	801b714 <_dtoa_r+0x704>
 801b81c:	9b02      	ldr	r3, [sp, #8]
 801b81e:	e779      	b.n	801b714 <_dtoa_r+0x704>
 801b820:	920b      	str	r2, [sp, #44]	@ 0x2c
 801b822:	e778      	b.n	801b716 <_dtoa_r+0x706>
 801b824:	2300      	movs	r3, #0
 801b826:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b828:	e779      	b.n	801b71e <_dtoa_r+0x70e>
 801b82a:	d093      	beq.n	801b754 <_dtoa_r+0x744>
 801b82c:	9b04      	ldr	r3, [sp, #16]
 801b82e:	321c      	adds	r2, #28
 801b830:	4413      	add	r3, r2
 801b832:	9304      	str	r3, [sp, #16]
 801b834:	9b06      	ldr	r3, [sp, #24]
 801b836:	4416      	add	r6, r2
 801b838:	4413      	add	r3, r2
 801b83a:	e78a      	b.n	801b752 <_dtoa_r+0x742>
 801b83c:	4602      	mov	r2, r0
 801b83e:	e7f5      	b.n	801b82c <_dtoa_r+0x81c>
 801b840:	f1ba 0f00 	cmp.w	sl, #0
 801b844:	f8cd 8014 	str.w	r8, [sp, #20]
 801b848:	46d3      	mov	fp, sl
 801b84a:	dc21      	bgt.n	801b890 <_dtoa_r+0x880>
 801b84c:	9b07      	ldr	r3, [sp, #28]
 801b84e:	2b02      	cmp	r3, #2
 801b850:	dd1e      	ble.n	801b890 <_dtoa_r+0x880>
 801b852:	f1bb 0f00 	cmp.w	fp, #0
 801b856:	f47f addc 	bne.w	801b412 <_dtoa_r+0x402>
 801b85a:	4621      	mov	r1, r4
 801b85c:	465b      	mov	r3, fp
 801b85e:	2205      	movs	r2, #5
 801b860:	4648      	mov	r0, r9
 801b862:	f000 fa95 	bl	801bd90 <__multadd>
 801b866:	4601      	mov	r1, r0
 801b868:	4604      	mov	r4, r0
 801b86a:	9801      	ldr	r0, [sp, #4]
 801b86c:	f000 fcea 	bl	801c244 <__mcmp>
 801b870:	2800      	cmp	r0, #0
 801b872:	f77f adce 	ble.w	801b412 <_dtoa_r+0x402>
 801b876:	463e      	mov	r6, r7
 801b878:	2331      	movs	r3, #49	@ 0x31
 801b87a:	f806 3b01 	strb.w	r3, [r6], #1
 801b87e:	9b05      	ldr	r3, [sp, #20]
 801b880:	3301      	adds	r3, #1
 801b882:	9305      	str	r3, [sp, #20]
 801b884:	e5c9      	b.n	801b41a <_dtoa_r+0x40a>
 801b886:	f8cd 8014 	str.w	r8, [sp, #20]
 801b88a:	4654      	mov	r4, sl
 801b88c:	4625      	mov	r5, r4
 801b88e:	e7f2      	b.n	801b876 <_dtoa_r+0x866>
 801b890:	9b08      	ldr	r3, [sp, #32]
 801b892:	2b00      	cmp	r3, #0
 801b894:	f000 8102 	beq.w	801ba9c <_dtoa_r+0xa8c>
 801b898:	2e00      	cmp	r6, #0
 801b89a:	dd05      	ble.n	801b8a8 <_dtoa_r+0x898>
 801b89c:	4629      	mov	r1, r5
 801b89e:	4632      	mov	r2, r6
 801b8a0:	4648      	mov	r0, r9
 801b8a2:	f000 fc63 	bl	801c16c <__lshift>
 801b8a6:	4605      	mov	r5, r0
 801b8a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b8aa:	2b00      	cmp	r3, #0
 801b8ac:	d058      	beq.n	801b960 <_dtoa_r+0x950>
 801b8ae:	6869      	ldr	r1, [r5, #4]
 801b8b0:	4648      	mov	r0, r9
 801b8b2:	f000 fa0b 	bl	801bccc <_Balloc>
 801b8b6:	4606      	mov	r6, r0
 801b8b8:	b928      	cbnz	r0, 801b8c6 <_dtoa_r+0x8b6>
 801b8ba:	4b82      	ldr	r3, [pc, #520]	@ (801bac4 <_dtoa_r+0xab4>)
 801b8bc:	4602      	mov	r2, r0
 801b8be:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801b8c2:	f7ff bbbe 	b.w	801b042 <_dtoa_r+0x32>
 801b8c6:	692a      	ldr	r2, [r5, #16]
 801b8c8:	3202      	adds	r2, #2
 801b8ca:	0092      	lsls	r2, r2, #2
 801b8cc:	f105 010c 	add.w	r1, r5, #12
 801b8d0:	300c      	adds	r0, #12
 801b8d2:	f7ff fafe 	bl	801aed2 <memcpy>
 801b8d6:	2201      	movs	r2, #1
 801b8d8:	4631      	mov	r1, r6
 801b8da:	4648      	mov	r0, r9
 801b8dc:	f000 fc46 	bl	801c16c <__lshift>
 801b8e0:	1c7b      	adds	r3, r7, #1
 801b8e2:	9304      	str	r3, [sp, #16]
 801b8e4:	eb07 030b 	add.w	r3, r7, fp
 801b8e8:	9309      	str	r3, [sp, #36]	@ 0x24
 801b8ea:	9b02      	ldr	r3, [sp, #8]
 801b8ec:	f003 0301 	and.w	r3, r3, #1
 801b8f0:	46a8      	mov	r8, r5
 801b8f2:	9308      	str	r3, [sp, #32]
 801b8f4:	4605      	mov	r5, r0
 801b8f6:	9b04      	ldr	r3, [sp, #16]
 801b8f8:	9801      	ldr	r0, [sp, #4]
 801b8fa:	4621      	mov	r1, r4
 801b8fc:	f103 3bff 	add.w	fp, r3, #4294967295
 801b900:	f7ff fafc 	bl	801aefc <quorem>
 801b904:	4641      	mov	r1, r8
 801b906:	9002      	str	r0, [sp, #8]
 801b908:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801b90c:	9801      	ldr	r0, [sp, #4]
 801b90e:	f000 fc99 	bl	801c244 <__mcmp>
 801b912:	462a      	mov	r2, r5
 801b914:	9006      	str	r0, [sp, #24]
 801b916:	4621      	mov	r1, r4
 801b918:	4648      	mov	r0, r9
 801b91a:	f000 fcaf 	bl	801c27c <__mdiff>
 801b91e:	68c2      	ldr	r2, [r0, #12]
 801b920:	4606      	mov	r6, r0
 801b922:	b9fa      	cbnz	r2, 801b964 <_dtoa_r+0x954>
 801b924:	4601      	mov	r1, r0
 801b926:	9801      	ldr	r0, [sp, #4]
 801b928:	f000 fc8c 	bl	801c244 <__mcmp>
 801b92c:	4602      	mov	r2, r0
 801b92e:	4631      	mov	r1, r6
 801b930:	4648      	mov	r0, r9
 801b932:	920a      	str	r2, [sp, #40]	@ 0x28
 801b934:	f000 fa0a 	bl	801bd4c <_Bfree>
 801b938:	9b07      	ldr	r3, [sp, #28]
 801b93a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b93c:	9e04      	ldr	r6, [sp, #16]
 801b93e:	ea42 0103 	orr.w	r1, r2, r3
 801b942:	9b08      	ldr	r3, [sp, #32]
 801b944:	4319      	orrs	r1, r3
 801b946:	d10f      	bne.n	801b968 <_dtoa_r+0x958>
 801b948:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b94c:	d028      	beq.n	801b9a0 <_dtoa_r+0x990>
 801b94e:	9b06      	ldr	r3, [sp, #24]
 801b950:	2b00      	cmp	r3, #0
 801b952:	dd02      	ble.n	801b95a <_dtoa_r+0x94a>
 801b954:	9b02      	ldr	r3, [sp, #8]
 801b956:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801b95a:	f88b a000 	strb.w	sl, [fp]
 801b95e:	e55e      	b.n	801b41e <_dtoa_r+0x40e>
 801b960:	4628      	mov	r0, r5
 801b962:	e7bd      	b.n	801b8e0 <_dtoa_r+0x8d0>
 801b964:	2201      	movs	r2, #1
 801b966:	e7e2      	b.n	801b92e <_dtoa_r+0x91e>
 801b968:	9b06      	ldr	r3, [sp, #24]
 801b96a:	2b00      	cmp	r3, #0
 801b96c:	db04      	blt.n	801b978 <_dtoa_r+0x968>
 801b96e:	9907      	ldr	r1, [sp, #28]
 801b970:	430b      	orrs	r3, r1
 801b972:	9908      	ldr	r1, [sp, #32]
 801b974:	430b      	orrs	r3, r1
 801b976:	d120      	bne.n	801b9ba <_dtoa_r+0x9aa>
 801b978:	2a00      	cmp	r2, #0
 801b97a:	ddee      	ble.n	801b95a <_dtoa_r+0x94a>
 801b97c:	9901      	ldr	r1, [sp, #4]
 801b97e:	2201      	movs	r2, #1
 801b980:	4648      	mov	r0, r9
 801b982:	f000 fbf3 	bl	801c16c <__lshift>
 801b986:	4621      	mov	r1, r4
 801b988:	9001      	str	r0, [sp, #4]
 801b98a:	f000 fc5b 	bl	801c244 <__mcmp>
 801b98e:	2800      	cmp	r0, #0
 801b990:	dc03      	bgt.n	801b99a <_dtoa_r+0x98a>
 801b992:	d1e2      	bne.n	801b95a <_dtoa_r+0x94a>
 801b994:	f01a 0f01 	tst.w	sl, #1
 801b998:	d0df      	beq.n	801b95a <_dtoa_r+0x94a>
 801b99a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b99e:	d1d9      	bne.n	801b954 <_dtoa_r+0x944>
 801b9a0:	2339      	movs	r3, #57	@ 0x39
 801b9a2:	f88b 3000 	strb.w	r3, [fp]
 801b9a6:	4633      	mov	r3, r6
 801b9a8:	461e      	mov	r6, r3
 801b9aa:	3b01      	subs	r3, #1
 801b9ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801b9b0:	2a39      	cmp	r2, #57	@ 0x39
 801b9b2:	d052      	beq.n	801ba5a <_dtoa_r+0xa4a>
 801b9b4:	3201      	adds	r2, #1
 801b9b6:	701a      	strb	r2, [r3, #0]
 801b9b8:	e531      	b.n	801b41e <_dtoa_r+0x40e>
 801b9ba:	2a00      	cmp	r2, #0
 801b9bc:	dd07      	ble.n	801b9ce <_dtoa_r+0x9be>
 801b9be:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b9c2:	d0ed      	beq.n	801b9a0 <_dtoa_r+0x990>
 801b9c4:	f10a 0301 	add.w	r3, sl, #1
 801b9c8:	f88b 3000 	strb.w	r3, [fp]
 801b9cc:	e527      	b.n	801b41e <_dtoa_r+0x40e>
 801b9ce:	9b04      	ldr	r3, [sp, #16]
 801b9d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b9d2:	f803 ac01 	strb.w	sl, [r3, #-1]
 801b9d6:	4293      	cmp	r3, r2
 801b9d8:	d029      	beq.n	801ba2e <_dtoa_r+0xa1e>
 801b9da:	9901      	ldr	r1, [sp, #4]
 801b9dc:	2300      	movs	r3, #0
 801b9de:	220a      	movs	r2, #10
 801b9e0:	4648      	mov	r0, r9
 801b9e2:	f000 f9d5 	bl	801bd90 <__multadd>
 801b9e6:	45a8      	cmp	r8, r5
 801b9e8:	9001      	str	r0, [sp, #4]
 801b9ea:	f04f 0300 	mov.w	r3, #0
 801b9ee:	f04f 020a 	mov.w	r2, #10
 801b9f2:	4641      	mov	r1, r8
 801b9f4:	4648      	mov	r0, r9
 801b9f6:	d107      	bne.n	801ba08 <_dtoa_r+0x9f8>
 801b9f8:	f000 f9ca 	bl	801bd90 <__multadd>
 801b9fc:	4680      	mov	r8, r0
 801b9fe:	4605      	mov	r5, r0
 801ba00:	9b04      	ldr	r3, [sp, #16]
 801ba02:	3301      	adds	r3, #1
 801ba04:	9304      	str	r3, [sp, #16]
 801ba06:	e776      	b.n	801b8f6 <_dtoa_r+0x8e6>
 801ba08:	f000 f9c2 	bl	801bd90 <__multadd>
 801ba0c:	4629      	mov	r1, r5
 801ba0e:	4680      	mov	r8, r0
 801ba10:	2300      	movs	r3, #0
 801ba12:	220a      	movs	r2, #10
 801ba14:	4648      	mov	r0, r9
 801ba16:	f000 f9bb 	bl	801bd90 <__multadd>
 801ba1a:	4605      	mov	r5, r0
 801ba1c:	e7f0      	b.n	801ba00 <_dtoa_r+0x9f0>
 801ba1e:	f1bb 0f00 	cmp.w	fp, #0
 801ba22:	bfcc      	ite	gt
 801ba24:	465e      	movgt	r6, fp
 801ba26:	2601      	movle	r6, #1
 801ba28:	443e      	add	r6, r7
 801ba2a:	f04f 0800 	mov.w	r8, #0
 801ba2e:	9901      	ldr	r1, [sp, #4]
 801ba30:	2201      	movs	r2, #1
 801ba32:	4648      	mov	r0, r9
 801ba34:	f000 fb9a 	bl	801c16c <__lshift>
 801ba38:	4621      	mov	r1, r4
 801ba3a:	9001      	str	r0, [sp, #4]
 801ba3c:	f000 fc02 	bl	801c244 <__mcmp>
 801ba40:	2800      	cmp	r0, #0
 801ba42:	dcb0      	bgt.n	801b9a6 <_dtoa_r+0x996>
 801ba44:	d102      	bne.n	801ba4c <_dtoa_r+0xa3c>
 801ba46:	f01a 0f01 	tst.w	sl, #1
 801ba4a:	d1ac      	bne.n	801b9a6 <_dtoa_r+0x996>
 801ba4c:	4633      	mov	r3, r6
 801ba4e:	461e      	mov	r6, r3
 801ba50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ba54:	2a30      	cmp	r2, #48	@ 0x30
 801ba56:	d0fa      	beq.n	801ba4e <_dtoa_r+0xa3e>
 801ba58:	e4e1      	b.n	801b41e <_dtoa_r+0x40e>
 801ba5a:	429f      	cmp	r7, r3
 801ba5c:	d1a4      	bne.n	801b9a8 <_dtoa_r+0x998>
 801ba5e:	9b05      	ldr	r3, [sp, #20]
 801ba60:	3301      	adds	r3, #1
 801ba62:	9305      	str	r3, [sp, #20]
 801ba64:	2331      	movs	r3, #49	@ 0x31
 801ba66:	703b      	strb	r3, [r7, #0]
 801ba68:	e4d9      	b.n	801b41e <_dtoa_r+0x40e>
 801ba6a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ba6c:	4f16      	ldr	r7, [pc, #88]	@ (801bac8 <_dtoa_r+0xab8>)
 801ba6e:	b11b      	cbz	r3, 801ba78 <_dtoa_r+0xa68>
 801ba70:	f107 0308 	add.w	r3, r7, #8
 801ba74:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801ba76:	6013      	str	r3, [r2, #0]
 801ba78:	4638      	mov	r0, r7
 801ba7a:	b011      	add	sp, #68	@ 0x44
 801ba7c:	ecbd 8b02 	vpop	{d8}
 801ba80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ba84:	9b07      	ldr	r3, [sp, #28]
 801ba86:	2b01      	cmp	r3, #1
 801ba88:	f77f ae2c 	ble.w	801b6e4 <_dtoa_r+0x6d4>
 801ba8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ba8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ba90:	2001      	movs	r0, #1
 801ba92:	e64c      	b.n	801b72e <_dtoa_r+0x71e>
 801ba94:	f1bb 0f00 	cmp.w	fp, #0
 801ba98:	f77f aed8 	ble.w	801b84c <_dtoa_r+0x83c>
 801ba9c:	463e      	mov	r6, r7
 801ba9e:	9801      	ldr	r0, [sp, #4]
 801baa0:	4621      	mov	r1, r4
 801baa2:	f7ff fa2b 	bl	801aefc <quorem>
 801baa6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801baaa:	f806 ab01 	strb.w	sl, [r6], #1
 801baae:	1bf2      	subs	r2, r6, r7
 801bab0:	4593      	cmp	fp, r2
 801bab2:	ddb4      	ble.n	801ba1e <_dtoa_r+0xa0e>
 801bab4:	9901      	ldr	r1, [sp, #4]
 801bab6:	2300      	movs	r3, #0
 801bab8:	220a      	movs	r2, #10
 801baba:	4648      	mov	r0, r9
 801babc:	f000 f968 	bl	801bd90 <__multadd>
 801bac0:	9001      	str	r0, [sp, #4]
 801bac2:	e7ec      	b.n	801ba9e <_dtoa_r+0xa8e>
 801bac4:	0801f604 	.word	0x0801f604
 801bac8:	0801f588 	.word	0x0801f588

0801bacc <_free_r>:
 801bacc:	b538      	push	{r3, r4, r5, lr}
 801bace:	4605      	mov	r5, r0
 801bad0:	2900      	cmp	r1, #0
 801bad2:	d041      	beq.n	801bb58 <_free_r+0x8c>
 801bad4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bad8:	1f0c      	subs	r4, r1, #4
 801bada:	2b00      	cmp	r3, #0
 801badc:	bfb8      	it	lt
 801bade:	18e4      	addlt	r4, r4, r3
 801bae0:	f000 f8e8 	bl	801bcb4 <__malloc_lock>
 801bae4:	4a1d      	ldr	r2, [pc, #116]	@ (801bb5c <_free_r+0x90>)
 801bae6:	6813      	ldr	r3, [r2, #0]
 801bae8:	b933      	cbnz	r3, 801baf8 <_free_r+0x2c>
 801baea:	6063      	str	r3, [r4, #4]
 801baec:	6014      	str	r4, [r2, #0]
 801baee:	4628      	mov	r0, r5
 801baf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801baf4:	f000 b8e4 	b.w	801bcc0 <__malloc_unlock>
 801baf8:	42a3      	cmp	r3, r4
 801bafa:	d908      	bls.n	801bb0e <_free_r+0x42>
 801bafc:	6820      	ldr	r0, [r4, #0]
 801bafe:	1821      	adds	r1, r4, r0
 801bb00:	428b      	cmp	r3, r1
 801bb02:	bf01      	itttt	eq
 801bb04:	6819      	ldreq	r1, [r3, #0]
 801bb06:	685b      	ldreq	r3, [r3, #4]
 801bb08:	1809      	addeq	r1, r1, r0
 801bb0a:	6021      	streq	r1, [r4, #0]
 801bb0c:	e7ed      	b.n	801baea <_free_r+0x1e>
 801bb0e:	461a      	mov	r2, r3
 801bb10:	685b      	ldr	r3, [r3, #4]
 801bb12:	b10b      	cbz	r3, 801bb18 <_free_r+0x4c>
 801bb14:	42a3      	cmp	r3, r4
 801bb16:	d9fa      	bls.n	801bb0e <_free_r+0x42>
 801bb18:	6811      	ldr	r1, [r2, #0]
 801bb1a:	1850      	adds	r0, r2, r1
 801bb1c:	42a0      	cmp	r0, r4
 801bb1e:	d10b      	bne.n	801bb38 <_free_r+0x6c>
 801bb20:	6820      	ldr	r0, [r4, #0]
 801bb22:	4401      	add	r1, r0
 801bb24:	1850      	adds	r0, r2, r1
 801bb26:	4283      	cmp	r3, r0
 801bb28:	6011      	str	r1, [r2, #0]
 801bb2a:	d1e0      	bne.n	801baee <_free_r+0x22>
 801bb2c:	6818      	ldr	r0, [r3, #0]
 801bb2e:	685b      	ldr	r3, [r3, #4]
 801bb30:	6053      	str	r3, [r2, #4]
 801bb32:	4408      	add	r0, r1
 801bb34:	6010      	str	r0, [r2, #0]
 801bb36:	e7da      	b.n	801baee <_free_r+0x22>
 801bb38:	d902      	bls.n	801bb40 <_free_r+0x74>
 801bb3a:	230c      	movs	r3, #12
 801bb3c:	602b      	str	r3, [r5, #0]
 801bb3e:	e7d6      	b.n	801baee <_free_r+0x22>
 801bb40:	6820      	ldr	r0, [r4, #0]
 801bb42:	1821      	adds	r1, r4, r0
 801bb44:	428b      	cmp	r3, r1
 801bb46:	bf04      	itt	eq
 801bb48:	6819      	ldreq	r1, [r3, #0]
 801bb4a:	685b      	ldreq	r3, [r3, #4]
 801bb4c:	6063      	str	r3, [r4, #4]
 801bb4e:	bf04      	itt	eq
 801bb50:	1809      	addeq	r1, r1, r0
 801bb52:	6021      	streq	r1, [r4, #0]
 801bb54:	6054      	str	r4, [r2, #4]
 801bb56:	e7ca      	b.n	801baee <_free_r+0x22>
 801bb58:	bd38      	pop	{r3, r4, r5, pc}
 801bb5a:	bf00      	nop
 801bb5c:	24014228 	.word	0x24014228

0801bb60 <malloc>:
 801bb60:	4b02      	ldr	r3, [pc, #8]	@ (801bb6c <malloc+0xc>)
 801bb62:	4601      	mov	r1, r0
 801bb64:	6818      	ldr	r0, [r3, #0]
 801bb66:	f000 b825 	b.w	801bbb4 <_malloc_r>
 801bb6a:	bf00      	nop
 801bb6c:	24000020 	.word	0x24000020

0801bb70 <sbrk_aligned>:
 801bb70:	b570      	push	{r4, r5, r6, lr}
 801bb72:	4e0f      	ldr	r6, [pc, #60]	@ (801bbb0 <sbrk_aligned+0x40>)
 801bb74:	460c      	mov	r4, r1
 801bb76:	6831      	ldr	r1, [r6, #0]
 801bb78:	4605      	mov	r5, r0
 801bb7a:	b911      	cbnz	r1, 801bb82 <sbrk_aligned+0x12>
 801bb7c:	f002 fa90 	bl	801e0a0 <_sbrk_r>
 801bb80:	6030      	str	r0, [r6, #0]
 801bb82:	4621      	mov	r1, r4
 801bb84:	4628      	mov	r0, r5
 801bb86:	f002 fa8b 	bl	801e0a0 <_sbrk_r>
 801bb8a:	1c43      	adds	r3, r0, #1
 801bb8c:	d103      	bne.n	801bb96 <sbrk_aligned+0x26>
 801bb8e:	f04f 34ff 	mov.w	r4, #4294967295
 801bb92:	4620      	mov	r0, r4
 801bb94:	bd70      	pop	{r4, r5, r6, pc}
 801bb96:	1cc4      	adds	r4, r0, #3
 801bb98:	f024 0403 	bic.w	r4, r4, #3
 801bb9c:	42a0      	cmp	r0, r4
 801bb9e:	d0f8      	beq.n	801bb92 <sbrk_aligned+0x22>
 801bba0:	1a21      	subs	r1, r4, r0
 801bba2:	4628      	mov	r0, r5
 801bba4:	f002 fa7c 	bl	801e0a0 <_sbrk_r>
 801bba8:	3001      	adds	r0, #1
 801bbaa:	d1f2      	bne.n	801bb92 <sbrk_aligned+0x22>
 801bbac:	e7ef      	b.n	801bb8e <sbrk_aligned+0x1e>
 801bbae:	bf00      	nop
 801bbb0:	24014224 	.word	0x24014224

0801bbb4 <_malloc_r>:
 801bbb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bbb8:	1ccd      	adds	r5, r1, #3
 801bbba:	f025 0503 	bic.w	r5, r5, #3
 801bbbe:	3508      	adds	r5, #8
 801bbc0:	2d0c      	cmp	r5, #12
 801bbc2:	bf38      	it	cc
 801bbc4:	250c      	movcc	r5, #12
 801bbc6:	2d00      	cmp	r5, #0
 801bbc8:	4606      	mov	r6, r0
 801bbca:	db01      	blt.n	801bbd0 <_malloc_r+0x1c>
 801bbcc:	42a9      	cmp	r1, r5
 801bbce:	d904      	bls.n	801bbda <_malloc_r+0x26>
 801bbd0:	230c      	movs	r3, #12
 801bbd2:	6033      	str	r3, [r6, #0]
 801bbd4:	2000      	movs	r0, #0
 801bbd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bbda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801bcb0 <_malloc_r+0xfc>
 801bbde:	f000 f869 	bl	801bcb4 <__malloc_lock>
 801bbe2:	f8d8 3000 	ldr.w	r3, [r8]
 801bbe6:	461c      	mov	r4, r3
 801bbe8:	bb44      	cbnz	r4, 801bc3c <_malloc_r+0x88>
 801bbea:	4629      	mov	r1, r5
 801bbec:	4630      	mov	r0, r6
 801bbee:	f7ff ffbf 	bl	801bb70 <sbrk_aligned>
 801bbf2:	1c43      	adds	r3, r0, #1
 801bbf4:	4604      	mov	r4, r0
 801bbf6:	d158      	bne.n	801bcaa <_malloc_r+0xf6>
 801bbf8:	f8d8 4000 	ldr.w	r4, [r8]
 801bbfc:	4627      	mov	r7, r4
 801bbfe:	2f00      	cmp	r7, #0
 801bc00:	d143      	bne.n	801bc8a <_malloc_r+0xd6>
 801bc02:	2c00      	cmp	r4, #0
 801bc04:	d04b      	beq.n	801bc9e <_malloc_r+0xea>
 801bc06:	6823      	ldr	r3, [r4, #0]
 801bc08:	4639      	mov	r1, r7
 801bc0a:	4630      	mov	r0, r6
 801bc0c:	eb04 0903 	add.w	r9, r4, r3
 801bc10:	f002 fa46 	bl	801e0a0 <_sbrk_r>
 801bc14:	4581      	cmp	r9, r0
 801bc16:	d142      	bne.n	801bc9e <_malloc_r+0xea>
 801bc18:	6821      	ldr	r1, [r4, #0]
 801bc1a:	1a6d      	subs	r5, r5, r1
 801bc1c:	4629      	mov	r1, r5
 801bc1e:	4630      	mov	r0, r6
 801bc20:	f7ff ffa6 	bl	801bb70 <sbrk_aligned>
 801bc24:	3001      	adds	r0, #1
 801bc26:	d03a      	beq.n	801bc9e <_malloc_r+0xea>
 801bc28:	6823      	ldr	r3, [r4, #0]
 801bc2a:	442b      	add	r3, r5
 801bc2c:	6023      	str	r3, [r4, #0]
 801bc2e:	f8d8 3000 	ldr.w	r3, [r8]
 801bc32:	685a      	ldr	r2, [r3, #4]
 801bc34:	bb62      	cbnz	r2, 801bc90 <_malloc_r+0xdc>
 801bc36:	f8c8 7000 	str.w	r7, [r8]
 801bc3a:	e00f      	b.n	801bc5c <_malloc_r+0xa8>
 801bc3c:	6822      	ldr	r2, [r4, #0]
 801bc3e:	1b52      	subs	r2, r2, r5
 801bc40:	d420      	bmi.n	801bc84 <_malloc_r+0xd0>
 801bc42:	2a0b      	cmp	r2, #11
 801bc44:	d917      	bls.n	801bc76 <_malloc_r+0xc2>
 801bc46:	1961      	adds	r1, r4, r5
 801bc48:	42a3      	cmp	r3, r4
 801bc4a:	6025      	str	r5, [r4, #0]
 801bc4c:	bf18      	it	ne
 801bc4e:	6059      	strne	r1, [r3, #4]
 801bc50:	6863      	ldr	r3, [r4, #4]
 801bc52:	bf08      	it	eq
 801bc54:	f8c8 1000 	streq.w	r1, [r8]
 801bc58:	5162      	str	r2, [r4, r5]
 801bc5a:	604b      	str	r3, [r1, #4]
 801bc5c:	4630      	mov	r0, r6
 801bc5e:	f000 f82f 	bl	801bcc0 <__malloc_unlock>
 801bc62:	f104 000b 	add.w	r0, r4, #11
 801bc66:	1d23      	adds	r3, r4, #4
 801bc68:	f020 0007 	bic.w	r0, r0, #7
 801bc6c:	1ac2      	subs	r2, r0, r3
 801bc6e:	bf1c      	itt	ne
 801bc70:	1a1b      	subne	r3, r3, r0
 801bc72:	50a3      	strne	r3, [r4, r2]
 801bc74:	e7af      	b.n	801bbd6 <_malloc_r+0x22>
 801bc76:	6862      	ldr	r2, [r4, #4]
 801bc78:	42a3      	cmp	r3, r4
 801bc7a:	bf0c      	ite	eq
 801bc7c:	f8c8 2000 	streq.w	r2, [r8]
 801bc80:	605a      	strne	r2, [r3, #4]
 801bc82:	e7eb      	b.n	801bc5c <_malloc_r+0xa8>
 801bc84:	4623      	mov	r3, r4
 801bc86:	6864      	ldr	r4, [r4, #4]
 801bc88:	e7ae      	b.n	801bbe8 <_malloc_r+0x34>
 801bc8a:	463c      	mov	r4, r7
 801bc8c:	687f      	ldr	r7, [r7, #4]
 801bc8e:	e7b6      	b.n	801bbfe <_malloc_r+0x4a>
 801bc90:	461a      	mov	r2, r3
 801bc92:	685b      	ldr	r3, [r3, #4]
 801bc94:	42a3      	cmp	r3, r4
 801bc96:	d1fb      	bne.n	801bc90 <_malloc_r+0xdc>
 801bc98:	2300      	movs	r3, #0
 801bc9a:	6053      	str	r3, [r2, #4]
 801bc9c:	e7de      	b.n	801bc5c <_malloc_r+0xa8>
 801bc9e:	230c      	movs	r3, #12
 801bca0:	6033      	str	r3, [r6, #0]
 801bca2:	4630      	mov	r0, r6
 801bca4:	f000 f80c 	bl	801bcc0 <__malloc_unlock>
 801bca8:	e794      	b.n	801bbd4 <_malloc_r+0x20>
 801bcaa:	6005      	str	r5, [r0, #0]
 801bcac:	e7d6      	b.n	801bc5c <_malloc_r+0xa8>
 801bcae:	bf00      	nop
 801bcb0:	24014228 	.word	0x24014228

0801bcb4 <__malloc_lock>:
 801bcb4:	4801      	ldr	r0, [pc, #4]	@ (801bcbc <__malloc_lock+0x8>)
 801bcb6:	f7ff b90a 	b.w	801aece <__retarget_lock_acquire_recursive>
 801bcba:	bf00      	nop
 801bcbc:	24014220 	.word	0x24014220

0801bcc0 <__malloc_unlock>:
 801bcc0:	4801      	ldr	r0, [pc, #4]	@ (801bcc8 <__malloc_unlock+0x8>)
 801bcc2:	f7ff b905 	b.w	801aed0 <__retarget_lock_release_recursive>
 801bcc6:	bf00      	nop
 801bcc8:	24014220 	.word	0x24014220

0801bccc <_Balloc>:
 801bccc:	b570      	push	{r4, r5, r6, lr}
 801bcce:	69c6      	ldr	r6, [r0, #28]
 801bcd0:	4604      	mov	r4, r0
 801bcd2:	460d      	mov	r5, r1
 801bcd4:	b976      	cbnz	r6, 801bcf4 <_Balloc+0x28>
 801bcd6:	2010      	movs	r0, #16
 801bcd8:	f7ff ff42 	bl	801bb60 <malloc>
 801bcdc:	4602      	mov	r2, r0
 801bcde:	61e0      	str	r0, [r4, #28]
 801bce0:	b920      	cbnz	r0, 801bcec <_Balloc+0x20>
 801bce2:	4b18      	ldr	r3, [pc, #96]	@ (801bd44 <_Balloc+0x78>)
 801bce4:	4818      	ldr	r0, [pc, #96]	@ (801bd48 <_Balloc+0x7c>)
 801bce6:	216b      	movs	r1, #107	@ 0x6b
 801bce8:	f002 f9f2 	bl	801e0d0 <__assert_func>
 801bcec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bcf0:	6006      	str	r6, [r0, #0]
 801bcf2:	60c6      	str	r6, [r0, #12]
 801bcf4:	69e6      	ldr	r6, [r4, #28]
 801bcf6:	68f3      	ldr	r3, [r6, #12]
 801bcf8:	b183      	cbz	r3, 801bd1c <_Balloc+0x50>
 801bcfa:	69e3      	ldr	r3, [r4, #28]
 801bcfc:	68db      	ldr	r3, [r3, #12]
 801bcfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801bd02:	b9b8      	cbnz	r0, 801bd34 <_Balloc+0x68>
 801bd04:	2101      	movs	r1, #1
 801bd06:	fa01 f605 	lsl.w	r6, r1, r5
 801bd0a:	1d72      	adds	r2, r6, #5
 801bd0c:	0092      	lsls	r2, r2, #2
 801bd0e:	4620      	mov	r0, r4
 801bd10:	f002 f9fc 	bl	801e10c <_calloc_r>
 801bd14:	b160      	cbz	r0, 801bd30 <_Balloc+0x64>
 801bd16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801bd1a:	e00e      	b.n	801bd3a <_Balloc+0x6e>
 801bd1c:	2221      	movs	r2, #33	@ 0x21
 801bd1e:	2104      	movs	r1, #4
 801bd20:	4620      	mov	r0, r4
 801bd22:	f002 f9f3 	bl	801e10c <_calloc_r>
 801bd26:	69e3      	ldr	r3, [r4, #28]
 801bd28:	60f0      	str	r0, [r6, #12]
 801bd2a:	68db      	ldr	r3, [r3, #12]
 801bd2c:	2b00      	cmp	r3, #0
 801bd2e:	d1e4      	bne.n	801bcfa <_Balloc+0x2e>
 801bd30:	2000      	movs	r0, #0
 801bd32:	bd70      	pop	{r4, r5, r6, pc}
 801bd34:	6802      	ldr	r2, [r0, #0]
 801bd36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bd3a:	2300      	movs	r3, #0
 801bd3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801bd40:	e7f7      	b.n	801bd32 <_Balloc+0x66>
 801bd42:	bf00      	nop
 801bd44:	0801f595 	.word	0x0801f595
 801bd48:	0801f615 	.word	0x0801f615

0801bd4c <_Bfree>:
 801bd4c:	b570      	push	{r4, r5, r6, lr}
 801bd4e:	69c6      	ldr	r6, [r0, #28]
 801bd50:	4605      	mov	r5, r0
 801bd52:	460c      	mov	r4, r1
 801bd54:	b976      	cbnz	r6, 801bd74 <_Bfree+0x28>
 801bd56:	2010      	movs	r0, #16
 801bd58:	f7ff ff02 	bl	801bb60 <malloc>
 801bd5c:	4602      	mov	r2, r0
 801bd5e:	61e8      	str	r0, [r5, #28]
 801bd60:	b920      	cbnz	r0, 801bd6c <_Bfree+0x20>
 801bd62:	4b09      	ldr	r3, [pc, #36]	@ (801bd88 <_Bfree+0x3c>)
 801bd64:	4809      	ldr	r0, [pc, #36]	@ (801bd8c <_Bfree+0x40>)
 801bd66:	218f      	movs	r1, #143	@ 0x8f
 801bd68:	f002 f9b2 	bl	801e0d0 <__assert_func>
 801bd6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bd70:	6006      	str	r6, [r0, #0]
 801bd72:	60c6      	str	r6, [r0, #12]
 801bd74:	b13c      	cbz	r4, 801bd86 <_Bfree+0x3a>
 801bd76:	69eb      	ldr	r3, [r5, #28]
 801bd78:	6862      	ldr	r2, [r4, #4]
 801bd7a:	68db      	ldr	r3, [r3, #12]
 801bd7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801bd80:	6021      	str	r1, [r4, #0]
 801bd82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801bd86:	bd70      	pop	{r4, r5, r6, pc}
 801bd88:	0801f595 	.word	0x0801f595
 801bd8c:	0801f615 	.word	0x0801f615

0801bd90 <__multadd>:
 801bd90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd94:	690d      	ldr	r5, [r1, #16]
 801bd96:	4607      	mov	r7, r0
 801bd98:	460c      	mov	r4, r1
 801bd9a:	461e      	mov	r6, r3
 801bd9c:	f101 0c14 	add.w	ip, r1, #20
 801bda0:	2000      	movs	r0, #0
 801bda2:	f8dc 3000 	ldr.w	r3, [ip]
 801bda6:	b299      	uxth	r1, r3
 801bda8:	fb02 6101 	mla	r1, r2, r1, r6
 801bdac:	0c1e      	lsrs	r6, r3, #16
 801bdae:	0c0b      	lsrs	r3, r1, #16
 801bdb0:	fb02 3306 	mla	r3, r2, r6, r3
 801bdb4:	b289      	uxth	r1, r1
 801bdb6:	3001      	adds	r0, #1
 801bdb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801bdbc:	4285      	cmp	r5, r0
 801bdbe:	f84c 1b04 	str.w	r1, [ip], #4
 801bdc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801bdc6:	dcec      	bgt.n	801bda2 <__multadd+0x12>
 801bdc8:	b30e      	cbz	r6, 801be0e <__multadd+0x7e>
 801bdca:	68a3      	ldr	r3, [r4, #8]
 801bdcc:	42ab      	cmp	r3, r5
 801bdce:	dc19      	bgt.n	801be04 <__multadd+0x74>
 801bdd0:	6861      	ldr	r1, [r4, #4]
 801bdd2:	4638      	mov	r0, r7
 801bdd4:	3101      	adds	r1, #1
 801bdd6:	f7ff ff79 	bl	801bccc <_Balloc>
 801bdda:	4680      	mov	r8, r0
 801bddc:	b928      	cbnz	r0, 801bdea <__multadd+0x5a>
 801bdde:	4602      	mov	r2, r0
 801bde0:	4b0c      	ldr	r3, [pc, #48]	@ (801be14 <__multadd+0x84>)
 801bde2:	480d      	ldr	r0, [pc, #52]	@ (801be18 <__multadd+0x88>)
 801bde4:	21ba      	movs	r1, #186	@ 0xba
 801bde6:	f002 f973 	bl	801e0d0 <__assert_func>
 801bdea:	6922      	ldr	r2, [r4, #16]
 801bdec:	3202      	adds	r2, #2
 801bdee:	f104 010c 	add.w	r1, r4, #12
 801bdf2:	0092      	lsls	r2, r2, #2
 801bdf4:	300c      	adds	r0, #12
 801bdf6:	f7ff f86c 	bl	801aed2 <memcpy>
 801bdfa:	4621      	mov	r1, r4
 801bdfc:	4638      	mov	r0, r7
 801bdfe:	f7ff ffa5 	bl	801bd4c <_Bfree>
 801be02:	4644      	mov	r4, r8
 801be04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801be08:	3501      	adds	r5, #1
 801be0a:	615e      	str	r6, [r3, #20]
 801be0c:	6125      	str	r5, [r4, #16]
 801be0e:	4620      	mov	r0, r4
 801be10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be14:	0801f604 	.word	0x0801f604
 801be18:	0801f615 	.word	0x0801f615

0801be1c <__s2b>:
 801be1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801be20:	460c      	mov	r4, r1
 801be22:	4615      	mov	r5, r2
 801be24:	461f      	mov	r7, r3
 801be26:	2209      	movs	r2, #9
 801be28:	3308      	adds	r3, #8
 801be2a:	4606      	mov	r6, r0
 801be2c:	fb93 f3f2 	sdiv	r3, r3, r2
 801be30:	2100      	movs	r1, #0
 801be32:	2201      	movs	r2, #1
 801be34:	429a      	cmp	r2, r3
 801be36:	db09      	blt.n	801be4c <__s2b+0x30>
 801be38:	4630      	mov	r0, r6
 801be3a:	f7ff ff47 	bl	801bccc <_Balloc>
 801be3e:	b940      	cbnz	r0, 801be52 <__s2b+0x36>
 801be40:	4602      	mov	r2, r0
 801be42:	4b19      	ldr	r3, [pc, #100]	@ (801bea8 <__s2b+0x8c>)
 801be44:	4819      	ldr	r0, [pc, #100]	@ (801beac <__s2b+0x90>)
 801be46:	21d3      	movs	r1, #211	@ 0xd3
 801be48:	f002 f942 	bl	801e0d0 <__assert_func>
 801be4c:	0052      	lsls	r2, r2, #1
 801be4e:	3101      	adds	r1, #1
 801be50:	e7f0      	b.n	801be34 <__s2b+0x18>
 801be52:	9b08      	ldr	r3, [sp, #32]
 801be54:	6143      	str	r3, [r0, #20]
 801be56:	2d09      	cmp	r5, #9
 801be58:	f04f 0301 	mov.w	r3, #1
 801be5c:	6103      	str	r3, [r0, #16]
 801be5e:	dd16      	ble.n	801be8e <__s2b+0x72>
 801be60:	f104 0909 	add.w	r9, r4, #9
 801be64:	46c8      	mov	r8, r9
 801be66:	442c      	add	r4, r5
 801be68:	f818 3b01 	ldrb.w	r3, [r8], #1
 801be6c:	4601      	mov	r1, r0
 801be6e:	3b30      	subs	r3, #48	@ 0x30
 801be70:	220a      	movs	r2, #10
 801be72:	4630      	mov	r0, r6
 801be74:	f7ff ff8c 	bl	801bd90 <__multadd>
 801be78:	45a0      	cmp	r8, r4
 801be7a:	d1f5      	bne.n	801be68 <__s2b+0x4c>
 801be7c:	f1a5 0408 	sub.w	r4, r5, #8
 801be80:	444c      	add	r4, r9
 801be82:	1b2d      	subs	r5, r5, r4
 801be84:	1963      	adds	r3, r4, r5
 801be86:	42bb      	cmp	r3, r7
 801be88:	db04      	blt.n	801be94 <__s2b+0x78>
 801be8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801be8e:	340a      	adds	r4, #10
 801be90:	2509      	movs	r5, #9
 801be92:	e7f6      	b.n	801be82 <__s2b+0x66>
 801be94:	f814 3b01 	ldrb.w	r3, [r4], #1
 801be98:	4601      	mov	r1, r0
 801be9a:	3b30      	subs	r3, #48	@ 0x30
 801be9c:	220a      	movs	r2, #10
 801be9e:	4630      	mov	r0, r6
 801bea0:	f7ff ff76 	bl	801bd90 <__multadd>
 801bea4:	e7ee      	b.n	801be84 <__s2b+0x68>
 801bea6:	bf00      	nop
 801bea8:	0801f604 	.word	0x0801f604
 801beac:	0801f615 	.word	0x0801f615

0801beb0 <__hi0bits>:
 801beb0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801beb4:	4603      	mov	r3, r0
 801beb6:	bf36      	itet	cc
 801beb8:	0403      	lslcc	r3, r0, #16
 801beba:	2000      	movcs	r0, #0
 801bebc:	2010      	movcc	r0, #16
 801bebe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801bec2:	bf3c      	itt	cc
 801bec4:	021b      	lslcc	r3, r3, #8
 801bec6:	3008      	addcc	r0, #8
 801bec8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801becc:	bf3c      	itt	cc
 801bece:	011b      	lslcc	r3, r3, #4
 801bed0:	3004      	addcc	r0, #4
 801bed2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801bed6:	bf3c      	itt	cc
 801bed8:	009b      	lslcc	r3, r3, #2
 801beda:	3002      	addcc	r0, #2
 801bedc:	2b00      	cmp	r3, #0
 801bede:	db05      	blt.n	801beec <__hi0bits+0x3c>
 801bee0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801bee4:	f100 0001 	add.w	r0, r0, #1
 801bee8:	bf08      	it	eq
 801beea:	2020      	moveq	r0, #32
 801beec:	4770      	bx	lr

0801beee <__lo0bits>:
 801beee:	6803      	ldr	r3, [r0, #0]
 801bef0:	4602      	mov	r2, r0
 801bef2:	f013 0007 	ands.w	r0, r3, #7
 801bef6:	d00b      	beq.n	801bf10 <__lo0bits+0x22>
 801bef8:	07d9      	lsls	r1, r3, #31
 801befa:	d421      	bmi.n	801bf40 <__lo0bits+0x52>
 801befc:	0798      	lsls	r0, r3, #30
 801befe:	bf49      	itett	mi
 801bf00:	085b      	lsrmi	r3, r3, #1
 801bf02:	089b      	lsrpl	r3, r3, #2
 801bf04:	2001      	movmi	r0, #1
 801bf06:	6013      	strmi	r3, [r2, #0]
 801bf08:	bf5c      	itt	pl
 801bf0a:	6013      	strpl	r3, [r2, #0]
 801bf0c:	2002      	movpl	r0, #2
 801bf0e:	4770      	bx	lr
 801bf10:	b299      	uxth	r1, r3
 801bf12:	b909      	cbnz	r1, 801bf18 <__lo0bits+0x2a>
 801bf14:	0c1b      	lsrs	r3, r3, #16
 801bf16:	2010      	movs	r0, #16
 801bf18:	b2d9      	uxtb	r1, r3
 801bf1a:	b909      	cbnz	r1, 801bf20 <__lo0bits+0x32>
 801bf1c:	3008      	adds	r0, #8
 801bf1e:	0a1b      	lsrs	r3, r3, #8
 801bf20:	0719      	lsls	r1, r3, #28
 801bf22:	bf04      	itt	eq
 801bf24:	091b      	lsreq	r3, r3, #4
 801bf26:	3004      	addeq	r0, #4
 801bf28:	0799      	lsls	r1, r3, #30
 801bf2a:	bf04      	itt	eq
 801bf2c:	089b      	lsreq	r3, r3, #2
 801bf2e:	3002      	addeq	r0, #2
 801bf30:	07d9      	lsls	r1, r3, #31
 801bf32:	d403      	bmi.n	801bf3c <__lo0bits+0x4e>
 801bf34:	085b      	lsrs	r3, r3, #1
 801bf36:	f100 0001 	add.w	r0, r0, #1
 801bf3a:	d003      	beq.n	801bf44 <__lo0bits+0x56>
 801bf3c:	6013      	str	r3, [r2, #0]
 801bf3e:	4770      	bx	lr
 801bf40:	2000      	movs	r0, #0
 801bf42:	4770      	bx	lr
 801bf44:	2020      	movs	r0, #32
 801bf46:	4770      	bx	lr

0801bf48 <__i2b>:
 801bf48:	b510      	push	{r4, lr}
 801bf4a:	460c      	mov	r4, r1
 801bf4c:	2101      	movs	r1, #1
 801bf4e:	f7ff febd 	bl	801bccc <_Balloc>
 801bf52:	4602      	mov	r2, r0
 801bf54:	b928      	cbnz	r0, 801bf62 <__i2b+0x1a>
 801bf56:	4b05      	ldr	r3, [pc, #20]	@ (801bf6c <__i2b+0x24>)
 801bf58:	4805      	ldr	r0, [pc, #20]	@ (801bf70 <__i2b+0x28>)
 801bf5a:	f240 1145 	movw	r1, #325	@ 0x145
 801bf5e:	f002 f8b7 	bl	801e0d0 <__assert_func>
 801bf62:	2301      	movs	r3, #1
 801bf64:	6144      	str	r4, [r0, #20]
 801bf66:	6103      	str	r3, [r0, #16]
 801bf68:	bd10      	pop	{r4, pc}
 801bf6a:	bf00      	nop
 801bf6c:	0801f604 	.word	0x0801f604
 801bf70:	0801f615 	.word	0x0801f615

0801bf74 <__multiply>:
 801bf74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf78:	4617      	mov	r7, r2
 801bf7a:	690a      	ldr	r2, [r1, #16]
 801bf7c:	693b      	ldr	r3, [r7, #16]
 801bf7e:	429a      	cmp	r2, r3
 801bf80:	bfa8      	it	ge
 801bf82:	463b      	movge	r3, r7
 801bf84:	4689      	mov	r9, r1
 801bf86:	bfa4      	itt	ge
 801bf88:	460f      	movge	r7, r1
 801bf8a:	4699      	movge	r9, r3
 801bf8c:	693d      	ldr	r5, [r7, #16]
 801bf8e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801bf92:	68bb      	ldr	r3, [r7, #8]
 801bf94:	6879      	ldr	r1, [r7, #4]
 801bf96:	eb05 060a 	add.w	r6, r5, sl
 801bf9a:	42b3      	cmp	r3, r6
 801bf9c:	b085      	sub	sp, #20
 801bf9e:	bfb8      	it	lt
 801bfa0:	3101      	addlt	r1, #1
 801bfa2:	f7ff fe93 	bl	801bccc <_Balloc>
 801bfa6:	b930      	cbnz	r0, 801bfb6 <__multiply+0x42>
 801bfa8:	4602      	mov	r2, r0
 801bfaa:	4b41      	ldr	r3, [pc, #260]	@ (801c0b0 <__multiply+0x13c>)
 801bfac:	4841      	ldr	r0, [pc, #260]	@ (801c0b4 <__multiply+0x140>)
 801bfae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801bfb2:	f002 f88d 	bl	801e0d0 <__assert_func>
 801bfb6:	f100 0414 	add.w	r4, r0, #20
 801bfba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801bfbe:	4623      	mov	r3, r4
 801bfc0:	2200      	movs	r2, #0
 801bfc2:	4573      	cmp	r3, lr
 801bfc4:	d320      	bcc.n	801c008 <__multiply+0x94>
 801bfc6:	f107 0814 	add.w	r8, r7, #20
 801bfca:	f109 0114 	add.w	r1, r9, #20
 801bfce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801bfd2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801bfd6:	9302      	str	r3, [sp, #8]
 801bfd8:	1beb      	subs	r3, r5, r7
 801bfda:	3b15      	subs	r3, #21
 801bfdc:	f023 0303 	bic.w	r3, r3, #3
 801bfe0:	3304      	adds	r3, #4
 801bfe2:	3715      	adds	r7, #21
 801bfe4:	42bd      	cmp	r5, r7
 801bfe6:	bf38      	it	cc
 801bfe8:	2304      	movcc	r3, #4
 801bfea:	9301      	str	r3, [sp, #4]
 801bfec:	9b02      	ldr	r3, [sp, #8]
 801bfee:	9103      	str	r1, [sp, #12]
 801bff0:	428b      	cmp	r3, r1
 801bff2:	d80c      	bhi.n	801c00e <__multiply+0x9a>
 801bff4:	2e00      	cmp	r6, #0
 801bff6:	dd03      	ble.n	801c000 <__multiply+0x8c>
 801bff8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801bffc:	2b00      	cmp	r3, #0
 801bffe:	d055      	beq.n	801c0ac <__multiply+0x138>
 801c000:	6106      	str	r6, [r0, #16]
 801c002:	b005      	add	sp, #20
 801c004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c008:	f843 2b04 	str.w	r2, [r3], #4
 801c00c:	e7d9      	b.n	801bfc2 <__multiply+0x4e>
 801c00e:	f8b1 a000 	ldrh.w	sl, [r1]
 801c012:	f1ba 0f00 	cmp.w	sl, #0
 801c016:	d01f      	beq.n	801c058 <__multiply+0xe4>
 801c018:	46c4      	mov	ip, r8
 801c01a:	46a1      	mov	r9, r4
 801c01c:	2700      	movs	r7, #0
 801c01e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801c022:	f8d9 3000 	ldr.w	r3, [r9]
 801c026:	fa1f fb82 	uxth.w	fp, r2
 801c02a:	b29b      	uxth	r3, r3
 801c02c:	fb0a 330b 	mla	r3, sl, fp, r3
 801c030:	443b      	add	r3, r7
 801c032:	f8d9 7000 	ldr.w	r7, [r9]
 801c036:	0c12      	lsrs	r2, r2, #16
 801c038:	0c3f      	lsrs	r7, r7, #16
 801c03a:	fb0a 7202 	mla	r2, sl, r2, r7
 801c03e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801c042:	b29b      	uxth	r3, r3
 801c044:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c048:	4565      	cmp	r5, ip
 801c04a:	f849 3b04 	str.w	r3, [r9], #4
 801c04e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801c052:	d8e4      	bhi.n	801c01e <__multiply+0xaa>
 801c054:	9b01      	ldr	r3, [sp, #4]
 801c056:	50e7      	str	r7, [r4, r3]
 801c058:	9b03      	ldr	r3, [sp, #12]
 801c05a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801c05e:	3104      	adds	r1, #4
 801c060:	f1b9 0f00 	cmp.w	r9, #0
 801c064:	d020      	beq.n	801c0a8 <__multiply+0x134>
 801c066:	6823      	ldr	r3, [r4, #0]
 801c068:	4647      	mov	r7, r8
 801c06a:	46a4      	mov	ip, r4
 801c06c:	f04f 0a00 	mov.w	sl, #0
 801c070:	f8b7 b000 	ldrh.w	fp, [r7]
 801c074:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801c078:	fb09 220b 	mla	r2, r9, fp, r2
 801c07c:	4452      	add	r2, sl
 801c07e:	b29b      	uxth	r3, r3
 801c080:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c084:	f84c 3b04 	str.w	r3, [ip], #4
 801c088:	f857 3b04 	ldr.w	r3, [r7], #4
 801c08c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c090:	f8bc 3000 	ldrh.w	r3, [ip]
 801c094:	fb09 330a 	mla	r3, r9, sl, r3
 801c098:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801c09c:	42bd      	cmp	r5, r7
 801c09e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c0a2:	d8e5      	bhi.n	801c070 <__multiply+0xfc>
 801c0a4:	9a01      	ldr	r2, [sp, #4]
 801c0a6:	50a3      	str	r3, [r4, r2]
 801c0a8:	3404      	adds	r4, #4
 801c0aa:	e79f      	b.n	801bfec <__multiply+0x78>
 801c0ac:	3e01      	subs	r6, #1
 801c0ae:	e7a1      	b.n	801bff4 <__multiply+0x80>
 801c0b0:	0801f604 	.word	0x0801f604
 801c0b4:	0801f615 	.word	0x0801f615

0801c0b8 <__pow5mult>:
 801c0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c0bc:	4615      	mov	r5, r2
 801c0be:	f012 0203 	ands.w	r2, r2, #3
 801c0c2:	4607      	mov	r7, r0
 801c0c4:	460e      	mov	r6, r1
 801c0c6:	d007      	beq.n	801c0d8 <__pow5mult+0x20>
 801c0c8:	4c25      	ldr	r4, [pc, #148]	@ (801c160 <__pow5mult+0xa8>)
 801c0ca:	3a01      	subs	r2, #1
 801c0cc:	2300      	movs	r3, #0
 801c0ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c0d2:	f7ff fe5d 	bl	801bd90 <__multadd>
 801c0d6:	4606      	mov	r6, r0
 801c0d8:	10ad      	asrs	r5, r5, #2
 801c0da:	d03d      	beq.n	801c158 <__pow5mult+0xa0>
 801c0dc:	69fc      	ldr	r4, [r7, #28]
 801c0de:	b97c      	cbnz	r4, 801c100 <__pow5mult+0x48>
 801c0e0:	2010      	movs	r0, #16
 801c0e2:	f7ff fd3d 	bl	801bb60 <malloc>
 801c0e6:	4602      	mov	r2, r0
 801c0e8:	61f8      	str	r0, [r7, #28]
 801c0ea:	b928      	cbnz	r0, 801c0f8 <__pow5mult+0x40>
 801c0ec:	4b1d      	ldr	r3, [pc, #116]	@ (801c164 <__pow5mult+0xac>)
 801c0ee:	481e      	ldr	r0, [pc, #120]	@ (801c168 <__pow5mult+0xb0>)
 801c0f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801c0f4:	f001 ffec 	bl	801e0d0 <__assert_func>
 801c0f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c0fc:	6004      	str	r4, [r0, #0]
 801c0fe:	60c4      	str	r4, [r0, #12]
 801c100:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801c104:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c108:	b94c      	cbnz	r4, 801c11e <__pow5mult+0x66>
 801c10a:	f240 2171 	movw	r1, #625	@ 0x271
 801c10e:	4638      	mov	r0, r7
 801c110:	f7ff ff1a 	bl	801bf48 <__i2b>
 801c114:	2300      	movs	r3, #0
 801c116:	f8c8 0008 	str.w	r0, [r8, #8]
 801c11a:	4604      	mov	r4, r0
 801c11c:	6003      	str	r3, [r0, #0]
 801c11e:	f04f 0900 	mov.w	r9, #0
 801c122:	07eb      	lsls	r3, r5, #31
 801c124:	d50a      	bpl.n	801c13c <__pow5mult+0x84>
 801c126:	4631      	mov	r1, r6
 801c128:	4622      	mov	r2, r4
 801c12a:	4638      	mov	r0, r7
 801c12c:	f7ff ff22 	bl	801bf74 <__multiply>
 801c130:	4631      	mov	r1, r6
 801c132:	4680      	mov	r8, r0
 801c134:	4638      	mov	r0, r7
 801c136:	f7ff fe09 	bl	801bd4c <_Bfree>
 801c13a:	4646      	mov	r6, r8
 801c13c:	106d      	asrs	r5, r5, #1
 801c13e:	d00b      	beq.n	801c158 <__pow5mult+0xa0>
 801c140:	6820      	ldr	r0, [r4, #0]
 801c142:	b938      	cbnz	r0, 801c154 <__pow5mult+0x9c>
 801c144:	4622      	mov	r2, r4
 801c146:	4621      	mov	r1, r4
 801c148:	4638      	mov	r0, r7
 801c14a:	f7ff ff13 	bl	801bf74 <__multiply>
 801c14e:	6020      	str	r0, [r4, #0]
 801c150:	f8c0 9000 	str.w	r9, [r0]
 801c154:	4604      	mov	r4, r0
 801c156:	e7e4      	b.n	801c122 <__pow5mult+0x6a>
 801c158:	4630      	mov	r0, r6
 801c15a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c15e:	bf00      	nop
 801c160:	0801f740 	.word	0x0801f740
 801c164:	0801f595 	.word	0x0801f595
 801c168:	0801f615 	.word	0x0801f615

0801c16c <__lshift>:
 801c16c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c170:	460c      	mov	r4, r1
 801c172:	6849      	ldr	r1, [r1, #4]
 801c174:	6923      	ldr	r3, [r4, #16]
 801c176:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c17a:	68a3      	ldr	r3, [r4, #8]
 801c17c:	4607      	mov	r7, r0
 801c17e:	4691      	mov	r9, r2
 801c180:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c184:	f108 0601 	add.w	r6, r8, #1
 801c188:	42b3      	cmp	r3, r6
 801c18a:	db0b      	blt.n	801c1a4 <__lshift+0x38>
 801c18c:	4638      	mov	r0, r7
 801c18e:	f7ff fd9d 	bl	801bccc <_Balloc>
 801c192:	4605      	mov	r5, r0
 801c194:	b948      	cbnz	r0, 801c1aa <__lshift+0x3e>
 801c196:	4602      	mov	r2, r0
 801c198:	4b28      	ldr	r3, [pc, #160]	@ (801c23c <__lshift+0xd0>)
 801c19a:	4829      	ldr	r0, [pc, #164]	@ (801c240 <__lshift+0xd4>)
 801c19c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801c1a0:	f001 ff96 	bl	801e0d0 <__assert_func>
 801c1a4:	3101      	adds	r1, #1
 801c1a6:	005b      	lsls	r3, r3, #1
 801c1a8:	e7ee      	b.n	801c188 <__lshift+0x1c>
 801c1aa:	2300      	movs	r3, #0
 801c1ac:	f100 0114 	add.w	r1, r0, #20
 801c1b0:	f100 0210 	add.w	r2, r0, #16
 801c1b4:	4618      	mov	r0, r3
 801c1b6:	4553      	cmp	r3, sl
 801c1b8:	db33      	blt.n	801c222 <__lshift+0xb6>
 801c1ba:	6920      	ldr	r0, [r4, #16]
 801c1bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c1c0:	f104 0314 	add.w	r3, r4, #20
 801c1c4:	f019 091f 	ands.w	r9, r9, #31
 801c1c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c1cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c1d0:	d02b      	beq.n	801c22a <__lshift+0xbe>
 801c1d2:	f1c9 0e20 	rsb	lr, r9, #32
 801c1d6:	468a      	mov	sl, r1
 801c1d8:	2200      	movs	r2, #0
 801c1da:	6818      	ldr	r0, [r3, #0]
 801c1dc:	fa00 f009 	lsl.w	r0, r0, r9
 801c1e0:	4310      	orrs	r0, r2
 801c1e2:	f84a 0b04 	str.w	r0, [sl], #4
 801c1e6:	f853 2b04 	ldr.w	r2, [r3], #4
 801c1ea:	459c      	cmp	ip, r3
 801c1ec:	fa22 f20e 	lsr.w	r2, r2, lr
 801c1f0:	d8f3      	bhi.n	801c1da <__lshift+0x6e>
 801c1f2:	ebac 0304 	sub.w	r3, ip, r4
 801c1f6:	3b15      	subs	r3, #21
 801c1f8:	f023 0303 	bic.w	r3, r3, #3
 801c1fc:	3304      	adds	r3, #4
 801c1fe:	f104 0015 	add.w	r0, r4, #21
 801c202:	4560      	cmp	r0, ip
 801c204:	bf88      	it	hi
 801c206:	2304      	movhi	r3, #4
 801c208:	50ca      	str	r2, [r1, r3]
 801c20a:	b10a      	cbz	r2, 801c210 <__lshift+0xa4>
 801c20c:	f108 0602 	add.w	r6, r8, #2
 801c210:	3e01      	subs	r6, #1
 801c212:	4638      	mov	r0, r7
 801c214:	612e      	str	r6, [r5, #16]
 801c216:	4621      	mov	r1, r4
 801c218:	f7ff fd98 	bl	801bd4c <_Bfree>
 801c21c:	4628      	mov	r0, r5
 801c21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c222:	f842 0f04 	str.w	r0, [r2, #4]!
 801c226:	3301      	adds	r3, #1
 801c228:	e7c5      	b.n	801c1b6 <__lshift+0x4a>
 801c22a:	3904      	subs	r1, #4
 801c22c:	f853 2b04 	ldr.w	r2, [r3], #4
 801c230:	f841 2f04 	str.w	r2, [r1, #4]!
 801c234:	459c      	cmp	ip, r3
 801c236:	d8f9      	bhi.n	801c22c <__lshift+0xc0>
 801c238:	e7ea      	b.n	801c210 <__lshift+0xa4>
 801c23a:	bf00      	nop
 801c23c:	0801f604 	.word	0x0801f604
 801c240:	0801f615 	.word	0x0801f615

0801c244 <__mcmp>:
 801c244:	690a      	ldr	r2, [r1, #16]
 801c246:	4603      	mov	r3, r0
 801c248:	6900      	ldr	r0, [r0, #16]
 801c24a:	1a80      	subs	r0, r0, r2
 801c24c:	b530      	push	{r4, r5, lr}
 801c24e:	d10e      	bne.n	801c26e <__mcmp+0x2a>
 801c250:	3314      	adds	r3, #20
 801c252:	3114      	adds	r1, #20
 801c254:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801c258:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801c25c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801c260:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801c264:	4295      	cmp	r5, r2
 801c266:	d003      	beq.n	801c270 <__mcmp+0x2c>
 801c268:	d205      	bcs.n	801c276 <__mcmp+0x32>
 801c26a:	f04f 30ff 	mov.w	r0, #4294967295
 801c26e:	bd30      	pop	{r4, r5, pc}
 801c270:	42a3      	cmp	r3, r4
 801c272:	d3f3      	bcc.n	801c25c <__mcmp+0x18>
 801c274:	e7fb      	b.n	801c26e <__mcmp+0x2a>
 801c276:	2001      	movs	r0, #1
 801c278:	e7f9      	b.n	801c26e <__mcmp+0x2a>
	...

0801c27c <__mdiff>:
 801c27c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c280:	4689      	mov	r9, r1
 801c282:	4606      	mov	r6, r0
 801c284:	4611      	mov	r1, r2
 801c286:	4648      	mov	r0, r9
 801c288:	4614      	mov	r4, r2
 801c28a:	f7ff ffdb 	bl	801c244 <__mcmp>
 801c28e:	1e05      	subs	r5, r0, #0
 801c290:	d112      	bne.n	801c2b8 <__mdiff+0x3c>
 801c292:	4629      	mov	r1, r5
 801c294:	4630      	mov	r0, r6
 801c296:	f7ff fd19 	bl	801bccc <_Balloc>
 801c29a:	4602      	mov	r2, r0
 801c29c:	b928      	cbnz	r0, 801c2aa <__mdiff+0x2e>
 801c29e:	4b3f      	ldr	r3, [pc, #252]	@ (801c39c <__mdiff+0x120>)
 801c2a0:	f240 2137 	movw	r1, #567	@ 0x237
 801c2a4:	483e      	ldr	r0, [pc, #248]	@ (801c3a0 <__mdiff+0x124>)
 801c2a6:	f001 ff13 	bl	801e0d0 <__assert_func>
 801c2aa:	2301      	movs	r3, #1
 801c2ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c2b0:	4610      	mov	r0, r2
 801c2b2:	b003      	add	sp, #12
 801c2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2b8:	bfbc      	itt	lt
 801c2ba:	464b      	movlt	r3, r9
 801c2bc:	46a1      	movlt	r9, r4
 801c2be:	4630      	mov	r0, r6
 801c2c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801c2c4:	bfba      	itte	lt
 801c2c6:	461c      	movlt	r4, r3
 801c2c8:	2501      	movlt	r5, #1
 801c2ca:	2500      	movge	r5, #0
 801c2cc:	f7ff fcfe 	bl	801bccc <_Balloc>
 801c2d0:	4602      	mov	r2, r0
 801c2d2:	b918      	cbnz	r0, 801c2dc <__mdiff+0x60>
 801c2d4:	4b31      	ldr	r3, [pc, #196]	@ (801c39c <__mdiff+0x120>)
 801c2d6:	f240 2145 	movw	r1, #581	@ 0x245
 801c2da:	e7e3      	b.n	801c2a4 <__mdiff+0x28>
 801c2dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801c2e0:	6926      	ldr	r6, [r4, #16]
 801c2e2:	60c5      	str	r5, [r0, #12]
 801c2e4:	f109 0310 	add.w	r3, r9, #16
 801c2e8:	f109 0514 	add.w	r5, r9, #20
 801c2ec:	f104 0e14 	add.w	lr, r4, #20
 801c2f0:	f100 0b14 	add.w	fp, r0, #20
 801c2f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801c2f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801c2fc:	9301      	str	r3, [sp, #4]
 801c2fe:	46d9      	mov	r9, fp
 801c300:	f04f 0c00 	mov.w	ip, #0
 801c304:	9b01      	ldr	r3, [sp, #4]
 801c306:	f85e 0b04 	ldr.w	r0, [lr], #4
 801c30a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801c30e:	9301      	str	r3, [sp, #4]
 801c310:	fa1f f38a 	uxth.w	r3, sl
 801c314:	4619      	mov	r1, r3
 801c316:	b283      	uxth	r3, r0
 801c318:	1acb      	subs	r3, r1, r3
 801c31a:	0c00      	lsrs	r0, r0, #16
 801c31c:	4463      	add	r3, ip
 801c31e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801c322:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801c326:	b29b      	uxth	r3, r3
 801c328:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801c32c:	4576      	cmp	r6, lr
 801c32e:	f849 3b04 	str.w	r3, [r9], #4
 801c332:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c336:	d8e5      	bhi.n	801c304 <__mdiff+0x88>
 801c338:	1b33      	subs	r3, r6, r4
 801c33a:	3b15      	subs	r3, #21
 801c33c:	f023 0303 	bic.w	r3, r3, #3
 801c340:	3415      	adds	r4, #21
 801c342:	3304      	adds	r3, #4
 801c344:	42a6      	cmp	r6, r4
 801c346:	bf38      	it	cc
 801c348:	2304      	movcc	r3, #4
 801c34a:	441d      	add	r5, r3
 801c34c:	445b      	add	r3, fp
 801c34e:	461e      	mov	r6, r3
 801c350:	462c      	mov	r4, r5
 801c352:	4544      	cmp	r4, r8
 801c354:	d30e      	bcc.n	801c374 <__mdiff+0xf8>
 801c356:	f108 0103 	add.w	r1, r8, #3
 801c35a:	1b49      	subs	r1, r1, r5
 801c35c:	f021 0103 	bic.w	r1, r1, #3
 801c360:	3d03      	subs	r5, #3
 801c362:	45a8      	cmp	r8, r5
 801c364:	bf38      	it	cc
 801c366:	2100      	movcc	r1, #0
 801c368:	440b      	add	r3, r1
 801c36a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c36e:	b191      	cbz	r1, 801c396 <__mdiff+0x11a>
 801c370:	6117      	str	r7, [r2, #16]
 801c372:	e79d      	b.n	801c2b0 <__mdiff+0x34>
 801c374:	f854 1b04 	ldr.w	r1, [r4], #4
 801c378:	46e6      	mov	lr, ip
 801c37a:	0c08      	lsrs	r0, r1, #16
 801c37c:	fa1c fc81 	uxtah	ip, ip, r1
 801c380:	4471      	add	r1, lr
 801c382:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801c386:	b289      	uxth	r1, r1
 801c388:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801c38c:	f846 1b04 	str.w	r1, [r6], #4
 801c390:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c394:	e7dd      	b.n	801c352 <__mdiff+0xd6>
 801c396:	3f01      	subs	r7, #1
 801c398:	e7e7      	b.n	801c36a <__mdiff+0xee>
 801c39a:	bf00      	nop
 801c39c:	0801f604 	.word	0x0801f604
 801c3a0:	0801f615 	.word	0x0801f615

0801c3a4 <__ulp>:
 801c3a4:	b082      	sub	sp, #8
 801c3a6:	ed8d 0b00 	vstr	d0, [sp]
 801c3aa:	9a01      	ldr	r2, [sp, #4]
 801c3ac:	4b0f      	ldr	r3, [pc, #60]	@ (801c3ec <__ulp+0x48>)
 801c3ae:	4013      	ands	r3, r2
 801c3b0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801c3b4:	2b00      	cmp	r3, #0
 801c3b6:	dc08      	bgt.n	801c3ca <__ulp+0x26>
 801c3b8:	425b      	negs	r3, r3
 801c3ba:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801c3be:	ea4f 5223 	mov.w	r2, r3, asr #20
 801c3c2:	da04      	bge.n	801c3ce <__ulp+0x2a>
 801c3c4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801c3c8:	4113      	asrs	r3, r2
 801c3ca:	2200      	movs	r2, #0
 801c3cc:	e008      	b.n	801c3e0 <__ulp+0x3c>
 801c3ce:	f1a2 0314 	sub.w	r3, r2, #20
 801c3d2:	2b1e      	cmp	r3, #30
 801c3d4:	bfda      	itte	le
 801c3d6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801c3da:	40da      	lsrle	r2, r3
 801c3dc:	2201      	movgt	r2, #1
 801c3de:	2300      	movs	r3, #0
 801c3e0:	4619      	mov	r1, r3
 801c3e2:	4610      	mov	r0, r2
 801c3e4:	ec41 0b10 	vmov	d0, r0, r1
 801c3e8:	b002      	add	sp, #8
 801c3ea:	4770      	bx	lr
 801c3ec:	7ff00000 	.word	0x7ff00000

0801c3f0 <__b2d>:
 801c3f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c3f4:	6906      	ldr	r6, [r0, #16]
 801c3f6:	f100 0814 	add.w	r8, r0, #20
 801c3fa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801c3fe:	1f37      	subs	r7, r6, #4
 801c400:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801c404:	4610      	mov	r0, r2
 801c406:	f7ff fd53 	bl	801beb0 <__hi0bits>
 801c40a:	f1c0 0320 	rsb	r3, r0, #32
 801c40e:	280a      	cmp	r0, #10
 801c410:	600b      	str	r3, [r1, #0]
 801c412:	491b      	ldr	r1, [pc, #108]	@ (801c480 <__b2d+0x90>)
 801c414:	dc15      	bgt.n	801c442 <__b2d+0x52>
 801c416:	f1c0 0c0b 	rsb	ip, r0, #11
 801c41a:	fa22 f30c 	lsr.w	r3, r2, ip
 801c41e:	45b8      	cmp	r8, r7
 801c420:	ea43 0501 	orr.w	r5, r3, r1
 801c424:	bf34      	ite	cc
 801c426:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c42a:	2300      	movcs	r3, #0
 801c42c:	3015      	adds	r0, #21
 801c42e:	fa02 f000 	lsl.w	r0, r2, r0
 801c432:	fa23 f30c 	lsr.w	r3, r3, ip
 801c436:	4303      	orrs	r3, r0
 801c438:	461c      	mov	r4, r3
 801c43a:	ec45 4b10 	vmov	d0, r4, r5
 801c43e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c442:	45b8      	cmp	r8, r7
 801c444:	bf3a      	itte	cc
 801c446:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c44a:	f1a6 0708 	subcc.w	r7, r6, #8
 801c44e:	2300      	movcs	r3, #0
 801c450:	380b      	subs	r0, #11
 801c452:	d012      	beq.n	801c47a <__b2d+0x8a>
 801c454:	f1c0 0120 	rsb	r1, r0, #32
 801c458:	fa23 f401 	lsr.w	r4, r3, r1
 801c45c:	4082      	lsls	r2, r0
 801c45e:	4322      	orrs	r2, r4
 801c460:	4547      	cmp	r7, r8
 801c462:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801c466:	bf8c      	ite	hi
 801c468:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801c46c:	2200      	movls	r2, #0
 801c46e:	4083      	lsls	r3, r0
 801c470:	40ca      	lsrs	r2, r1
 801c472:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801c476:	4313      	orrs	r3, r2
 801c478:	e7de      	b.n	801c438 <__b2d+0x48>
 801c47a:	ea42 0501 	orr.w	r5, r2, r1
 801c47e:	e7db      	b.n	801c438 <__b2d+0x48>
 801c480:	3ff00000 	.word	0x3ff00000

0801c484 <__d2b>:
 801c484:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c488:	460f      	mov	r7, r1
 801c48a:	2101      	movs	r1, #1
 801c48c:	ec59 8b10 	vmov	r8, r9, d0
 801c490:	4616      	mov	r6, r2
 801c492:	f7ff fc1b 	bl	801bccc <_Balloc>
 801c496:	4604      	mov	r4, r0
 801c498:	b930      	cbnz	r0, 801c4a8 <__d2b+0x24>
 801c49a:	4602      	mov	r2, r0
 801c49c:	4b23      	ldr	r3, [pc, #140]	@ (801c52c <__d2b+0xa8>)
 801c49e:	4824      	ldr	r0, [pc, #144]	@ (801c530 <__d2b+0xac>)
 801c4a0:	f240 310f 	movw	r1, #783	@ 0x30f
 801c4a4:	f001 fe14 	bl	801e0d0 <__assert_func>
 801c4a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801c4ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c4b0:	b10d      	cbz	r5, 801c4b6 <__d2b+0x32>
 801c4b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801c4b6:	9301      	str	r3, [sp, #4]
 801c4b8:	f1b8 0300 	subs.w	r3, r8, #0
 801c4bc:	d023      	beq.n	801c506 <__d2b+0x82>
 801c4be:	4668      	mov	r0, sp
 801c4c0:	9300      	str	r3, [sp, #0]
 801c4c2:	f7ff fd14 	bl	801beee <__lo0bits>
 801c4c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 801c4ca:	b1d0      	cbz	r0, 801c502 <__d2b+0x7e>
 801c4cc:	f1c0 0320 	rsb	r3, r0, #32
 801c4d0:	fa02 f303 	lsl.w	r3, r2, r3
 801c4d4:	430b      	orrs	r3, r1
 801c4d6:	40c2      	lsrs	r2, r0
 801c4d8:	6163      	str	r3, [r4, #20]
 801c4da:	9201      	str	r2, [sp, #4]
 801c4dc:	9b01      	ldr	r3, [sp, #4]
 801c4de:	61a3      	str	r3, [r4, #24]
 801c4e0:	2b00      	cmp	r3, #0
 801c4e2:	bf0c      	ite	eq
 801c4e4:	2201      	moveq	r2, #1
 801c4e6:	2202      	movne	r2, #2
 801c4e8:	6122      	str	r2, [r4, #16]
 801c4ea:	b1a5      	cbz	r5, 801c516 <__d2b+0x92>
 801c4ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801c4f0:	4405      	add	r5, r0
 801c4f2:	603d      	str	r5, [r7, #0]
 801c4f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801c4f8:	6030      	str	r0, [r6, #0]
 801c4fa:	4620      	mov	r0, r4
 801c4fc:	b003      	add	sp, #12
 801c4fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c502:	6161      	str	r1, [r4, #20]
 801c504:	e7ea      	b.n	801c4dc <__d2b+0x58>
 801c506:	a801      	add	r0, sp, #4
 801c508:	f7ff fcf1 	bl	801beee <__lo0bits>
 801c50c:	9b01      	ldr	r3, [sp, #4]
 801c50e:	6163      	str	r3, [r4, #20]
 801c510:	3020      	adds	r0, #32
 801c512:	2201      	movs	r2, #1
 801c514:	e7e8      	b.n	801c4e8 <__d2b+0x64>
 801c516:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c51a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801c51e:	6038      	str	r0, [r7, #0]
 801c520:	6918      	ldr	r0, [r3, #16]
 801c522:	f7ff fcc5 	bl	801beb0 <__hi0bits>
 801c526:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c52a:	e7e5      	b.n	801c4f8 <__d2b+0x74>
 801c52c:	0801f604 	.word	0x0801f604
 801c530:	0801f615 	.word	0x0801f615

0801c534 <__ratio>:
 801c534:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c538:	4688      	mov	r8, r1
 801c53a:	4669      	mov	r1, sp
 801c53c:	4681      	mov	r9, r0
 801c53e:	f7ff ff57 	bl	801c3f0 <__b2d>
 801c542:	a901      	add	r1, sp, #4
 801c544:	4640      	mov	r0, r8
 801c546:	ec55 4b10 	vmov	r4, r5, d0
 801c54a:	f7ff ff51 	bl	801c3f0 <__b2d>
 801c54e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801c552:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801c556:	1ad2      	subs	r2, r2, r3
 801c558:	e9dd 3100 	ldrd	r3, r1, [sp]
 801c55c:	1a5b      	subs	r3, r3, r1
 801c55e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801c562:	ec57 6b10 	vmov	r6, r7, d0
 801c566:	2b00      	cmp	r3, #0
 801c568:	bfd6      	itet	le
 801c56a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801c56e:	462a      	movgt	r2, r5
 801c570:	463a      	movle	r2, r7
 801c572:	46ab      	mov	fp, r5
 801c574:	46a2      	mov	sl, r4
 801c576:	bfce      	itee	gt
 801c578:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801c57c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801c580:	ee00 3a90 	vmovle	s1, r3
 801c584:	ec4b ab17 	vmov	d7, sl, fp
 801c588:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801c58c:	b003      	add	sp, #12
 801c58e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c592 <__copybits>:
 801c592:	3901      	subs	r1, #1
 801c594:	b570      	push	{r4, r5, r6, lr}
 801c596:	1149      	asrs	r1, r1, #5
 801c598:	6914      	ldr	r4, [r2, #16]
 801c59a:	3101      	adds	r1, #1
 801c59c:	f102 0314 	add.w	r3, r2, #20
 801c5a0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801c5a4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801c5a8:	1f05      	subs	r5, r0, #4
 801c5aa:	42a3      	cmp	r3, r4
 801c5ac:	d30c      	bcc.n	801c5c8 <__copybits+0x36>
 801c5ae:	1aa3      	subs	r3, r4, r2
 801c5b0:	3b11      	subs	r3, #17
 801c5b2:	f023 0303 	bic.w	r3, r3, #3
 801c5b6:	3211      	adds	r2, #17
 801c5b8:	42a2      	cmp	r2, r4
 801c5ba:	bf88      	it	hi
 801c5bc:	2300      	movhi	r3, #0
 801c5be:	4418      	add	r0, r3
 801c5c0:	2300      	movs	r3, #0
 801c5c2:	4288      	cmp	r0, r1
 801c5c4:	d305      	bcc.n	801c5d2 <__copybits+0x40>
 801c5c6:	bd70      	pop	{r4, r5, r6, pc}
 801c5c8:	f853 6b04 	ldr.w	r6, [r3], #4
 801c5cc:	f845 6f04 	str.w	r6, [r5, #4]!
 801c5d0:	e7eb      	b.n	801c5aa <__copybits+0x18>
 801c5d2:	f840 3b04 	str.w	r3, [r0], #4
 801c5d6:	e7f4      	b.n	801c5c2 <__copybits+0x30>

0801c5d8 <__any_on>:
 801c5d8:	f100 0214 	add.w	r2, r0, #20
 801c5dc:	6900      	ldr	r0, [r0, #16]
 801c5de:	114b      	asrs	r3, r1, #5
 801c5e0:	4298      	cmp	r0, r3
 801c5e2:	b510      	push	{r4, lr}
 801c5e4:	db11      	blt.n	801c60a <__any_on+0x32>
 801c5e6:	dd0a      	ble.n	801c5fe <__any_on+0x26>
 801c5e8:	f011 011f 	ands.w	r1, r1, #31
 801c5ec:	d007      	beq.n	801c5fe <__any_on+0x26>
 801c5ee:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801c5f2:	fa24 f001 	lsr.w	r0, r4, r1
 801c5f6:	fa00 f101 	lsl.w	r1, r0, r1
 801c5fa:	428c      	cmp	r4, r1
 801c5fc:	d10b      	bne.n	801c616 <__any_on+0x3e>
 801c5fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c602:	4293      	cmp	r3, r2
 801c604:	d803      	bhi.n	801c60e <__any_on+0x36>
 801c606:	2000      	movs	r0, #0
 801c608:	bd10      	pop	{r4, pc}
 801c60a:	4603      	mov	r3, r0
 801c60c:	e7f7      	b.n	801c5fe <__any_on+0x26>
 801c60e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c612:	2900      	cmp	r1, #0
 801c614:	d0f5      	beq.n	801c602 <__any_on+0x2a>
 801c616:	2001      	movs	r0, #1
 801c618:	e7f6      	b.n	801c608 <__any_on+0x30>

0801c61a <sulp>:
 801c61a:	b570      	push	{r4, r5, r6, lr}
 801c61c:	4604      	mov	r4, r0
 801c61e:	460d      	mov	r5, r1
 801c620:	4616      	mov	r6, r2
 801c622:	ec45 4b10 	vmov	d0, r4, r5
 801c626:	f7ff febd 	bl	801c3a4 <__ulp>
 801c62a:	b17e      	cbz	r6, 801c64c <sulp+0x32>
 801c62c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801c630:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801c634:	2b00      	cmp	r3, #0
 801c636:	dd09      	ble.n	801c64c <sulp+0x32>
 801c638:	051b      	lsls	r3, r3, #20
 801c63a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801c63e:	2000      	movs	r0, #0
 801c640:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801c644:	ec41 0b17 	vmov	d7, r0, r1
 801c648:	ee20 0b07 	vmul.f64	d0, d0, d7
 801c64c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801c650 <_strtod_l>:
 801c650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c654:	ed2d 8b0a 	vpush	{d8-d12}
 801c658:	b097      	sub	sp, #92	@ 0x5c
 801c65a:	4688      	mov	r8, r1
 801c65c:	920e      	str	r2, [sp, #56]	@ 0x38
 801c65e:	2200      	movs	r2, #0
 801c660:	9212      	str	r2, [sp, #72]	@ 0x48
 801c662:	9005      	str	r0, [sp, #20]
 801c664:	f04f 0a00 	mov.w	sl, #0
 801c668:	f04f 0b00 	mov.w	fp, #0
 801c66c:	460a      	mov	r2, r1
 801c66e:	9211      	str	r2, [sp, #68]	@ 0x44
 801c670:	7811      	ldrb	r1, [r2, #0]
 801c672:	292b      	cmp	r1, #43	@ 0x2b
 801c674:	d04c      	beq.n	801c710 <_strtod_l+0xc0>
 801c676:	d839      	bhi.n	801c6ec <_strtod_l+0x9c>
 801c678:	290d      	cmp	r1, #13
 801c67a:	d833      	bhi.n	801c6e4 <_strtod_l+0x94>
 801c67c:	2908      	cmp	r1, #8
 801c67e:	d833      	bhi.n	801c6e8 <_strtod_l+0x98>
 801c680:	2900      	cmp	r1, #0
 801c682:	d03c      	beq.n	801c6fe <_strtod_l+0xae>
 801c684:	2200      	movs	r2, #0
 801c686:	9208      	str	r2, [sp, #32]
 801c688:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801c68a:	782a      	ldrb	r2, [r5, #0]
 801c68c:	2a30      	cmp	r2, #48	@ 0x30
 801c68e:	f040 80b7 	bne.w	801c800 <_strtod_l+0x1b0>
 801c692:	786a      	ldrb	r2, [r5, #1]
 801c694:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801c698:	2a58      	cmp	r2, #88	@ 0x58
 801c69a:	d170      	bne.n	801c77e <_strtod_l+0x12e>
 801c69c:	9302      	str	r3, [sp, #8]
 801c69e:	9b08      	ldr	r3, [sp, #32]
 801c6a0:	9301      	str	r3, [sp, #4]
 801c6a2:	ab12      	add	r3, sp, #72	@ 0x48
 801c6a4:	9300      	str	r3, [sp, #0]
 801c6a6:	4a90      	ldr	r2, [pc, #576]	@ (801c8e8 <_strtod_l+0x298>)
 801c6a8:	9805      	ldr	r0, [sp, #20]
 801c6aa:	ab13      	add	r3, sp, #76	@ 0x4c
 801c6ac:	a911      	add	r1, sp, #68	@ 0x44
 801c6ae:	f001 fda9 	bl	801e204 <__gethex>
 801c6b2:	f010 060f 	ands.w	r6, r0, #15
 801c6b6:	4604      	mov	r4, r0
 801c6b8:	d005      	beq.n	801c6c6 <_strtod_l+0x76>
 801c6ba:	2e06      	cmp	r6, #6
 801c6bc:	d12a      	bne.n	801c714 <_strtod_l+0xc4>
 801c6be:	3501      	adds	r5, #1
 801c6c0:	2300      	movs	r3, #0
 801c6c2:	9511      	str	r5, [sp, #68]	@ 0x44
 801c6c4:	9308      	str	r3, [sp, #32]
 801c6c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c6c8:	2b00      	cmp	r3, #0
 801c6ca:	f040 8537 	bne.w	801d13c <_strtod_l+0xaec>
 801c6ce:	9b08      	ldr	r3, [sp, #32]
 801c6d0:	ec4b ab10 	vmov	d0, sl, fp
 801c6d4:	b1cb      	cbz	r3, 801c70a <_strtod_l+0xba>
 801c6d6:	eeb1 0b40 	vneg.f64	d0, d0
 801c6da:	b017      	add	sp, #92	@ 0x5c
 801c6dc:	ecbd 8b0a 	vpop	{d8-d12}
 801c6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c6e4:	2920      	cmp	r1, #32
 801c6e6:	d1cd      	bne.n	801c684 <_strtod_l+0x34>
 801c6e8:	3201      	adds	r2, #1
 801c6ea:	e7c0      	b.n	801c66e <_strtod_l+0x1e>
 801c6ec:	292d      	cmp	r1, #45	@ 0x2d
 801c6ee:	d1c9      	bne.n	801c684 <_strtod_l+0x34>
 801c6f0:	2101      	movs	r1, #1
 801c6f2:	9108      	str	r1, [sp, #32]
 801c6f4:	1c51      	adds	r1, r2, #1
 801c6f6:	9111      	str	r1, [sp, #68]	@ 0x44
 801c6f8:	7852      	ldrb	r2, [r2, #1]
 801c6fa:	2a00      	cmp	r2, #0
 801c6fc:	d1c4      	bne.n	801c688 <_strtod_l+0x38>
 801c6fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c700:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801c704:	2b00      	cmp	r3, #0
 801c706:	f040 8517 	bne.w	801d138 <_strtod_l+0xae8>
 801c70a:	ec4b ab10 	vmov	d0, sl, fp
 801c70e:	e7e4      	b.n	801c6da <_strtod_l+0x8a>
 801c710:	2100      	movs	r1, #0
 801c712:	e7ee      	b.n	801c6f2 <_strtod_l+0xa2>
 801c714:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801c716:	b13a      	cbz	r2, 801c728 <_strtod_l+0xd8>
 801c718:	2135      	movs	r1, #53	@ 0x35
 801c71a:	a814      	add	r0, sp, #80	@ 0x50
 801c71c:	f7ff ff39 	bl	801c592 <__copybits>
 801c720:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801c722:	9805      	ldr	r0, [sp, #20]
 801c724:	f7ff fb12 	bl	801bd4c <_Bfree>
 801c728:	1e73      	subs	r3, r6, #1
 801c72a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801c72c:	2b04      	cmp	r3, #4
 801c72e:	d806      	bhi.n	801c73e <_strtod_l+0xee>
 801c730:	e8df f003 	tbb	[pc, r3]
 801c734:	201d0314 	.word	0x201d0314
 801c738:	14          	.byte	0x14
 801c739:	00          	.byte	0x00
 801c73a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801c73e:	05e3      	lsls	r3, r4, #23
 801c740:	bf48      	it	mi
 801c742:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801c746:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801c74a:	0d1b      	lsrs	r3, r3, #20
 801c74c:	051b      	lsls	r3, r3, #20
 801c74e:	2b00      	cmp	r3, #0
 801c750:	d1b9      	bne.n	801c6c6 <_strtod_l+0x76>
 801c752:	f7fe fb91 	bl	801ae78 <__errno>
 801c756:	2322      	movs	r3, #34	@ 0x22
 801c758:	6003      	str	r3, [r0, #0]
 801c75a:	e7b4      	b.n	801c6c6 <_strtod_l+0x76>
 801c75c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801c760:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801c764:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801c768:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801c76c:	e7e7      	b.n	801c73e <_strtod_l+0xee>
 801c76e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801c8f0 <_strtod_l+0x2a0>
 801c772:	e7e4      	b.n	801c73e <_strtod_l+0xee>
 801c774:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801c778:	f04f 3aff 	mov.w	sl, #4294967295
 801c77c:	e7df      	b.n	801c73e <_strtod_l+0xee>
 801c77e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c780:	1c5a      	adds	r2, r3, #1
 801c782:	9211      	str	r2, [sp, #68]	@ 0x44
 801c784:	785b      	ldrb	r3, [r3, #1]
 801c786:	2b30      	cmp	r3, #48	@ 0x30
 801c788:	d0f9      	beq.n	801c77e <_strtod_l+0x12e>
 801c78a:	2b00      	cmp	r3, #0
 801c78c:	d09b      	beq.n	801c6c6 <_strtod_l+0x76>
 801c78e:	2301      	movs	r3, #1
 801c790:	9307      	str	r3, [sp, #28]
 801c792:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c794:	930a      	str	r3, [sp, #40]	@ 0x28
 801c796:	2300      	movs	r3, #0
 801c798:	9306      	str	r3, [sp, #24]
 801c79a:	4699      	mov	r9, r3
 801c79c:	461d      	mov	r5, r3
 801c79e:	220a      	movs	r2, #10
 801c7a0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801c7a2:	7804      	ldrb	r4, [r0, #0]
 801c7a4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801c7a8:	b2d9      	uxtb	r1, r3
 801c7aa:	2909      	cmp	r1, #9
 801c7ac:	d92a      	bls.n	801c804 <_strtod_l+0x1b4>
 801c7ae:	494f      	ldr	r1, [pc, #316]	@ (801c8ec <_strtod_l+0x29c>)
 801c7b0:	2201      	movs	r2, #1
 801c7b2:	f001 fc40 	bl	801e036 <strncmp>
 801c7b6:	b398      	cbz	r0, 801c820 <_strtod_l+0x1d0>
 801c7b8:	2000      	movs	r0, #0
 801c7ba:	4622      	mov	r2, r4
 801c7bc:	462b      	mov	r3, r5
 801c7be:	4607      	mov	r7, r0
 801c7c0:	4601      	mov	r1, r0
 801c7c2:	2a65      	cmp	r2, #101	@ 0x65
 801c7c4:	d001      	beq.n	801c7ca <_strtod_l+0x17a>
 801c7c6:	2a45      	cmp	r2, #69	@ 0x45
 801c7c8:	d118      	bne.n	801c7fc <_strtod_l+0x1ac>
 801c7ca:	b91b      	cbnz	r3, 801c7d4 <_strtod_l+0x184>
 801c7cc:	9b07      	ldr	r3, [sp, #28]
 801c7ce:	4303      	orrs	r3, r0
 801c7d0:	d095      	beq.n	801c6fe <_strtod_l+0xae>
 801c7d2:	2300      	movs	r3, #0
 801c7d4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801c7d8:	f108 0201 	add.w	r2, r8, #1
 801c7dc:	9211      	str	r2, [sp, #68]	@ 0x44
 801c7de:	f898 2001 	ldrb.w	r2, [r8, #1]
 801c7e2:	2a2b      	cmp	r2, #43	@ 0x2b
 801c7e4:	d074      	beq.n	801c8d0 <_strtod_l+0x280>
 801c7e6:	2a2d      	cmp	r2, #45	@ 0x2d
 801c7e8:	d07a      	beq.n	801c8e0 <_strtod_l+0x290>
 801c7ea:	f04f 0e00 	mov.w	lr, #0
 801c7ee:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801c7f2:	2c09      	cmp	r4, #9
 801c7f4:	f240 8082 	bls.w	801c8fc <_strtod_l+0x2ac>
 801c7f8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801c7fc:	2400      	movs	r4, #0
 801c7fe:	e09d      	b.n	801c93c <_strtod_l+0x2ec>
 801c800:	2300      	movs	r3, #0
 801c802:	e7c5      	b.n	801c790 <_strtod_l+0x140>
 801c804:	2d08      	cmp	r5, #8
 801c806:	bfc8      	it	gt
 801c808:	9906      	ldrgt	r1, [sp, #24]
 801c80a:	f100 0001 	add.w	r0, r0, #1
 801c80e:	bfca      	itet	gt
 801c810:	fb02 3301 	mlagt	r3, r2, r1, r3
 801c814:	fb02 3909 	mlale	r9, r2, r9, r3
 801c818:	9306      	strgt	r3, [sp, #24]
 801c81a:	3501      	adds	r5, #1
 801c81c:	9011      	str	r0, [sp, #68]	@ 0x44
 801c81e:	e7bf      	b.n	801c7a0 <_strtod_l+0x150>
 801c820:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c822:	1c5a      	adds	r2, r3, #1
 801c824:	9211      	str	r2, [sp, #68]	@ 0x44
 801c826:	785a      	ldrb	r2, [r3, #1]
 801c828:	b3bd      	cbz	r5, 801c89a <_strtod_l+0x24a>
 801c82a:	4607      	mov	r7, r0
 801c82c:	462b      	mov	r3, r5
 801c82e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801c832:	2909      	cmp	r1, #9
 801c834:	d912      	bls.n	801c85c <_strtod_l+0x20c>
 801c836:	2101      	movs	r1, #1
 801c838:	e7c3      	b.n	801c7c2 <_strtod_l+0x172>
 801c83a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c83c:	1c5a      	adds	r2, r3, #1
 801c83e:	9211      	str	r2, [sp, #68]	@ 0x44
 801c840:	785a      	ldrb	r2, [r3, #1]
 801c842:	3001      	adds	r0, #1
 801c844:	2a30      	cmp	r2, #48	@ 0x30
 801c846:	d0f8      	beq.n	801c83a <_strtod_l+0x1ea>
 801c848:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801c84c:	2b08      	cmp	r3, #8
 801c84e:	f200 847a 	bhi.w	801d146 <_strtod_l+0xaf6>
 801c852:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c854:	930a      	str	r3, [sp, #40]	@ 0x28
 801c856:	4607      	mov	r7, r0
 801c858:	2000      	movs	r0, #0
 801c85a:	4603      	mov	r3, r0
 801c85c:	3a30      	subs	r2, #48	@ 0x30
 801c85e:	f100 0101 	add.w	r1, r0, #1
 801c862:	d014      	beq.n	801c88e <_strtod_l+0x23e>
 801c864:	440f      	add	r7, r1
 801c866:	469c      	mov	ip, r3
 801c868:	f04f 0e0a 	mov.w	lr, #10
 801c86c:	f10c 0401 	add.w	r4, ip, #1
 801c870:	1ae6      	subs	r6, r4, r3
 801c872:	42b1      	cmp	r1, r6
 801c874:	dc13      	bgt.n	801c89e <_strtod_l+0x24e>
 801c876:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801c87a:	1819      	adds	r1, r3, r0
 801c87c:	2908      	cmp	r1, #8
 801c87e:	f103 0301 	add.w	r3, r3, #1
 801c882:	4403      	add	r3, r0
 801c884:	dc19      	bgt.n	801c8ba <_strtod_l+0x26a>
 801c886:	210a      	movs	r1, #10
 801c888:	fb01 2909 	mla	r9, r1, r9, r2
 801c88c:	2100      	movs	r1, #0
 801c88e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c890:	1c50      	adds	r0, r2, #1
 801c892:	9011      	str	r0, [sp, #68]	@ 0x44
 801c894:	7852      	ldrb	r2, [r2, #1]
 801c896:	4608      	mov	r0, r1
 801c898:	e7c9      	b.n	801c82e <_strtod_l+0x1de>
 801c89a:	4628      	mov	r0, r5
 801c89c:	e7d2      	b.n	801c844 <_strtod_l+0x1f4>
 801c89e:	f1bc 0f08 	cmp.w	ip, #8
 801c8a2:	dc03      	bgt.n	801c8ac <_strtod_l+0x25c>
 801c8a4:	fb0e f909 	mul.w	r9, lr, r9
 801c8a8:	46a4      	mov	ip, r4
 801c8aa:	e7df      	b.n	801c86c <_strtod_l+0x21c>
 801c8ac:	2c10      	cmp	r4, #16
 801c8ae:	bfde      	ittt	le
 801c8b0:	9e06      	ldrle	r6, [sp, #24]
 801c8b2:	fb0e f606 	mulle.w	r6, lr, r6
 801c8b6:	9606      	strle	r6, [sp, #24]
 801c8b8:	e7f6      	b.n	801c8a8 <_strtod_l+0x258>
 801c8ba:	290f      	cmp	r1, #15
 801c8bc:	bfdf      	itttt	le
 801c8be:	9806      	ldrle	r0, [sp, #24]
 801c8c0:	210a      	movle	r1, #10
 801c8c2:	fb01 2200 	mlale	r2, r1, r0, r2
 801c8c6:	9206      	strle	r2, [sp, #24]
 801c8c8:	e7e0      	b.n	801c88c <_strtod_l+0x23c>
 801c8ca:	2700      	movs	r7, #0
 801c8cc:	2101      	movs	r1, #1
 801c8ce:	e77d      	b.n	801c7cc <_strtod_l+0x17c>
 801c8d0:	f04f 0e00 	mov.w	lr, #0
 801c8d4:	f108 0202 	add.w	r2, r8, #2
 801c8d8:	9211      	str	r2, [sp, #68]	@ 0x44
 801c8da:	f898 2002 	ldrb.w	r2, [r8, #2]
 801c8de:	e786      	b.n	801c7ee <_strtod_l+0x19e>
 801c8e0:	f04f 0e01 	mov.w	lr, #1
 801c8e4:	e7f6      	b.n	801c8d4 <_strtod_l+0x284>
 801c8e6:	bf00      	nop
 801c8e8:	0801f854 	.word	0x0801f854
 801c8ec:	0801f66e 	.word	0x0801f66e
 801c8f0:	7ff00000 	.word	0x7ff00000
 801c8f4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c8f6:	1c54      	adds	r4, r2, #1
 801c8f8:	9411      	str	r4, [sp, #68]	@ 0x44
 801c8fa:	7852      	ldrb	r2, [r2, #1]
 801c8fc:	2a30      	cmp	r2, #48	@ 0x30
 801c8fe:	d0f9      	beq.n	801c8f4 <_strtod_l+0x2a4>
 801c900:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801c904:	2c08      	cmp	r4, #8
 801c906:	f63f af79 	bhi.w	801c7fc <_strtod_l+0x1ac>
 801c90a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801c90e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c910:	9209      	str	r2, [sp, #36]	@ 0x24
 801c912:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c914:	1c54      	adds	r4, r2, #1
 801c916:	9411      	str	r4, [sp, #68]	@ 0x44
 801c918:	7852      	ldrb	r2, [r2, #1]
 801c91a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801c91e:	2e09      	cmp	r6, #9
 801c920:	d937      	bls.n	801c992 <_strtod_l+0x342>
 801c922:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801c924:	1ba4      	subs	r4, r4, r6
 801c926:	2c08      	cmp	r4, #8
 801c928:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801c92c:	dc02      	bgt.n	801c934 <_strtod_l+0x2e4>
 801c92e:	4564      	cmp	r4, ip
 801c930:	bfa8      	it	ge
 801c932:	4664      	movge	r4, ip
 801c934:	f1be 0f00 	cmp.w	lr, #0
 801c938:	d000      	beq.n	801c93c <_strtod_l+0x2ec>
 801c93a:	4264      	negs	r4, r4
 801c93c:	2b00      	cmp	r3, #0
 801c93e:	d14d      	bne.n	801c9dc <_strtod_l+0x38c>
 801c940:	9b07      	ldr	r3, [sp, #28]
 801c942:	4318      	orrs	r0, r3
 801c944:	f47f aebf 	bne.w	801c6c6 <_strtod_l+0x76>
 801c948:	2900      	cmp	r1, #0
 801c94a:	f47f aed8 	bne.w	801c6fe <_strtod_l+0xae>
 801c94e:	2a69      	cmp	r2, #105	@ 0x69
 801c950:	d027      	beq.n	801c9a2 <_strtod_l+0x352>
 801c952:	dc24      	bgt.n	801c99e <_strtod_l+0x34e>
 801c954:	2a49      	cmp	r2, #73	@ 0x49
 801c956:	d024      	beq.n	801c9a2 <_strtod_l+0x352>
 801c958:	2a4e      	cmp	r2, #78	@ 0x4e
 801c95a:	f47f aed0 	bne.w	801c6fe <_strtod_l+0xae>
 801c95e:	4997      	ldr	r1, [pc, #604]	@ (801cbbc <_strtod_l+0x56c>)
 801c960:	a811      	add	r0, sp, #68	@ 0x44
 801c962:	f001 fe71 	bl	801e648 <__match>
 801c966:	2800      	cmp	r0, #0
 801c968:	f43f aec9 	beq.w	801c6fe <_strtod_l+0xae>
 801c96c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c96e:	781b      	ldrb	r3, [r3, #0]
 801c970:	2b28      	cmp	r3, #40	@ 0x28
 801c972:	d12d      	bne.n	801c9d0 <_strtod_l+0x380>
 801c974:	4992      	ldr	r1, [pc, #584]	@ (801cbc0 <_strtod_l+0x570>)
 801c976:	aa14      	add	r2, sp, #80	@ 0x50
 801c978:	a811      	add	r0, sp, #68	@ 0x44
 801c97a:	f001 fe79 	bl	801e670 <__hexnan>
 801c97e:	2805      	cmp	r0, #5
 801c980:	d126      	bne.n	801c9d0 <_strtod_l+0x380>
 801c982:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801c984:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801c988:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801c98c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801c990:	e699      	b.n	801c6c6 <_strtod_l+0x76>
 801c992:	240a      	movs	r4, #10
 801c994:	fb04 2c0c 	mla	ip, r4, ip, r2
 801c998:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801c99c:	e7b9      	b.n	801c912 <_strtod_l+0x2c2>
 801c99e:	2a6e      	cmp	r2, #110	@ 0x6e
 801c9a0:	e7db      	b.n	801c95a <_strtod_l+0x30a>
 801c9a2:	4988      	ldr	r1, [pc, #544]	@ (801cbc4 <_strtod_l+0x574>)
 801c9a4:	a811      	add	r0, sp, #68	@ 0x44
 801c9a6:	f001 fe4f 	bl	801e648 <__match>
 801c9aa:	2800      	cmp	r0, #0
 801c9ac:	f43f aea7 	beq.w	801c6fe <_strtod_l+0xae>
 801c9b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c9b2:	4985      	ldr	r1, [pc, #532]	@ (801cbc8 <_strtod_l+0x578>)
 801c9b4:	3b01      	subs	r3, #1
 801c9b6:	a811      	add	r0, sp, #68	@ 0x44
 801c9b8:	9311      	str	r3, [sp, #68]	@ 0x44
 801c9ba:	f001 fe45 	bl	801e648 <__match>
 801c9be:	b910      	cbnz	r0, 801c9c6 <_strtod_l+0x376>
 801c9c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c9c2:	3301      	adds	r3, #1
 801c9c4:	9311      	str	r3, [sp, #68]	@ 0x44
 801c9c6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801cbdc <_strtod_l+0x58c>
 801c9ca:	f04f 0a00 	mov.w	sl, #0
 801c9ce:	e67a      	b.n	801c6c6 <_strtod_l+0x76>
 801c9d0:	487e      	ldr	r0, [pc, #504]	@ (801cbcc <_strtod_l+0x57c>)
 801c9d2:	f001 fb75 	bl	801e0c0 <nan>
 801c9d6:	ec5b ab10 	vmov	sl, fp, d0
 801c9da:	e674      	b.n	801c6c6 <_strtod_l+0x76>
 801c9dc:	ee07 9a90 	vmov	s15, r9
 801c9e0:	1be2      	subs	r2, r4, r7
 801c9e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c9e6:	2d00      	cmp	r5, #0
 801c9e8:	bf08      	it	eq
 801c9ea:	461d      	moveq	r5, r3
 801c9ec:	2b10      	cmp	r3, #16
 801c9ee:	9209      	str	r2, [sp, #36]	@ 0x24
 801c9f0:	461a      	mov	r2, r3
 801c9f2:	bfa8      	it	ge
 801c9f4:	2210      	movge	r2, #16
 801c9f6:	2b09      	cmp	r3, #9
 801c9f8:	ec5b ab17 	vmov	sl, fp, d7
 801c9fc:	dc15      	bgt.n	801ca2a <_strtod_l+0x3da>
 801c9fe:	1be1      	subs	r1, r4, r7
 801ca00:	2900      	cmp	r1, #0
 801ca02:	f43f ae60 	beq.w	801c6c6 <_strtod_l+0x76>
 801ca06:	eba4 0107 	sub.w	r1, r4, r7
 801ca0a:	dd72      	ble.n	801caf2 <_strtod_l+0x4a2>
 801ca0c:	2916      	cmp	r1, #22
 801ca0e:	dc59      	bgt.n	801cac4 <_strtod_l+0x474>
 801ca10:	4b6f      	ldr	r3, [pc, #444]	@ (801cbd0 <_strtod_l+0x580>)
 801ca12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ca14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ca18:	ed93 7b00 	vldr	d7, [r3]
 801ca1c:	ec4b ab16 	vmov	d6, sl, fp
 801ca20:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ca24:	ec5b ab17 	vmov	sl, fp, d7
 801ca28:	e64d      	b.n	801c6c6 <_strtod_l+0x76>
 801ca2a:	4969      	ldr	r1, [pc, #420]	@ (801cbd0 <_strtod_l+0x580>)
 801ca2c:	eddd 6a06 	vldr	s13, [sp, #24]
 801ca30:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801ca34:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801ca38:	2b0f      	cmp	r3, #15
 801ca3a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801ca3e:	eea7 6b05 	vfma.f64	d6, d7, d5
 801ca42:	ec5b ab16 	vmov	sl, fp, d6
 801ca46:	ddda      	ble.n	801c9fe <_strtod_l+0x3ae>
 801ca48:	1a9a      	subs	r2, r3, r2
 801ca4a:	1be1      	subs	r1, r4, r7
 801ca4c:	440a      	add	r2, r1
 801ca4e:	2a00      	cmp	r2, #0
 801ca50:	f340 8094 	ble.w	801cb7c <_strtod_l+0x52c>
 801ca54:	f012 000f 	ands.w	r0, r2, #15
 801ca58:	d00a      	beq.n	801ca70 <_strtod_l+0x420>
 801ca5a:	495d      	ldr	r1, [pc, #372]	@ (801cbd0 <_strtod_l+0x580>)
 801ca5c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801ca60:	ed91 7b00 	vldr	d7, [r1]
 801ca64:	ec4b ab16 	vmov	d6, sl, fp
 801ca68:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ca6c:	ec5b ab17 	vmov	sl, fp, d7
 801ca70:	f032 020f 	bics.w	r2, r2, #15
 801ca74:	d073      	beq.n	801cb5e <_strtod_l+0x50e>
 801ca76:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801ca7a:	dd47      	ble.n	801cb0c <_strtod_l+0x4bc>
 801ca7c:	2400      	movs	r4, #0
 801ca7e:	4625      	mov	r5, r4
 801ca80:	9407      	str	r4, [sp, #28]
 801ca82:	4626      	mov	r6, r4
 801ca84:	9a05      	ldr	r2, [sp, #20]
 801ca86:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801cbdc <_strtod_l+0x58c>
 801ca8a:	2322      	movs	r3, #34	@ 0x22
 801ca8c:	6013      	str	r3, [r2, #0]
 801ca8e:	f04f 0a00 	mov.w	sl, #0
 801ca92:	9b07      	ldr	r3, [sp, #28]
 801ca94:	2b00      	cmp	r3, #0
 801ca96:	f43f ae16 	beq.w	801c6c6 <_strtod_l+0x76>
 801ca9a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ca9c:	9805      	ldr	r0, [sp, #20]
 801ca9e:	f7ff f955 	bl	801bd4c <_Bfree>
 801caa2:	9805      	ldr	r0, [sp, #20]
 801caa4:	4631      	mov	r1, r6
 801caa6:	f7ff f951 	bl	801bd4c <_Bfree>
 801caaa:	9805      	ldr	r0, [sp, #20]
 801caac:	4629      	mov	r1, r5
 801caae:	f7ff f94d 	bl	801bd4c <_Bfree>
 801cab2:	9907      	ldr	r1, [sp, #28]
 801cab4:	9805      	ldr	r0, [sp, #20]
 801cab6:	f7ff f949 	bl	801bd4c <_Bfree>
 801caba:	9805      	ldr	r0, [sp, #20]
 801cabc:	4621      	mov	r1, r4
 801cabe:	f7ff f945 	bl	801bd4c <_Bfree>
 801cac2:	e600      	b.n	801c6c6 <_strtod_l+0x76>
 801cac4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801cac8:	1be0      	subs	r0, r4, r7
 801caca:	4281      	cmp	r1, r0
 801cacc:	dbbc      	blt.n	801ca48 <_strtod_l+0x3f8>
 801cace:	4a40      	ldr	r2, [pc, #256]	@ (801cbd0 <_strtod_l+0x580>)
 801cad0:	f1c3 030f 	rsb	r3, r3, #15
 801cad4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801cad8:	ed91 7b00 	vldr	d7, [r1]
 801cadc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801cade:	ec4b ab16 	vmov	d6, sl, fp
 801cae2:	1acb      	subs	r3, r1, r3
 801cae4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801cae8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801caec:	ed92 6b00 	vldr	d6, [r2]
 801caf0:	e796      	b.n	801ca20 <_strtod_l+0x3d0>
 801caf2:	3116      	adds	r1, #22
 801caf4:	dba8      	blt.n	801ca48 <_strtod_l+0x3f8>
 801caf6:	4b36      	ldr	r3, [pc, #216]	@ (801cbd0 <_strtod_l+0x580>)
 801caf8:	1b3c      	subs	r4, r7, r4
 801cafa:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801cafe:	ed94 7b00 	vldr	d7, [r4]
 801cb02:	ec4b ab16 	vmov	d6, sl, fp
 801cb06:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801cb0a:	e78b      	b.n	801ca24 <_strtod_l+0x3d4>
 801cb0c:	2000      	movs	r0, #0
 801cb0e:	ec4b ab17 	vmov	d7, sl, fp
 801cb12:	4e30      	ldr	r6, [pc, #192]	@ (801cbd4 <_strtod_l+0x584>)
 801cb14:	1112      	asrs	r2, r2, #4
 801cb16:	4601      	mov	r1, r0
 801cb18:	2a01      	cmp	r2, #1
 801cb1a:	dc23      	bgt.n	801cb64 <_strtod_l+0x514>
 801cb1c:	b108      	cbz	r0, 801cb22 <_strtod_l+0x4d2>
 801cb1e:	ec5b ab17 	vmov	sl, fp, d7
 801cb22:	4a2c      	ldr	r2, [pc, #176]	@ (801cbd4 <_strtod_l+0x584>)
 801cb24:	482c      	ldr	r0, [pc, #176]	@ (801cbd8 <_strtod_l+0x588>)
 801cb26:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801cb2a:	ed92 7b00 	vldr	d7, [r2]
 801cb2e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801cb32:	ec4b ab16 	vmov	d6, sl, fp
 801cb36:	4a29      	ldr	r2, [pc, #164]	@ (801cbdc <_strtod_l+0x58c>)
 801cb38:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cb3c:	ee17 1a90 	vmov	r1, s15
 801cb40:	400a      	ands	r2, r1
 801cb42:	4282      	cmp	r2, r0
 801cb44:	ec5b ab17 	vmov	sl, fp, d7
 801cb48:	d898      	bhi.n	801ca7c <_strtod_l+0x42c>
 801cb4a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801cb4e:	4282      	cmp	r2, r0
 801cb50:	bf86      	itte	hi
 801cb52:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801cbe0 <_strtod_l+0x590>
 801cb56:	f04f 3aff 	movhi.w	sl, #4294967295
 801cb5a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801cb5e:	2200      	movs	r2, #0
 801cb60:	9206      	str	r2, [sp, #24]
 801cb62:	e076      	b.n	801cc52 <_strtod_l+0x602>
 801cb64:	f012 0f01 	tst.w	r2, #1
 801cb68:	d004      	beq.n	801cb74 <_strtod_l+0x524>
 801cb6a:	ed96 6b00 	vldr	d6, [r6]
 801cb6e:	2001      	movs	r0, #1
 801cb70:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cb74:	3101      	adds	r1, #1
 801cb76:	1052      	asrs	r2, r2, #1
 801cb78:	3608      	adds	r6, #8
 801cb7a:	e7cd      	b.n	801cb18 <_strtod_l+0x4c8>
 801cb7c:	d0ef      	beq.n	801cb5e <_strtod_l+0x50e>
 801cb7e:	4252      	negs	r2, r2
 801cb80:	f012 000f 	ands.w	r0, r2, #15
 801cb84:	d00a      	beq.n	801cb9c <_strtod_l+0x54c>
 801cb86:	4912      	ldr	r1, [pc, #72]	@ (801cbd0 <_strtod_l+0x580>)
 801cb88:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801cb8c:	ed91 7b00 	vldr	d7, [r1]
 801cb90:	ec4b ab16 	vmov	d6, sl, fp
 801cb94:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801cb98:	ec5b ab17 	vmov	sl, fp, d7
 801cb9c:	1112      	asrs	r2, r2, #4
 801cb9e:	d0de      	beq.n	801cb5e <_strtod_l+0x50e>
 801cba0:	2a1f      	cmp	r2, #31
 801cba2:	dd1f      	ble.n	801cbe4 <_strtod_l+0x594>
 801cba4:	2400      	movs	r4, #0
 801cba6:	4625      	mov	r5, r4
 801cba8:	9407      	str	r4, [sp, #28]
 801cbaa:	4626      	mov	r6, r4
 801cbac:	9a05      	ldr	r2, [sp, #20]
 801cbae:	2322      	movs	r3, #34	@ 0x22
 801cbb0:	f04f 0a00 	mov.w	sl, #0
 801cbb4:	f04f 0b00 	mov.w	fp, #0
 801cbb8:	6013      	str	r3, [r2, #0]
 801cbba:	e76a      	b.n	801ca92 <_strtod_l+0x442>
 801cbbc:	0801f55e 	.word	0x0801f55e
 801cbc0:	0801f840 	.word	0x0801f840
 801cbc4:	0801f556 	.word	0x0801f556
 801cbc8:	0801f58b 	.word	0x0801f58b
 801cbcc:	0801f6df 	.word	0x0801f6df
 801cbd0:	0801f778 	.word	0x0801f778
 801cbd4:	0801f750 	.word	0x0801f750
 801cbd8:	7ca00000 	.word	0x7ca00000
 801cbdc:	7ff00000 	.word	0x7ff00000
 801cbe0:	7fefffff 	.word	0x7fefffff
 801cbe4:	f012 0110 	ands.w	r1, r2, #16
 801cbe8:	bf18      	it	ne
 801cbea:	216a      	movne	r1, #106	@ 0x6a
 801cbec:	9106      	str	r1, [sp, #24]
 801cbee:	ec4b ab17 	vmov	d7, sl, fp
 801cbf2:	49af      	ldr	r1, [pc, #700]	@ (801ceb0 <_strtod_l+0x860>)
 801cbf4:	2000      	movs	r0, #0
 801cbf6:	07d6      	lsls	r6, r2, #31
 801cbf8:	d504      	bpl.n	801cc04 <_strtod_l+0x5b4>
 801cbfa:	ed91 6b00 	vldr	d6, [r1]
 801cbfe:	2001      	movs	r0, #1
 801cc00:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cc04:	1052      	asrs	r2, r2, #1
 801cc06:	f101 0108 	add.w	r1, r1, #8
 801cc0a:	d1f4      	bne.n	801cbf6 <_strtod_l+0x5a6>
 801cc0c:	b108      	cbz	r0, 801cc12 <_strtod_l+0x5c2>
 801cc0e:	ec5b ab17 	vmov	sl, fp, d7
 801cc12:	9a06      	ldr	r2, [sp, #24]
 801cc14:	b1b2      	cbz	r2, 801cc44 <_strtod_l+0x5f4>
 801cc16:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801cc1a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801cc1e:	2a00      	cmp	r2, #0
 801cc20:	4658      	mov	r0, fp
 801cc22:	dd0f      	ble.n	801cc44 <_strtod_l+0x5f4>
 801cc24:	2a1f      	cmp	r2, #31
 801cc26:	dd55      	ble.n	801ccd4 <_strtod_l+0x684>
 801cc28:	2a34      	cmp	r2, #52	@ 0x34
 801cc2a:	bfde      	ittt	le
 801cc2c:	f04f 32ff 	movle.w	r2, #4294967295
 801cc30:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801cc34:	408a      	lslle	r2, r1
 801cc36:	f04f 0a00 	mov.w	sl, #0
 801cc3a:	bfcc      	ite	gt
 801cc3c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801cc40:	ea02 0b00 	andle.w	fp, r2, r0
 801cc44:	ec4b ab17 	vmov	d7, sl, fp
 801cc48:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cc4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cc50:	d0a8      	beq.n	801cba4 <_strtod_l+0x554>
 801cc52:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801cc54:	9805      	ldr	r0, [sp, #20]
 801cc56:	f8cd 9000 	str.w	r9, [sp]
 801cc5a:	462a      	mov	r2, r5
 801cc5c:	f7ff f8de 	bl	801be1c <__s2b>
 801cc60:	9007      	str	r0, [sp, #28]
 801cc62:	2800      	cmp	r0, #0
 801cc64:	f43f af0a 	beq.w	801ca7c <_strtod_l+0x42c>
 801cc68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc6a:	1b3f      	subs	r7, r7, r4
 801cc6c:	2b00      	cmp	r3, #0
 801cc6e:	bfb4      	ite	lt
 801cc70:	463b      	movlt	r3, r7
 801cc72:	2300      	movge	r3, #0
 801cc74:	930a      	str	r3, [sp, #40]	@ 0x28
 801cc76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cc78:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801cea0 <_strtod_l+0x850>
 801cc7c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801cc80:	2400      	movs	r4, #0
 801cc82:	930d      	str	r3, [sp, #52]	@ 0x34
 801cc84:	4625      	mov	r5, r4
 801cc86:	9b07      	ldr	r3, [sp, #28]
 801cc88:	9805      	ldr	r0, [sp, #20]
 801cc8a:	6859      	ldr	r1, [r3, #4]
 801cc8c:	f7ff f81e 	bl	801bccc <_Balloc>
 801cc90:	4606      	mov	r6, r0
 801cc92:	2800      	cmp	r0, #0
 801cc94:	f43f aef6 	beq.w	801ca84 <_strtod_l+0x434>
 801cc98:	9b07      	ldr	r3, [sp, #28]
 801cc9a:	691a      	ldr	r2, [r3, #16]
 801cc9c:	ec4b ab19 	vmov	d9, sl, fp
 801cca0:	3202      	adds	r2, #2
 801cca2:	f103 010c 	add.w	r1, r3, #12
 801cca6:	0092      	lsls	r2, r2, #2
 801cca8:	300c      	adds	r0, #12
 801ccaa:	f7fe f912 	bl	801aed2 <memcpy>
 801ccae:	eeb0 0b49 	vmov.f64	d0, d9
 801ccb2:	9805      	ldr	r0, [sp, #20]
 801ccb4:	aa14      	add	r2, sp, #80	@ 0x50
 801ccb6:	a913      	add	r1, sp, #76	@ 0x4c
 801ccb8:	f7ff fbe4 	bl	801c484 <__d2b>
 801ccbc:	9012      	str	r0, [sp, #72]	@ 0x48
 801ccbe:	2800      	cmp	r0, #0
 801ccc0:	f43f aee0 	beq.w	801ca84 <_strtod_l+0x434>
 801ccc4:	9805      	ldr	r0, [sp, #20]
 801ccc6:	2101      	movs	r1, #1
 801ccc8:	f7ff f93e 	bl	801bf48 <__i2b>
 801cccc:	4605      	mov	r5, r0
 801ccce:	b940      	cbnz	r0, 801cce2 <_strtod_l+0x692>
 801ccd0:	2500      	movs	r5, #0
 801ccd2:	e6d7      	b.n	801ca84 <_strtod_l+0x434>
 801ccd4:	f04f 31ff 	mov.w	r1, #4294967295
 801ccd8:	fa01 f202 	lsl.w	r2, r1, r2
 801ccdc:	ea02 0a0a 	and.w	sl, r2, sl
 801cce0:	e7b0      	b.n	801cc44 <_strtod_l+0x5f4>
 801cce2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801cce4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801cce6:	2f00      	cmp	r7, #0
 801cce8:	bfab      	itete	ge
 801ccea:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801ccec:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801ccee:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801ccf2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801ccf6:	bfac      	ite	ge
 801ccf8:	eb07 0903 	addge.w	r9, r7, r3
 801ccfc:	eba3 0807 	sublt.w	r8, r3, r7
 801cd00:	9b06      	ldr	r3, [sp, #24]
 801cd02:	1aff      	subs	r7, r7, r3
 801cd04:	4417      	add	r7, r2
 801cd06:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801cd0a:	4a6a      	ldr	r2, [pc, #424]	@ (801ceb4 <_strtod_l+0x864>)
 801cd0c:	3f01      	subs	r7, #1
 801cd0e:	4297      	cmp	r7, r2
 801cd10:	da51      	bge.n	801cdb6 <_strtod_l+0x766>
 801cd12:	1bd1      	subs	r1, r2, r7
 801cd14:	291f      	cmp	r1, #31
 801cd16:	eba3 0301 	sub.w	r3, r3, r1
 801cd1a:	f04f 0201 	mov.w	r2, #1
 801cd1e:	dc3e      	bgt.n	801cd9e <_strtod_l+0x74e>
 801cd20:	408a      	lsls	r2, r1
 801cd22:	920c      	str	r2, [sp, #48]	@ 0x30
 801cd24:	2200      	movs	r2, #0
 801cd26:	920b      	str	r2, [sp, #44]	@ 0x2c
 801cd28:	eb09 0703 	add.w	r7, r9, r3
 801cd2c:	4498      	add	r8, r3
 801cd2e:	9b06      	ldr	r3, [sp, #24]
 801cd30:	45b9      	cmp	r9, r7
 801cd32:	4498      	add	r8, r3
 801cd34:	464b      	mov	r3, r9
 801cd36:	bfa8      	it	ge
 801cd38:	463b      	movge	r3, r7
 801cd3a:	4543      	cmp	r3, r8
 801cd3c:	bfa8      	it	ge
 801cd3e:	4643      	movge	r3, r8
 801cd40:	2b00      	cmp	r3, #0
 801cd42:	bfc2      	ittt	gt
 801cd44:	1aff      	subgt	r7, r7, r3
 801cd46:	eba8 0803 	subgt.w	r8, r8, r3
 801cd4a:	eba9 0903 	subgt.w	r9, r9, r3
 801cd4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cd50:	2b00      	cmp	r3, #0
 801cd52:	dd16      	ble.n	801cd82 <_strtod_l+0x732>
 801cd54:	4629      	mov	r1, r5
 801cd56:	9805      	ldr	r0, [sp, #20]
 801cd58:	461a      	mov	r2, r3
 801cd5a:	f7ff f9ad 	bl	801c0b8 <__pow5mult>
 801cd5e:	4605      	mov	r5, r0
 801cd60:	2800      	cmp	r0, #0
 801cd62:	d0b5      	beq.n	801ccd0 <_strtod_l+0x680>
 801cd64:	4601      	mov	r1, r0
 801cd66:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801cd68:	9805      	ldr	r0, [sp, #20]
 801cd6a:	f7ff f903 	bl	801bf74 <__multiply>
 801cd6e:	900f      	str	r0, [sp, #60]	@ 0x3c
 801cd70:	2800      	cmp	r0, #0
 801cd72:	f43f ae87 	beq.w	801ca84 <_strtod_l+0x434>
 801cd76:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cd78:	9805      	ldr	r0, [sp, #20]
 801cd7a:	f7fe ffe7 	bl	801bd4c <_Bfree>
 801cd7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801cd80:	9312      	str	r3, [sp, #72]	@ 0x48
 801cd82:	2f00      	cmp	r7, #0
 801cd84:	dc1b      	bgt.n	801cdbe <_strtod_l+0x76e>
 801cd86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cd88:	2b00      	cmp	r3, #0
 801cd8a:	dd21      	ble.n	801cdd0 <_strtod_l+0x780>
 801cd8c:	4631      	mov	r1, r6
 801cd8e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801cd90:	9805      	ldr	r0, [sp, #20]
 801cd92:	f7ff f991 	bl	801c0b8 <__pow5mult>
 801cd96:	4606      	mov	r6, r0
 801cd98:	b9d0      	cbnz	r0, 801cdd0 <_strtod_l+0x780>
 801cd9a:	2600      	movs	r6, #0
 801cd9c:	e672      	b.n	801ca84 <_strtod_l+0x434>
 801cd9e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801cda2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801cda6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801cdaa:	37e2      	adds	r7, #226	@ 0xe2
 801cdac:	fa02 f107 	lsl.w	r1, r2, r7
 801cdb0:	910b      	str	r1, [sp, #44]	@ 0x2c
 801cdb2:	920c      	str	r2, [sp, #48]	@ 0x30
 801cdb4:	e7b8      	b.n	801cd28 <_strtod_l+0x6d8>
 801cdb6:	2200      	movs	r2, #0
 801cdb8:	920b      	str	r2, [sp, #44]	@ 0x2c
 801cdba:	2201      	movs	r2, #1
 801cdbc:	e7f9      	b.n	801cdb2 <_strtod_l+0x762>
 801cdbe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cdc0:	9805      	ldr	r0, [sp, #20]
 801cdc2:	463a      	mov	r2, r7
 801cdc4:	f7ff f9d2 	bl	801c16c <__lshift>
 801cdc8:	9012      	str	r0, [sp, #72]	@ 0x48
 801cdca:	2800      	cmp	r0, #0
 801cdcc:	d1db      	bne.n	801cd86 <_strtod_l+0x736>
 801cdce:	e659      	b.n	801ca84 <_strtod_l+0x434>
 801cdd0:	f1b8 0f00 	cmp.w	r8, #0
 801cdd4:	dd07      	ble.n	801cde6 <_strtod_l+0x796>
 801cdd6:	4631      	mov	r1, r6
 801cdd8:	9805      	ldr	r0, [sp, #20]
 801cdda:	4642      	mov	r2, r8
 801cddc:	f7ff f9c6 	bl	801c16c <__lshift>
 801cde0:	4606      	mov	r6, r0
 801cde2:	2800      	cmp	r0, #0
 801cde4:	d0d9      	beq.n	801cd9a <_strtod_l+0x74a>
 801cde6:	f1b9 0f00 	cmp.w	r9, #0
 801cdea:	dd08      	ble.n	801cdfe <_strtod_l+0x7ae>
 801cdec:	4629      	mov	r1, r5
 801cdee:	9805      	ldr	r0, [sp, #20]
 801cdf0:	464a      	mov	r2, r9
 801cdf2:	f7ff f9bb 	bl	801c16c <__lshift>
 801cdf6:	4605      	mov	r5, r0
 801cdf8:	2800      	cmp	r0, #0
 801cdfa:	f43f ae43 	beq.w	801ca84 <_strtod_l+0x434>
 801cdfe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ce00:	9805      	ldr	r0, [sp, #20]
 801ce02:	4632      	mov	r2, r6
 801ce04:	f7ff fa3a 	bl	801c27c <__mdiff>
 801ce08:	4604      	mov	r4, r0
 801ce0a:	2800      	cmp	r0, #0
 801ce0c:	f43f ae3a 	beq.w	801ca84 <_strtod_l+0x434>
 801ce10:	2300      	movs	r3, #0
 801ce12:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801ce16:	60c3      	str	r3, [r0, #12]
 801ce18:	4629      	mov	r1, r5
 801ce1a:	f7ff fa13 	bl	801c244 <__mcmp>
 801ce1e:	2800      	cmp	r0, #0
 801ce20:	da4c      	bge.n	801cebc <_strtod_l+0x86c>
 801ce22:	ea58 080a 	orrs.w	r8, r8, sl
 801ce26:	d172      	bne.n	801cf0e <_strtod_l+0x8be>
 801ce28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801ce2c:	2b00      	cmp	r3, #0
 801ce2e:	d16e      	bne.n	801cf0e <_strtod_l+0x8be>
 801ce30:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801ce34:	0d1b      	lsrs	r3, r3, #20
 801ce36:	051b      	lsls	r3, r3, #20
 801ce38:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801ce3c:	d967      	bls.n	801cf0e <_strtod_l+0x8be>
 801ce3e:	6963      	ldr	r3, [r4, #20]
 801ce40:	b913      	cbnz	r3, 801ce48 <_strtod_l+0x7f8>
 801ce42:	6923      	ldr	r3, [r4, #16]
 801ce44:	2b01      	cmp	r3, #1
 801ce46:	dd62      	ble.n	801cf0e <_strtod_l+0x8be>
 801ce48:	4621      	mov	r1, r4
 801ce4a:	2201      	movs	r2, #1
 801ce4c:	9805      	ldr	r0, [sp, #20]
 801ce4e:	f7ff f98d 	bl	801c16c <__lshift>
 801ce52:	4629      	mov	r1, r5
 801ce54:	4604      	mov	r4, r0
 801ce56:	f7ff f9f5 	bl	801c244 <__mcmp>
 801ce5a:	2800      	cmp	r0, #0
 801ce5c:	dd57      	ble.n	801cf0e <_strtod_l+0x8be>
 801ce5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801ce62:	9a06      	ldr	r2, [sp, #24]
 801ce64:	0d1b      	lsrs	r3, r3, #20
 801ce66:	051b      	lsls	r3, r3, #20
 801ce68:	2a00      	cmp	r2, #0
 801ce6a:	d06e      	beq.n	801cf4a <_strtod_l+0x8fa>
 801ce6c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801ce70:	d86b      	bhi.n	801cf4a <_strtod_l+0x8fa>
 801ce72:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801ce76:	f67f ae99 	bls.w	801cbac <_strtod_l+0x55c>
 801ce7a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801cea8 <_strtod_l+0x858>
 801ce7e:	ec4b ab16 	vmov	d6, sl, fp
 801ce82:	4b0d      	ldr	r3, [pc, #52]	@ (801ceb8 <_strtod_l+0x868>)
 801ce84:	ee26 7b07 	vmul.f64	d7, d6, d7
 801ce88:	ee17 2a90 	vmov	r2, s15
 801ce8c:	4013      	ands	r3, r2
 801ce8e:	ec5b ab17 	vmov	sl, fp, d7
 801ce92:	2b00      	cmp	r3, #0
 801ce94:	f47f ae01 	bne.w	801ca9a <_strtod_l+0x44a>
 801ce98:	9a05      	ldr	r2, [sp, #20]
 801ce9a:	2322      	movs	r3, #34	@ 0x22
 801ce9c:	6013      	str	r3, [r2, #0]
 801ce9e:	e5fc      	b.n	801ca9a <_strtod_l+0x44a>
 801cea0:	ffc00000 	.word	0xffc00000
 801cea4:	41dfffff 	.word	0x41dfffff
 801cea8:	00000000 	.word	0x00000000
 801ceac:	39500000 	.word	0x39500000
 801ceb0:	0801f868 	.word	0x0801f868
 801ceb4:	fffffc02 	.word	0xfffffc02
 801ceb8:	7ff00000 	.word	0x7ff00000
 801cebc:	46d9      	mov	r9, fp
 801cebe:	d15d      	bne.n	801cf7c <_strtod_l+0x92c>
 801cec0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801cec4:	f1b8 0f00 	cmp.w	r8, #0
 801cec8:	d02a      	beq.n	801cf20 <_strtod_l+0x8d0>
 801ceca:	4aa9      	ldr	r2, [pc, #676]	@ (801d170 <_strtod_l+0xb20>)
 801cecc:	4293      	cmp	r3, r2
 801cece:	d12a      	bne.n	801cf26 <_strtod_l+0x8d6>
 801ced0:	9b06      	ldr	r3, [sp, #24]
 801ced2:	4652      	mov	r2, sl
 801ced4:	b1fb      	cbz	r3, 801cf16 <_strtod_l+0x8c6>
 801ced6:	4ba7      	ldr	r3, [pc, #668]	@ (801d174 <_strtod_l+0xb24>)
 801ced8:	ea0b 0303 	and.w	r3, fp, r3
 801cedc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801cee0:	f04f 31ff 	mov.w	r1, #4294967295
 801cee4:	d81a      	bhi.n	801cf1c <_strtod_l+0x8cc>
 801cee6:	0d1b      	lsrs	r3, r3, #20
 801cee8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801ceec:	fa01 f303 	lsl.w	r3, r1, r3
 801cef0:	429a      	cmp	r2, r3
 801cef2:	d118      	bne.n	801cf26 <_strtod_l+0x8d6>
 801cef4:	4ba0      	ldr	r3, [pc, #640]	@ (801d178 <_strtod_l+0xb28>)
 801cef6:	4599      	cmp	r9, r3
 801cef8:	d102      	bne.n	801cf00 <_strtod_l+0x8b0>
 801cefa:	3201      	adds	r2, #1
 801cefc:	f43f adc2 	beq.w	801ca84 <_strtod_l+0x434>
 801cf00:	4b9c      	ldr	r3, [pc, #624]	@ (801d174 <_strtod_l+0xb24>)
 801cf02:	ea09 0303 	and.w	r3, r9, r3
 801cf06:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801cf0a:	f04f 0a00 	mov.w	sl, #0
 801cf0e:	9b06      	ldr	r3, [sp, #24]
 801cf10:	2b00      	cmp	r3, #0
 801cf12:	d1b2      	bne.n	801ce7a <_strtod_l+0x82a>
 801cf14:	e5c1      	b.n	801ca9a <_strtod_l+0x44a>
 801cf16:	f04f 33ff 	mov.w	r3, #4294967295
 801cf1a:	e7e9      	b.n	801cef0 <_strtod_l+0x8a0>
 801cf1c:	460b      	mov	r3, r1
 801cf1e:	e7e7      	b.n	801cef0 <_strtod_l+0x8a0>
 801cf20:	ea53 030a 	orrs.w	r3, r3, sl
 801cf24:	d09b      	beq.n	801ce5e <_strtod_l+0x80e>
 801cf26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801cf28:	b1c3      	cbz	r3, 801cf5c <_strtod_l+0x90c>
 801cf2a:	ea13 0f09 	tst.w	r3, r9
 801cf2e:	d0ee      	beq.n	801cf0e <_strtod_l+0x8be>
 801cf30:	9a06      	ldr	r2, [sp, #24]
 801cf32:	4650      	mov	r0, sl
 801cf34:	4659      	mov	r1, fp
 801cf36:	f1b8 0f00 	cmp.w	r8, #0
 801cf3a:	d013      	beq.n	801cf64 <_strtod_l+0x914>
 801cf3c:	f7ff fb6d 	bl	801c61a <sulp>
 801cf40:	ee39 7b00 	vadd.f64	d7, d9, d0
 801cf44:	ec5b ab17 	vmov	sl, fp, d7
 801cf48:	e7e1      	b.n	801cf0e <_strtod_l+0x8be>
 801cf4a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801cf4e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801cf52:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801cf56:	f04f 3aff 	mov.w	sl, #4294967295
 801cf5a:	e7d8      	b.n	801cf0e <_strtod_l+0x8be>
 801cf5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801cf5e:	ea13 0f0a 	tst.w	r3, sl
 801cf62:	e7e4      	b.n	801cf2e <_strtod_l+0x8de>
 801cf64:	f7ff fb59 	bl	801c61a <sulp>
 801cf68:	ee39 0b40 	vsub.f64	d0, d9, d0
 801cf6c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801cf70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf74:	ec5b ab10 	vmov	sl, fp, d0
 801cf78:	d1c9      	bne.n	801cf0e <_strtod_l+0x8be>
 801cf7a:	e617      	b.n	801cbac <_strtod_l+0x55c>
 801cf7c:	4629      	mov	r1, r5
 801cf7e:	4620      	mov	r0, r4
 801cf80:	f7ff fad8 	bl	801c534 <__ratio>
 801cf84:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801cf88:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801cf8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf90:	d85d      	bhi.n	801d04e <_strtod_l+0x9fe>
 801cf92:	f1b8 0f00 	cmp.w	r8, #0
 801cf96:	d164      	bne.n	801d062 <_strtod_l+0xa12>
 801cf98:	f1ba 0f00 	cmp.w	sl, #0
 801cf9c:	d14b      	bne.n	801d036 <_strtod_l+0x9e6>
 801cf9e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801cfa2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801cfa6:	2b00      	cmp	r3, #0
 801cfa8:	d160      	bne.n	801d06c <_strtod_l+0xa1c>
 801cfaa:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801cfae:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801cfb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cfb6:	d401      	bmi.n	801cfbc <_strtod_l+0x96c>
 801cfb8:	ee20 8b08 	vmul.f64	d8, d0, d8
 801cfbc:	eeb1 ab48 	vneg.f64	d10, d8
 801cfc0:	486c      	ldr	r0, [pc, #432]	@ (801d174 <_strtod_l+0xb24>)
 801cfc2:	496e      	ldr	r1, [pc, #440]	@ (801d17c <_strtod_l+0xb2c>)
 801cfc4:	ea09 0700 	and.w	r7, r9, r0
 801cfc8:	428f      	cmp	r7, r1
 801cfca:	ec53 2b1a 	vmov	r2, r3, d10
 801cfce:	d17d      	bne.n	801d0cc <_strtod_l+0xa7c>
 801cfd0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801cfd4:	ec4b ab1c 	vmov	d12, sl, fp
 801cfd8:	eeb0 0b4c 	vmov.f64	d0, d12
 801cfdc:	f7ff f9e2 	bl	801c3a4 <__ulp>
 801cfe0:	4864      	ldr	r0, [pc, #400]	@ (801d174 <_strtod_l+0xb24>)
 801cfe2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801cfe6:	ee1c 3a90 	vmov	r3, s25
 801cfea:	4a65      	ldr	r2, [pc, #404]	@ (801d180 <_strtod_l+0xb30>)
 801cfec:	ea03 0100 	and.w	r1, r3, r0
 801cff0:	4291      	cmp	r1, r2
 801cff2:	ec5b ab1c 	vmov	sl, fp, d12
 801cff6:	d93c      	bls.n	801d072 <_strtod_l+0xa22>
 801cff8:	ee19 2a90 	vmov	r2, s19
 801cffc:	4b5e      	ldr	r3, [pc, #376]	@ (801d178 <_strtod_l+0xb28>)
 801cffe:	429a      	cmp	r2, r3
 801d000:	d104      	bne.n	801d00c <_strtod_l+0x9bc>
 801d002:	ee19 3a10 	vmov	r3, s18
 801d006:	3301      	adds	r3, #1
 801d008:	f43f ad3c 	beq.w	801ca84 <_strtod_l+0x434>
 801d00c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801d178 <_strtod_l+0xb28>
 801d010:	f04f 3aff 	mov.w	sl, #4294967295
 801d014:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d016:	9805      	ldr	r0, [sp, #20]
 801d018:	f7fe fe98 	bl	801bd4c <_Bfree>
 801d01c:	9805      	ldr	r0, [sp, #20]
 801d01e:	4631      	mov	r1, r6
 801d020:	f7fe fe94 	bl	801bd4c <_Bfree>
 801d024:	9805      	ldr	r0, [sp, #20]
 801d026:	4629      	mov	r1, r5
 801d028:	f7fe fe90 	bl	801bd4c <_Bfree>
 801d02c:	9805      	ldr	r0, [sp, #20]
 801d02e:	4621      	mov	r1, r4
 801d030:	f7fe fe8c 	bl	801bd4c <_Bfree>
 801d034:	e627      	b.n	801cc86 <_strtod_l+0x636>
 801d036:	f1ba 0f01 	cmp.w	sl, #1
 801d03a:	d103      	bne.n	801d044 <_strtod_l+0x9f4>
 801d03c:	f1bb 0f00 	cmp.w	fp, #0
 801d040:	f43f adb4 	beq.w	801cbac <_strtod_l+0x55c>
 801d044:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d048:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801d04c:	e7b8      	b.n	801cfc0 <_strtod_l+0x970>
 801d04e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d052:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d056:	f1b8 0f00 	cmp.w	r8, #0
 801d05a:	d0af      	beq.n	801cfbc <_strtod_l+0x96c>
 801d05c:	eeb0 ab48 	vmov.f64	d10, d8
 801d060:	e7ae      	b.n	801cfc0 <_strtod_l+0x970>
 801d062:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801d066:	eeb0 8b4a 	vmov.f64	d8, d10
 801d06a:	e7a9      	b.n	801cfc0 <_strtod_l+0x970>
 801d06c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d070:	e7a6      	b.n	801cfc0 <_strtod_l+0x970>
 801d072:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801d076:	9b06      	ldr	r3, [sp, #24]
 801d078:	46d9      	mov	r9, fp
 801d07a:	2b00      	cmp	r3, #0
 801d07c:	d1ca      	bne.n	801d014 <_strtod_l+0x9c4>
 801d07e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d082:	0d1b      	lsrs	r3, r3, #20
 801d084:	051b      	lsls	r3, r3, #20
 801d086:	429f      	cmp	r7, r3
 801d088:	d1c4      	bne.n	801d014 <_strtod_l+0x9c4>
 801d08a:	ec51 0b18 	vmov	r0, r1, d8
 801d08e:	f7e3 fb7b 	bl	8000788 <__aeabi_d2lz>
 801d092:	f7e3 fb33 	bl	80006fc <__aeabi_l2d>
 801d096:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801d09a:	ec41 0b17 	vmov	d7, r0, r1
 801d09e:	ea49 090a 	orr.w	r9, r9, sl
 801d0a2:	ea59 0908 	orrs.w	r9, r9, r8
 801d0a6:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d0aa:	d03c      	beq.n	801d126 <_strtod_l+0xad6>
 801d0ac:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801d158 <_strtod_l+0xb08>
 801d0b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d0b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0b8:	f53f acef 	bmi.w	801ca9a <_strtod_l+0x44a>
 801d0bc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801d160 <_strtod_l+0xb10>
 801d0c0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d0c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0c8:	dda4      	ble.n	801d014 <_strtod_l+0x9c4>
 801d0ca:	e4e6      	b.n	801ca9a <_strtod_l+0x44a>
 801d0cc:	9906      	ldr	r1, [sp, #24]
 801d0ce:	b1e1      	cbz	r1, 801d10a <_strtod_l+0xaba>
 801d0d0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801d0d4:	d819      	bhi.n	801d10a <_strtod_l+0xaba>
 801d0d6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801d0da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0de:	d811      	bhi.n	801d104 <_strtod_l+0xab4>
 801d0e0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801d0e4:	ee18 3a10 	vmov	r3, s16
 801d0e8:	2b01      	cmp	r3, #1
 801d0ea:	bf38      	it	cc
 801d0ec:	2301      	movcc	r3, #1
 801d0ee:	ee08 3a10 	vmov	s16, r3
 801d0f2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801d0f6:	f1b8 0f00 	cmp.w	r8, #0
 801d0fa:	d111      	bne.n	801d120 <_strtod_l+0xad0>
 801d0fc:	eeb1 7b48 	vneg.f64	d7, d8
 801d100:	ec53 2b17 	vmov	r2, r3, d7
 801d104:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801d108:	1bcb      	subs	r3, r1, r7
 801d10a:	eeb0 0b49 	vmov.f64	d0, d9
 801d10e:	ec43 2b1a 	vmov	d10, r2, r3
 801d112:	f7ff f947 	bl	801c3a4 <__ulp>
 801d116:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801d11a:	ec5b ab19 	vmov	sl, fp, d9
 801d11e:	e7aa      	b.n	801d076 <_strtod_l+0xa26>
 801d120:	eeb0 7b48 	vmov.f64	d7, d8
 801d124:	e7ec      	b.n	801d100 <_strtod_l+0xab0>
 801d126:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801d168 <_strtod_l+0xb18>
 801d12a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d12e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d132:	f57f af6f 	bpl.w	801d014 <_strtod_l+0x9c4>
 801d136:	e4b0      	b.n	801ca9a <_strtod_l+0x44a>
 801d138:	2300      	movs	r3, #0
 801d13a:	9308      	str	r3, [sp, #32]
 801d13c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801d13e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d140:	6013      	str	r3, [r2, #0]
 801d142:	f7ff bac4 	b.w	801c6ce <_strtod_l+0x7e>
 801d146:	2a65      	cmp	r2, #101	@ 0x65
 801d148:	f43f abbf 	beq.w	801c8ca <_strtod_l+0x27a>
 801d14c:	2a45      	cmp	r2, #69	@ 0x45
 801d14e:	f43f abbc 	beq.w	801c8ca <_strtod_l+0x27a>
 801d152:	2101      	movs	r1, #1
 801d154:	f7ff bbf4 	b.w	801c940 <_strtod_l+0x2f0>
 801d158:	94a03595 	.word	0x94a03595
 801d15c:	3fdfffff 	.word	0x3fdfffff
 801d160:	35afe535 	.word	0x35afe535
 801d164:	3fe00000 	.word	0x3fe00000
 801d168:	94a03595 	.word	0x94a03595
 801d16c:	3fcfffff 	.word	0x3fcfffff
 801d170:	000fffff 	.word	0x000fffff
 801d174:	7ff00000 	.word	0x7ff00000
 801d178:	7fefffff 	.word	0x7fefffff
 801d17c:	7fe00000 	.word	0x7fe00000
 801d180:	7c9fffff 	.word	0x7c9fffff

0801d184 <_strtod_r>:
 801d184:	4b01      	ldr	r3, [pc, #4]	@ (801d18c <_strtod_r+0x8>)
 801d186:	f7ff ba63 	b.w	801c650 <_strtod_l>
 801d18a:	bf00      	nop
 801d18c:	24000070 	.word	0x24000070

0801d190 <__ssputs_r>:
 801d190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d194:	688e      	ldr	r6, [r1, #8]
 801d196:	461f      	mov	r7, r3
 801d198:	42be      	cmp	r6, r7
 801d19a:	680b      	ldr	r3, [r1, #0]
 801d19c:	4682      	mov	sl, r0
 801d19e:	460c      	mov	r4, r1
 801d1a0:	4690      	mov	r8, r2
 801d1a2:	d82d      	bhi.n	801d200 <__ssputs_r+0x70>
 801d1a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d1a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d1ac:	d026      	beq.n	801d1fc <__ssputs_r+0x6c>
 801d1ae:	6965      	ldr	r5, [r4, #20]
 801d1b0:	6909      	ldr	r1, [r1, #16]
 801d1b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d1b6:	eba3 0901 	sub.w	r9, r3, r1
 801d1ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d1be:	1c7b      	adds	r3, r7, #1
 801d1c0:	444b      	add	r3, r9
 801d1c2:	106d      	asrs	r5, r5, #1
 801d1c4:	429d      	cmp	r5, r3
 801d1c6:	bf38      	it	cc
 801d1c8:	461d      	movcc	r5, r3
 801d1ca:	0553      	lsls	r3, r2, #21
 801d1cc:	d527      	bpl.n	801d21e <__ssputs_r+0x8e>
 801d1ce:	4629      	mov	r1, r5
 801d1d0:	f7fe fcf0 	bl	801bbb4 <_malloc_r>
 801d1d4:	4606      	mov	r6, r0
 801d1d6:	b360      	cbz	r0, 801d232 <__ssputs_r+0xa2>
 801d1d8:	6921      	ldr	r1, [r4, #16]
 801d1da:	464a      	mov	r2, r9
 801d1dc:	f7fd fe79 	bl	801aed2 <memcpy>
 801d1e0:	89a3      	ldrh	r3, [r4, #12]
 801d1e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d1e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d1ea:	81a3      	strh	r3, [r4, #12]
 801d1ec:	6126      	str	r6, [r4, #16]
 801d1ee:	6165      	str	r5, [r4, #20]
 801d1f0:	444e      	add	r6, r9
 801d1f2:	eba5 0509 	sub.w	r5, r5, r9
 801d1f6:	6026      	str	r6, [r4, #0]
 801d1f8:	60a5      	str	r5, [r4, #8]
 801d1fa:	463e      	mov	r6, r7
 801d1fc:	42be      	cmp	r6, r7
 801d1fe:	d900      	bls.n	801d202 <__ssputs_r+0x72>
 801d200:	463e      	mov	r6, r7
 801d202:	6820      	ldr	r0, [r4, #0]
 801d204:	4632      	mov	r2, r6
 801d206:	4641      	mov	r1, r8
 801d208:	f000 fefb 	bl	801e002 <memmove>
 801d20c:	68a3      	ldr	r3, [r4, #8]
 801d20e:	1b9b      	subs	r3, r3, r6
 801d210:	60a3      	str	r3, [r4, #8]
 801d212:	6823      	ldr	r3, [r4, #0]
 801d214:	4433      	add	r3, r6
 801d216:	6023      	str	r3, [r4, #0]
 801d218:	2000      	movs	r0, #0
 801d21a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d21e:	462a      	mov	r2, r5
 801d220:	f001 fad3 	bl	801e7ca <_realloc_r>
 801d224:	4606      	mov	r6, r0
 801d226:	2800      	cmp	r0, #0
 801d228:	d1e0      	bne.n	801d1ec <__ssputs_r+0x5c>
 801d22a:	6921      	ldr	r1, [r4, #16]
 801d22c:	4650      	mov	r0, sl
 801d22e:	f7fe fc4d 	bl	801bacc <_free_r>
 801d232:	230c      	movs	r3, #12
 801d234:	f8ca 3000 	str.w	r3, [sl]
 801d238:	89a3      	ldrh	r3, [r4, #12]
 801d23a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d23e:	81a3      	strh	r3, [r4, #12]
 801d240:	f04f 30ff 	mov.w	r0, #4294967295
 801d244:	e7e9      	b.n	801d21a <__ssputs_r+0x8a>
	...

0801d248 <_svfiprintf_r>:
 801d248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d24c:	4698      	mov	r8, r3
 801d24e:	898b      	ldrh	r3, [r1, #12]
 801d250:	061b      	lsls	r3, r3, #24
 801d252:	b09d      	sub	sp, #116	@ 0x74
 801d254:	4607      	mov	r7, r0
 801d256:	460d      	mov	r5, r1
 801d258:	4614      	mov	r4, r2
 801d25a:	d510      	bpl.n	801d27e <_svfiprintf_r+0x36>
 801d25c:	690b      	ldr	r3, [r1, #16]
 801d25e:	b973      	cbnz	r3, 801d27e <_svfiprintf_r+0x36>
 801d260:	2140      	movs	r1, #64	@ 0x40
 801d262:	f7fe fca7 	bl	801bbb4 <_malloc_r>
 801d266:	6028      	str	r0, [r5, #0]
 801d268:	6128      	str	r0, [r5, #16]
 801d26a:	b930      	cbnz	r0, 801d27a <_svfiprintf_r+0x32>
 801d26c:	230c      	movs	r3, #12
 801d26e:	603b      	str	r3, [r7, #0]
 801d270:	f04f 30ff 	mov.w	r0, #4294967295
 801d274:	b01d      	add	sp, #116	@ 0x74
 801d276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d27a:	2340      	movs	r3, #64	@ 0x40
 801d27c:	616b      	str	r3, [r5, #20]
 801d27e:	2300      	movs	r3, #0
 801d280:	9309      	str	r3, [sp, #36]	@ 0x24
 801d282:	2320      	movs	r3, #32
 801d284:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d288:	f8cd 800c 	str.w	r8, [sp, #12]
 801d28c:	2330      	movs	r3, #48	@ 0x30
 801d28e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d42c <_svfiprintf_r+0x1e4>
 801d292:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d296:	f04f 0901 	mov.w	r9, #1
 801d29a:	4623      	mov	r3, r4
 801d29c:	469a      	mov	sl, r3
 801d29e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d2a2:	b10a      	cbz	r2, 801d2a8 <_svfiprintf_r+0x60>
 801d2a4:	2a25      	cmp	r2, #37	@ 0x25
 801d2a6:	d1f9      	bne.n	801d29c <_svfiprintf_r+0x54>
 801d2a8:	ebba 0b04 	subs.w	fp, sl, r4
 801d2ac:	d00b      	beq.n	801d2c6 <_svfiprintf_r+0x7e>
 801d2ae:	465b      	mov	r3, fp
 801d2b0:	4622      	mov	r2, r4
 801d2b2:	4629      	mov	r1, r5
 801d2b4:	4638      	mov	r0, r7
 801d2b6:	f7ff ff6b 	bl	801d190 <__ssputs_r>
 801d2ba:	3001      	adds	r0, #1
 801d2bc:	f000 80a7 	beq.w	801d40e <_svfiprintf_r+0x1c6>
 801d2c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d2c2:	445a      	add	r2, fp
 801d2c4:	9209      	str	r2, [sp, #36]	@ 0x24
 801d2c6:	f89a 3000 	ldrb.w	r3, [sl]
 801d2ca:	2b00      	cmp	r3, #0
 801d2cc:	f000 809f 	beq.w	801d40e <_svfiprintf_r+0x1c6>
 801d2d0:	2300      	movs	r3, #0
 801d2d2:	f04f 32ff 	mov.w	r2, #4294967295
 801d2d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d2da:	f10a 0a01 	add.w	sl, sl, #1
 801d2de:	9304      	str	r3, [sp, #16]
 801d2e0:	9307      	str	r3, [sp, #28]
 801d2e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d2e6:	931a      	str	r3, [sp, #104]	@ 0x68
 801d2e8:	4654      	mov	r4, sl
 801d2ea:	2205      	movs	r2, #5
 801d2ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d2f0:	484e      	ldr	r0, [pc, #312]	@ (801d42c <_svfiprintf_r+0x1e4>)
 801d2f2:	f7e3 f81d 	bl	8000330 <memchr>
 801d2f6:	9a04      	ldr	r2, [sp, #16]
 801d2f8:	b9d8      	cbnz	r0, 801d332 <_svfiprintf_r+0xea>
 801d2fa:	06d0      	lsls	r0, r2, #27
 801d2fc:	bf44      	itt	mi
 801d2fe:	2320      	movmi	r3, #32
 801d300:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d304:	0711      	lsls	r1, r2, #28
 801d306:	bf44      	itt	mi
 801d308:	232b      	movmi	r3, #43	@ 0x2b
 801d30a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d30e:	f89a 3000 	ldrb.w	r3, [sl]
 801d312:	2b2a      	cmp	r3, #42	@ 0x2a
 801d314:	d015      	beq.n	801d342 <_svfiprintf_r+0xfa>
 801d316:	9a07      	ldr	r2, [sp, #28]
 801d318:	4654      	mov	r4, sl
 801d31a:	2000      	movs	r0, #0
 801d31c:	f04f 0c0a 	mov.w	ip, #10
 801d320:	4621      	mov	r1, r4
 801d322:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d326:	3b30      	subs	r3, #48	@ 0x30
 801d328:	2b09      	cmp	r3, #9
 801d32a:	d94b      	bls.n	801d3c4 <_svfiprintf_r+0x17c>
 801d32c:	b1b0      	cbz	r0, 801d35c <_svfiprintf_r+0x114>
 801d32e:	9207      	str	r2, [sp, #28]
 801d330:	e014      	b.n	801d35c <_svfiprintf_r+0x114>
 801d332:	eba0 0308 	sub.w	r3, r0, r8
 801d336:	fa09 f303 	lsl.w	r3, r9, r3
 801d33a:	4313      	orrs	r3, r2
 801d33c:	9304      	str	r3, [sp, #16]
 801d33e:	46a2      	mov	sl, r4
 801d340:	e7d2      	b.n	801d2e8 <_svfiprintf_r+0xa0>
 801d342:	9b03      	ldr	r3, [sp, #12]
 801d344:	1d19      	adds	r1, r3, #4
 801d346:	681b      	ldr	r3, [r3, #0]
 801d348:	9103      	str	r1, [sp, #12]
 801d34a:	2b00      	cmp	r3, #0
 801d34c:	bfbb      	ittet	lt
 801d34e:	425b      	neglt	r3, r3
 801d350:	f042 0202 	orrlt.w	r2, r2, #2
 801d354:	9307      	strge	r3, [sp, #28]
 801d356:	9307      	strlt	r3, [sp, #28]
 801d358:	bfb8      	it	lt
 801d35a:	9204      	strlt	r2, [sp, #16]
 801d35c:	7823      	ldrb	r3, [r4, #0]
 801d35e:	2b2e      	cmp	r3, #46	@ 0x2e
 801d360:	d10a      	bne.n	801d378 <_svfiprintf_r+0x130>
 801d362:	7863      	ldrb	r3, [r4, #1]
 801d364:	2b2a      	cmp	r3, #42	@ 0x2a
 801d366:	d132      	bne.n	801d3ce <_svfiprintf_r+0x186>
 801d368:	9b03      	ldr	r3, [sp, #12]
 801d36a:	1d1a      	adds	r2, r3, #4
 801d36c:	681b      	ldr	r3, [r3, #0]
 801d36e:	9203      	str	r2, [sp, #12]
 801d370:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d374:	3402      	adds	r4, #2
 801d376:	9305      	str	r3, [sp, #20]
 801d378:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d43c <_svfiprintf_r+0x1f4>
 801d37c:	7821      	ldrb	r1, [r4, #0]
 801d37e:	2203      	movs	r2, #3
 801d380:	4650      	mov	r0, sl
 801d382:	f7e2 ffd5 	bl	8000330 <memchr>
 801d386:	b138      	cbz	r0, 801d398 <_svfiprintf_r+0x150>
 801d388:	9b04      	ldr	r3, [sp, #16]
 801d38a:	eba0 000a 	sub.w	r0, r0, sl
 801d38e:	2240      	movs	r2, #64	@ 0x40
 801d390:	4082      	lsls	r2, r0
 801d392:	4313      	orrs	r3, r2
 801d394:	3401      	adds	r4, #1
 801d396:	9304      	str	r3, [sp, #16]
 801d398:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d39c:	4824      	ldr	r0, [pc, #144]	@ (801d430 <_svfiprintf_r+0x1e8>)
 801d39e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d3a2:	2206      	movs	r2, #6
 801d3a4:	f7e2 ffc4 	bl	8000330 <memchr>
 801d3a8:	2800      	cmp	r0, #0
 801d3aa:	d036      	beq.n	801d41a <_svfiprintf_r+0x1d2>
 801d3ac:	4b21      	ldr	r3, [pc, #132]	@ (801d434 <_svfiprintf_r+0x1ec>)
 801d3ae:	bb1b      	cbnz	r3, 801d3f8 <_svfiprintf_r+0x1b0>
 801d3b0:	9b03      	ldr	r3, [sp, #12]
 801d3b2:	3307      	adds	r3, #7
 801d3b4:	f023 0307 	bic.w	r3, r3, #7
 801d3b8:	3308      	adds	r3, #8
 801d3ba:	9303      	str	r3, [sp, #12]
 801d3bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d3be:	4433      	add	r3, r6
 801d3c0:	9309      	str	r3, [sp, #36]	@ 0x24
 801d3c2:	e76a      	b.n	801d29a <_svfiprintf_r+0x52>
 801d3c4:	fb0c 3202 	mla	r2, ip, r2, r3
 801d3c8:	460c      	mov	r4, r1
 801d3ca:	2001      	movs	r0, #1
 801d3cc:	e7a8      	b.n	801d320 <_svfiprintf_r+0xd8>
 801d3ce:	2300      	movs	r3, #0
 801d3d0:	3401      	adds	r4, #1
 801d3d2:	9305      	str	r3, [sp, #20]
 801d3d4:	4619      	mov	r1, r3
 801d3d6:	f04f 0c0a 	mov.w	ip, #10
 801d3da:	4620      	mov	r0, r4
 801d3dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d3e0:	3a30      	subs	r2, #48	@ 0x30
 801d3e2:	2a09      	cmp	r2, #9
 801d3e4:	d903      	bls.n	801d3ee <_svfiprintf_r+0x1a6>
 801d3e6:	2b00      	cmp	r3, #0
 801d3e8:	d0c6      	beq.n	801d378 <_svfiprintf_r+0x130>
 801d3ea:	9105      	str	r1, [sp, #20]
 801d3ec:	e7c4      	b.n	801d378 <_svfiprintf_r+0x130>
 801d3ee:	fb0c 2101 	mla	r1, ip, r1, r2
 801d3f2:	4604      	mov	r4, r0
 801d3f4:	2301      	movs	r3, #1
 801d3f6:	e7f0      	b.n	801d3da <_svfiprintf_r+0x192>
 801d3f8:	ab03      	add	r3, sp, #12
 801d3fa:	9300      	str	r3, [sp, #0]
 801d3fc:	462a      	mov	r2, r5
 801d3fe:	4b0e      	ldr	r3, [pc, #56]	@ (801d438 <_svfiprintf_r+0x1f0>)
 801d400:	a904      	add	r1, sp, #16
 801d402:	4638      	mov	r0, r7
 801d404:	f7fc fb48 	bl	8019a98 <_printf_float>
 801d408:	1c42      	adds	r2, r0, #1
 801d40a:	4606      	mov	r6, r0
 801d40c:	d1d6      	bne.n	801d3bc <_svfiprintf_r+0x174>
 801d40e:	89ab      	ldrh	r3, [r5, #12]
 801d410:	065b      	lsls	r3, r3, #25
 801d412:	f53f af2d 	bmi.w	801d270 <_svfiprintf_r+0x28>
 801d416:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d418:	e72c      	b.n	801d274 <_svfiprintf_r+0x2c>
 801d41a:	ab03      	add	r3, sp, #12
 801d41c:	9300      	str	r3, [sp, #0]
 801d41e:	462a      	mov	r2, r5
 801d420:	4b05      	ldr	r3, [pc, #20]	@ (801d438 <_svfiprintf_r+0x1f0>)
 801d422:	a904      	add	r1, sp, #16
 801d424:	4638      	mov	r0, r7
 801d426:	f7fc fdbf 	bl	8019fa8 <_printf_i>
 801d42a:	e7ed      	b.n	801d408 <_svfiprintf_r+0x1c0>
 801d42c:	0801f670 	.word	0x0801f670
 801d430:	0801f67a 	.word	0x0801f67a
 801d434:	08019a99 	.word	0x08019a99
 801d438:	0801d191 	.word	0x0801d191
 801d43c:	0801f676 	.word	0x0801f676

0801d440 <_sungetc_r>:
 801d440:	b538      	push	{r3, r4, r5, lr}
 801d442:	1c4b      	adds	r3, r1, #1
 801d444:	4614      	mov	r4, r2
 801d446:	d103      	bne.n	801d450 <_sungetc_r+0x10>
 801d448:	f04f 35ff 	mov.w	r5, #4294967295
 801d44c:	4628      	mov	r0, r5
 801d44e:	bd38      	pop	{r3, r4, r5, pc}
 801d450:	8993      	ldrh	r3, [r2, #12]
 801d452:	f023 0320 	bic.w	r3, r3, #32
 801d456:	8193      	strh	r3, [r2, #12]
 801d458:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d45a:	6852      	ldr	r2, [r2, #4]
 801d45c:	b2cd      	uxtb	r5, r1
 801d45e:	b18b      	cbz	r3, 801d484 <_sungetc_r+0x44>
 801d460:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801d462:	4293      	cmp	r3, r2
 801d464:	dd08      	ble.n	801d478 <_sungetc_r+0x38>
 801d466:	6823      	ldr	r3, [r4, #0]
 801d468:	1e5a      	subs	r2, r3, #1
 801d46a:	6022      	str	r2, [r4, #0]
 801d46c:	f803 5c01 	strb.w	r5, [r3, #-1]
 801d470:	6863      	ldr	r3, [r4, #4]
 801d472:	3301      	adds	r3, #1
 801d474:	6063      	str	r3, [r4, #4]
 801d476:	e7e9      	b.n	801d44c <_sungetc_r+0xc>
 801d478:	4621      	mov	r1, r4
 801d47a:	f000 fd88 	bl	801df8e <__submore>
 801d47e:	2800      	cmp	r0, #0
 801d480:	d0f1      	beq.n	801d466 <_sungetc_r+0x26>
 801d482:	e7e1      	b.n	801d448 <_sungetc_r+0x8>
 801d484:	6921      	ldr	r1, [r4, #16]
 801d486:	6823      	ldr	r3, [r4, #0]
 801d488:	b151      	cbz	r1, 801d4a0 <_sungetc_r+0x60>
 801d48a:	4299      	cmp	r1, r3
 801d48c:	d208      	bcs.n	801d4a0 <_sungetc_r+0x60>
 801d48e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801d492:	42a9      	cmp	r1, r5
 801d494:	d104      	bne.n	801d4a0 <_sungetc_r+0x60>
 801d496:	3b01      	subs	r3, #1
 801d498:	3201      	adds	r2, #1
 801d49a:	6023      	str	r3, [r4, #0]
 801d49c:	6062      	str	r2, [r4, #4]
 801d49e:	e7d5      	b.n	801d44c <_sungetc_r+0xc>
 801d4a0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801d4a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d4a8:	6363      	str	r3, [r4, #52]	@ 0x34
 801d4aa:	2303      	movs	r3, #3
 801d4ac:	63a3      	str	r3, [r4, #56]	@ 0x38
 801d4ae:	4623      	mov	r3, r4
 801d4b0:	f803 5f46 	strb.w	r5, [r3, #70]!
 801d4b4:	6023      	str	r3, [r4, #0]
 801d4b6:	2301      	movs	r3, #1
 801d4b8:	e7dc      	b.n	801d474 <_sungetc_r+0x34>

0801d4ba <__ssrefill_r>:
 801d4ba:	b510      	push	{r4, lr}
 801d4bc:	460c      	mov	r4, r1
 801d4be:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801d4c0:	b169      	cbz	r1, 801d4de <__ssrefill_r+0x24>
 801d4c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d4c6:	4299      	cmp	r1, r3
 801d4c8:	d001      	beq.n	801d4ce <__ssrefill_r+0x14>
 801d4ca:	f7fe faff 	bl	801bacc <_free_r>
 801d4ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d4d0:	6063      	str	r3, [r4, #4]
 801d4d2:	2000      	movs	r0, #0
 801d4d4:	6360      	str	r0, [r4, #52]	@ 0x34
 801d4d6:	b113      	cbz	r3, 801d4de <__ssrefill_r+0x24>
 801d4d8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801d4da:	6023      	str	r3, [r4, #0]
 801d4dc:	bd10      	pop	{r4, pc}
 801d4de:	6923      	ldr	r3, [r4, #16]
 801d4e0:	6023      	str	r3, [r4, #0]
 801d4e2:	2300      	movs	r3, #0
 801d4e4:	6063      	str	r3, [r4, #4]
 801d4e6:	89a3      	ldrh	r3, [r4, #12]
 801d4e8:	f043 0320 	orr.w	r3, r3, #32
 801d4ec:	81a3      	strh	r3, [r4, #12]
 801d4ee:	f04f 30ff 	mov.w	r0, #4294967295
 801d4f2:	e7f3      	b.n	801d4dc <__ssrefill_r+0x22>

0801d4f4 <__ssvfiscanf_r>:
 801d4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d4f8:	460c      	mov	r4, r1
 801d4fa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801d4fe:	2100      	movs	r1, #0
 801d500:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801d504:	49a6      	ldr	r1, [pc, #664]	@ (801d7a0 <__ssvfiscanf_r+0x2ac>)
 801d506:	91a0      	str	r1, [sp, #640]	@ 0x280
 801d508:	f10d 0804 	add.w	r8, sp, #4
 801d50c:	49a5      	ldr	r1, [pc, #660]	@ (801d7a4 <__ssvfiscanf_r+0x2b0>)
 801d50e:	4fa6      	ldr	r7, [pc, #664]	@ (801d7a8 <__ssvfiscanf_r+0x2b4>)
 801d510:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801d514:	4606      	mov	r6, r0
 801d516:	91a1      	str	r1, [sp, #644]	@ 0x284
 801d518:	9300      	str	r3, [sp, #0]
 801d51a:	f892 9000 	ldrb.w	r9, [r2]
 801d51e:	f1b9 0f00 	cmp.w	r9, #0
 801d522:	f000 8158 	beq.w	801d7d6 <__ssvfiscanf_r+0x2e2>
 801d526:	f817 3009 	ldrb.w	r3, [r7, r9]
 801d52a:	f013 0308 	ands.w	r3, r3, #8
 801d52e:	f102 0501 	add.w	r5, r2, #1
 801d532:	d019      	beq.n	801d568 <__ssvfiscanf_r+0x74>
 801d534:	6863      	ldr	r3, [r4, #4]
 801d536:	2b00      	cmp	r3, #0
 801d538:	dd0f      	ble.n	801d55a <__ssvfiscanf_r+0x66>
 801d53a:	6823      	ldr	r3, [r4, #0]
 801d53c:	781a      	ldrb	r2, [r3, #0]
 801d53e:	5cba      	ldrb	r2, [r7, r2]
 801d540:	0712      	lsls	r2, r2, #28
 801d542:	d401      	bmi.n	801d548 <__ssvfiscanf_r+0x54>
 801d544:	462a      	mov	r2, r5
 801d546:	e7e8      	b.n	801d51a <__ssvfiscanf_r+0x26>
 801d548:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d54a:	3201      	adds	r2, #1
 801d54c:	9245      	str	r2, [sp, #276]	@ 0x114
 801d54e:	6862      	ldr	r2, [r4, #4]
 801d550:	3301      	adds	r3, #1
 801d552:	3a01      	subs	r2, #1
 801d554:	6062      	str	r2, [r4, #4]
 801d556:	6023      	str	r3, [r4, #0]
 801d558:	e7ec      	b.n	801d534 <__ssvfiscanf_r+0x40>
 801d55a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d55c:	4621      	mov	r1, r4
 801d55e:	4630      	mov	r0, r6
 801d560:	4798      	blx	r3
 801d562:	2800      	cmp	r0, #0
 801d564:	d0e9      	beq.n	801d53a <__ssvfiscanf_r+0x46>
 801d566:	e7ed      	b.n	801d544 <__ssvfiscanf_r+0x50>
 801d568:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801d56c:	f040 8085 	bne.w	801d67a <__ssvfiscanf_r+0x186>
 801d570:	9341      	str	r3, [sp, #260]	@ 0x104
 801d572:	9343      	str	r3, [sp, #268]	@ 0x10c
 801d574:	7853      	ldrb	r3, [r2, #1]
 801d576:	2b2a      	cmp	r3, #42	@ 0x2a
 801d578:	bf02      	ittt	eq
 801d57a:	2310      	moveq	r3, #16
 801d57c:	1c95      	addeq	r5, r2, #2
 801d57e:	9341      	streq	r3, [sp, #260]	@ 0x104
 801d580:	220a      	movs	r2, #10
 801d582:	46aa      	mov	sl, r5
 801d584:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801d588:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801d58c:	2b09      	cmp	r3, #9
 801d58e:	d91e      	bls.n	801d5ce <__ssvfiscanf_r+0xda>
 801d590:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801d7ac <__ssvfiscanf_r+0x2b8>
 801d594:	2203      	movs	r2, #3
 801d596:	4658      	mov	r0, fp
 801d598:	f7e2 feca 	bl	8000330 <memchr>
 801d59c:	b138      	cbz	r0, 801d5ae <__ssvfiscanf_r+0xba>
 801d59e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d5a0:	eba0 000b 	sub.w	r0, r0, fp
 801d5a4:	2301      	movs	r3, #1
 801d5a6:	4083      	lsls	r3, r0
 801d5a8:	4313      	orrs	r3, r2
 801d5aa:	9341      	str	r3, [sp, #260]	@ 0x104
 801d5ac:	4655      	mov	r5, sl
 801d5ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 801d5b2:	2b78      	cmp	r3, #120	@ 0x78
 801d5b4:	d806      	bhi.n	801d5c4 <__ssvfiscanf_r+0xd0>
 801d5b6:	2b57      	cmp	r3, #87	@ 0x57
 801d5b8:	d810      	bhi.n	801d5dc <__ssvfiscanf_r+0xe8>
 801d5ba:	2b25      	cmp	r3, #37	@ 0x25
 801d5bc:	d05d      	beq.n	801d67a <__ssvfiscanf_r+0x186>
 801d5be:	d857      	bhi.n	801d670 <__ssvfiscanf_r+0x17c>
 801d5c0:	2b00      	cmp	r3, #0
 801d5c2:	d075      	beq.n	801d6b0 <__ssvfiscanf_r+0x1bc>
 801d5c4:	2303      	movs	r3, #3
 801d5c6:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d5c8:	230a      	movs	r3, #10
 801d5ca:	9342      	str	r3, [sp, #264]	@ 0x108
 801d5cc:	e088      	b.n	801d6e0 <__ssvfiscanf_r+0x1ec>
 801d5ce:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801d5d0:	fb02 1103 	mla	r1, r2, r3, r1
 801d5d4:	3930      	subs	r1, #48	@ 0x30
 801d5d6:	9143      	str	r1, [sp, #268]	@ 0x10c
 801d5d8:	4655      	mov	r5, sl
 801d5da:	e7d2      	b.n	801d582 <__ssvfiscanf_r+0x8e>
 801d5dc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801d5e0:	2a20      	cmp	r2, #32
 801d5e2:	d8ef      	bhi.n	801d5c4 <__ssvfiscanf_r+0xd0>
 801d5e4:	a101      	add	r1, pc, #4	@ (adr r1, 801d5ec <__ssvfiscanf_r+0xf8>)
 801d5e6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d5ea:	bf00      	nop
 801d5ec:	0801d6bf 	.word	0x0801d6bf
 801d5f0:	0801d5c5 	.word	0x0801d5c5
 801d5f4:	0801d5c5 	.word	0x0801d5c5
 801d5f8:	0801d719 	.word	0x0801d719
 801d5fc:	0801d5c5 	.word	0x0801d5c5
 801d600:	0801d5c5 	.word	0x0801d5c5
 801d604:	0801d5c5 	.word	0x0801d5c5
 801d608:	0801d5c5 	.word	0x0801d5c5
 801d60c:	0801d5c5 	.word	0x0801d5c5
 801d610:	0801d5c5 	.word	0x0801d5c5
 801d614:	0801d5c5 	.word	0x0801d5c5
 801d618:	0801d72f 	.word	0x0801d72f
 801d61c:	0801d715 	.word	0x0801d715
 801d620:	0801d677 	.word	0x0801d677
 801d624:	0801d677 	.word	0x0801d677
 801d628:	0801d677 	.word	0x0801d677
 801d62c:	0801d5c5 	.word	0x0801d5c5
 801d630:	0801d6d1 	.word	0x0801d6d1
 801d634:	0801d5c5 	.word	0x0801d5c5
 801d638:	0801d5c5 	.word	0x0801d5c5
 801d63c:	0801d5c5 	.word	0x0801d5c5
 801d640:	0801d5c5 	.word	0x0801d5c5
 801d644:	0801d73f 	.word	0x0801d73f
 801d648:	0801d6d9 	.word	0x0801d6d9
 801d64c:	0801d6b7 	.word	0x0801d6b7
 801d650:	0801d5c5 	.word	0x0801d5c5
 801d654:	0801d5c5 	.word	0x0801d5c5
 801d658:	0801d73b 	.word	0x0801d73b
 801d65c:	0801d5c5 	.word	0x0801d5c5
 801d660:	0801d715 	.word	0x0801d715
 801d664:	0801d5c5 	.word	0x0801d5c5
 801d668:	0801d5c5 	.word	0x0801d5c5
 801d66c:	0801d6bf 	.word	0x0801d6bf
 801d670:	3b45      	subs	r3, #69	@ 0x45
 801d672:	2b02      	cmp	r3, #2
 801d674:	d8a6      	bhi.n	801d5c4 <__ssvfiscanf_r+0xd0>
 801d676:	2305      	movs	r3, #5
 801d678:	e031      	b.n	801d6de <__ssvfiscanf_r+0x1ea>
 801d67a:	6863      	ldr	r3, [r4, #4]
 801d67c:	2b00      	cmp	r3, #0
 801d67e:	dd0d      	ble.n	801d69c <__ssvfiscanf_r+0x1a8>
 801d680:	6823      	ldr	r3, [r4, #0]
 801d682:	781a      	ldrb	r2, [r3, #0]
 801d684:	454a      	cmp	r2, r9
 801d686:	f040 80a6 	bne.w	801d7d6 <__ssvfiscanf_r+0x2e2>
 801d68a:	3301      	adds	r3, #1
 801d68c:	6862      	ldr	r2, [r4, #4]
 801d68e:	6023      	str	r3, [r4, #0]
 801d690:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801d692:	3a01      	subs	r2, #1
 801d694:	3301      	adds	r3, #1
 801d696:	6062      	str	r2, [r4, #4]
 801d698:	9345      	str	r3, [sp, #276]	@ 0x114
 801d69a:	e753      	b.n	801d544 <__ssvfiscanf_r+0x50>
 801d69c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d69e:	4621      	mov	r1, r4
 801d6a0:	4630      	mov	r0, r6
 801d6a2:	4798      	blx	r3
 801d6a4:	2800      	cmp	r0, #0
 801d6a6:	d0eb      	beq.n	801d680 <__ssvfiscanf_r+0x18c>
 801d6a8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d6aa:	2800      	cmp	r0, #0
 801d6ac:	f040 808b 	bne.w	801d7c6 <__ssvfiscanf_r+0x2d2>
 801d6b0:	f04f 30ff 	mov.w	r0, #4294967295
 801d6b4:	e08b      	b.n	801d7ce <__ssvfiscanf_r+0x2da>
 801d6b6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d6b8:	f042 0220 	orr.w	r2, r2, #32
 801d6bc:	9241      	str	r2, [sp, #260]	@ 0x104
 801d6be:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d6c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801d6c4:	9241      	str	r2, [sp, #260]	@ 0x104
 801d6c6:	2210      	movs	r2, #16
 801d6c8:	2b6e      	cmp	r3, #110	@ 0x6e
 801d6ca:	9242      	str	r2, [sp, #264]	@ 0x108
 801d6cc:	d902      	bls.n	801d6d4 <__ssvfiscanf_r+0x1e0>
 801d6ce:	e005      	b.n	801d6dc <__ssvfiscanf_r+0x1e8>
 801d6d0:	2300      	movs	r3, #0
 801d6d2:	9342      	str	r3, [sp, #264]	@ 0x108
 801d6d4:	2303      	movs	r3, #3
 801d6d6:	e002      	b.n	801d6de <__ssvfiscanf_r+0x1ea>
 801d6d8:	2308      	movs	r3, #8
 801d6da:	9342      	str	r3, [sp, #264]	@ 0x108
 801d6dc:	2304      	movs	r3, #4
 801d6de:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d6e0:	6863      	ldr	r3, [r4, #4]
 801d6e2:	2b00      	cmp	r3, #0
 801d6e4:	dd39      	ble.n	801d75a <__ssvfiscanf_r+0x266>
 801d6e6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d6e8:	0659      	lsls	r1, r3, #25
 801d6ea:	d404      	bmi.n	801d6f6 <__ssvfiscanf_r+0x202>
 801d6ec:	6823      	ldr	r3, [r4, #0]
 801d6ee:	781a      	ldrb	r2, [r3, #0]
 801d6f0:	5cba      	ldrb	r2, [r7, r2]
 801d6f2:	0712      	lsls	r2, r2, #28
 801d6f4:	d438      	bmi.n	801d768 <__ssvfiscanf_r+0x274>
 801d6f6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801d6f8:	2b02      	cmp	r3, #2
 801d6fa:	dc47      	bgt.n	801d78c <__ssvfiscanf_r+0x298>
 801d6fc:	466b      	mov	r3, sp
 801d6fe:	4622      	mov	r2, r4
 801d700:	a941      	add	r1, sp, #260	@ 0x104
 801d702:	4630      	mov	r0, r6
 801d704:	f000 f9ae 	bl	801da64 <_scanf_chars>
 801d708:	2801      	cmp	r0, #1
 801d70a:	d064      	beq.n	801d7d6 <__ssvfiscanf_r+0x2e2>
 801d70c:	2802      	cmp	r0, #2
 801d70e:	f47f af19 	bne.w	801d544 <__ssvfiscanf_r+0x50>
 801d712:	e7c9      	b.n	801d6a8 <__ssvfiscanf_r+0x1b4>
 801d714:	220a      	movs	r2, #10
 801d716:	e7d7      	b.n	801d6c8 <__ssvfiscanf_r+0x1d4>
 801d718:	4629      	mov	r1, r5
 801d71a:	4640      	mov	r0, r8
 801d71c:	f000 fbfe 	bl	801df1c <__sccl>
 801d720:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d722:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d726:	9341      	str	r3, [sp, #260]	@ 0x104
 801d728:	4605      	mov	r5, r0
 801d72a:	2301      	movs	r3, #1
 801d72c:	e7d7      	b.n	801d6de <__ssvfiscanf_r+0x1ea>
 801d72e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d730:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d734:	9341      	str	r3, [sp, #260]	@ 0x104
 801d736:	2300      	movs	r3, #0
 801d738:	e7d1      	b.n	801d6de <__ssvfiscanf_r+0x1ea>
 801d73a:	2302      	movs	r3, #2
 801d73c:	e7cf      	b.n	801d6de <__ssvfiscanf_r+0x1ea>
 801d73e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801d740:	06c3      	lsls	r3, r0, #27
 801d742:	f53f aeff 	bmi.w	801d544 <__ssvfiscanf_r+0x50>
 801d746:	9b00      	ldr	r3, [sp, #0]
 801d748:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d74a:	1d19      	adds	r1, r3, #4
 801d74c:	9100      	str	r1, [sp, #0]
 801d74e:	681b      	ldr	r3, [r3, #0]
 801d750:	07c0      	lsls	r0, r0, #31
 801d752:	bf4c      	ite	mi
 801d754:	801a      	strhmi	r2, [r3, #0]
 801d756:	601a      	strpl	r2, [r3, #0]
 801d758:	e6f4      	b.n	801d544 <__ssvfiscanf_r+0x50>
 801d75a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d75c:	4621      	mov	r1, r4
 801d75e:	4630      	mov	r0, r6
 801d760:	4798      	blx	r3
 801d762:	2800      	cmp	r0, #0
 801d764:	d0bf      	beq.n	801d6e6 <__ssvfiscanf_r+0x1f2>
 801d766:	e79f      	b.n	801d6a8 <__ssvfiscanf_r+0x1b4>
 801d768:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d76a:	3201      	adds	r2, #1
 801d76c:	9245      	str	r2, [sp, #276]	@ 0x114
 801d76e:	6862      	ldr	r2, [r4, #4]
 801d770:	3a01      	subs	r2, #1
 801d772:	2a00      	cmp	r2, #0
 801d774:	6062      	str	r2, [r4, #4]
 801d776:	dd02      	ble.n	801d77e <__ssvfiscanf_r+0x28a>
 801d778:	3301      	adds	r3, #1
 801d77a:	6023      	str	r3, [r4, #0]
 801d77c:	e7b6      	b.n	801d6ec <__ssvfiscanf_r+0x1f8>
 801d77e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d780:	4621      	mov	r1, r4
 801d782:	4630      	mov	r0, r6
 801d784:	4798      	blx	r3
 801d786:	2800      	cmp	r0, #0
 801d788:	d0b0      	beq.n	801d6ec <__ssvfiscanf_r+0x1f8>
 801d78a:	e78d      	b.n	801d6a8 <__ssvfiscanf_r+0x1b4>
 801d78c:	2b04      	cmp	r3, #4
 801d78e:	dc0f      	bgt.n	801d7b0 <__ssvfiscanf_r+0x2bc>
 801d790:	466b      	mov	r3, sp
 801d792:	4622      	mov	r2, r4
 801d794:	a941      	add	r1, sp, #260	@ 0x104
 801d796:	4630      	mov	r0, r6
 801d798:	f000 f9be 	bl	801db18 <_scanf_i>
 801d79c:	e7b4      	b.n	801d708 <__ssvfiscanf_r+0x214>
 801d79e:	bf00      	nop
 801d7a0:	0801d441 	.word	0x0801d441
 801d7a4:	0801d4bb 	.word	0x0801d4bb
 801d7a8:	0801f451 	.word	0x0801f451
 801d7ac:	0801f676 	.word	0x0801f676
 801d7b0:	4b0a      	ldr	r3, [pc, #40]	@ (801d7dc <__ssvfiscanf_r+0x2e8>)
 801d7b2:	2b00      	cmp	r3, #0
 801d7b4:	f43f aec6 	beq.w	801d544 <__ssvfiscanf_r+0x50>
 801d7b8:	466b      	mov	r3, sp
 801d7ba:	4622      	mov	r2, r4
 801d7bc:	a941      	add	r1, sp, #260	@ 0x104
 801d7be:	4630      	mov	r0, r6
 801d7c0:	f7fc fd10 	bl	801a1e4 <_scanf_float>
 801d7c4:	e7a0      	b.n	801d708 <__ssvfiscanf_r+0x214>
 801d7c6:	89a3      	ldrh	r3, [r4, #12]
 801d7c8:	065b      	lsls	r3, r3, #25
 801d7ca:	f53f af71 	bmi.w	801d6b0 <__ssvfiscanf_r+0x1bc>
 801d7ce:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801d7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d7d6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d7d8:	e7f9      	b.n	801d7ce <__ssvfiscanf_r+0x2da>
 801d7da:	bf00      	nop
 801d7dc:	0801a1e5 	.word	0x0801a1e5

0801d7e0 <__sfputc_r>:
 801d7e0:	6893      	ldr	r3, [r2, #8]
 801d7e2:	3b01      	subs	r3, #1
 801d7e4:	2b00      	cmp	r3, #0
 801d7e6:	b410      	push	{r4}
 801d7e8:	6093      	str	r3, [r2, #8]
 801d7ea:	da08      	bge.n	801d7fe <__sfputc_r+0x1e>
 801d7ec:	6994      	ldr	r4, [r2, #24]
 801d7ee:	42a3      	cmp	r3, r4
 801d7f0:	db01      	blt.n	801d7f6 <__sfputc_r+0x16>
 801d7f2:	290a      	cmp	r1, #10
 801d7f4:	d103      	bne.n	801d7fe <__sfputc_r+0x1e>
 801d7f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d7fa:	f7fd b9ed 	b.w	801abd8 <__swbuf_r>
 801d7fe:	6813      	ldr	r3, [r2, #0]
 801d800:	1c58      	adds	r0, r3, #1
 801d802:	6010      	str	r0, [r2, #0]
 801d804:	7019      	strb	r1, [r3, #0]
 801d806:	4608      	mov	r0, r1
 801d808:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d80c:	4770      	bx	lr

0801d80e <__sfputs_r>:
 801d80e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d810:	4606      	mov	r6, r0
 801d812:	460f      	mov	r7, r1
 801d814:	4614      	mov	r4, r2
 801d816:	18d5      	adds	r5, r2, r3
 801d818:	42ac      	cmp	r4, r5
 801d81a:	d101      	bne.n	801d820 <__sfputs_r+0x12>
 801d81c:	2000      	movs	r0, #0
 801d81e:	e007      	b.n	801d830 <__sfputs_r+0x22>
 801d820:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d824:	463a      	mov	r2, r7
 801d826:	4630      	mov	r0, r6
 801d828:	f7ff ffda 	bl	801d7e0 <__sfputc_r>
 801d82c:	1c43      	adds	r3, r0, #1
 801d82e:	d1f3      	bne.n	801d818 <__sfputs_r+0xa>
 801d830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d834 <_vfiprintf_r>:
 801d834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d838:	460d      	mov	r5, r1
 801d83a:	b09d      	sub	sp, #116	@ 0x74
 801d83c:	4614      	mov	r4, r2
 801d83e:	4698      	mov	r8, r3
 801d840:	4606      	mov	r6, r0
 801d842:	b118      	cbz	r0, 801d84c <_vfiprintf_r+0x18>
 801d844:	6a03      	ldr	r3, [r0, #32]
 801d846:	b90b      	cbnz	r3, 801d84c <_vfiprintf_r+0x18>
 801d848:	f7fc ff5e 	bl	801a708 <__sinit>
 801d84c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d84e:	07d9      	lsls	r1, r3, #31
 801d850:	d405      	bmi.n	801d85e <_vfiprintf_r+0x2a>
 801d852:	89ab      	ldrh	r3, [r5, #12]
 801d854:	059a      	lsls	r2, r3, #22
 801d856:	d402      	bmi.n	801d85e <_vfiprintf_r+0x2a>
 801d858:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d85a:	f7fd fb38 	bl	801aece <__retarget_lock_acquire_recursive>
 801d85e:	89ab      	ldrh	r3, [r5, #12]
 801d860:	071b      	lsls	r3, r3, #28
 801d862:	d501      	bpl.n	801d868 <_vfiprintf_r+0x34>
 801d864:	692b      	ldr	r3, [r5, #16]
 801d866:	b99b      	cbnz	r3, 801d890 <_vfiprintf_r+0x5c>
 801d868:	4629      	mov	r1, r5
 801d86a:	4630      	mov	r0, r6
 801d86c:	f7fd f9f2 	bl	801ac54 <__swsetup_r>
 801d870:	b170      	cbz	r0, 801d890 <_vfiprintf_r+0x5c>
 801d872:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d874:	07dc      	lsls	r4, r3, #31
 801d876:	d504      	bpl.n	801d882 <_vfiprintf_r+0x4e>
 801d878:	f04f 30ff 	mov.w	r0, #4294967295
 801d87c:	b01d      	add	sp, #116	@ 0x74
 801d87e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d882:	89ab      	ldrh	r3, [r5, #12]
 801d884:	0598      	lsls	r0, r3, #22
 801d886:	d4f7      	bmi.n	801d878 <_vfiprintf_r+0x44>
 801d888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d88a:	f7fd fb21 	bl	801aed0 <__retarget_lock_release_recursive>
 801d88e:	e7f3      	b.n	801d878 <_vfiprintf_r+0x44>
 801d890:	2300      	movs	r3, #0
 801d892:	9309      	str	r3, [sp, #36]	@ 0x24
 801d894:	2320      	movs	r3, #32
 801d896:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d89a:	f8cd 800c 	str.w	r8, [sp, #12]
 801d89e:	2330      	movs	r3, #48	@ 0x30
 801d8a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801da50 <_vfiprintf_r+0x21c>
 801d8a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d8a8:	f04f 0901 	mov.w	r9, #1
 801d8ac:	4623      	mov	r3, r4
 801d8ae:	469a      	mov	sl, r3
 801d8b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d8b4:	b10a      	cbz	r2, 801d8ba <_vfiprintf_r+0x86>
 801d8b6:	2a25      	cmp	r2, #37	@ 0x25
 801d8b8:	d1f9      	bne.n	801d8ae <_vfiprintf_r+0x7a>
 801d8ba:	ebba 0b04 	subs.w	fp, sl, r4
 801d8be:	d00b      	beq.n	801d8d8 <_vfiprintf_r+0xa4>
 801d8c0:	465b      	mov	r3, fp
 801d8c2:	4622      	mov	r2, r4
 801d8c4:	4629      	mov	r1, r5
 801d8c6:	4630      	mov	r0, r6
 801d8c8:	f7ff ffa1 	bl	801d80e <__sfputs_r>
 801d8cc:	3001      	adds	r0, #1
 801d8ce:	f000 80a7 	beq.w	801da20 <_vfiprintf_r+0x1ec>
 801d8d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d8d4:	445a      	add	r2, fp
 801d8d6:	9209      	str	r2, [sp, #36]	@ 0x24
 801d8d8:	f89a 3000 	ldrb.w	r3, [sl]
 801d8dc:	2b00      	cmp	r3, #0
 801d8de:	f000 809f 	beq.w	801da20 <_vfiprintf_r+0x1ec>
 801d8e2:	2300      	movs	r3, #0
 801d8e4:	f04f 32ff 	mov.w	r2, #4294967295
 801d8e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d8ec:	f10a 0a01 	add.w	sl, sl, #1
 801d8f0:	9304      	str	r3, [sp, #16]
 801d8f2:	9307      	str	r3, [sp, #28]
 801d8f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d8f8:	931a      	str	r3, [sp, #104]	@ 0x68
 801d8fa:	4654      	mov	r4, sl
 801d8fc:	2205      	movs	r2, #5
 801d8fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d902:	4853      	ldr	r0, [pc, #332]	@ (801da50 <_vfiprintf_r+0x21c>)
 801d904:	f7e2 fd14 	bl	8000330 <memchr>
 801d908:	9a04      	ldr	r2, [sp, #16]
 801d90a:	b9d8      	cbnz	r0, 801d944 <_vfiprintf_r+0x110>
 801d90c:	06d1      	lsls	r1, r2, #27
 801d90e:	bf44      	itt	mi
 801d910:	2320      	movmi	r3, #32
 801d912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d916:	0713      	lsls	r3, r2, #28
 801d918:	bf44      	itt	mi
 801d91a:	232b      	movmi	r3, #43	@ 0x2b
 801d91c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d920:	f89a 3000 	ldrb.w	r3, [sl]
 801d924:	2b2a      	cmp	r3, #42	@ 0x2a
 801d926:	d015      	beq.n	801d954 <_vfiprintf_r+0x120>
 801d928:	9a07      	ldr	r2, [sp, #28]
 801d92a:	4654      	mov	r4, sl
 801d92c:	2000      	movs	r0, #0
 801d92e:	f04f 0c0a 	mov.w	ip, #10
 801d932:	4621      	mov	r1, r4
 801d934:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d938:	3b30      	subs	r3, #48	@ 0x30
 801d93a:	2b09      	cmp	r3, #9
 801d93c:	d94b      	bls.n	801d9d6 <_vfiprintf_r+0x1a2>
 801d93e:	b1b0      	cbz	r0, 801d96e <_vfiprintf_r+0x13a>
 801d940:	9207      	str	r2, [sp, #28]
 801d942:	e014      	b.n	801d96e <_vfiprintf_r+0x13a>
 801d944:	eba0 0308 	sub.w	r3, r0, r8
 801d948:	fa09 f303 	lsl.w	r3, r9, r3
 801d94c:	4313      	orrs	r3, r2
 801d94e:	9304      	str	r3, [sp, #16]
 801d950:	46a2      	mov	sl, r4
 801d952:	e7d2      	b.n	801d8fa <_vfiprintf_r+0xc6>
 801d954:	9b03      	ldr	r3, [sp, #12]
 801d956:	1d19      	adds	r1, r3, #4
 801d958:	681b      	ldr	r3, [r3, #0]
 801d95a:	9103      	str	r1, [sp, #12]
 801d95c:	2b00      	cmp	r3, #0
 801d95e:	bfbb      	ittet	lt
 801d960:	425b      	neglt	r3, r3
 801d962:	f042 0202 	orrlt.w	r2, r2, #2
 801d966:	9307      	strge	r3, [sp, #28]
 801d968:	9307      	strlt	r3, [sp, #28]
 801d96a:	bfb8      	it	lt
 801d96c:	9204      	strlt	r2, [sp, #16]
 801d96e:	7823      	ldrb	r3, [r4, #0]
 801d970:	2b2e      	cmp	r3, #46	@ 0x2e
 801d972:	d10a      	bne.n	801d98a <_vfiprintf_r+0x156>
 801d974:	7863      	ldrb	r3, [r4, #1]
 801d976:	2b2a      	cmp	r3, #42	@ 0x2a
 801d978:	d132      	bne.n	801d9e0 <_vfiprintf_r+0x1ac>
 801d97a:	9b03      	ldr	r3, [sp, #12]
 801d97c:	1d1a      	adds	r2, r3, #4
 801d97e:	681b      	ldr	r3, [r3, #0]
 801d980:	9203      	str	r2, [sp, #12]
 801d982:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d986:	3402      	adds	r4, #2
 801d988:	9305      	str	r3, [sp, #20]
 801d98a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801da60 <_vfiprintf_r+0x22c>
 801d98e:	7821      	ldrb	r1, [r4, #0]
 801d990:	2203      	movs	r2, #3
 801d992:	4650      	mov	r0, sl
 801d994:	f7e2 fccc 	bl	8000330 <memchr>
 801d998:	b138      	cbz	r0, 801d9aa <_vfiprintf_r+0x176>
 801d99a:	9b04      	ldr	r3, [sp, #16]
 801d99c:	eba0 000a 	sub.w	r0, r0, sl
 801d9a0:	2240      	movs	r2, #64	@ 0x40
 801d9a2:	4082      	lsls	r2, r0
 801d9a4:	4313      	orrs	r3, r2
 801d9a6:	3401      	adds	r4, #1
 801d9a8:	9304      	str	r3, [sp, #16]
 801d9aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d9ae:	4829      	ldr	r0, [pc, #164]	@ (801da54 <_vfiprintf_r+0x220>)
 801d9b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d9b4:	2206      	movs	r2, #6
 801d9b6:	f7e2 fcbb 	bl	8000330 <memchr>
 801d9ba:	2800      	cmp	r0, #0
 801d9bc:	d03f      	beq.n	801da3e <_vfiprintf_r+0x20a>
 801d9be:	4b26      	ldr	r3, [pc, #152]	@ (801da58 <_vfiprintf_r+0x224>)
 801d9c0:	bb1b      	cbnz	r3, 801da0a <_vfiprintf_r+0x1d6>
 801d9c2:	9b03      	ldr	r3, [sp, #12]
 801d9c4:	3307      	adds	r3, #7
 801d9c6:	f023 0307 	bic.w	r3, r3, #7
 801d9ca:	3308      	adds	r3, #8
 801d9cc:	9303      	str	r3, [sp, #12]
 801d9ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9d0:	443b      	add	r3, r7
 801d9d2:	9309      	str	r3, [sp, #36]	@ 0x24
 801d9d4:	e76a      	b.n	801d8ac <_vfiprintf_r+0x78>
 801d9d6:	fb0c 3202 	mla	r2, ip, r2, r3
 801d9da:	460c      	mov	r4, r1
 801d9dc:	2001      	movs	r0, #1
 801d9de:	e7a8      	b.n	801d932 <_vfiprintf_r+0xfe>
 801d9e0:	2300      	movs	r3, #0
 801d9e2:	3401      	adds	r4, #1
 801d9e4:	9305      	str	r3, [sp, #20]
 801d9e6:	4619      	mov	r1, r3
 801d9e8:	f04f 0c0a 	mov.w	ip, #10
 801d9ec:	4620      	mov	r0, r4
 801d9ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d9f2:	3a30      	subs	r2, #48	@ 0x30
 801d9f4:	2a09      	cmp	r2, #9
 801d9f6:	d903      	bls.n	801da00 <_vfiprintf_r+0x1cc>
 801d9f8:	2b00      	cmp	r3, #0
 801d9fa:	d0c6      	beq.n	801d98a <_vfiprintf_r+0x156>
 801d9fc:	9105      	str	r1, [sp, #20]
 801d9fe:	e7c4      	b.n	801d98a <_vfiprintf_r+0x156>
 801da00:	fb0c 2101 	mla	r1, ip, r1, r2
 801da04:	4604      	mov	r4, r0
 801da06:	2301      	movs	r3, #1
 801da08:	e7f0      	b.n	801d9ec <_vfiprintf_r+0x1b8>
 801da0a:	ab03      	add	r3, sp, #12
 801da0c:	9300      	str	r3, [sp, #0]
 801da0e:	462a      	mov	r2, r5
 801da10:	4b12      	ldr	r3, [pc, #72]	@ (801da5c <_vfiprintf_r+0x228>)
 801da12:	a904      	add	r1, sp, #16
 801da14:	4630      	mov	r0, r6
 801da16:	f7fc f83f 	bl	8019a98 <_printf_float>
 801da1a:	4607      	mov	r7, r0
 801da1c:	1c78      	adds	r0, r7, #1
 801da1e:	d1d6      	bne.n	801d9ce <_vfiprintf_r+0x19a>
 801da20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801da22:	07d9      	lsls	r1, r3, #31
 801da24:	d405      	bmi.n	801da32 <_vfiprintf_r+0x1fe>
 801da26:	89ab      	ldrh	r3, [r5, #12]
 801da28:	059a      	lsls	r2, r3, #22
 801da2a:	d402      	bmi.n	801da32 <_vfiprintf_r+0x1fe>
 801da2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801da2e:	f7fd fa4f 	bl	801aed0 <__retarget_lock_release_recursive>
 801da32:	89ab      	ldrh	r3, [r5, #12]
 801da34:	065b      	lsls	r3, r3, #25
 801da36:	f53f af1f 	bmi.w	801d878 <_vfiprintf_r+0x44>
 801da3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801da3c:	e71e      	b.n	801d87c <_vfiprintf_r+0x48>
 801da3e:	ab03      	add	r3, sp, #12
 801da40:	9300      	str	r3, [sp, #0]
 801da42:	462a      	mov	r2, r5
 801da44:	4b05      	ldr	r3, [pc, #20]	@ (801da5c <_vfiprintf_r+0x228>)
 801da46:	a904      	add	r1, sp, #16
 801da48:	4630      	mov	r0, r6
 801da4a:	f7fc faad 	bl	8019fa8 <_printf_i>
 801da4e:	e7e4      	b.n	801da1a <_vfiprintf_r+0x1e6>
 801da50:	0801f670 	.word	0x0801f670
 801da54:	0801f67a 	.word	0x0801f67a
 801da58:	08019a99 	.word	0x08019a99
 801da5c:	0801d80f 	.word	0x0801d80f
 801da60:	0801f676 	.word	0x0801f676

0801da64 <_scanf_chars>:
 801da64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801da68:	4615      	mov	r5, r2
 801da6a:	688a      	ldr	r2, [r1, #8]
 801da6c:	4680      	mov	r8, r0
 801da6e:	460c      	mov	r4, r1
 801da70:	b932      	cbnz	r2, 801da80 <_scanf_chars+0x1c>
 801da72:	698a      	ldr	r2, [r1, #24]
 801da74:	2a00      	cmp	r2, #0
 801da76:	bf14      	ite	ne
 801da78:	f04f 32ff 	movne.w	r2, #4294967295
 801da7c:	2201      	moveq	r2, #1
 801da7e:	608a      	str	r2, [r1, #8]
 801da80:	6822      	ldr	r2, [r4, #0]
 801da82:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801db14 <_scanf_chars+0xb0>
 801da86:	06d1      	lsls	r1, r2, #27
 801da88:	bf5f      	itttt	pl
 801da8a:	681a      	ldrpl	r2, [r3, #0]
 801da8c:	1d11      	addpl	r1, r2, #4
 801da8e:	6019      	strpl	r1, [r3, #0]
 801da90:	6816      	ldrpl	r6, [r2, #0]
 801da92:	2700      	movs	r7, #0
 801da94:	69a0      	ldr	r0, [r4, #24]
 801da96:	b188      	cbz	r0, 801dabc <_scanf_chars+0x58>
 801da98:	2801      	cmp	r0, #1
 801da9a:	d107      	bne.n	801daac <_scanf_chars+0x48>
 801da9c:	682b      	ldr	r3, [r5, #0]
 801da9e:	781a      	ldrb	r2, [r3, #0]
 801daa0:	6963      	ldr	r3, [r4, #20]
 801daa2:	5c9b      	ldrb	r3, [r3, r2]
 801daa4:	b953      	cbnz	r3, 801dabc <_scanf_chars+0x58>
 801daa6:	2f00      	cmp	r7, #0
 801daa8:	d031      	beq.n	801db0e <_scanf_chars+0xaa>
 801daaa:	e022      	b.n	801daf2 <_scanf_chars+0x8e>
 801daac:	2802      	cmp	r0, #2
 801daae:	d120      	bne.n	801daf2 <_scanf_chars+0x8e>
 801dab0:	682b      	ldr	r3, [r5, #0]
 801dab2:	781b      	ldrb	r3, [r3, #0]
 801dab4:	f819 3003 	ldrb.w	r3, [r9, r3]
 801dab8:	071b      	lsls	r3, r3, #28
 801daba:	d41a      	bmi.n	801daf2 <_scanf_chars+0x8e>
 801dabc:	6823      	ldr	r3, [r4, #0]
 801dabe:	06da      	lsls	r2, r3, #27
 801dac0:	bf5e      	ittt	pl
 801dac2:	682b      	ldrpl	r3, [r5, #0]
 801dac4:	781b      	ldrbpl	r3, [r3, #0]
 801dac6:	f806 3b01 	strbpl.w	r3, [r6], #1
 801daca:	682a      	ldr	r2, [r5, #0]
 801dacc:	686b      	ldr	r3, [r5, #4]
 801dace:	3201      	adds	r2, #1
 801dad0:	602a      	str	r2, [r5, #0]
 801dad2:	68a2      	ldr	r2, [r4, #8]
 801dad4:	3b01      	subs	r3, #1
 801dad6:	3a01      	subs	r2, #1
 801dad8:	606b      	str	r3, [r5, #4]
 801dada:	3701      	adds	r7, #1
 801dadc:	60a2      	str	r2, [r4, #8]
 801dade:	b142      	cbz	r2, 801daf2 <_scanf_chars+0x8e>
 801dae0:	2b00      	cmp	r3, #0
 801dae2:	dcd7      	bgt.n	801da94 <_scanf_chars+0x30>
 801dae4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801dae8:	4629      	mov	r1, r5
 801daea:	4640      	mov	r0, r8
 801daec:	4798      	blx	r3
 801daee:	2800      	cmp	r0, #0
 801daf0:	d0d0      	beq.n	801da94 <_scanf_chars+0x30>
 801daf2:	6823      	ldr	r3, [r4, #0]
 801daf4:	f013 0310 	ands.w	r3, r3, #16
 801daf8:	d105      	bne.n	801db06 <_scanf_chars+0xa2>
 801dafa:	68e2      	ldr	r2, [r4, #12]
 801dafc:	3201      	adds	r2, #1
 801dafe:	60e2      	str	r2, [r4, #12]
 801db00:	69a2      	ldr	r2, [r4, #24]
 801db02:	b102      	cbz	r2, 801db06 <_scanf_chars+0xa2>
 801db04:	7033      	strb	r3, [r6, #0]
 801db06:	6923      	ldr	r3, [r4, #16]
 801db08:	443b      	add	r3, r7
 801db0a:	6123      	str	r3, [r4, #16]
 801db0c:	2000      	movs	r0, #0
 801db0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801db12:	bf00      	nop
 801db14:	0801f451 	.word	0x0801f451

0801db18 <_scanf_i>:
 801db18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db1c:	4698      	mov	r8, r3
 801db1e:	4b74      	ldr	r3, [pc, #464]	@ (801dcf0 <_scanf_i+0x1d8>)
 801db20:	460c      	mov	r4, r1
 801db22:	4682      	mov	sl, r0
 801db24:	4616      	mov	r6, r2
 801db26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801db2a:	b087      	sub	sp, #28
 801db2c:	ab03      	add	r3, sp, #12
 801db2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801db32:	4b70      	ldr	r3, [pc, #448]	@ (801dcf4 <_scanf_i+0x1dc>)
 801db34:	69a1      	ldr	r1, [r4, #24]
 801db36:	4a70      	ldr	r2, [pc, #448]	@ (801dcf8 <_scanf_i+0x1e0>)
 801db38:	2903      	cmp	r1, #3
 801db3a:	bf08      	it	eq
 801db3c:	461a      	moveq	r2, r3
 801db3e:	68a3      	ldr	r3, [r4, #8]
 801db40:	9201      	str	r2, [sp, #4]
 801db42:	1e5a      	subs	r2, r3, #1
 801db44:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801db48:	bf88      	it	hi
 801db4a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801db4e:	4627      	mov	r7, r4
 801db50:	bf82      	ittt	hi
 801db52:	eb03 0905 	addhi.w	r9, r3, r5
 801db56:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801db5a:	60a3      	strhi	r3, [r4, #8]
 801db5c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801db60:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801db64:	bf98      	it	ls
 801db66:	f04f 0900 	movls.w	r9, #0
 801db6a:	6023      	str	r3, [r4, #0]
 801db6c:	463d      	mov	r5, r7
 801db6e:	f04f 0b00 	mov.w	fp, #0
 801db72:	6831      	ldr	r1, [r6, #0]
 801db74:	ab03      	add	r3, sp, #12
 801db76:	7809      	ldrb	r1, [r1, #0]
 801db78:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801db7c:	2202      	movs	r2, #2
 801db7e:	f7e2 fbd7 	bl	8000330 <memchr>
 801db82:	b328      	cbz	r0, 801dbd0 <_scanf_i+0xb8>
 801db84:	f1bb 0f01 	cmp.w	fp, #1
 801db88:	d159      	bne.n	801dc3e <_scanf_i+0x126>
 801db8a:	6862      	ldr	r2, [r4, #4]
 801db8c:	b92a      	cbnz	r2, 801db9a <_scanf_i+0x82>
 801db8e:	6822      	ldr	r2, [r4, #0]
 801db90:	2108      	movs	r1, #8
 801db92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801db96:	6061      	str	r1, [r4, #4]
 801db98:	6022      	str	r2, [r4, #0]
 801db9a:	6822      	ldr	r2, [r4, #0]
 801db9c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801dba0:	6022      	str	r2, [r4, #0]
 801dba2:	68a2      	ldr	r2, [r4, #8]
 801dba4:	1e51      	subs	r1, r2, #1
 801dba6:	60a1      	str	r1, [r4, #8]
 801dba8:	b192      	cbz	r2, 801dbd0 <_scanf_i+0xb8>
 801dbaa:	6832      	ldr	r2, [r6, #0]
 801dbac:	1c51      	adds	r1, r2, #1
 801dbae:	6031      	str	r1, [r6, #0]
 801dbb0:	7812      	ldrb	r2, [r2, #0]
 801dbb2:	f805 2b01 	strb.w	r2, [r5], #1
 801dbb6:	6872      	ldr	r2, [r6, #4]
 801dbb8:	3a01      	subs	r2, #1
 801dbba:	2a00      	cmp	r2, #0
 801dbbc:	6072      	str	r2, [r6, #4]
 801dbbe:	dc07      	bgt.n	801dbd0 <_scanf_i+0xb8>
 801dbc0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801dbc4:	4631      	mov	r1, r6
 801dbc6:	4650      	mov	r0, sl
 801dbc8:	4790      	blx	r2
 801dbca:	2800      	cmp	r0, #0
 801dbcc:	f040 8085 	bne.w	801dcda <_scanf_i+0x1c2>
 801dbd0:	f10b 0b01 	add.w	fp, fp, #1
 801dbd4:	f1bb 0f03 	cmp.w	fp, #3
 801dbd8:	d1cb      	bne.n	801db72 <_scanf_i+0x5a>
 801dbda:	6863      	ldr	r3, [r4, #4]
 801dbdc:	b90b      	cbnz	r3, 801dbe2 <_scanf_i+0xca>
 801dbde:	230a      	movs	r3, #10
 801dbe0:	6063      	str	r3, [r4, #4]
 801dbe2:	6863      	ldr	r3, [r4, #4]
 801dbe4:	4945      	ldr	r1, [pc, #276]	@ (801dcfc <_scanf_i+0x1e4>)
 801dbe6:	6960      	ldr	r0, [r4, #20]
 801dbe8:	1ac9      	subs	r1, r1, r3
 801dbea:	f000 f997 	bl	801df1c <__sccl>
 801dbee:	f04f 0b00 	mov.w	fp, #0
 801dbf2:	68a3      	ldr	r3, [r4, #8]
 801dbf4:	6822      	ldr	r2, [r4, #0]
 801dbf6:	2b00      	cmp	r3, #0
 801dbf8:	d03d      	beq.n	801dc76 <_scanf_i+0x15e>
 801dbfa:	6831      	ldr	r1, [r6, #0]
 801dbfc:	6960      	ldr	r0, [r4, #20]
 801dbfe:	f891 c000 	ldrb.w	ip, [r1]
 801dc02:	f810 000c 	ldrb.w	r0, [r0, ip]
 801dc06:	2800      	cmp	r0, #0
 801dc08:	d035      	beq.n	801dc76 <_scanf_i+0x15e>
 801dc0a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801dc0e:	d124      	bne.n	801dc5a <_scanf_i+0x142>
 801dc10:	0510      	lsls	r0, r2, #20
 801dc12:	d522      	bpl.n	801dc5a <_scanf_i+0x142>
 801dc14:	f10b 0b01 	add.w	fp, fp, #1
 801dc18:	f1b9 0f00 	cmp.w	r9, #0
 801dc1c:	d003      	beq.n	801dc26 <_scanf_i+0x10e>
 801dc1e:	3301      	adds	r3, #1
 801dc20:	f109 39ff 	add.w	r9, r9, #4294967295
 801dc24:	60a3      	str	r3, [r4, #8]
 801dc26:	6873      	ldr	r3, [r6, #4]
 801dc28:	3b01      	subs	r3, #1
 801dc2a:	2b00      	cmp	r3, #0
 801dc2c:	6073      	str	r3, [r6, #4]
 801dc2e:	dd1b      	ble.n	801dc68 <_scanf_i+0x150>
 801dc30:	6833      	ldr	r3, [r6, #0]
 801dc32:	3301      	adds	r3, #1
 801dc34:	6033      	str	r3, [r6, #0]
 801dc36:	68a3      	ldr	r3, [r4, #8]
 801dc38:	3b01      	subs	r3, #1
 801dc3a:	60a3      	str	r3, [r4, #8]
 801dc3c:	e7d9      	b.n	801dbf2 <_scanf_i+0xda>
 801dc3e:	f1bb 0f02 	cmp.w	fp, #2
 801dc42:	d1ae      	bne.n	801dba2 <_scanf_i+0x8a>
 801dc44:	6822      	ldr	r2, [r4, #0]
 801dc46:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801dc4a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801dc4e:	d1c4      	bne.n	801dbda <_scanf_i+0xc2>
 801dc50:	2110      	movs	r1, #16
 801dc52:	6061      	str	r1, [r4, #4]
 801dc54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801dc58:	e7a2      	b.n	801dba0 <_scanf_i+0x88>
 801dc5a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801dc5e:	6022      	str	r2, [r4, #0]
 801dc60:	780b      	ldrb	r3, [r1, #0]
 801dc62:	f805 3b01 	strb.w	r3, [r5], #1
 801dc66:	e7de      	b.n	801dc26 <_scanf_i+0x10e>
 801dc68:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801dc6c:	4631      	mov	r1, r6
 801dc6e:	4650      	mov	r0, sl
 801dc70:	4798      	blx	r3
 801dc72:	2800      	cmp	r0, #0
 801dc74:	d0df      	beq.n	801dc36 <_scanf_i+0x11e>
 801dc76:	6823      	ldr	r3, [r4, #0]
 801dc78:	05d9      	lsls	r1, r3, #23
 801dc7a:	d50d      	bpl.n	801dc98 <_scanf_i+0x180>
 801dc7c:	42bd      	cmp	r5, r7
 801dc7e:	d909      	bls.n	801dc94 <_scanf_i+0x17c>
 801dc80:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801dc84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801dc88:	4632      	mov	r2, r6
 801dc8a:	4650      	mov	r0, sl
 801dc8c:	4798      	blx	r3
 801dc8e:	f105 39ff 	add.w	r9, r5, #4294967295
 801dc92:	464d      	mov	r5, r9
 801dc94:	42bd      	cmp	r5, r7
 801dc96:	d028      	beq.n	801dcea <_scanf_i+0x1d2>
 801dc98:	6822      	ldr	r2, [r4, #0]
 801dc9a:	f012 0210 	ands.w	r2, r2, #16
 801dc9e:	d113      	bne.n	801dcc8 <_scanf_i+0x1b0>
 801dca0:	702a      	strb	r2, [r5, #0]
 801dca2:	6863      	ldr	r3, [r4, #4]
 801dca4:	9e01      	ldr	r6, [sp, #4]
 801dca6:	4639      	mov	r1, r7
 801dca8:	4650      	mov	r0, sl
 801dcaa:	47b0      	blx	r6
 801dcac:	f8d8 3000 	ldr.w	r3, [r8]
 801dcb0:	6821      	ldr	r1, [r4, #0]
 801dcb2:	1d1a      	adds	r2, r3, #4
 801dcb4:	f8c8 2000 	str.w	r2, [r8]
 801dcb8:	f011 0f20 	tst.w	r1, #32
 801dcbc:	681b      	ldr	r3, [r3, #0]
 801dcbe:	d00f      	beq.n	801dce0 <_scanf_i+0x1c8>
 801dcc0:	6018      	str	r0, [r3, #0]
 801dcc2:	68e3      	ldr	r3, [r4, #12]
 801dcc4:	3301      	adds	r3, #1
 801dcc6:	60e3      	str	r3, [r4, #12]
 801dcc8:	6923      	ldr	r3, [r4, #16]
 801dcca:	1bed      	subs	r5, r5, r7
 801dccc:	445d      	add	r5, fp
 801dcce:	442b      	add	r3, r5
 801dcd0:	6123      	str	r3, [r4, #16]
 801dcd2:	2000      	movs	r0, #0
 801dcd4:	b007      	add	sp, #28
 801dcd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dcda:	f04f 0b00 	mov.w	fp, #0
 801dcde:	e7ca      	b.n	801dc76 <_scanf_i+0x15e>
 801dce0:	07ca      	lsls	r2, r1, #31
 801dce2:	bf4c      	ite	mi
 801dce4:	8018      	strhmi	r0, [r3, #0]
 801dce6:	6018      	strpl	r0, [r3, #0]
 801dce8:	e7eb      	b.n	801dcc2 <_scanf_i+0x1aa>
 801dcea:	2001      	movs	r0, #1
 801dcec:	e7f2      	b.n	801dcd4 <_scanf_i+0x1bc>
 801dcee:	bf00      	nop
 801dcf0:	0801f19c 	.word	0x0801f19c
 801dcf4:	08019965 	.word	0x08019965
 801dcf8:	0801e905 	.word	0x0801e905
 801dcfc:	0801f691 	.word	0x0801f691

0801dd00 <__sflush_r>:
 801dd00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801dd04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dd08:	0716      	lsls	r6, r2, #28
 801dd0a:	4605      	mov	r5, r0
 801dd0c:	460c      	mov	r4, r1
 801dd0e:	d454      	bmi.n	801ddba <__sflush_r+0xba>
 801dd10:	684b      	ldr	r3, [r1, #4]
 801dd12:	2b00      	cmp	r3, #0
 801dd14:	dc02      	bgt.n	801dd1c <__sflush_r+0x1c>
 801dd16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801dd18:	2b00      	cmp	r3, #0
 801dd1a:	dd48      	ble.n	801ddae <__sflush_r+0xae>
 801dd1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dd1e:	2e00      	cmp	r6, #0
 801dd20:	d045      	beq.n	801ddae <__sflush_r+0xae>
 801dd22:	2300      	movs	r3, #0
 801dd24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801dd28:	682f      	ldr	r7, [r5, #0]
 801dd2a:	6a21      	ldr	r1, [r4, #32]
 801dd2c:	602b      	str	r3, [r5, #0]
 801dd2e:	d030      	beq.n	801dd92 <__sflush_r+0x92>
 801dd30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801dd32:	89a3      	ldrh	r3, [r4, #12]
 801dd34:	0759      	lsls	r1, r3, #29
 801dd36:	d505      	bpl.n	801dd44 <__sflush_r+0x44>
 801dd38:	6863      	ldr	r3, [r4, #4]
 801dd3a:	1ad2      	subs	r2, r2, r3
 801dd3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801dd3e:	b10b      	cbz	r3, 801dd44 <__sflush_r+0x44>
 801dd40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dd42:	1ad2      	subs	r2, r2, r3
 801dd44:	2300      	movs	r3, #0
 801dd46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dd48:	6a21      	ldr	r1, [r4, #32]
 801dd4a:	4628      	mov	r0, r5
 801dd4c:	47b0      	blx	r6
 801dd4e:	1c43      	adds	r3, r0, #1
 801dd50:	89a3      	ldrh	r3, [r4, #12]
 801dd52:	d106      	bne.n	801dd62 <__sflush_r+0x62>
 801dd54:	6829      	ldr	r1, [r5, #0]
 801dd56:	291d      	cmp	r1, #29
 801dd58:	d82b      	bhi.n	801ddb2 <__sflush_r+0xb2>
 801dd5a:	4a2a      	ldr	r2, [pc, #168]	@ (801de04 <__sflush_r+0x104>)
 801dd5c:	40ca      	lsrs	r2, r1
 801dd5e:	07d6      	lsls	r6, r2, #31
 801dd60:	d527      	bpl.n	801ddb2 <__sflush_r+0xb2>
 801dd62:	2200      	movs	r2, #0
 801dd64:	6062      	str	r2, [r4, #4]
 801dd66:	04d9      	lsls	r1, r3, #19
 801dd68:	6922      	ldr	r2, [r4, #16]
 801dd6a:	6022      	str	r2, [r4, #0]
 801dd6c:	d504      	bpl.n	801dd78 <__sflush_r+0x78>
 801dd6e:	1c42      	adds	r2, r0, #1
 801dd70:	d101      	bne.n	801dd76 <__sflush_r+0x76>
 801dd72:	682b      	ldr	r3, [r5, #0]
 801dd74:	b903      	cbnz	r3, 801dd78 <__sflush_r+0x78>
 801dd76:	6560      	str	r0, [r4, #84]	@ 0x54
 801dd78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dd7a:	602f      	str	r7, [r5, #0]
 801dd7c:	b1b9      	cbz	r1, 801ddae <__sflush_r+0xae>
 801dd7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dd82:	4299      	cmp	r1, r3
 801dd84:	d002      	beq.n	801dd8c <__sflush_r+0x8c>
 801dd86:	4628      	mov	r0, r5
 801dd88:	f7fd fea0 	bl	801bacc <_free_r>
 801dd8c:	2300      	movs	r3, #0
 801dd8e:	6363      	str	r3, [r4, #52]	@ 0x34
 801dd90:	e00d      	b.n	801ddae <__sflush_r+0xae>
 801dd92:	2301      	movs	r3, #1
 801dd94:	4628      	mov	r0, r5
 801dd96:	47b0      	blx	r6
 801dd98:	4602      	mov	r2, r0
 801dd9a:	1c50      	adds	r0, r2, #1
 801dd9c:	d1c9      	bne.n	801dd32 <__sflush_r+0x32>
 801dd9e:	682b      	ldr	r3, [r5, #0]
 801dda0:	2b00      	cmp	r3, #0
 801dda2:	d0c6      	beq.n	801dd32 <__sflush_r+0x32>
 801dda4:	2b1d      	cmp	r3, #29
 801dda6:	d001      	beq.n	801ddac <__sflush_r+0xac>
 801dda8:	2b16      	cmp	r3, #22
 801ddaa:	d11e      	bne.n	801ddea <__sflush_r+0xea>
 801ddac:	602f      	str	r7, [r5, #0]
 801ddae:	2000      	movs	r0, #0
 801ddb0:	e022      	b.n	801ddf8 <__sflush_r+0xf8>
 801ddb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ddb6:	b21b      	sxth	r3, r3
 801ddb8:	e01b      	b.n	801ddf2 <__sflush_r+0xf2>
 801ddba:	690f      	ldr	r7, [r1, #16]
 801ddbc:	2f00      	cmp	r7, #0
 801ddbe:	d0f6      	beq.n	801ddae <__sflush_r+0xae>
 801ddc0:	0793      	lsls	r3, r2, #30
 801ddc2:	680e      	ldr	r6, [r1, #0]
 801ddc4:	bf08      	it	eq
 801ddc6:	694b      	ldreq	r3, [r1, #20]
 801ddc8:	600f      	str	r7, [r1, #0]
 801ddca:	bf18      	it	ne
 801ddcc:	2300      	movne	r3, #0
 801ddce:	eba6 0807 	sub.w	r8, r6, r7
 801ddd2:	608b      	str	r3, [r1, #8]
 801ddd4:	f1b8 0f00 	cmp.w	r8, #0
 801ddd8:	dde9      	ble.n	801ddae <__sflush_r+0xae>
 801ddda:	6a21      	ldr	r1, [r4, #32]
 801dddc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ddde:	4643      	mov	r3, r8
 801dde0:	463a      	mov	r2, r7
 801dde2:	4628      	mov	r0, r5
 801dde4:	47b0      	blx	r6
 801dde6:	2800      	cmp	r0, #0
 801dde8:	dc08      	bgt.n	801ddfc <__sflush_r+0xfc>
 801ddea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ddee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ddf2:	81a3      	strh	r3, [r4, #12]
 801ddf4:	f04f 30ff 	mov.w	r0, #4294967295
 801ddf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ddfc:	4407      	add	r7, r0
 801ddfe:	eba8 0800 	sub.w	r8, r8, r0
 801de02:	e7e7      	b.n	801ddd4 <__sflush_r+0xd4>
 801de04:	20400001 	.word	0x20400001

0801de08 <_fflush_r>:
 801de08:	b538      	push	{r3, r4, r5, lr}
 801de0a:	690b      	ldr	r3, [r1, #16]
 801de0c:	4605      	mov	r5, r0
 801de0e:	460c      	mov	r4, r1
 801de10:	b913      	cbnz	r3, 801de18 <_fflush_r+0x10>
 801de12:	2500      	movs	r5, #0
 801de14:	4628      	mov	r0, r5
 801de16:	bd38      	pop	{r3, r4, r5, pc}
 801de18:	b118      	cbz	r0, 801de22 <_fflush_r+0x1a>
 801de1a:	6a03      	ldr	r3, [r0, #32]
 801de1c:	b90b      	cbnz	r3, 801de22 <_fflush_r+0x1a>
 801de1e:	f7fc fc73 	bl	801a708 <__sinit>
 801de22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de26:	2b00      	cmp	r3, #0
 801de28:	d0f3      	beq.n	801de12 <_fflush_r+0xa>
 801de2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801de2c:	07d0      	lsls	r0, r2, #31
 801de2e:	d404      	bmi.n	801de3a <_fflush_r+0x32>
 801de30:	0599      	lsls	r1, r3, #22
 801de32:	d402      	bmi.n	801de3a <_fflush_r+0x32>
 801de34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de36:	f7fd f84a 	bl	801aece <__retarget_lock_acquire_recursive>
 801de3a:	4628      	mov	r0, r5
 801de3c:	4621      	mov	r1, r4
 801de3e:	f7ff ff5f 	bl	801dd00 <__sflush_r>
 801de42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801de44:	07da      	lsls	r2, r3, #31
 801de46:	4605      	mov	r5, r0
 801de48:	d4e4      	bmi.n	801de14 <_fflush_r+0xc>
 801de4a:	89a3      	ldrh	r3, [r4, #12]
 801de4c:	059b      	lsls	r3, r3, #22
 801de4e:	d4e1      	bmi.n	801de14 <_fflush_r+0xc>
 801de50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de52:	f7fd f83d 	bl	801aed0 <__retarget_lock_release_recursive>
 801de56:	e7dd      	b.n	801de14 <_fflush_r+0xc>

0801de58 <__swhatbuf_r>:
 801de58:	b570      	push	{r4, r5, r6, lr}
 801de5a:	460c      	mov	r4, r1
 801de5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801de60:	2900      	cmp	r1, #0
 801de62:	b096      	sub	sp, #88	@ 0x58
 801de64:	4615      	mov	r5, r2
 801de66:	461e      	mov	r6, r3
 801de68:	da0d      	bge.n	801de86 <__swhatbuf_r+0x2e>
 801de6a:	89a3      	ldrh	r3, [r4, #12]
 801de6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801de70:	f04f 0100 	mov.w	r1, #0
 801de74:	bf14      	ite	ne
 801de76:	2340      	movne	r3, #64	@ 0x40
 801de78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801de7c:	2000      	movs	r0, #0
 801de7e:	6031      	str	r1, [r6, #0]
 801de80:	602b      	str	r3, [r5, #0]
 801de82:	b016      	add	sp, #88	@ 0x58
 801de84:	bd70      	pop	{r4, r5, r6, pc}
 801de86:	466a      	mov	r2, sp
 801de88:	f000 f8e8 	bl	801e05c <_fstat_r>
 801de8c:	2800      	cmp	r0, #0
 801de8e:	dbec      	blt.n	801de6a <__swhatbuf_r+0x12>
 801de90:	9901      	ldr	r1, [sp, #4]
 801de92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801de96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801de9a:	4259      	negs	r1, r3
 801de9c:	4159      	adcs	r1, r3
 801de9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801dea2:	e7eb      	b.n	801de7c <__swhatbuf_r+0x24>

0801dea4 <__smakebuf_r>:
 801dea4:	898b      	ldrh	r3, [r1, #12]
 801dea6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801dea8:	079d      	lsls	r5, r3, #30
 801deaa:	4606      	mov	r6, r0
 801deac:	460c      	mov	r4, r1
 801deae:	d507      	bpl.n	801dec0 <__smakebuf_r+0x1c>
 801deb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801deb4:	6023      	str	r3, [r4, #0]
 801deb6:	6123      	str	r3, [r4, #16]
 801deb8:	2301      	movs	r3, #1
 801deba:	6163      	str	r3, [r4, #20]
 801debc:	b003      	add	sp, #12
 801debe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dec0:	ab01      	add	r3, sp, #4
 801dec2:	466a      	mov	r2, sp
 801dec4:	f7ff ffc8 	bl	801de58 <__swhatbuf_r>
 801dec8:	9f00      	ldr	r7, [sp, #0]
 801deca:	4605      	mov	r5, r0
 801decc:	4639      	mov	r1, r7
 801dece:	4630      	mov	r0, r6
 801ded0:	f7fd fe70 	bl	801bbb4 <_malloc_r>
 801ded4:	b948      	cbnz	r0, 801deea <__smakebuf_r+0x46>
 801ded6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801deda:	059a      	lsls	r2, r3, #22
 801dedc:	d4ee      	bmi.n	801debc <__smakebuf_r+0x18>
 801dede:	f023 0303 	bic.w	r3, r3, #3
 801dee2:	f043 0302 	orr.w	r3, r3, #2
 801dee6:	81a3      	strh	r3, [r4, #12]
 801dee8:	e7e2      	b.n	801deb0 <__smakebuf_r+0xc>
 801deea:	89a3      	ldrh	r3, [r4, #12]
 801deec:	6020      	str	r0, [r4, #0]
 801deee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801def2:	81a3      	strh	r3, [r4, #12]
 801def4:	9b01      	ldr	r3, [sp, #4]
 801def6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801defa:	b15b      	cbz	r3, 801df14 <__smakebuf_r+0x70>
 801defc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801df00:	4630      	mov	r0, r6
 801df02:	f000 f8bd 	bl	801e080 <_isatty_r>
 801df06:	b128      	cbz	r0, 801df14 <__smakebuf_r+0x70>
 801df08:	89a3      	ldrh	r3, [r4, #12]
 801df0a:	f023 0303 	bic.w	r3, r3, #3
 801df0e:	f043 0301 	orr.w	r3, r3, #1
 801df12:	81a3      	strh	r3, [r4, #12]
 801df14:	89a3      	ldrh	r3, [r4, #12]
 801df16:	431d      	orrs	r5, r3
 801df18:	81a5      	strh	r5, [r4, #12]
 801df1a:	e7cf      	b.n	801debc <__smakebuf_r+0x18>

0801df1c <__sccl>:
 801df1c:	b570      	push	{r4, r5, r6, lr}
 801df1e:	780b      	ldrb	r3, [r1, #0]
 801df20:	4604      	mov	r4, r0
 801df22:	2b5e      	cmp	r3, #94	@ 0x5e
 801df24:	bf0b      	itete	eq
 801df26:	784b      	ldrbeq	r3, [r1, #1]
 801df28:	1c4a      	addne	r2, r1, #1
 801df2a:	1c8a      	addeq	r2, r1, #2
 801df2c:	2100      	movne	r1, #0
 801df2e:	bf08      	it	eq
 801df30:	2101      	moveq	r1, #1
 801df32:	3801      	subs	r0, #1
 801df34:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801df38:	f800 1f01 	strb.w	r1, [r0, #1]!
 801df3c:	42a8      	cmp	r0, r5
 801df3e:	d1fb      	bne.n	801df38 <__sccl+0x1c>
 801df40:	b90b      	cbnz	r3, 801df46 <__sccl+0x2a>
 801df42:	1e50      	subs	r0, r2, #1
 801df44:	bd70      	pop	{r4, r5, r6, pc}
 801df46:	f081 0101 	eor.w	r1, r1, #1
 801df4a:	54e1      	strb	r1, [r4, r3]
 801df4c:	4610      	mov	r0, r2
 801df4e:	4602      	mov	r2, r0
 801df50:	f812 5b01 	ldrb.w	r5, [r2], #1
 801df54:	2d2d      	cmp	r5, #45	@ 0x2d
 801df56:	d005      	beq.n	801df64 <__sccl+0x48>
 801df58:	2d5d      	cmp	r5, #93	@ 0x5d
 801df5a:	d016      	beq.n	801df8a <__sccl+0x6e>
 801df5c:	2d00      	cmp	r5, #0
 801df5e:	d0f1      	beq.n	801df44 <__sccl+0x28>
 801df60:	462b      	mov	r3, r5
 801df62:	e7f2      	b.n	801df4a <__sccl+0x2e>
 801df64:	7846      	ldrb	r6, [r0, #1]
 801df66:	2e5d      	cmp	r6, #93	@ 0x5d
 801df68:	d0fa      	beq.n	801df60 <__sccl+0x44>
 801df6a:	42b3      	cmp	r3, r6
 801df6c:	dcf8      	bgt.n	801df60 <__sccl+0x44>
 801df6e:	3002      	adds	r0, #2
 801df70:	461a      	mov	r2, r3
 801df72:	3201      	adds	r2, #1
 801df74:	4296      	cmp	r6, r2
 801df76:	54a1      	strb	r1, [r4, r2]
 801df78:	dcfb      	bgt.n	801df72 <__sccl+0x56>
 801df7a:	1af2      	subs	r2, r6, r3
 801df7c:	3a01      	subs	r2, #1
 801df7e:	1c5d      	adds	r5, r3, #1
 801df80:	42b3      	cmp	r3, r6
 801df82:	bfa8      	it	ge
 801df84:	2200      	movge	r2, #0
 801df86:	18ab      	adds	r3, r5, r2
 801df88:	e7e1      	b.n	801df4e <__sccl+0x32>
 801df8a:	4610      	mov	r0, r2
 801df8c:	e7da      	b.n	801df44 <__sccl+0x28>

0801df8e <__submore>:
 801df8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801df92:	460c      	mov	r4, r1
 801df94:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801df96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801df9a:	4299      	cmp	r1, r3
 801df9c:	d11d      	bne.n	801dfda <__submore+0x4c>
 801df9e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801dfa2:	f7fd fe07 	bl	801bbb4 <_malloc_r>
 801dfa6:	b918      	cbnz	r0, 801dfb0 <__submore+0x22>
 801dfa8:	f04f 30ff 	mov.w	r0, #4294967295
 801dfac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dfb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801dfb4:	63a3      	str	r3, [r4, #56]	@ 0x38
 801dfb6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801dfba:	6360      	str	r0, [r4, #52]	@ 0x34
 801dfbc:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801dfc0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801dfc4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801dfc8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801dfcc:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801dfd0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801dfd4:	6020      	str	r0, [r4, #0]
 801dfd6:	2000      	movs	r0, #0
 801dfd8:	e7e8      	b.n	801dfac <__submore+0x1e>
 801dfda:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801dfdc:	0077      	lsls	r7, r6, #1
 801dfde:	463a      	mov	r2, r7
 801dfe0:	f000 fbf3 	bl	801e7ca <_realloc_r>
 801dfe4:	4605      	mov	r5, r0
 801dfe6:	2800      	cmp	r0, #0
 801dfe8:	d0de      	beq.n	801dfa8 <__submore+0x1a>
 801dfea:	eb00 0806 	add.w	r8, r0, r6
 801dfee:	4601      	mov	r1, r0
 801dff0:	4632      	mov	r2, r6
 801dff2:	4640      	mov	r0, r8
 801dff4:	f7fc ff6d 	bl	801aed2 <memcpy>
 801dff8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801dffc:	f8c4 8000 	str.w	r8, [r4]
 801e000:	e7e9      	b.n	801dfd6 <__submore+0x48>

0801e002 <memmove>:
 801e002:	4288      	cmp	r0, r1
 801e004:	b510      	push	{r4, lr}
 801e006:	eb01 0402 	add.w	r4, r1, r2
 801e00a:	d902      	bls.n	801e012 <memmove+0x10>
 801e00c:	4284      	cmp	r4, r0
 801e00e:	4623      	mov	r3, r4
 801e010:	d807      	bhi.n	801e022 <memmove+0x20>
 801e012:	1e43      	subs	r3, r0, #1
 801e014:	42a1      	cmp	r1, r4
 801e016:	d008      	beq.n	801e02a <memmove+0x28>
 801e018:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e01c:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e020:	e7f8      	b.n	801e014 <memmove+0x12>
 801e022:	4402      	add	r2, r0
 801e024:	4601      	mov	r1, r0
 801e026:	428a      	cmp	r2, r1
 801e028:	d100      	bne.n	801e02c <memmove+0x2a>
 801e02a:	bd10      	pop	{r4, pc}
 801e02c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e030:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e034:	e7f7      	b.n	801e026 <memmove+0x24>

0801e036 <strncmp>:
 801e036:	b510      	push	{r4, lr}
 801e038:	b16a      	cbz	r2, 801e056 <strncmp+0x20>
 801e03a:	3901      	subs	r1, #1
 801e03c:	1884      	adds	r4, r0, r2
 801e03e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e042:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e046:	429a      	cmp	r2, r3
 801e048:	d103      	bne.n	801e052 <strncmp+0x1c>
 801e04a:	42a0      	cmp	r0, r4
 801e04c:	d001      	beq.n	801e052 <strncmp+0x1c>
 801e04e:	2a00      	cmp	r2, #0
 801e050:	d1f5      	bne.n	801e03e <strncmp+0x8>
 801e052:	1ad0      	subs	r0, r2, r3
 801e054:	bd10      	pop	{r4, pc}
 801e056:	4610      	mov	r0, r2
 801e058:	e7fc      	b.n	801e054 <strncmp+0x1e>
	...

0801e05c <_fstat_r>:
 801e05c:	b538      	push	{r3, r4, r5, lr}
 801e05e:	4d07      	ldr	r5, [pc, #28]	@ (801e07c <_fstat_r+0x20>)
 801e060:	2300      	movs	r3, #0
 801e062:	4604      	mov	r4, r0
 801e064:	4608      	mov	r0, r1
 801e066:	4611      	mov	r1, r2
 801e068:	602b      	str	r3, [r5, #0]
 801e06a:	f7e6 feb9 	bl	8004de0 <_fstat>
 801e06e:	1c43      	adds	r3, r0, #1
 801e070:	d102      	bne.n	801e078 <_fstat_r+0x1c>
 801e072:	682b      	ldr	r3, [r5, #0]
 801e074:	b103      	cbz	r3, 801e078 <_fstat_r+0x1c>
 801e076:	6023      	str	r3, [r4, #0]
 801e078:	bd38      	pop	{r3, r4, r5, pc}
 801e07a:	bf00      	nop
 801e07c:	2401421c 	.word	0x2401421c

0801e080 <_isatty_r>:
 801e080:	b538      	push	{r3, r4, r5, lr}
 801e082:	4d06      	ldr	r5, [pc, #24]	@ (801e09c <_isatty_r+0x1c>)
 801e084:	2300      	movs	r3, #0
 801e086:	4604      	mov	r4, r0
 801e088:	4608      	mov	r0, r1
 801e08a:	602b      	str	r3, [r5, #0]
 801e08c:	f7e6 feb8 	bl	8004e00 <_isatty>
 801e090:	1c43      	adds	r3, r0, #1
 801e092:	d102      	bne.n	801e09a <_isatty_r+0x1a>
 801e094:	682b      	ldr	r3, [r5, #0]
 801e096:	b103      	cbz	r3, 801e09a <_isatty_r+0x1a>
 801e098:	6023      	str	r3, [r4, #0]
 801e09a:	bd38      	pop	{r3, r4, r5, pc}
 801e09c:	2401421c 	.word	0x2401421c

0801e0a0 <_sbrk_r>:
 801e0a0:	b538      	push	{r3, r4, r5, lr}
 801e0a2:	4d06      	ldr	r5, [pc, #24]	@ (801e0bc <_sbrk_r+0x1c>)
 801e0a4:	2300      	movs	r3, #0
 801e0a6:	4604      	mov	r4, r0
 801e0a8:	4608      	mov	r0, r1
 801e0aa:	602b      	str	r3, [r5, #0]
 801e0ac:	f7e6 fec0 	bl	8004e30 <_sbrk>
 801e0b0:	1c43      	adds	r3, r0, #1
 801e0b2:	d102      	bne.n	801e0ba <_sbrk_r+0x1a>
 801e0b4:	682b      	ldr	r3, [r5, #0]
 801e0b6:	b103      	cbz	r3, 801e0ba <_sbrk_r+0x1a>
 801e0b8:	6023      	str	r3, [r4, #0]
 801e0ba:	bd38      	pop	{r3, r4, r5, pc}
 801e0bc:	2401421c 	.word	0x2401421c

0801e0c0 <nan>:
 801e0c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801e0c8 <nan+0x8>
 801e0c4:	4770      	bx	lr
 801e0c6:	bf00      	nop
 801e0c8:	00000000 	.word	0x00000000
 801e0cc:	7ff80000 	.word	0x7ff80000

0801e0d0 <__assert_func>:
 801e0d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e0d2:	4614      	mov	r4, r2
 801e0d4:	461a      	mov	r2, r3
 801e0d6:	4b09      	ldr	r3, [pc, #36]	@ (801e0fc <__assert_func+0x2c>)
 801e0d8:	681b      	ldr	r3, [r3, #0]
 801e0da:	4605      	mov	r5, r0
 801e0dc:	68d8      	ldr	r0, [r3, #12]
 801e0de:	b14c      	cbz	r4, 801e0f4 <__assert_func+0x24>
 801e0e0:	4b07      	ldr	r3, [pc, #28]	@ (801e100 <__assert_func+0x30>)
 801e0e2:	9100      	str	r1, [sp, #0]
 801e0e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e0e8:	4906      	ldr	r1, [pc, #24]	@ (801e104 <__assert_func+0x34>)
 801e0ea:	462b      	mov	r3, r5
 801e0ec:	f000 fc1a 	bl	801e924 <fiprintf>
 801e0f0:	f000 fc2a 	bl	801e948 <abort>
 801e0f4:	4b04      	ldr	r3, [pc, #16]	@ (801e108 <__assert_func+0x38>)
 801e0f6:	461c      	mov	r4, r3
 801e0f8:	e7f3      	b.n	801e0e2 <__assert_func+0x12>
 801e0fa:	bf00      	nop
 801e0fc:	24000020 	.word	0x24000020
 801e100:	0801f6a4 	.word	0x0801f6a4
 801e104:	0801f6b1 	.word	0x0801f6b1
 801e108:	0801f6df 	.word	0x0801f6df

0801e10c <_calloc_r>:
 801e10c:	b570      	push	{r4, r5, r6, lr}
 801e10e:	fba1 5402 	umull	r5, r4, r1, r2
 801e112:	b934      	cbnz	r4, 801e122 <_calloc_r+0x16>
 801e114:	4629      	mov	r1, r5
 801e116:	f7fd fd4d 	bl	801bbb4 <_malloc_r>
 801e11a:	4606      	mov	r6, r0
 801e11c:	b928      	cbnz	r0, 801e12a <_calloc_r+0x1e>
 801e11e:	4630      	mov	r0, r6
 801e120:	bd70      	pop	{r4, r5, r6, pc}
 801e122:	220c      	movs	r2, #12
 801e124:	6002      	str	r2, [r0, #0]
 801e126:	2600      	movs	r6, #0
 801e128:	e7f9      	b.n	801e11e <_calloc_r+0x12>
 801e12a:	462a      	mov	r2, r5
 801e12c:	4621      	mov	r1, r4
 801e12e:	f7fc fde7 	bl	801ad00 <memset>
 801e132:	e7f4      	b.n	801e11e <_calloc_r+0x12>

0801e134 <rshift>:
 801e134:	6903      	ldr	r3, [r0, #16]
 801e136:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801e13a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e13e:	ea4f 1261 	mov.w	r2, r1, asr #5
 801e142:	f100 0414 	add.w	r4, r0, #20
 801e146:	dd45      	ble.n	801e1d4 <rshift+0xa0>
 801e148:	f011 011f 	ands.w	r1, r1, #31
 801e14c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801e150:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801e154:	d10c      	bne.n	801e170 <rshift+0x3c>
 801e156:	f100 0710 	add.w	r7, r0, #16
 801e15a:	4629      	mov	r1, r5
 801e15c:	42b1      	cmp	r1, r6
 801e15e:	d334      	bcc.n	801e1ca <rshift+0x96>
 801e160:	1a9b      	subs	r3, r3, r2
 801e162:	009b      	lsls	r3, r3, #2
 801e164:	1eea      	subs	r2, r5, #3
 801e166:	4296      	cmp	r6, r2
 801e168:	bf38      	it	cc
 801e16a:	2300      	movcc	r3, #0
 801e16c:	4423      	add	r3, r4
 801e16e:	e015      	b.n	801e19c <rshift+0x68>
 801e170:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801e174:	f1c1 0820 	rsb	r8, r1, #32
 801e178:	40cf      	lsrs	r7, r1
 801e17a:	f105 0e04 	add.w	lr, r5, #4
 801e17e:	46a1      	mov	r9, r4
 801e180:	4576      	cmp	r6, lr
 801e182:	46f4      	mov	ip, lr
 801e184:	d815      	bhi.n	801e1b2 <rshift+0x7e>
 801e186:	1a9a      	subs	r2, r3, r2
 801e188:	0092      	lsls	r2, r2, #2
 801e18a:	3a04      	subs	r2, #4
 801e18c:	3501      	adds	r5, #1
 801e18e:	42ae      	cmp	r6, r5
 801e190:	bf38      	it	cc
 801e192:	2200      	movcc	r2, #0
 801e194:	18a3      	adds	r3, r4, r2
 801e196:	50a7      	str	r7, [r4, r2]
 801e198:	b107      	cbz	r7, 801e19c <rshift+0x68>
 801e19a:	3304      	adds	r3, #4
 801e19c:	1b1a      	subs	r2, r3, r4
 801e19e:	42a3      	cmp	r3, r4
 801e1a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801e1a4:	bf08      	it	eq
 801e1a6:	2300      	moveq	r3, #0
 801e1a8:	6102      	str	r2, [r0, #16]
 801e1aa:	bf08      	it	eq
 801e1ac:	6143      	streq	r3, [r0, #20]
 801e1ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e1b2:	f8dc c000 	ldr.w	ip, [ip]
 801e1b6:	fa0c fc08 	lsl.w	ip, ip, r8
 801e1ba:	ea4c 0707 	orr.w	r7, ip, r7
 801e1be:	f849 7b04 	str.w	r7, [r9], #4
 801e1c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 801e1c6:	40cf      	lsrs	r7, r1
 801e1c8:	e7da      	b.n	801e180 <rshift+0x4c>
 801e1ca:	f851 cb04 	ldr.w	ip, [r1], #4
 801e1ce:	f847 cf04 	str.w	ip, [r7, #4]!
 801e1d2:	e7c3      	b.n	801e15c <rshift+0x28>
 801e1d4:	4623      	mov	r3, r4
 801e1d6:	e7e1      	b.n	801e19c <rshift+0x68>

0801e1d8 <__hexdig_fun>:
 801e1d8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801e1dc:	2b09      	cmp	r3, #9
 801e1de:	d802      	bhi.n	801e1e6 <__hexdig_fun+0xe>
 801e1e0:	3820      	subs	r0, #32
 801e1e2:	b2c0      	uxtb	r0, r0
 801e1e4:	4770      	bx	lr
 801e1e6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801e1ea:	2b05      	cmp	r3, #5
 801e1ec:	d801      	bhi.n	801e1f2 <__hexdig_fun+0x1a>
 801e1ee:	3847      	subs	r0, #71	@ 0x47
 801e1f0:	e7f7      	b.n	801e1e2 <__hexdig_fun+0xa>
 801e1f2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801e1f6:	2b05      	cmp	r3, #5
 801e1f8:	d801      	bhi.n	801e1fe <__hexdig_fun+0x26>
 801e1fa:	3827      	subs	r0, #39	@ 0x27
 801e1fc:	e7f1      	b.n	801e1e2 <__hexdig_fun+0xa>
 801e1fe:	2000      	movs	r0, #0
 801e200:	4770      	bx	lr
	...

0801e204 <__gethex>:
 801e204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e208:	b085      	sub	sp, #20
 801e20a:	468a      	mov	sl, r1
 801e20c:	9302      	str	r3, [sp, #8]
 801e20e:	680b      	ldr	r3, [r1, #0]
 801e210:	9001      	str	r0, [sp, #4]
 801e212:	4690      	mov	r8, r2
 801e214:	1c9c      	adds	r4, r3, #2
 801e216:	46a1      	mov	r9, r4
 801e218:	f814 0b01 	ldrb.w	r0, [r4], #1
 801e21c:	2830      	cmp	r0, #48	@ 0x30
 801e21e:	d0fa      	beq.n	801e216 <__gethex+0x12>
 801e220:	eba9 0303 	sub.w	r3, r9, r3
 801e224:	f1a3 0b02 	sub.w	fp, r3, #2
 801e228:	f7ff ffd6 	bl	801e1d8 <__hexdig_fun>
 801e22c:	4605      	mov	r5, r0
 801e22e:	2800      	cmp	r0, #0
 801e230:	d168      	bne.n	801e304 <__gethex+0x100>
 801e232:	49a0      	ldr	r1, [pc, #640]	@ (801e4b4 <__gethex+0x2b0>)
 801e234:	2201      	movs	r2, #1
 801e236:	4648      	mov	r0, r9
 801e238:	f7ff fefd 	bl	801e036 <strncmp>
 801e23c:	4607      	mov	r7, r0
 801e23e:	2800      	cmp	r0, #0
 801e240:	d167      	bne.n	801e312 <__gethex+0x10e>
 801e242:	f899 0001 	ldrb.w	r0, [r9, #1]
 801e246:	4626      	mov	r6, r4
 801e248:	f7ff ffc6 	bl	801e1d8 <__hexdig_fun>
 801e24c:	2800      	cmp	r0, #0
 801e24e:	d062      	beq.n	801e316 <__gethex+0x112>
 801e250:	4623      	mov	r3, r4
 801e252:	7818      	ldrb	r0, [r3, #0]
 801e254:	2830      	cmp	r0, #48	@ 0x30
 801e256:	4699      	mov	r9, r3
 801e258:	f103 0301 	add.w	r3, r3, #1
 801e25c:	d0f9      	beq.n	801e252 <__gethex+0x4e>
 801e25e:	f7ff ffbb 	bl	801e1d8 <__hexdig_fun>
 801e262:	fab0 f580 	clz	r5, r0
 801e266:	096d      	lsrs	r5, r5, #5
 801e268:	f04f 0b01 	mov.w	fp, #1
 801e26c:	464a      	mov	r2, r9
 801e26e:	4616      	mov	r6, r2
 801e270:	3201      	adds	r2, #1
 801e272:	7830      	ldrb	r0, [r6, #0]
 801e274:	f7ff ffb0 	bl	801e1d8 <__hexdig_fun>
 801e278:	2800      	cmp	r0, #0
 801e27a:	d1f8      	bne.n	801e26e <__gethex+0x6a>
 801e27c:	498d      	ldr	r1, [pc, #564]	@ (801e4b4 <__gethex+0x2b0>)
 801e27e:	2201      	movs	r2, #1
 801e280:	4630      	mov	r0, r6
 801e282:	f7ff fed8 	bl	801e036 <strncmp>
 801e286:	2800      	cmp	r0, #0
 801e288:	d13f      	bne.n	801e30a <__gethex+0x106>
 801e28a:	b944      	cbnz	r4, 801e29e <__gethex+0x9a>
 801e28c:	1c74      	adds	r4, r6, #1
 801e28e:	4622      	mov	r2, r4
 801e290:	4616      	mov	r6, r2
 801e292:	3201      	adds	r2, #1
 801e294:	7830      	ldrb	r0, [r6, #0]
 801e296:	f7ff ff9f 	bl	801e1d8 <__hexdig_fun>
 801e29a:	2800      	cmp	r0, #0
 801e29c:	d1f8      	bne.n	801e290 <__gethex+0x8c>
 801e29e:	1ba4      	subs	r4, r4, r6
 801e2a0:	00a7      	lsls	r7, r4, #2
 801e2a2:	7833      	ldrb	r3, [r6, #0]
 801e2a4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801e2a8:	2b50      	cmp	r3, #80	@ 0x50
 801e2aa:	d13e      	bne.n	801e32a <__gethex+0x126>
 801e2ac:	7873      	ldrb	r3, [r6, #1]
 801e2ae:	2b2b      	cmp	r3, #43	@ 0x2b
 801e2b0:	d033      	beq.n	801e31a <__gethex+0x116>
 801e2b2:	2b2d      	cmp	r3, #45	@ 0x2d
 801e2b4:	d034      	beq.n	801e320 <__gethex+0x11c>
 801e2b6:	1c71      	adds	r1, r6, #1
 801e2b8:	2400      	movs	r4, #0
 801e2ba:	7808      	ldrb	r0, [r1, #0]
 801e2bc:	f7ff ff8c 	bl	801e1d8 <__hexdig_fun>
 801e2c0:	1e43      	subs	r3, r0, #1
 801e2c2:	b2db      	uxtb	r3, r3
 801e2c4:	2b18      	cmp	r3, #24
 801e2c6:	d830      	bhi.n	801e32a <__gethex+0x126>
 801e2c8:	f1a0 0210 	sub.w	r2, r0, #16
 801e2cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801e2d0:	f7ff ff82 	bl	801e1d8 <__hexdig_fun>
 801e2d4:	f100 3cff 	add.w	ip, r0, #4294967295
 801e2d8:	fa5f fc8c 	uxtb.w	ip, ip
 801e2dc:	f1bc 0f18 	cmp.w	ip, #24
 801e2e0:	f04f 030a 	mov.w	r3, #10
 801e2e4:	d91e      	bls.n	801e324 <__gethex+0x120>
 801e2e6:	b104      	cbz	r4, 801e2ea <__gethex+0xe6>
 801e2e8:	4252      	negs	r2, r2
 801e2ea:	4417      	add	r7, r2
 801e2ec:	f8ca 1000 	str.w	r1, [sl]
 801e2f0:	b1ed      	cbz	r5, 801e32e <__gethex+0x12a>
 801e2f2:	f1bb 0f00 	cmp.w	fp, #0
 801e2f6:	bf0c      	ite	eq
 801e2f8:	2506      	moveq	r5, #6
 801e2fa:	2500      	movne	r5, #0
 801e2fc:	4628      	mov	r0, r5
 801e2fe:	b005      	add	sp, #20
 801e300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e304:	2500      	movs	r5, #0
 801e306:	462c      	mov	r4, r5
 801e308:	e7b0      	b.n	801e26c <__gethex+0x68>
 801e30a:	2c00      	cmp	r4, #0
 801e30c:	d1c7      	bne.n	801e29e <__gethex+0x9a>
 801e30e:	4627      	mov	r7, r4
 801e310:	e7c7      	b.n	801e2a2 <__gethex+0x9e>
 801e312:	464e      	mov	r6, r9
 801e314:	462f      	mov	r7, r5
 801e316:	2501      	movs	r5, #1
 801e318:	e7c3      	b.n	801e2a2 <__gethex+0x9e>
 801e31a:	2400      	movs	r4, #0
 801e31c:	1cb1      	adds	r1, r6, #2
 801e31e:	e7cc      	b.n	801e2ba <__gethex+0xb6>
 801e320:	2401      	movs	r4, #1
 801e322:	e7fb      	b.n	801e31c <__gethex+0x118>
 801e324:	fb03 0002 	mla	r0, r3, r2, r0
 801e328:	e7ce      	b.n	801e2c8 <__gethex+0xc4>
 801e32a:	4631      	mov	r1, r6
 801e32c:	e7de      	b.n	801e2ec <__gethex+0xe8>
 801e32e:	eba6 0309 	sub.w	r3, r6, r9
 801e332:	3b01      	subs	r3, #1
 801e334:	4629      	mov	r1, r5
 801e336:	2b07      	cmp	r3, #7
 801e338:	dc0a      	bgt.n	801e350 <__gethex+0x14c>
 801e33a:	9801      	ldr	r0, [sp, #4]
 801e33c:	f7fd fcc6 	bl	801bccc <_Balloc>
 801e340:	4604      	mov	r4, r0
 801e342:	b940      	cbnz	r0, 801e356 <__gethex+0x152>
 801e344:	4b5c      	ldr	r3, [pc, #368]	@ (801e4b8 <__gethex+0x2b4>)
 801e346:	4602      	mov	r2, r0
 801e348:	21e4      	movs	r1, #228	@ 0xe4
 801e34a:	485c      	ldr	r0, [pc, #368]	@ (801e4bc <__gethex+0x2b8>)
 801e34c:	f7ff fec0 	bl	801e0d0 <__assert_func>
 801e350:	3101      	adds	r1, #1
 801e352:	105b      	asrs	r3, r3, #1
 801e354:	e7ef      	b.n	801e336 <__gethex+0x132>
 801e356:	f100 0a14 	add.w	sl, r0, #20
 801e35a:	2300      	movs	r3, #0
 801e35c:	4655      	mov	r5, sl
 801e35e:	469b      	mov	fp, r3
 801e360:	45b1      	cmp	r9, r6
 801e362:	d337      	bcc.n	801e3d4 <__gethex+0x1d0>
 801e364:	f845 bb04 	str.w	fp, [r5], #4
 801e368:	eba5 050a 	sub.w	r5, r5, sl
 801e36c:	10ad      	asrs	r5, r5, #2
 801e36e:	6125      	str	r5, [r4, #16]
 801e370:	4658      	mov	r0, fp
 801e372:	f7fd fd9d 	bl	801beb0 <__hi0bits>
 801e376:	016d      	lsls	r5, r5, #5
 801e378:	f8d8 6000 	ldr.w	r6, [r8]
 801e37c:	1a2d      	subs	r5, r5, r0
 801e37e:	42b5      	cmp	r5, r6
 801e380:	dd54      	ble.n	801e42c <__gethex+0x228>
 801e382:	1bad      	subs	r5, r5, r6
 801e384:	4629      	mov	r1, r5
 801e386:	4620      	mov	r0, r4
 801e388:	f7fe f926 	bl	801c5d8 <__any_on>
 801e38c:	4681      	mov	r9, r0
 801e38e:	b178      	cbz	r0, 801e3b0 <__gethex+0x1ac>
 801e390:	1e6b      	subs	r3, r5, #1
 801e392:	1159      	asrs	r1, r3, #5
 801e394:	f003 021f 	and.w	r2, r3, #31
 801e398:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801e39c:	f04f 0901 	mov.w	r9, #1
 801e3a0:	fa09 f202 	lsl.w	r2, r9, r2
 801e3a4:	420a      	tst	r2, r1
 801e3a6:	d003      	beq.n	801e3b0 <__gethex+0x1ac>
 801e3a8:	454b      	cmp	r3, r9
 801e3aa:	dc36      	bgt.n	801e41a <__gethex+0x216>
 801e3ac:	f04f 0902 	mov.w	r9, #2
 801e3b0:	4629      	mov	r1, r5
 801e3b2:	4620      	mov	r0, r4
 801e3b4:	f7ff febe 	bl	801e134 <rshift>
 801e3b8:	442f      	add	r7, r5
 801e3ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e3be:	42bb      	cmp	r3, r7
 801e3c0:	da42      	bge.n	801e448 <__gethex+0x244>
 801e3c2:	9801      	ldr	r0, [sp, #4]
 801e3c4:	4621      	mov	r1, r4
 801e3c6:	f7fd fcc1 	bl	801bd4c <_Bfree>
 801e3ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e3cc:	2300      	movs	r3, #0
 801e3ce:	6013      	str	r3, [r2, #0]
 801e3d0:	25a3      	movs	r5, #163	@ 0xa3
 801e3d2:	e793      	b.n	801e2fc <__gethex+0xf8>
 801e3d4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801e3d8:	2a2e      	cmp	r2, #46	@ 0x2e
 801e3da:	d012      	beq.n	801e402 <__gethex+0x1fe>
 801e3dc:	2b20      	cmp	r3, #32
 801e3de:	d104      	bne.n	801e3ea <__gethex+0x1e6>
 801e3e0:	f845 bb04 	str.w	fp, [r5], #4
 801e3e4:	f04f 0b00 	mov.w	fp, #0
 801e3e8:	465b      	mov	r3, fp
 801e3ea:	7830      	ldrb	r0, [r6, #0]
 801e3ec:	9303      	str	r3, [sp, #12]
 801e3ee:	f7ff fef3 	bl	801e1d8 <__hexdig_fun>
 801e3f2:	9b03      	ldr	r3, [sp, #12]
 801e3f4:	f000 000f 	and.w	r0, r0, #15
 801e3f8:	4098      	lsls	r0, r3
 801e3fa:	ea4b 0b00 	orr.w	fp, fp, r0
 801e3fe:	3304      	adds	r3, #4
 801e400:	e7ae      	b.n	801e360 <__gethex+0x15c>
 801e402:	45b1      	cmp	r9, r6
 801e404:	d8ea      	bhi.n	801e3dc <__gethex+0x1d8>
 801e406:	492b      	ldr	r1, [pc, #172]	@ (801e4b4 <__gethex+0x2b0>)
 801e408:	9303      	str	r3, [sp, #12]
 801e40a:	2201      	movs	r2, #1
 801e40c:	4630      	mov	r0, r6
 801e40e:	f7ff fe12 	bl	801e036 <strncmp>
 801e412:	9b03      	ldr	r3, [sp, #12]
 801e414:	2800      	cmp	r0, #0
 801e416:	d1e1      	bne.n	801e3dc <__gethex+0x1d8>
 801e418:	e7a2      	b.n	801e360 <__gethex+0x15c>
 801e41a:	1ea9      	subs	r1, r5, #2
 801e41c:	4620      	mov	r0, r4
 801e41e:	f7fe f8db 	bl	801c5d8 <__any_on>
 801e422:	2800      	cmp	r0, #0
 801e424:	d0c2      	beq.n	801e3ac <__gethex+0x1a8>
 801e426:	f04f 0903 	mov.w	r9, #3
 801e42a:	e7c1      	b.n	801e3b0 <__gethex+0x1ac>
 801e42c:	da09      	bge.n	801e442 <__gethex+0x23e>
 801e42e:	1b75      	subs	r5, r6, r5
 801e430:	4621      	mov	r1, r4
 801e432:	9801      	ldr	r0, [sp, #4]
 801e434:	462a      	mov	r2, r5
 801e436:	f7fd fe99 	bl	801c16c <__lshift>
 801e43a:	1b7f      	subs	r7, r7, r5
 801e43c:	4604      	mov	r4, r0
 801e43e:	f100 0a14 	add.w	sl, r0, #20
 801e442:	f04f 0900 	mov.w	r9, #0
 801e446:	e7b8      	b.n	801e3ba <__gethex+0x1b6>
 801e448:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801e44c:	42bd      	cmp	r5, r7
 801e44e:	dd6f      	ble.n	801e530 <__gethex+0x32c>
 801e450:	1bed      	subs	r5, r5, r7
 801e452:	42ae      	cmp	r6, r5
 801e454:	dc34      	bgt.n	801e4c0 <__gethex+0x2bc>
 801e456:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e45a:	2b02      	cmp	r3, #2
 801e45c:	d022      	beq.n	801e4a4 <__gethex+0x2a0>
 801e45e:	2b03      	cmp	r3, #3
 801e460:	d024      	beq.n	801e4ac <__gethex+0x2a8>
 801e462:	2b01      	cmp	r3, #1
 801e464:	d115      	bne.n	801e492 <__gethex+0x28e>
 801e466:	42ae      	cmp	r6, r5
 801e468:	d113      	bne.n	801e492 <__gethex+0x28e>
 801e46a:	2e01      	cmp	r6, #1
 801e46c:	d10b      	bne.n	801e486 <__gethex+0x282>
 801e46e:	9a02      	ldr	r2, [sp, #8]
 801e470:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801e474:	6013      	str	r3, [r2, #0]
 801e476:	2301      	movs	r3, #1
 801e478:	6123      	str	r3, [r4, #16]
 801e47a:	f8ca 3000 	str.w	r3, [sl]
 801e47e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e480:	2562      	movs	r5, #98	@ 0x62
 801e482:	601c      	str	r4, [r3, #0]
 801e484:	e73a      	b.n	801e2fc <__gethex+0xf8>
 801e486:	1e71      	subs	r1, r6, #1
 801e488:	4620      	mov	r0, r4
 801e48a:	f7fe f8a5 	bl	801c5d8 <__any_on>
 801e48e:	2800      	cmp	r0, #0
 801e490:	d1ed      	bne.n	801e46e <__gethex+0x26a>
 801e492:	9801      	ldr	r0, [sp, #4]
 801e494:	4621      	mov	r1, r4
 801e496:	f7fd fc59 	bl	801bd4c <_Bfree>
 801e49a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e49c:	2300      	movs	r3, #0
 801e49e:	6013      	str	r3, [r2, #0]
 801e4a0:	2550      	movs	r5, #80	@ 0x50
 801e4a2:	e72b      	b.n	801e2fc <__gethex+0xf8>
 801e4a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e4a6:	2b00      	cmp	r3, #0
 801e4a8:	d1f3      	bne.n	801e492 <__gethex+0x28e>
 801e4aa:	e7e0      	b.n	801e46e <__gethex+0x26a>
 801e4ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e4ae:	2b00      	cmp	r3, #0
 801e4b0:	d1dd      	bne.n	801e46e <__gethex+0x26a>
 801e4b2:	e7ee      	b.n	801e492 <__gethex+0x28e>
 801e4b4:	0801f66e 	.word	0x0801f66e
 801e4b8:	0801f604 	.word	0x0801f604
 801e4bc:	0801f6e0 	.word	0x0801f6e0
 801e4c0:	1e6f      	subs	r7, r5, #1
 801e4c2:	f1b9 0f00 	cmp.w	r9, #0
 801e4c6:	d130      	bne.n	801e52a <__gethex+0x326>
 801e4c8:	b127      	cbz	r7, 801e4d4 <__gethex+0x2d0>
 801e4ca:	4639      	mov	r1, r7
 801e4cc:	4620      	mov	r0, r4
 801e4ce:	f7fe f883 	bl	801c5d8 <__any_on>
 801e4d2:	4681      	mov	r9, r0
 801e4d4:	117a      	asrs	r2, r7, #5
 801e4d6:	2301      	movs	r3, #1
 801e4d8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801e4dc:	f007 071f 	and.w	r7, r7, #31
 801e4e0:	40bb      	lsls	r3, r7
 801e4e2:	4213      	tst	r3, r2
 801e4e4:	4629      	mov	r1, r5
 801e4e6:	4620      	mov	r0, r4
 801e4e8:	bf18      	it	ne
 801e4ea:	f049 0902 	orrne.w	r9, r9, #2
 801e4ee:	f7ff fe21 	bl	801e134 <rshift>
 801e4f2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801e4f6:	1b76      	subs	r6, r6, r5
 801e4f8:	2502      	movs	r5, #2
 801e4fa:	f1b9 0f00 	cmp.w	r9, #0
 801e4fe:	d047      	beq.n	801e590 <__gethex+0x38c>
 801e500:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e504:	2b02      	cmp	r3, #2
 801e506:	d015      	beq.n	801e534 <__gethex+0x330>
 801e508:	2b03      	cmp	r3, #3
 801e50a:	d017      	beq.n	801e53c <__gethex+0x338>
 801e50c:	2b01      	cmp	r3, #1
 801e50e:	d109      	bne.n	801e524 <__gethex+0x320>
 801e510:	f019 0f02 	tst.w	r9, #2
 801e514:	d006      	beq.n	801e524 <__gethex+0x320>
 801e516:	f8da 3000 	ldr.w	r3, [sl]
 801e51a:	ea49 0903 	orr.w	r9, r9, r3
 801e51e:	f019 0f01 	tst.w	r9, #1
 801e522:	d10e      	bne.n	801e542 <__gethex+0x33e>
 801e524:	f045 0510 	orr.w	r5, r5, #16
 801e528:	e032      	b.n	801e590 <__gethex+0x38c>
 801e52a:	f04f 0901 	mov.w	r9, #1
 801e52e:	e7d1      	b.n	801e4d4 <__gethex+0x2d0>
 801e530:	2501      	movs	r5, #1
 801e532:	e7e2      	b.n	801e4fa <__gethex+0x2f6>
 801e534:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e536:	f1c3 0301 	rsb	r3, r3, #1
 801e53a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801e53c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e53e:	2b00      	cmp	r3, #0
 801e540:	d0f0      	beq.n	801e524 <__gethex+0x320>
 801e542:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801e546:	f104 0314 	add.w	r3, r4, #20
 801e54a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801e54e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801e552:	f04f 0c00 	mov.w	ip, #0
 801e556:	4618      	mov	r0, r3
 801e558:	f853 2b04 	ldr.w	r2, [r3], #4
 801e55c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801e560:	d01b      	beq.n	801e59a <__gethex+0x396>
 801e562:	3201      	adds	r2, #1
 801e564:	6002      	str	r2, [r0, #0]
 801e566:	2d02      	cmp	r5, #2
 801e568:	f104 0314 	add.w	r3, r4, #20
 801e56c:	d13c      	bne.n	801e5e8 <__gethex+0x3e4>
 801e56e:	f8d8 2000 	ldr.w	r2, [r8]
 801e572:	3a01      	subs	r2, #1
 801e574:	42b2      	cmp	r2, r6
 801e576:	d109      	bne.n	801e58c <__gethex+0x388>
 801e578:	1171      	asrs	r1, r6, #5
 801e57a:	2201      	movs	r2, #1
 801e57c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e580:	f006 061f 	and.w	r6, r6, #31
 801e584:	fa02 f606 	lsl.w	r6, r2, r6
 801e588:	421e      	tst	r6, r3
 801e58a:	d13a      	bne.n	801e602 <__gethex+0x3fe>
 801e58c:	f045 0520 	orr.w	r5, r5, #32
 801e590:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e592:	601c      	str	r4, [r3, #0]
 801e594:	9b02      	ldr	r3, [sp, #8]
 801e596:	601f      	str	r7, [r3, #0]
 801e598:	e6b0      	b.n	801e2fc <__gethex+0xf8>
 801e59a:	4299      	cmp	r1, r3
 801e59c:	f843 cc04 	str.w	ip, [r3, #-4]
 801e5a0:	d8d9      	bhi.n	801e556 <__gethex+0x352>
 801e5a2:	68a3      	ldr	r3, [r4, #8]
 801e5a4:	459b      	cmp	fp, r3
 801e5a6:	db17      	blt.n	801e5d8 <__gethex+0x3d4>
 801e5a8:	6861      	ldr	r1, [r4, #4]
 801e5aa:	9801      	ldr	r0, [sp, #4]
 801e5ac:	3101      	adds	r1, #1
 801e5ae:	f7fd fb8d 	bl	801bccc <_Balloc>
 801e5b2:	4681      	mov	r9, r0
 801e5b4:	b918      	cbnz	r0, 801e5be <__gethex+0x3ba>
 801e5b6:	4b1a      	ldr	r3, [pc, #104]	@ (801e620 <__gethex+0x41c>)
 801e5b8:	4602      	mov	r2, r0
 801e5ba:	2184      	movs	r1, #132	@ 0x84
 801e5bc:	e6c5      	b.n	801e34a <__gethex+0x146>
 801e5be:	6922      	ldr	r2, [r4, #16]
 801e5c0:	3202      	adds	r2, #2
 801e5c2:	f104 010c 	add.w	r1, r4, #12
 801e5c6:	0092      	lsls	r2, r2, #2
 801e5c8:	300c      	adds	r0, #12
 801e5ca:	f7fc fc82 	bl	801aed2 <memcpy>
 801e5ce:	4621      	mov	r1, r4
 801e5d0:	9801      	ldr	r0, [sp, #4]
 801e5d2:	f7fd fbbb 	bl	801bd4c <_Bfree>
 801e5d6:	464c      	mov	r4, r9
 801e5d8:	6923      	ldr	r3, [r4, #16]
 801e5da:	1c5a      	adds	r2, r3, #1
 801e5dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801e5e0:	6122      	str	r2, [r4, #16]
 801e5e2:	2201      	movs	r2, #1
 801e5e4:	615a      	str	r2, [r3, #20]
 801e5e6:	e7be      	b.n	801e566 <__gethex+0x362>
 801e5e8:	6922      	ldr	r2, [r4, #16]
 801e5ea:	455a      	cmp	r2, fp
 801e5ec:	dd0b      	ble.n	801e606 <__gethex+0x402>
 801e5ee:	2101      	movs	r1, #1
 801e5f0:	4620      	mov	r0, r4
 801e5f2:	f7ff fd9f 	bl	801e134 <rshift>
 801e5f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e5fa:	3701      	adds	r7, #1
 801e5fc:	42bb      	cmp	r3, r7
 801e5fe:	f6ff aee0 	blt.w	801e3c2 <__gethex+0x1be>
 801e602:	2501      	movs	r5, #1
 801e604:	e7c2      	b.n	801e58c <__gethex+0x388>
 801e606:	f016 061f 	ands.w	r6, r6, #31
 801e60a:	d0fa      	beq.n	801e602 <__gethex+0x3fe>
 801e60c:	4453      	add	r3, sl
 801e60e:	f1c6 0620 	rsb	r6, r6, #32
 801e612:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801e616:	f7fd fc4b 	bl	801beb0 <__hi0bits>
 801e61a:	42b0      	cmp	r0, r6
 801e61c:	dbe7      	blt.n	801e5ee <__gethex+0x3ea>
 801e61e:	e7f0      	b.n	801e602 <__gethex+0x3fe>
 801e620:	0801f604 	.word	0x0801f604

0801e624 <L_shift>:
 801e624:	f1c2 0208 	rsb	r2, r2, #8
 801e628:	0092      	lsls	r2, r2, #2
 801e62a:	b570      	push	{r4, r5, r6, lr}
 801e62c:	f1c2 0620 	rsb	r6, r2, #32
 801e630:	6843      	ldr	r3, [r0, #4]
 801e632:	6804      	ldr	r4, [r0, #0]
 801e634:	fa03 f506 	lsl.w	r5, r3, r6
 801e638:	432c      	orrs	r4, r5
 801e63a:	40d3      	lsrs	r3, r2
 801e63c:	6004      	str	r4, [r0, #0]
 801e63e:	f840 3f04 	str.w	r3, [r0, #4]!
 801e642:	4288      	cmp	r0, r1
 801e644:	d3f4      	bcc.n	801e630 <L_shift+0xc>
 801e646:	bd70      	pop	{r4, r5, r6, pc}

0801e648 <__match>:
 801e648:	b530      	push	{r4, r5, lr}
 801e64a:	6803      	ldr	r3, [r0, #0]
 801e64c:	3301      	adds	r3, #1
 801e64e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e652:	b914      	cbnz	r4, 801e65a <__match+0x12>
 801e654:	6003      	str	r3, [r0, #0]
 801e656:	2001      	movs	r0, #1
 801e658:	bd30      	pop	{r4, r5, pc}
 801e65a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e65e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801e662:	2d19      	cmp	r5, #25
 801e664:	bf98      	it	ls
 801e666:	3220      	addls	r2, #32
 801e668:	42a2      	cmp	r2, r4
 801e66a:	d0f0      	beq.n	801e64e <__match+0x6>
 801e66c:	2000      	movs	r0, #0
 801e66e:	e7f3      	b.n	801e658 <__match+0x10>

0801e670 <__hexnan>:
 801e670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e674:	680b      	ldr	r3, [r1, #0]
 801e676:	6801      	ldr	r1, [r0, #0]
 801e678:	115e      	asrs	r6, r3, #5
 801e67a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801e67e:	f013 031f 	ands.w	r3, r3, #31
 801e682:	b087      	sub	sp, #28
 801e684:	bf18      	it	ne
 801e686:	3604      	addne	r6, #4
 801e688:	2500      	movs	r5, #0
 801e68a:	1f37      	subs	r7, r6, #4
 801e68c:	4682      	mov	sl, r0
 801e68e:	4690      	mov	r8, r2
 801e690:	9301      	str	r3, [sp, #4]
 801e692:	f846 5c04 	str.w	r5, [r6, #-4]
 801e696:	46b9      	mov	r9, r7
 801e698:	463c      	mov	r4, r7
 801e69a:	9502      	str	r5, [sp, #8]
 801e69c:	46ab      	mov	fp, r5
 801e69e:	784a      	ldrb	r2, [r1, #1]
 801e6a0:	1c4b      	adds	r3, r1, #1
 801e6a2:	9303      	str	r3, [sp, #12]
 801e6a4:	b342      	cbz	r2, 801e6f8 <__hexnan+0x88>
 801e6a6:	4610      	mov	r0, r2
 801e6a8:	9105      	str	r1, [sp, #20]
 801e6aa:	9204      	str	r2, [sp, #16]
 801e6ac:	f7ff fd94 	bl	801e1d8 <__hexdig_fun>
 801e6b0:	2800      	cmp	r0, #0
 801e6b2:	d151      	bne.n	801e758 <__hexnan+0xe8>
 801e6b4:	9a04      	ldr	r2, [sp, #16]
 801e6b6:	9905      	ldr	r1, [sp, #20]
 801e6b8:	2a20      	cmp	r2, #32
 801e6ba:	d818      	bhi.n	801e6ee <__hexnan+0x7e>
 801e6bc:	9b02      	ldr	r3, [sp, #8]
 801e6be:	459b      	cmp	fp, r3
 801e6c0:	dd13      	ble.n	801e6ea <__hexnan+0x7a>
 801e6c2:	454c      	cmp	r4, r9
 801e6c4:	d206      	bcs.n	801e6d4 <__hexnan+0x64>
 801e6c6:	2d07      	cmp	r5, #7
 801e6c8:	dc04      	bgt.n	801e6d4 <__hexnan+0x64>
 801e6ca:	462a      	mov	r2, r5
 801e6cc:	4649      	mov	r1, r9
 801e6ce:	4620      	mov	r0, r4
 801e6d0:	f7ff ffa8 	bl	801e624 <L_shift>
 801e6d4:	4544      	cmp	r4, r8
 801e6d6:	d952      	bls.n	801e77e <__hexnan+0x10e>
 801e6d8:	2300      	movs	r3, #0
 801e6da:	f1a4 0904 	sub.w	r9, r4, #4
 801e6de:	f844 3c04 	str.w	r3, [r4, #-4]
 801e6e2:	f8cd b008 	str.w	fp, [sp, #8]
 801e6e6:	464c      	mov	r4, r9
 801e6e8:	461d      	mov	r5, r3
 801e6ea:	9903      	ldr	r1, [sp, #12]
 801e6ec:	e7d7      	b.n	801e69e <__hexnan+0x2e>
 801e6ee:	2a29      	cmp	r2, #41	@ 0x29
 801e6f0:	d157      	bne.n	801e7a2 <__hexnan+0x132>
 801e6f2:	3102      	adds	r1, #2
 801e6f4:	f8ca 1000 	str.w	r1, [sl]
 801e6f8:	f1bb 0f00 	cmp.w	fp, #0
 801e6fc:	d051      	beq.n	801e7a2 <__hexnan+0x132>
 801e6fe:	454c      	cmp	r4, r9
 801e700:	d206      	bcs.n	801e710 <__hexnan+0xa0>
 801e702:	2d07      	cmp	r5, #7
 801e704:	dc04      	bgt.n	801e710 <__hexnan+0xa0>
 801e706:	462a      	mov	r2, r5
 801e708:	4649      	mov	r1, r9
 801e70a:	4620      	mov	r0, r4
 801e70c:	f7ff ff8a 	bl	801e624 <L_shift>
 801e710:	4544      	cmp	r4, r8
 801e712:	d936      	bls.n	801e782 <__hexnan+0x112>
 801e714:	f1a8 0204 	sub.w	r2, r8, #4
 801e718:	4623      	mov	r3, r4
 801e71a:	f853 1b04 	ldr.w	r1, [r3], #4
 801e71e:	f842 1f04 	str.w	r1, [r2, #4]!
 801e722:	429f      	cmp	r7, r3
 801e724:	d2f9      	bcs.n	801e71a <__hexnan+0xaa>
 801e726:	1b3b      	subs	r3, r7, r4
 801e728:	f023 0303 	bic.w	r3, r3, #3
 801e72c:	3304      	adds	r3, #4
 801e72e:	3401      	adds	r4, #1
 801e730:	3e03      	subs	r6, #3
 801e732:	42b4      	cmp	r4, r6
 801e734:	bf88      	it	hi
 801e736:	2304      	movhi	r3, #4
 801e738:	4443      	add	r3, r8
 801e73a:	2200      	movs	r2, #0
 801e73c:	f843 2b04 	str.w	r2, [r3], #4
 801e740:	429f      	cmp	r7, r3
 801e742:	d2fb      	bcs.n	801e73c <__hexnan+0xcc>
 801e744:	683b      	ldr	r3, [r7, #0]
 801e746:	b91b      	cbnz	r3, 801e750 <__hexnan+0xe0>
 801e748:	4547      	cmp	r7, r8
 801e74a:	d128      	bne.n	801e79e <__hexnan+0x12e>
 801e74c:	2301      	movs	r3, #1
 801e74e:	603b      	str	r3, [r7, #0]
 801e750:	2005      	movs	r0, #5
 801e752:	b007      	add	sp, #28
 801e754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e758:	3501      	adds	r5, #1
 801e75a:	2d08      	cmp	r5, #8
 801e75c:	f10b 0b01 	add.w	fp, fp, #1
 801e760:	dd06      	ble.n	801e770 <__hexnan+0x100>
 801e762:	4544      	cmp	r4, r8
 801e764:	d9c1      	bls.n	801e6ea <__hexnan+0x7a>
 801e766:	2300      	movs	r3, #0
 801e768:	f844 3c04 	str.w	r3, [r4, #-4]
 801e76c:	2501      	movs	r5, #1
 801e76e:	3c04      	subs	r4, #4
 801e770:	6822      	ldr	r2, [r4, #0]
 801e772:	f000 000f 	and.w	r0, r0, #15
 801e776:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801e77a:	6020      	str	r0, [r4, #0]
 801e77c:	e7b5      	b.n	801e6ea <__hexnan+0x7a>
 801e77e:	2508      	movs	r5, #8
 801e780:	e7b3      	b.n	801e6ea <__hexnan+0x7a>
 801e782:	9b01      	ldr	r3, [sp, #4]
 801e784:	2b00      	cmp	r3, #0
 801e786:	d0dd      	beq.n	801e744 <__hexnan+0xd4>
 801e788:	f1c3 0320 	rsb	r3, r3, #32
 801e78c:	f04f 32ff 	mov.w	r2, #4294967295
 801e790:	40da      	lsrs	r2, r3
 801e792:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801e796:	4013      	ands	r3, r2
 801e798:	f846 3c04 	str.w	r3, [r6, #-4]
 801e79c:	e7d2      	b.n	801e744 <__hexnan+0xd4>
 801e79e:	3f04      	subs	r7, #4
 801e7a0:	e7d0      	b.n	801e744 <__hexnan+0xd4>
 801e7a2:	2004      	movs	r0, #4
 801e7a4:	e7d5      	b.n	801e752 <__hexnan+0xe2>

0801e7a6 <__ascii_mbtowc>:
 801e7a6:	b082      	sub	sp, #8
 801e7a8:	b901      	cbnz	r1, 801e7ac <__ascii_mbtowc+0x6>
 801e7aa:	a901      	add	r1, sp, #4
 801e7ac:	b142      	cbz	r2, 801e7c0 <__ascii_mbtowc+0x1a>
 801e7ae:	b14b      	cbz	r3, 801e7c4 <__ascii_mbtowc+0x1e>
 801e7b0:	7813      	ldrb	r3, [r2, #0]
 801e7b2:	600b      	str	r3, [r1, #0]
 801e7b4:	7812      	ldrb	r2, [r2, #0]
 801e7b6:	1e10      	subs	r0, r2, #0
 801e7b8:	bf18      	it	ne
 801e7ba:	2001      	movne	r0, #1
 801e7bc:	b002      	add	sp, #8
 801e7be:	4770      	bx	lr
 801e7c0:	4610      	mov	r0, r2
 801e7c2:	e7fb      	b.n	801e7bc <__ascii_mbtowc+0x16>
 801e7c4:	f06f 0001 	mvn.w	r0, #1
 801e7c8:	e7f8      	b.n	801e7bc <__ascii_mbtowc+0x16>

0801e7ca <_realloc_r>:
 801e7ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e7ce:	4607      	mov	r7, r0
 801e7d0:	4614      	mov	r4, r2
 801e7d2:	460d      	mov	r5, r1
 801e7d4:	b921      	cbnz	r1, 801e7e0 <_realloc_r+0x16>
 801e7d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e7da:	4611      	mov	r1, r2
 801e7dc:	f7fd b9ea 	b.w	801bbb4 <_malloc_r>
 801e7e0:	b92a      	cbnz	r2, 801e7ee <_realloc_r+0x24>
 801e7e2:	f7fd f973 	bl	801bacc <_free_r>
 801e7e6:	4625      	mov	r5, r4
 801e7e8:	4628      	mov	r0, r5
 801e7ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e7ee:	f000 f8b2 	bl	801e956 <_malloc_usable_size_r>
 801e7f2:	4284      	cmp	r4, r0
 801e7f4:	4606      	mov	r6, r0
 801e7f6:	d802      	bhi.n	801e7fe <_realloc_r+0x34>
 801e7f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801e7fc:	d8f4      	bhi.n	801e7e8 <_realloc_r+0x1e>
 801e7fe:	4621      	mov	r1, r4
 801e800:	4638      	mov	r0, r7
 801e802:	f7fd f9d7 	bl	801bbb4 <_malloc_r>
 801e806:	4680      	mov	r8, r0
 801e808:	b908      	cbnz	r0, 801e80e <_realloc_r+0x44>
 801e80a:	4645      	mov	r5, r8
 801e80c:	e7ec      	b.n	801e7e8 <_realloc_r+0x1e>
 801e80e:	42b4      	cmp	r4, r6
 801e810:	4622      	mov	r2, r4
 801e812:	4629      	mov	r1, r5
 801e814:	bf28      	it	cs
 801e816:	4632      	movcs	r2, r6
 801e818:	f7fc fb5b 	bl	801aed2 <memcpy>
 801e81c:	4629      	mov	r1, r5
 801e81e:	4638      	mov	r0, r7
 801e820:	f7fd f954 	bl	801bacc <_free_r>
 801e824:	e7f1      	b.n	801e80a <_realloc_r+0x40>
	...

0801e828 <_strtoul_l.isra.0>:
 801e828:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e82c:	4e34      	ldr	r6, [pc, #208]	@ (801e900 <_strtoul_l.isra.0+0xd8>)
 801e82e:	4686      	mov	lr, r0
 801e830:	460d      	mov	r5, r1
 801e832:	4628      	mov	r0, r5
 801e834:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e838:	5d37      	ldrb	r7, [r6, r4]
 801e83a:	f017 0708 	ands.w	r7, r7, #8
 801e83e:	d1f8      	bne.n	801e832 <_strtoul_l.isra.0+0xa>
 801e840:	2c2d      	cmp	r4, #45	@ 0x2d
 801e842:	d110      	bne.n	801e866 <_strtoul_l.isra.0+0x3e>
 801e844:	782c      	ldrb	r4, [r5, #0]
 801e846:	2701      	movs	r7, #1
 801e848:	1c85      	adds	r5, r0, #2
 801e84a:	f033 0010 	bics.w	r0, r3, #16
 801e84e:	d115      	bne.n	801e87c <_strtoul_l.isra.0+0x54>
 801e850:	2c30      	cmp	r4, #48	@ 0x30
 801e852:	d10d      	bne.n	801e870 <_strtoul_l.isra.0+0x48>
 801e854:	7828      	ldrb	r0, [r5, #0]
 801e856:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801e85a:	2858      	cmp	r0, #88	@ 0x58
 801e85c:	d108      	bne.n	801e870 <_strtoul_l.isra.0+0x48>
 801e85e:	786c      	ldrb	r4, [r5, #1]
 801e860:	3502      	adds	r5, #2
 801e862:	2310      	movs	r3, #16
 801e864:	e00a      	b.n	801e87c <_strtoul_l.isra.0+0x54>
 801e866:	2c2b      	cmp	r4, #43	@ 0x2b
 801e868:	bf04      	itt	eq
 801e86a:	782c      	ldrbeq	r4, [r5, #0]
 801e86c:	1c85      	addeq	r5, r0, #2
 801e86e:	e7ec      	b.n	801e84a <_strtoul_l.isra.0+0x22>
 801e870:	2b00      	cmp	r3, #0
 801e872:	d1f6      	bne.n	801e862 <_strtoul_l.isra.0+0x3a>
 801e874:	2c30      	cmp	r4, #48	@ 0x30
 801e876:	bf14      	ite	ne
 801e878:	230a      	movne	r3, #10
 801e87a:	2308      	moveq	r3, #8
 801e87c:	f04f 38ff 	mov.w	r8, #4294967295
 801e880:	2600      	movs	r6, #0
 801e882:	fbb8 f8f3 	udiv	r8, r8, r3
 801e886:	fb03 f908 	mul.w	r9, r3, r8
 801e88a:	ea6f 0909 	mvn.w	r9, r9
 801e88e:	4630      	mov	r0, r6
 801e890:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801e894:	f1bc 0f09 	cmp.w	ip, #9
 801e898:	d810      	bhi.n	801e8bc <_strtoul_l.isra.0+0x94>
 801e89a:	4664      	mov	r4, ip
 801e89c:	42a3      	cmp	r3, r4
 801e89e:	dd1e      	ble.n	801e8de <_strtoul_l.isra.0+0xb6>
 801e8a0:	f1b6 3fff 	cmp.w	r6, #4294967295
 801e8a4:	d007      	beq.n	801e8b6 <_strtoul_l.isra.0+0x8e>
 801e8a6:	4580      	cmp	r8, r0
 801e8a8:	d316      	bcc.n	801e8d8 <_strtoul_l.isra.0+0xb0>
 801e8aa:	d101      	bne.n	801e8b0 <_strtoul_l.isra.0+0x88>
 801e8ac:	45a1      	cmp	r9, r4
 801e8ae:	db13      	blt.n	801e8d8 <_strtoul_l.isra.0+0xb0>
 801e8b0:	fb00 4003 	mla	r0, r0, r3, r4
 801e8b4:	2601      	movs	r6, #1
 801e8b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e8ba:	e7e9      	b.n	801e890 <_strtoul_l.isra.0+0x68>
 801e8bc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801e8c0:	f1bc 0f19 	cmp.w	ip, #25
 801e8c4:	d801      	bhi.n	801e8ca <_strtoul_l.isra.0+0xa2>
 801e8c6:	3c37      	subs	r4, #55	@ 0x37
 801e8c8:	e7e8      	b.n	801e89c <_strtoul_l.isra.0+0x74>
 801e8ca:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801e8ce:	f1bc 0f19 	cmp.w	ip, #25
 801e8d2:	d804      	bhi.n	801e8de <_strtoul_l.isra.0+0xb6>
 801e8d4:	3c57      	subs	r4, #87	@ 0x57
 801e8d6:	e7e1      	b.n	801e89c <_strtoul_l.isra.0+0x74>
 801e8d8:	f04f 36ff 	mov.w	r6, #4294967295
 801e8dc:	e7eb      	b.n	801e8b6 <_strtoul_l.isra.0+0x8e>
 801e8de:	1c73      	adds	r3, r6, #1
 801e8e0:	d106      	bne.n	801e8f0 <_strtoul_l.isra.0+0xc8>
 801e8e2:	2322      	movs	r3, #34	@ 0x22
 801e8e4:	f8ce 3000 	str.w	r3, [lr]
 801e8e8:	4630      	mov	r0, r6
 801e8ea:	b932      	cbnz	r2, 801e8fa <_strtoul_l.isra.0+0xd2>
 801e8ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e8f0:	b107      	cbz	r7, 801e8f4 <_strtoul_l.isra.0+0xcc>
 801e8f2:	4240      	negs	r0, r0
 801e8f4:	2a00      	cmp	r2, #0
 801e8f6:	d0f9      	beq.n	801e8ec <_strtoul_l.isra.0+0xc4>
 801e8f8:	b106      	cbz	r6, 801e8fc <_strtoul_l.isra.0+0xd4>
 801e8fa:	1e69      	subs	r1, r5, #1
 801e8fc:	6011      	str	r1, [r2, #0]
 801e8fe:	e7f5      	b.n	801e8ec <_strtoul_l.isra.0+0xc4>
 801e900:	0801f451 	.word	0x0801f451

0801e904 <_strtoul_r>:
 801e904:	f7ff bf90 	b.w	801e828 <_strtoul_l.isra.0>

0801e908 <__ascii_wctomb>:
 801e908:	4603      	mov	r3, r0
 801e90a:	4608      	mov	r0, r1
 801e90c:	b141      	cbz	r1, 801e920 <__ascii_wctomb+0x18>
 801e90e:	2aff      	cmp	r2, #255	@ 0xff
 801e910:	d904      	bls.n	801e91c <__ascii_wctomb+0x14>
 801e912:	228a      	movs	r2, #138	@ 0x8a
 801e914:	601a      	str	r2, [r3, #0]
 801e916:	f04f 30ff 	mov.w	r0, #4294967295
 801e91a:	4770      	bx	lr
 801e91c:	700a      	strb	r2, [r1, #0]
 801e91e:	2001      	movs	r0, #1
 801e920:	4770      	bx	lr
	...

0801e924 <fiprintf>:
 801e924:	b40e      	push	{r1, r2, r3}
 801e926:	b503      	push	{r0, r1, lr}
 801e928:	4601      	mov	r1, r0
 801e92a:	ab03      	add	r3, sp, #12
 801e92c:	4805      	ldr	r0, [pc, #20]	@ (801e944 <fiprintf+0x20>)
 801e92e:	f853 2b04 	ldr.w	r2, [r3], #4
 801e932:	6800      	ldr	r0, [r0, #0]
 801e934:	9301      	str	r3, [sp, #4]
 801e936:	f7fe ff7d 	bl	801d834 <_vfiprintf_r>
 801e93a:	b002      	add	sp, #8
 801e93c:	f85d eb04 	ldr.w	lr, [sp], #4
 801e940:	b003      	add	sp, #12
 801e942:	4770      	bx	lr
 801e944:	24000020 	.word	0x24000020

0801e948 <abort>:
 801e948:	b508      	push	{r3, lr}
 801e94a:	2006      	movs	r0, #6
 801e94c:	f000 f834 	bl	801e9b8 <raise>
 801e950:	2001      	movs	r0, #1
 801e952:	f7e6 f9f5 	bl	8004d40 <_exit>

0801e956 <_malloc_usable_size_r>:
 801e956:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e95a:	1f18      	subs	r0, r3, #4
 801e95c:	2b00      	cmp	r3, #0
 801e95e:	bfbc      	itt	lt
 801e960:	580b      	ldrlt	r3, [r1, r0]
 801e962:	18c0      	addlt	r0, r0, r3
 801e964:	4770      	bx	lr

0801e966 <_raise_r>:
 801e966:	291f      	cmp	r1, #31
 801e968:	b538      	push	{r3, r4, r5, lr}
 801e96a:	4605      	mov	r5, r0
 801e96c:	460c      	mov	r4, r1
 801e96e:	d904      	bls.n	801e97a <_raise_r+0x14>
 801e970:	2316      	movs	r3, #22
 801e972:	6003      	str	r3, [r0, #0]
 801e974:	f04f 30ff 	mov.w	r0, #4294967295
 801e978:	bd38      	pop	{r3, r4, r5, pc}
 801e97a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e97c:	b112      	cbz	r2, 801e984 <_raise_r+0x1e>
 801e97e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e982:	b94b      	cbnz	r3, 801e998 <_raise_r+0x32>
 801e984:	4628      	mov	r0, r5
 801e986:	f000 f831 	bl	801e9ec <_getpid_r>
 801e98a:	4622      	mov	r2, r4
 801e98c:	4601      	mov	r1, r0
 801e98e:	4628      	mov	r0, r5
 801e990:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e994:	f000 b818 	b.w	801e9c8 <_kill_r>
 801e998:	2b01      	cmp	r3, #1
 801e99a:	d00a      	beq.n	801e9b2 <_raise_r+0x4c>
 801e99c:	1c59      	adds	r1, r3, #1
 801e99e:	d103      	bne.n	801e9a8 <_raise_r+0x42>
 801e9a0:	2316      	movs	r3, #22
 801e9a2:	6003      	str	r3, [r0, #0]
 801e9a4:	2001      	movs	r0, #1
 801e9a6:	e7e7      	b.n	801e978 <_raise_r+0x12>
 801e9a8:	2100      	movs	r1, #0
 801e9aa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e9ae:	4620      	mov	r0, r4
 801e9b0:	4798      	blx	r3
 801e9b2:	2000      	movs	r0, #0
 801e9b4:	e7e0      	b.n	801e978 <_raise_r+0x12>
	...

0801e9b8 <raise>:
 801e9b8:	4b02      	ldr	r3, [pc, #8]	@ (801e9c4 <raise+0xc>)
 801e9ba:	4601      	mov	r1, r0
 801e9bc:	6818      	ldr	r0, [r3, #0]
 801e9be:	f7ff bfd2 	b.w	801e966 <_raise_r>
 801e9c2:	bf00      	nop
 801e9c4:	24000020 	.word	0x24000020

0801e9c8 <_kill_r>:
 801e9c8:	b538      	push	{r3, r4, r5, lr}
 801e9ca:	4d07      	ldr	r5, [pc, #28]	@ (801e9e8 <_kill_r+0x20>)
 801e9cc:	2300      	movs	r3, #0
 801e9ce:	4604      	mov	r4, r0
 801e9d0:	4608      	mov	r0, r1
 801e9d2:	4611      	mov	r1, r2
 801e9d4:	602b      	str	r3, [r5, #0]
 801e9d6:	f7e6 f9a3 	bl	8004d20 <_kill>
 801e9da:	1c43      	adds	r3, r0, #1
 801e9dc:	d102      	bne.n	801e9e4 <_kill_r+0x1c>
 801e9de:	682b      	ldr	r3, [r5, #0]
 801e9e0:	b103      	cbz	r3, 801e9e4 <_kill_r+0x1c>
 801e9e2:	6023      	str	r3, [r4, #0]
 801e9e4:	bd38      	pop	{r3, r4, r5, pc}
 801e9e6:	bf00      	nop
 801e9e8:	2401421c 	.word	0x2401421c

0801e9ec <_getpid_r>:
 801e9ec:	f7e6 b990 	b.w	8004d10 <_getpid>

0801e9f0 <_init>:
 801e9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e9f2:	bf00      	nop
 801e9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e9f6:	bc08      	pop	{r3}
 801e9f8:	469e      	mov	lr, r3
 801e9fa:	4770      	bx	lr

0801e9fc <_fini>:
 801e9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e9fe:	bf00      	nop
 801ea00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ea02:	bc08      	pop	{r3}
 801ea04:	469e      	mov	lr, r3
 801ea06:	4770      	bx	lr
