Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 30 13:48:18 2022
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Chip_InstrIP_timing_summary_routed.rpt -pb Chip_InstrIP_timing_summary_routed.pb -rpx Chip_InstrIP_timing_summary_routed.rpx -warn_on_violation
| Design       : Chip_InstrIP
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  406         
TIMING-20  Warning   Non-clocked latch              9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (1)
6. checking no_output_delay (410)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_IR/InstrOut_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_cu/State_reg[0]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_cu/State_reg[1]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_cu/State_reg[2]_rep/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_cu/State_reg[3]_rep/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (410)
---------------------------------
 There are 410 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.690        0.000                      0                 5291        0.145        0.000                      0                 5291        4.090        0.000                       0                  2622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.690        0.000                      0                 5291        0.145        0.000                      0                 5291        4.090        0.000                       0                  2622  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        69.136ns  (logic 19.103ns (27.631%)  route 50.033ns (72.369%))
  Logic Levels:           135  (CARRY4=57 LUT2=18 LUT3=2 LUT4=11 LUT5=12 LUT6=35)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 73.866 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.829 r  u_alu/mul1/DataOut_reg[11]_i_120/O[3]
                         net (fo=2, routed)           0.919    14.748    u_alu/mul1/P081_out[11]
    SLICE_X48Y181        LUT5 (Prop_lut5_I4_O)        0.142    14.890 r  u_alu/mul1/DataOut[11]_i_250/O
                         net (fo=1, routed)           0.558    15.448    u_alu/mul1/DataOut[11]_i_250_n_0
    SLICE_X46Y181        LUT6 (Prop_lut6_I1_O)        0.053    15.501 r  u_alu/mul1/DataOut[11]_i_187/O
                         net (fo=3, routed)           0.764    16.265    u_alu/mul1/p_1_in77_in[10]
    SLICE_X45Y186        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    16.504 r  u_alu/mul1/DataOut_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_alu/mul1/DataOut_reg[11]_i_143_n_0
    SLICE_X45Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.643 r  u_alu/mul1/DataOut_reg[11]_i_176/O[0]
                         net (fo=2, routed)           0.756    17.399    u_alu/mul1/DataOut[31]_i_2052_0[2]
    SLICE_X47Y183        LUT5 (Prop_lut5_I4_O)        0.155    17.554 r  u_alu/mul1/DataOut[11]_i_180/O
                         net (fo=1, routed)           0.456    18.010    u_alu/mul1/DataOut[11]_i_180_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I1_O)        0.053    18.063 r  u_alu/mul1/DataOut[11]_i_129/O
                         net (fo=3, routed)           0.790    18.853    u_alu/mul1/p_1_in74_in[11]
    SLICE_X51Y188        LUT2 (Prop_lut2_I0_O)        0.053    18.906 r  u_alu/mul1/DataOut[11]_i_133/O
                         net (fo=1, routed)           0.000    18.906    u_alu/mul1/DataOut[11]_i_133_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    19.139 r  u_alu/mul1/DataOut_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.139    u_alu/mul1/DataOut_reg[11]_i_113_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.197 r  u_alu/mul1/DataOut_reg[16]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.197    u_alu/mul1/DataOut_reg[16]_i_123_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    19.336 r  u_alu/mul1/DataOut_reg[25]_i_106/O[0]
                         net (fo=1, routed)           0.725    20.061    u_alu/mul1/P075_out[16]
    SLICE_X47Y192        LUT6 (Prop_lut6_I4_O)        0.155    20.216 r  u_alu/mul1/DataOut[25]_i_101/O
                         net (fo=11, routed)          0.825    21.041    u_alu/mul1/p_1_in71_in[15]
    SLICE_X49Y188        LUT2 (Prop_lut2_I0_O)        0.053    21.094 r  u_alu/mul1/DataOut[14]_i_108__0/O
                         net (fo=1, routed)           0.000    21.094    u_alu/mul1/DataOut[14]_i_108__0_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.327 r  u_alu/mul1/DataOut_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.327    u_alu/mul1/DataOut_reg[14]_i_77_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    21.540 r  u_alu/mul1/DataOut_reg[26]_i_65/O[1]
                         net (fo=2, routed)           0.593    22.132    u_RegData1/P073_out[16]
    SLICE_X52Y191        LUT4 (Prop_lut4_I3_O)        0.152    22.284 r  u_RegData1/DataOut[27]_i_353/O
                         net (fo=4, routed)           0.367    22.652    u_RegData1/DataOut[27]_i_353_n_0
    SLICE_X53Y194        LUT5 (Prop_lut5_I0_O)        0.053    22.705 r  u_RegData1/DataOut[27]_i_302/O
                         net (fo=1, routed)           0.616    23.321    u_alu/mul1/DataOut[31]_i_2031_1[10]
    SLICE_X53Y188        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    23.645 r  u_alu/mul1/DataOut_reg[27]_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.645    u_alu/mul1/DataOut_reg[27]_i_255_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    23.784 r  u_alu/mul1/DataOut_reg[29]_i_237/O[0]
                         net (fo=2, routed)           0.500    24.284    u_RegData1/P069_out[17]
    SLICE_X54Y193        LUT6 (Prop_lut6_I4_O)        0.155    24.439 r  u_RegData1/DataOut[27]_i_316/O
                         net (fo=3, routed)           0.458    24.898    u_RegData1/DataOut[27]_i_316_n_0
    SLICE_X55Y193        LUT5 (Prop_lut5_I1_O)        0.053    24.951 r  u_RegData1/DataOut[27]_i_257/O
                         net (fo=1, routed)           0.613    25.563    u_alu/mul1/DataOut[29]_i_452_1[18]
    SLICE_X56Y189        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    25.797 r  u_alu/mul1/DataOut_reg[27]_i_231/CO[3]
                         net (fo=1, routed)           0.000    25.797    u_alu/mul1/DataOut_reg[27]_i_231_n_0
    SLICE_X56Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    26.009 r  u_alu/mul1/DataOut_reg[29]_i_239/O[1]
                         net (fo=3, routed)           0.529    26.538    u_RegData1/P066_out[19]
    SLICE_X54Y193        LUT4 (Prop_lut4_I1_O)        0.155    26.693 r  u_RegData1/DataOut[27]_i_297/O
                         net (fo=1, routed)           0.459    27.152    u_RegData1/DataOut[27]_i_297_n_0
    SLICE_X54Y193        LUT6 (Prop_lut6_I5_O)        0.053    27.205 r  u_RegData1/DataOut[27]_i_251/O
                         net (fo=12, routed)          0.769    27.974    u_alu/mul1/p_1_in62_in[19]
    SLICE_X60Y187        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.247    28.221 r  u_alu/mul1/DataOut_reg[27]_i_249/O[1]
                         net (fo=3, routed)           0.571    28.792    u_RegData1/P063_out[21]
    SLICE_X59Y182        LUT4 (Prop_lut4_I1_O)        0.155    28.947 r  u_RegData1/DataOut[30]_i_518/O
                         net (fo=1, routed)           0.464    29.411    u_RegData1/DataOut[30]_i_518_n_0
    SLICE_X58Y187        LUT6 (Prop_lut6_I5_O)        0.053    29.464 r  u_RegData1/DataOut[30]_i_462/O
                         net (fo=8, routed)           0.385    29.849    u_cu/DataOut_reg[30]_i_446
    SLICE_X59Y188        LUT2 (Prop_lut2_I1_O)        0.053    29.902 r  u_cu/DataOut[30]_i_490/O
                         net (fo=1, routed)           0.000    29.902    u_alu/mul1/DataOut[30]_i_457_2[0]
    SLICE_X59Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    30.215 r  u_alu/mul1/DataOut_reg[30]_i_446/CO[3]
                         net (fo=1, routed)           0.000    30.215    u_alu/mul1/DataOut_reg[30]_i_446_n_0
    SLICE_X59Y189        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    30.354 r  u_alu/mul1/DataOut_reg[31]_i_1880/O[0]
                         net (fo=1, routed)           0.684    31.038    u_RegData1/P060_out[23]
    SLICE_X66Y190        LUT4 (Prop_lut4_I1_O)        0.155    31.193 r  u_RegData1/DataOut[30]_i_556/O
                         net (fo=4, routed)           0.383    31.576    u_RegData1/DataOut[30]_i_556_n_0
    SLICE_X70Y190        LUT5 (Prop_lut5_I0_O)        0.053    31.629 r  u_RegData1/DataOut[30]_i_499/O
                         net (fo=1, routed)           0.593    32.222    u_alu/mul1/DataOut[31]_i_1945_1[16]
    SLICE_X66Y187        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    32.456 r  u_alu/mul1/DataOut_reg[30]_i_449/CO[3]
                         net (fo=1, routed)           0.000    32.456    u_alu/mul1/DataOut_reg[30]_i_449_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    32.591 r  u_alu/mul1/DataOut_reg[31]_i_1625/O[0]
                         net (fo=2, routed)           0.436    33.027    u_RegData1/P057_out[24]
    SLICE_X70Y189        LUT6 (Prop_lut6_I4_O)        0.153    33.180 r  u_RegData1/DataOut[30]_i_597/O
                         net (fo=3, routed)           0.355    33.535    u_RegData1/DataOut[30]_i_597_n_0
    SLICE_X68Y189        LUT5 (Prop_lut5_I1_O)        0.053    33.588 r  u_RegData1/DataOut[30]_i_529/O
                         net (fo=1, routed)           0.356    33.944    u_alu/mul1/p_1_in53_in[22]
    SLICE_X67Y189        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    34.174 r  u_alu/mul1/DataOut_reg[30]_i_473/CO[3]
                         net (fo=1, routed)           0.000    34.174    u_alu/mul1/DataOut_reg[30]_i_473_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    34.313 r  u_alu/mul1/DataOut_reg[31]_i_1609/O[0]
                         net (fo=2, routed)           0.561    34.874    u_RegData1/P054_out[24]
    SLICE_X71Y192        LUT6 (Prop_lut6_I4_O)        0.155    35.029 r  u_RegData1/DataOut[29]_i_441/O
                         net (fo=1, routed)           0.302    35.331    u_RegData1/DataOut[29]_i_441_n_0
    SLICE_X71Y192        LUT6 (Prop_lut6_I1_O)        0.053    35.384 r  u_RegData1/DataOut[29]_i_413/O
                         net (fo=3, routed)           0.672    36.056    u_RegData1/p_1_in50_in[21]
    SLICE_X61Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.109 r  u_RegData1/DataOut[29]_i_409/O
                         net (fo=1, routed)           0.000    36.109    u_alu/mul1/DataOut[30]_i_482_0[3]
    SLICE_X61Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    36.342 r  u_alu/mul1/DataOut_reg[29]_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.342    u_alu/mul1/DataOut_reg[29]_i_356_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    36.481 r  u_alu/mul1/DataOut_reg[31]_i_1355/O[0]
                         net (fo=2, routed)           0.662    37.143    u_RegData1/P052_out[24]
    SLICE_X68Y196        LUT6 (Prop_lut6_I2_O)        0.155    37.298 r  u_RegData1/DataOut[31]_i_1899/O
                         net (fo=3, routed)           0.504    37.802    u_RegData1/p_1_in47_in[8]
    SLICE_X64Y194        LUT2 (Prop_lut2_I0_O)        0.053    37.855 r  u_RegData1/DataOut[31]_i_1908/O
                         net (fo=1, routed)           0.000    37.855    u_alu/mul1/DataOut[30]_i_451_0[1]
    SLICE_X64Y194        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    38.071 r  u_alu/mul1/DataOut_reg[31]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    38.071    u_alu/mul1/DataOut_reg[31]_i_1678_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    38.206 r  u_alu/mul1/DataOut_reg[31]_i_1379/O[0]
                         net (fo=1, routed)           0.469    38.675    u_RegData1/P049_out[23]
    SLICE_X67Y198        LUT4 (Prop_lut4_I3_O)        0.153    38.828 r  u_RegData1/DataOut[31]_i_1930/O
                         net (fo=5, routed)           0.597    39.426    u_RegData1/DataOut[31]_i_1930_n_0
    SLICE_X65Y200        LUT6 (Prop_lut6_I0_O)        0.053    39.479 r  u_RegData1/DataOut[31]_i_1925/O
                         net (fo=1, routed)           0.000    39.479    u_alu/mul1/DataOut[30]_i_431_0[1]
    SLICE_X65Y200        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    39.712 r  u_alu/mul1/DataOut_reg[31]_i_1697/CO[3]
                         net (fo=1, routed)           0.000    39.712    u_alu/mul1/DataOut_reg[31]_i_1697_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    39.851 r  u_alu/mul1/DataOut_reg[31]_i_1395/O[0]
                         net (fo=2, routed)           0.643    40.494    u_RegData1/P046_out[24]
    SLICE_X69Y199        LUT6 (Prop_lut6_I2_O)        0.155    40.649 r  u_RegData1/DataOut[31]_i_1802/O
                         net (fo=1, routed)           0.302    40.951    u_RegData1/DataOut[31]_i_1802_n_0
    SLICE_X69Y199        LUT6 (Prop_lut6_I1_O)        0.053    41.004 r  u_RegData1/DataOut[31]_i_1589/O
                         net (fo=3, routed)           0.626    41.631    u_RegData1/p_1_in41_in[21]
    SLICE_X60Y200        LUT2 (Prop_lut2_I0_O)        0.053    41.684 r  u_RegData1/DataOut[31]_i_1605/O
                         net (fo=1, routed)           0.000    41.684    u_alu/mul1/DataOut[28]_i_129_0[2]
    SLICE_X60Y200        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    41.900 r  u_alu/mul1/DataOut_reg[31]_i_1338/CO[3]
                         net (fo=1, routed)           0.000    41.900    u_alu/mul1/DataOut_reg[31]_i_1338_n_0
    SLICE_X60Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    42.035 r  u_alu/mul1/DataOut_reg[31]_i_1010/O[0]
                         net (fo=2, routed)           0.575    42.609    u_RegData1/P043_out[24]
    SLICE_X70Y202        LUT6 (Prop_lut6_I2_O)        0.153    42.762 r  u_RegData1/DataOut[31]_i_1794/O
                         net (fo=1, routed)           0.319    43.081    u_RegData1/DataOut[31]_i_1794_n_0
    SLICE_X70Y202        LUT6 (Prop_lut6_I1_O)        0.053    43.134 r  u_RegData1/DataOut[31]_i_1570/O
                         net (fo=3, routed)           0.645    43.780    u_RegData1/p_1_in38_in[22]
    SLICE_X64Y207        LUT2 (Prop_lut2_I0_O)        0.053    43.833 r  u_RegData1/DataOut[31]_i_1585/O
                         net (fo=1, routed)           0.000    43.833    u_alu/mul1/DataOut[31]_i_1792_0[3]
    SLICE_X64Y207        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    44.049 r  u_alu/mul1/DataOut_reg[31]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    44.049    u_alu/mul1/DataOut_reg[31]_i_1317_n_0
    SLICE_X64Y208        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.184 r  u_alu/mul1/DataOut_reg[31]_i_994/O[0]
                         net (fo=2, routed)           0.672    44.855    u_RegData1/P040_out[24]
    SLICE_X68Y206        LUT6 (Prop_lut6_I2_O)        0.153    45.008 r  u_RegData1/DataOut[31]_i_1727/O
                         net (fo=1, routed)           0.319    45.327    u_RegData1/DataOut[31]_i_1727_n_0
    SLICE_X68Y206        LUT6 (Prop_lut6_I1_O)        0.053    45.380 r  u_RegData1/DataOut[31]_i_1413/O
                         net (fo=3, routed)           0.510    45.890    u_RegData1/p_1_in35_in[13]
    SLICE_X63Y207        LUT2 (Prop_lut2_I0_O)        0.053    45.943 r  u_RegData1/DataOut[31]_i_1417/O
                         net (fo=1, routed)           0.000    45.943    u_alu/mul1/DataOut[31]_i_1941_1[3]
    SLICE_X63Y207        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    46.176 r  u_alu/mul1/DataOut_reg[31]_i_1038/CO[3]
                         net (fo=1, routed)           0.000    46.176    u_alu/mul1/DataOut_reg[31]_i_1038_n_0
    SLICE_X63Y208        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    46.315 r  u_alu/mul1/DataOut_reg[31]_i_728/O[0]
                         net (fo=1, routed)           0.551    46.867    u_RegData1/P036_out[24]
    SLICE_X66Y209        LUT4 (Prop_lut4_I1_O)        0.155    47.022 r  u_RegData1/DataOut[31]_i_1289/O
                         net (fo=4, routed)           0.464    47.485    u_RegData1/DataOut[31]_i_1289_n_0
    SLICE_X66Y209        LUT6 (Prop_lut6_I2_O)        0.053    47.538 r  u_RegData1/DataOut[31]_i_1424/O
                         net (fo=3, routed)           0.446    47.985    u_RegData1/p_1_in32_in[20]
    SLICE_X60Y208        LUT2 (Prop_lut2_I0_O)        0.053    48.038 r  u_RegData1/DataOut[31]_i_1437/O
                         net (fo=1, routed)           0.000    48.038    u_alu/mul1/DataOut[31]_i_1554_0[3]
    SLICE_X60Y208        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    48.254 r  u_alu/mul1/DataOut_reg[31]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    48.254    u_alu/mul1/DataOut_reg[31]_i_1058_n_0
    SLICE_X60Y209        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    48.389 r  u_alu/mul1/DataOut_reg[31]_i_744/O[0]
                         net (fo=2, routed)           0.538    48.927    u_RegData1/P034_out[24]
    SLICE_X64Y211        LUT6 (Prop_lut6_I2_O)        0.153    49.080 r  u_RegData1/DataOut[31]_i_1760/O
                         net (fo=1, routed)           0.276    49.355    u_RegData1/DataOut[31]_i_1760_n_0
    SLICE_X65Y211        LUT6 (Prop_lut6_I1_O)        0.053    49.408 r  u_RegData1/DataOut[31]_i_1442/O
                         net (fo=3, routed)           0.582    49.991    u_RegData1/p_1_in29_in[21]
    SLICE_X58Y209        LUT2 (Prop_lut2_I0_O)        0.053    50.044 r  u_RegData1/DataOut[31]_i_1456/O
                         net (fo=1, routed)           0.000    50.044    u_alu/mul1/DataOut[31]_i_1937_0[3]
    SLICE_X58Y209        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    50.260 r  u_alu/mul1/DataOut_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.260    u_alu/mul1/DataOut_reg[31]_i_1077_n_0
    SLICE_X58Y210        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    50.395 r  u_alu/mul1/DataOut_reg[31]_i_760/O[0]
                         net (fo=2, routed)           0.649    51.044    u_RegData1/P031_out[24]
    SLICE_X62Y213        LUT6 (Prop_lut6_I2_O)        0.153    51.197 r  u_RegData1/DataOut[31]_i_1286/O
                         net (fo=1, routed)           0.380    51.577    u_RegData1/DataOut[31]_i_1286_n_0
    SLICE_X62Y213        LUT6 (Prop_lut6_I1_O)        0.053    51.630 r  u_RegData1/DataOut[31]_i_966/O
                         net (fo=3, routed)           0.411    52.041    u_RegData1/p_1_in26_in[21]
    SLICE_X56Y211        LUT2 (Prop_lut2_I0_O)        0.053    52.094 r  u_RegData1/DataOut[31]_i_982/O
                         net (fo=1, routed)           0.000    52.094    u_alu/mul1/DataOut[31]_i_1550_0[3]
    SLICE_X56Y211        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    52.310 r  u_alu/mul1/DataOut_reg[31]_i_705/CO[3]
                         net (fo=1, routed)           0.000    52.310    u_alu/mul1/DataOut_reg[31]_i_705_n_0
    SLICE_X56Y212        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    52.522 r  u_alu/mul1/DataOut_reg[31]_i_472/O[1]
                         net (fo=1, routed)           0.433    52.955    u_RegData1/P028_out[25]
    SLICE_X56Y215        LUT4 (Prop_lut4_I3_O)        0.155    53.110 r  u_RegData1/DataOut[31]_i_888/O
                         net (fo=6, routed)           0.437    53.547    u_RegData1/DataOut[31]_i_888_n_0
    SLICE_X56Y214        LUT5 (Prop_lut5_I0_O)        0.053    53.600 r  u_RegData1/DataOut[31]_i_676/O
                         net (fo=1, routed)           0.509    54.109    u_alu/mul1/p_1_in23_in[14]
    SLICE_X55Y211        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    54.433 r  u_alu/mul1/DataOut_reg[31]_i_448/CO[3]
                         net (fo=1, routed)           0.000    54.433    u_alu/mul1/DataOut_reg[31]_i_448_n_0
    SLICE_X55Y212        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    54.572 r  u_alu/mul1/DataOut_reg[31]_i_285/O[0]
                         net (fo=2, routed)           0.524    55.097    u_RegData1/P024_out[28]
    SLICE_X55Y216        LUT6 (Prop_lut6_I4_O)        0.155    55.252 r  u_RegData1/DataOut[31]_i_786/O
                         net (fo=1, routed)           0.302    55.554    u_RegData1/DataOut[31]_i_786_n_0
    SLICE_X55Y216        LUT6 (Prop_lut6_I1_O)        0.053    55.607 r  u_RegData1/DataOut[31]_i_501/O
                         net (fo=3, routed)           0.529    56.136    u_RegData1/p_1_in20_in[24]
    SLICE_X51Y212        LUT2 (Prop_lut2_I0_O)        0.053    56.189 r  u_RegData1/DataOut[31]_i_505/O
                         net (fo=1, routed)           0.000    56.189    u_alu/mul1/DataOut[31]_i_882_1[3]
    SLICE_X51Y212        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    56.422 r  u_alu/mul1/DataOut_reg[31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    56.422    u_alu/mul1/DataOut_reg[31]_i_299_n_0
    SLICE_X51Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    56.561 r  u_alu/mul1/DataOut_reg[31]_i_185/O[0]
                         net (fo=2, routed)           0.498    57.058    u_RegData1/P021_out[28]
    SLICE_X53Y216        LUT6 (Prop_lut6_I4_O)        0.155    57.213 r  u_RegData1/DataOut[31]_i_797/O
                         net (fo=1, routed)           0.302    57.516    u_RegData1/DataOut[31]_i_797_n_0
    SLICE_X53Y216        LUT6 (Prop_lut6_I1_O)        0.053    57.569 r  u_RegData1/DataOut[31]_i_510/O
                         net (fo=3, routed)           0.524    58.092    u_RegData1/p_1_in17_in[22]
    SLICE_X49Y212        LUT2 (Prop_lut2_I0_O)        0.053    58.145 r  u_RegData1/DataOut[31]_i_526/O
                         net (fo=1, routed)           0.000    58.145    u_alu/mul1/DataOut[31]_i_595_0[3]
    SLICE_X49Y212        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    58.378 r  u_alu/mul1/DataOut_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    58.378    u_alu/mul1/DataOut_reg[31]_i_315_n_0
    SLICE_X49Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    58.517 r  u_alu/mul1/DataOut_reg[31]_i_187/O[0]
                         net (fo=2, routed)           0.553    59.070    u_RegData1/P019_out[28]
    SLICE_X50Y215        LUT6 (Prop_lut6_I2_O)        0.155    59.225 r  u_RegData1/DataOut[31]_i_817/O
                         net (fo=1, routed)           0.319    59.544    u_RegData1/DataOut[31]_i_817_n_0
    SLICE_X50Y215        LUT6 (Prop_lut6_I1_O)        0.053    59.597 r  u_RegData1/DataOut[31]_i_531/O
                         net (fo=3, routed)           0.909    60.507    u_RegData1/p_1_in14_in[22]
    SLICE_X45Y209        LUT2 (Prop_lut2_I0_O)        0.053    60.560 r  u_RegData1/DataOut[31]_i_544/O
                         net (fo=1, routed)           0.000    60.560    u_alu/mul1/DataOut[31]_i_639_0[3]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    60.700 r  u_alu/mul1/DataOut_reg[31]_i_330/O[3]
                         net (fo=1, routed)           0.823    61.523    u_RegData1/P016_out[27]
    SLICE_X48Y214        LUT6 (Prop_lut6_I5_O)        0.142    61.665 r  u_RegData1/DataOut[31]_i_381/O
                         net (fo=8, routed)           0.809    62.474    u_cu/DataOut_reg[31]_i_166_0
    SLICE_X43Y212        LUT2 (Prop_lut2_I1_O)        0.053    62.527 r  u_cu/DataOut[31]_i_275/O
                         net (fo=1, routed)           0.000    62.527    u_alu/mul1/DataOut[31]_i_415_1[2]
    SLICE_X43Y212        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.213    62.740 r  u_alu/mul1/DataOut_reg[31]_i_166/O[3]
                         net (fo=3, routed)           0.721    63.461    u_RegData1/P012_out[27]
    SLICE_X42Y217        LUT4 (Prop_lut4_I1_O)        0.142    63.603 r  u_RegData1/DataOut[31]_i_423/O
                         net (fo=3, routed)           0.533    64.136    u_RegData1/DataOut[31]_i_423_n_0
    SLICE_X36Y217        LUT5 (Prop_lut5_I1_O)        0.053    64.189 r  u_RegData1/DataOut[31]_i_252/O
                         net (fo=1, routed)           0.348    64.537    u_alu/mul1/p_1_in8_in[26]
    SLICE_X37Y215        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    64.776 r  u_alu/mul1/DataOut_reg[31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    64.776    u_alu/mul1/DataOut_reg[31]_i_150_n_0
    SLICE_X37Y216        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    64.915 r  u_alu/mul1/DataOut_reg[31]_i_97/O[0]
                         net (fo=2, routed)           0.589    65.504    u_RegData1/P09_out[28]
    SLICE_X41Y217        LUT6 (Prop_lut6_I3_O)        0.155    65.659 r  u_RegData1/DataOut[31]_i_200/O
                         net (fo=3, routed)           0.615    66.273    u_alu/mul1/p_1_in5_in[27]
    SLICE_X38Y213        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    66.507 r  u_alu/mul1/DataOut_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    66.507    u_alu/mul1/DataOut_reg[31]_i_111_n_0
    SLICE_X38Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    66.719 r  u_alu/mul1/DataOut_reg[31]_i_64/O[1]
                         net (fo=1, routed)           0.477    67.196    u_RegData1/P06_out[29]
    SLICE_X38Y217        LUT6 (Prop_lut6_I5_O)        0.155    67.351 r  u_RegData1/DataOut[31]_i_144/O
                         net (fo=1, routed)           0.312    67.663    u_RegData1/DataOut[31]_i_144_n_0
    SLICE_X38Y218        LUT5 (Prop_lut5_I0_O)        0.053    67.716 r  u_RegData1/DataOut[31]_i_86/O
                         net (fo=7, routed)           0.599    68.315    u_RegData1/p_1_in2_in[27]
    SLICE_X44Y217        LUT2 (Prop_lut2_I0_O)        0.053    68.368 r  u_RegData1/DataOut[31]_i_90__0/O
                         net (fo=1, routed)           0.000    68.368    u_alu/mul1/DataOut[31]_i_72_2[0]
    SLICE_X44Y217        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357    68.725 r  u_alu/mul1/DataOut_reg[31]_i_56/O[3]
                         net (fo=5, routed)           0.411    69.135    u_alu/mul1/DataOut_reg[28]_0[29]
    SLICE_X44Y219        LUT2 (Prop_lut2_I0_O)        0.142    69.277 r  u_alu/mul1/DataOut[31]_i_28/O
                         net (fo=3, routed)           0.319    69.596    u_RegData1/DataOut_reg[31]_i_33
    SLICE_X44Y219        LUT6 (Prop_lut6_I5_O)        0.053    69.649 r  u_RegData1/DataOut[31]_i_49/O
                         net (fo=2, routed)           0.392    70.042    u_alu/mul1/DataOut[31]_i_17[29]
    SLICE_X47Y218        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.260    70.302 r  u_alu/mul1/DataOut_reg[31]_i_33/O[3]
                         net (fo=1, routed)           0.429    70.731    u_RegData1/O[0]
    SLICE_X46Y220        LUT4 (Prop_lut4_I1_O)        0.142    70.873 r  u_RegData1/DataOut[31]_i_17/O
                         net (fo=1, routed)           0.384    71.257    u_RegData1/DataOut[31]_i_17_n_0
    SLICE_X46Y220        LUT6 (Prop_lut6_I5_O)        0.053    71.310 r  u_RegData1/DataOut[31]_i_5__0/O
                         net (fo=1, routed)           1.759    73.070    u_cu/DataOut_reg[31]
    SLICE_X55Y180        LUT6 (Prop_lut6_I3_O)        0.053    73.123 r  u_cu/DataOut[31]_i_1/O
                         net (fo=2, routed)           0.286    73.409    u_AluResult/DataOut_reg[31]_39[31]
    SLICE_X55Y180        FDRE                                         r  u_AluResult/DataOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.416    73.866    u_AluResult/clk_IBUF_BUFG
    SLICE_X55Y180        FDRE                                         r  u_AluResult/DataOut_reg[31]/C
                         clock pessimism              0.301    74.167    
                         clock uncertainty           -0.035    74.132    
    SLICE_X55Y180        FDRE (Setup_fdre_C_D)       -0.034    74.098    u_AluResult/DataOut_reg[31]
  -------------------------------------------------------------------
                         required time                         74.098    
                         arrival time                         -73.409    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[31]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        68.850ns  (logic 19.103ns (27.746%)  route 49.747ns (72.254%))
  Logic Levels:           135  (CARRY4=57 LUT2=18 LUT3=2 LUT4=11 LUT5=12 LUT6=35)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 73.866 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.829 r  u_alu/mul1/DataOut_reg[11]_i_120/O[3]
                         net (fo=2, routed)           0.919    14.748    u_alu/mul1/P081_out[11]
    SLICE_X48Y181        LUT5 (Prop_lut5_I4_O)        0.142    14.890 r  u_alu/mul1/DataOut[11]_i_250/O
                         net (fo=1, routed)           0.558    15.448    u_alu/mul1/DataOut[11]_i_250_n_0
    SLICE_X46Y181        LUT6 (Prop_lut6_I1_O)        0.053    15.501 r  u_alu/mul1/DataOut[11]_i_187/O
                         net (fo=3, routed)           0.764    16.265    u_alu/mul1/p_1_in77_in[10]
    SLICE_X45Y186        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    16.504 r  u_alu/mul1/DataOut_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.504    u_alu/mul1/DataOut_reg[11]_i_143_n_0
    SLICE_X45Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.643 r  u_alu/mul1/DataOut_reg[11]_i_176/O[0]
                         net (fo=2, routed)           0.756    17.399    u_alu/mul1/DataOut[31]_i_2052_0[2]
    SLICE_X47Y183        LUT5 (Prop_lut5_I4_O)        0.155    17.554 r  u_alu/mul1/DataOut[11]_i_180/O
                         net (fo=1, routed)           0.456    18.010    u_alu/mul1/DataOut[11]_i_180_n_0
    SLICE_X47Y183        LUT6 (Prop_lut6_I1_O)        0.053    18.063 r  u_alu/mul1/DataOut[11]_i_129/O
                         net (fo=3, routed)           0.790    18.853    u_alu/mul1/p_1_in74_in[11]
    SLICE_X51Y188        LUT2 (Prop_lut2_I0_O)        0.053    18.906 r  u_alu/mul1/DataOut[11]_i_133/O
                         net (fo=1, routed)           0.000    18.906    u_alu/mul1/DataOut[11]_i_133_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    19.139 r  u_alu/mul1/DataOut_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.139    u_alu/mul1/DataOut_reg[11]_i_113_n_0
    SLICE_X51Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.197 r  u_alu/mul1/DataOut_reg[16]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.197    u_alu/mul1/DataOut_reg[16]_i_123_n_0
    SLICE_X51Y190        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    19.336 r  u_alu/mul1/DataOut_reg[25]_i_106/O[0]
                         net (fo=1, routed)           0.725    20.061    u_alu/mul1/P075_out[16]
    SLICE_X47Y192        LUT6 (Prop_lut6_I4_O)        0.155    20.216 r  u_alu/mul1/DataOut[25]_i_101/O
                         net (fo=11, routed)          0.825    21.041    u_alu/mul1/p_1_in71_in[15]
    SLICE_X49Y188        LUT2 (Prop_lut2_I0_O)        0.053    21.094 r  u_alu/mul1/DataOut[14]_i_108__0/O
                         net (fo=1, routed)           0.000    21.094    u_alu/mul1/DataOut[14]_i_108__0_n_0
    SLICE_X49Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    21.327 r  u_alu/mul1/DataOut_reg[14]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.327    u_alu/mul1/DataOut_reg[14]_i_77_n_0
    SLICE_X49Y189        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    21.540 r  u_alu/mul1/DataOut_reg[26]_i_65/O[1]
                         net (fo=2, routed)           0.593    22.132    u_RegData1/P073_out[16]
    SLICE_X52Y191        LUT4 (Prop_lut4_I3_O)        0.152    22.284 r  u_RegData1/DataOut[27]_i_353/O
                         net (fo=4, routed)           0.367    22.652    u_RegData1/DataOut[27]_i_353_n_0
    SLICE_X53Y194        LUT5 (Prop_lut5_I0_O)        0.053    22.705 r  u_RegData1/DataOut[27]_i_302/O
                         net (fo=1, routed)           0.616    23.321    u_alu/mul1/DataOut[31]_i_2031_1[10]
    SLICE_X53Y188        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    23.645 r  u_alu/mul1/DataOut_reg[27]_i_255/CO[3]
                         net (fo=1, routed)           0.000    23.645    u_alu/mul1/DataOut_reg[27]_i_255_n_0
    SLICE_X53Y189        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    23.784 r  u_alu/mul1/DataOut_reg[29]_i_237/O[0]
                         net (fo=2, routed)           0.500    24.284    u_RegData1/P069_out[17]
    SLICE_X54Y193        LUT6 (Prop_lut6_I4_O)        0.155    24.439 r  u_RegData1/DataOut[27]_i_316/O
                         net (fo=3, routed)           0.458    24.898    u_RegData1/DataOut[27]_i_316_n_0
    SLICE_X55Y193        LUT5 (Prop_lut5_I1_O)        0.053    24.951 r  u_RegData1/DataOut[27]_i_257/O
                         net (fo=1, routed)           0.613    25.563    u_alu/mul1/DataOut[29]_i_452_1[18]
    SLICE_X56Y189        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    25.797 r  u_alu/mul1/DataOut_reg[27]_i_231/CO[3]
                         net (fo=1, routed)           0.000    25.797    u_alu/mul1/DataOut_reg[27]_i_231_n_0
    SLICE_X56Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    26.009 r  u_alu/mul1/DataOut_reg[29]_i_239/O[1]
                         net (fo=3, routed)           0.529    26.538    u_RegData1/P066_out[19]
    SLICE_X54Y193        LUT4 (Prop_lut4_I1_O)        0.155    26.693 r  u_RegData1/DataOut[27]_i_297/O
                         net (fo=1, routed)           0.459    27.152    u_RegData1/DataOut[27]_i_297_n_0
    SLICE_X54Y193        LUT6 (Prop_lut6_I5_O)        0.053    27.205 r  u_RegData1/DataOut[27]_i_251/O
                         net (fo=12, routed)          0.769    27.974    u_alu/mul1/p_1_in62_in[19]
    SLICE_X60Y187        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.247    28.221 r  u_alu/mul1/DataOut_reg[27]_i_249/O[1]
                         net (fo=3, routed)           0.571    28.792    u_RegData1/P063_out[21]
    SLICE_X59Y182        LUT4 (Prop_lut4_I1_O)        0.155    28.947 r  u_RegData1/DataOut[30]_i_518/O
                         net (fo=1, routed)           0.464    29.411    u_RegData1/DataOut[30]_i_518_n_0
    SLICE_X58Y187        LUT6 (Prop_lut6_I5_O)        0.053    29.464 r  u_RegData1/DataOut[30]_i_462/O
                         net (fo=8, routed)           0.385    29.849    u_cu/DataOut_reg[30]_i_446
    SLICE_X59Y188        LUT2 (Prop_lut2_I1_O)        0.053    29.902 r  u_cu/DataOut[30]_i_490/O
                         net (fo=1, routed)           0.000    29.902    u_alu/mul1/DataOut[30]_i_457_2[0]
    SLICE_X59Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    30.215 r  u_alu/mul1/DataOut_reg[30]_i_446/CO[3]
                         net (fo=1, routed)           0.000    30.215    u_alu/mul1/DataOut_reg[30]_i_446_n_0
    SLICE_X59Y189        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    30.354 r  u_alu/mul1/DataOut_reg[31]_i_1880/O[0]
                         net (fo=1, routed)           0.684    31.038    u_RegData1/P060_out[23]
    SLICE_X66Y190        LUT4 (Prop_lut4_I1_O)        0.155    31.193 r  u_RegData1/DataOut[30]_i_556/O
                         net (fo=4, routed)           0.383    31.576    u_RegData1/DataOut[30]_i_556_n_0
    SLICE_X70Y190        LUT5 (Prop_lut5_I0_O)        0.053    31.629 r  u_RegData1/DataOut[30]_i_499/O
                         net (fo=1, routed)           0.593    32.222    u_alu/mul1/DataOut[31]_i_1945_1[16]
    SLICE_X66Y187        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    32.456 r  u_alu/mul1/DataOut_reg[30]_i_449/CO[3]
                         net (fo=1, routed)           0.000    32.456    u_alu/mul1/DataOut_reg[30]_i_449_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    32.591 r  u_alu/mul1/DataOut_reg[31]_i_1625/O[0]
                         net (fo=2, routed)           0.436    33.027    u_RegData1/P057_out[24]
    SLICE_X70Y189        LUT6 (Prop_lut6_I4_O)        0.153    33.180 r  u_RegData1/DataOut[30]_i_597/O
                         net (fo=3, routed)           0.355    33.535    u_RegData1/DataOut[30]_i_597_n_0
    SLICE_X68Y189        LUT5 (Prop_lut5_I1_O)        0.053    33.588 r  u_RegData1/DataOut[30]_i_529/O
                         net (fo=1, routed)           0.356    33.944    u_alu/mul1/p_1_in53_in[22]
    SLICE_X67Y189        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    34.174 r  u_alu/mul1/DataOut_reg[30]_i_473/CO[3]
                         net (fo=1, routed)           0.000    34.174    u_alu/mul1/DataOut_reg[30]_i_473_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    34.313 r  u_alu/mul1/DataOut_reg[31]_i_1609/O[0]
                         net (fo=2, routed)           0.561    34.874    u_RegData1/P054_out[24]
    SLICE_X71Y192        LUT6 (Prop_lut6_I4_O)        0.155    35.029 r  u_RegData1/DataOut[29]_i_441/O
                         net (fo=1, routed)           0.302    35.331    u_RegData1/DataOut[29]_i_441_n_0
    SLICE_X71Y192        LUT6 (Prop_lut6_I1_O)        0.053    35.384 r  u_RegData1/DataOut[29]_i_413/O
                         net (fo=3, routed)           0.672    36.056    u_RegData1/p_1_in50_in[21]
    SLICE_X61Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.109 r  u_RegData1/DataOut[29]_i_409/O
                         net (fo=1, routed)           0.000    36.109    u_alu/mul1/DataOut[30]_i_482_0[3]
    SLICE_X61Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    36.342 r  u_alu/mul1/DataOut_reg[29]_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.342    u_alu/mul1/DataOut_reg[29]_i_356_n_0
    SLICE_X61Y196        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    36.481 r  u_alu/mul1/DataOut_reg[31]_i_1355/O[0]
                         net (fo=2, routed)           0.662    37.143    u_RegData1/P052_out[24]
    SLICE_X68Y196        LUT6 (Prop_lut6_I2_O)        0.155    37.298 r  u_RegData1/DataOut[31]_i_1899/O
                         net (fo=3, routed)           0.504    37.802    u_RegData1/p_1_in47_in[8]
    SLICE_X64Y194        LUT2 (Prop_lut2_I0_O)        0.053    37.855 r  u_RegData1/DataOut[31]_i_1908/O
                         net (fo=1, routed)           0.000    37.855    u_alu/mul1/DataOut[30]_i_451_0[1]
    SLICE_X64Y194        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    38.071 r  u_alu/mul1/DataOut_reg[31]_i_1678/CO[3]
                         net (fo=1, routed)           0.000    38.071    u_alu/mul1/DataOut_reg[31]_i_1678_n_0
    SLICE_X64Y195        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    38.206 r  u_alu/mul1/DataOut_reg[31]_i_1379/O[0]
                         net (fo=1, routed)           0.469    38.675    u_RegData1/P049_out[23]
    SLICE_X67Y198        LUT4 (Prop_lut4_I3_O)        0.153    38.828 r  u_RegData1/DataOut[31]_i_1930/O
                         net (fo=5, routed)           0.597    39.426    u_RegData1/DataOut[31]_i_1930_n_0
    SLICE_X65Y200        LUT6 (Prop_lut6_I0_O)        0.053    39.479 r  u_RegData1/DataOut[31]_i_1925/O
                         net (fo=1, routed)           0.000    39.479    u_alu/mul1/DataOut[30]_i_431_0[1]
    SLICE_X65Y200        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    39.712 r  u_alu/mul1/DataOut_reg[31]_i_1697/CO[3]
                         net (fo=1, routed)           0.000    39.712    u_alu/mul1/DataOut_reg[31]_i_1697_n_0
    SLICE_X65Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    39.851 r  u_alu/mul1/DataOut_reg[31]_i_1395/O[0]
                         net (fo=2, routed)           0.643    40.494    u_RegData1/P046_out[24]
    SLICE_X69Y199        LUT6 (Prop_lut6_I2_O)        0.155    40.649 r  u_RegData1/DataOut[31]_i_1802/O
                         net (fo=1, routed)           0.302    40.951    u_RegData1/DataOut[31]_i_1802_n_0
    SLICE_X69Y199        LUT6 (Prop_lut6_I1_O)        0.053    41.004 r  u_RegData1/DataOut[31]_i_1589/O
                         net (fo=3, routed)           0.626    41.631    u_RegData1/p_1_in41_in[21]
    SLICE_X60Y200        LUT2 (Prop_lut2_I0_O)        0.053    41.684 r  u_RegData1/DataOut[31]_i_1605/O
                         net (fo=1, routed)           0.000    41.684    u_alu/mul1/DataOut[28]_i_129_0[2]
    SLICE_X60Y200        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    41.900 r  u_alu/mul1/DataOut_reg[31]_i_1338/CO[3]
                         net (fo=1, routed)           0.000    41.900    u_alu/mul1/DataOut_reg[31]_i_1338_n_0
    SLICE_X60Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    42.035 r  u_alu/mul1/DataOut_reg[31]_i_1010/O[0]
                         net (fo=2, routed)           0.575    42.609    u_RegData1/P043_out[24]
    SLICE_X70Y202        LUT6 (Prop_lut6_I2_O)        0.153    42.762 r  u_RegData1/DataOut[31]_i_1794/O
                         net (fo=1, routed)           0.319    43.081    u_RegData1/DataOut[31]_i_1794_n_0
    SLICE_X70Y202        LUT6 (Prop_lut6_I1_O)        0.053    43.134 r  u_RegData1/DataOut[31]_i_1570/O
                         net (fo=3, routed)           0.645    43.780    u_RegData1/p_1_in38_in[22]
    SLICE_X64Y207        LUT2 (Prop_lut2_I0_O)        0.053    43.833 r  u_RegData1/DataOut[31]_i_1585/O
                         net (fo=1, routed)           0.000    43.833    u_alu/mul1/DataOut[31]_i_1792_0[3]
    SLICE_X64Y207        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    44.049 r  u_alu/mul1/DataOut_reg[31]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    44.049    u_alu/mul1/DataOut_reg[31]_i_1317_n_0
    SLICE_X64Y208        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.184 r  u_alu/mul1/DataOut_reg[31]_i_994/O[0]
                         net (fo=2, routed)           0.672    44.855    u_RegData1/P040_out[24]
    SLICE_X68Y206        LUT6 (Prop_lut6_I2_O)        0.153    45.008 r  u_RegData1/DataOut[31]_i_1727/O
                         net (fo=1, routed)           0.319    45.327    u_RegData1/DataOut[31]_i_1727_n_0
    SLICE_X68Y206        LUT6 (Prop_lut6_I1_O)        0.053    45.380 r  u_RegData1/DataOut[31]_i_1413/O
                         net (fo=3, routed)           0.510    45.890    u_RegData1/p_1_in35_in[13]
    SLICE_X63Y207        LUT2 (Prop_lut2_I0_O)        0.053    45.943 r  u_RegData1/DataOut[31]_i_1417/O
                         net (fo=1, routed)           0.000    45.943    u_alu/mul1/DataOut[31]_i_1941_1[3]
    SLICE_X63Y207        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    46.176 r  u_alu/mul1/DataOut_reg[31]_i_1038/CO[3]
                         net (fo=1, routed)           0.000    46.176    u_alu/mul1/DataOut_reg[31]_i_1038_n_0
    SLICE_X63Y208        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    46.315 r  u_alu/mul1/DataOut_reg[31]_i_728/O[0]
                         net (fo=1, routed)           0.551    46.867    u_RegData1/P036_out[24]
    SLICE_X66Y209        LUT4 (Prop_lut4_I1_O)        0.155    47.022 r  u_RegData1/DataOut[31]_i_1289/O
                         net (fo=4, routed)           0.464    47.485    u_RegData1/DataOut[31]_i_1289_n_0
    SLICE_X66Y209        LUT6 (Prop_lut6_I2_O)        0.053    47.538 r  u_RegData1/DataOut[31]_i_1424/O
                         net (fo=3, routed)           0.446    47.985    u_RegData1/p_1_in32_in[20]
    SLICE_X60Y208        LUT2 (Prop_lut2_I0_O)        0.053    48.038 r  u_RegData1/DataOut[31]_i_1437/O
                         net (fo=1, routed)           0.000    48.038    u_alu/mul1/DataOut[31]_i_1554_0[3]
    SLICE_X60Y208        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    48.254 r  u_alu/mul1/DataOut_reg[31]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    48.254    u_alu/mul1/DataOut_reg[31]_i_1058_n_0
    SLICE_X60Y209        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    48.389 r  u_alu/mul1/DataOut_reg[31]_i_744/O[0]
                         net (fo=2, routed)           0.538    48.927    u_RegData1/P034_out[24]
    SLICE_X64Y211        LUT6 (Prop_lut6_I2_O)        0.153    49.080 r  u_RegData1/DataOut[31]_i_1760/O
                         net (fo=1, routed)           0.276    49.355    u_RegData1/DataOut[31]_i_1760_n_0
    SLICE_X65Y211        LUT6 (Prop_lut6_I1_O)        0.053    49.408 r  u_RegData1/DataOut[31]_i_1442/O
                         net (fo=3, routed)           0.582    49.991    u_RegData1/p_1_in29_in[21]
    SLICE_X58Y209        LUT2 (Prop_lut2_I0_O)        0.053    50.044 r  u_RegData1/DataOut[31]_i_1456/O
                         net (fo=1, routed)           0.000    50.044    u_alu/mul1/DataOut[31]_i_1937_0[3]
    SLICE_X58Y209        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    50.260 r  u_alu/mul1/DataOut_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.260    u_alu/mul1/DataOut_reg[31]_i_1077_n_0
    SLICE_X58Y210        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    50.395 r  u_alu/mul1/DataOut_reg[31]_i_760/O[0]
                         net (fo=2, routed)           0.649    51.044    u_RegData1/P031_out[24]
    SLICE_X62Y213        LUT6 (Prop_lut6_I2_O)        0.153    51.197 r  u_RegData1/DataOut[31]_i_1286/O
                         net (fo=1, routed)           0.380    51.577    u_RegData1/DataOut[31]_i_1286_n_0
    SLICE_X62Y213        LUT6 (Prop_lut6_I1_O)        0.053    51.630 r  u_RegData1/DataOut[31]_i_966/O
                         net (fo=3, routed)           0.411    52.041    u_RegData1/p_1_in26_in[21]
    SLICE_X56Y211        LUT2 (Prop_lut2_I0_O)        0.053    52.094 r  u_RegData1/DataOut[31]_i_982/O
                         net (fo=1, routed)           0.000    52.094    u_alu/mul1/DataOut[31]_i_1550_0[3]
    SLICE_X56Y211        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    52.310 r  u_alu/mul1/DataOut_reg[31]_i_705/CO[3]
                         net (fo=1, routed)           0.000    52.310    u_alu/mul1/DataOut_reg[31]_i_705_n_0
    SLICE_X56Y212        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    52.522 r  u_alu/mul1/DataOut_reg[31]_i_472/O[1]
                         net (fo=1, routed)           0.433    52.955    u_RegData1/P028_out[25]
    SLICE_X56Y215        LUT4 (Prop_lut4_I3_O)        0.155    53.110 r  u_RegData1/DataOut[31]_i_888/O
                         net (fo=6, routed)           0.437    53.547    u_RegData1/DataOut[31]_i_888_n_0
    SLICE_X56Y214        LUT5 (Prop_lut5_I0_O)        0.053    53.600 r  u_RegData1/DataOut[31]_i_676/O
                         net (fo=1, routed)           0.509    54.109    u_alu/mul1/p_1_in23_in[14]
    SLICE_X55Y211        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    54.433 r  u_alu/mul1/DataOut_reg[31]_i_448/CO[3]
                         net (fo=1, routed)           0.000    54.433    u_alu/mul1/DataOut_reg[31]_i_448_n_0
    SLICE_X55Y212        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    54.572 r  u_alu/mul1/DataOut_reg[31]_i_285/O[0]
                         net (fo=2, routed)           0.524    55.097    u_RegData1/P024_out[28]
    SLICE_X55Y216        LUT6 (Prop_lut6_I4_O)        0.155    55.252 r  u_RegData1/DataOut[31]_i_786/O
                         net (fo=1, routed)           0.302    55.554    u_RegData1/DataOut[31]_i_786_n_0
    SLICE_X55Y216        LUT6 (Prop_lut6_I1_O)        0.053    55.607 r  u_RegData1/DataOut[31]_i_501/O
                         net (fo=3, routed)           0.529    56.136    u_RegData1/p_1_in20_in[24]
    SLICE_X51Y212        LUT2 (Prop_lut2_I0_O)        0.053    56.189 r  u_RegData1/DataOut[31]_i_505/O
                         net (fo=1, routed)           0.000    56.189    u_alu/mul1/DataOut[31]_i_882_1[3]
    SLICE_X51Y212        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    56.422 r  u_alu/mul1/DataOut_reg[31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    56.422    u_alu/mul1/DataOut_reg[31]_i_299_n_0
    SLICE_X51Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    56.561 r  u_alu/mul1/DataOut_reg[31]_i_185/O[0]
                         net (fo=2, routed)           0.498    57.058    u_RegData1/P021_out[28]
    SLICE_X53Y216        LUT6 (Prop_lut6_I4_O)        0.155    57.213 r  u_RegData1/DataOut[31]_i_797/O
                         net (fo=1, routed)           0.302    57.516    u_RegData1/DataOut[31]_i_797_n_0
    SLICE_X53Y216        LUT6 (Prop_lut6_I1_O)        0.053    57.569 r  u_RegData1/DataOut[31]_i_510/O
                         net (fo=3, routed)           0.524    58.092    u_RegData1/p_1_in17_in[22]
    SLICE_X49Y212        LUT2 (Prop_lut2_I0_O)        0.053    58.145 r  u_RegData1/DataOut[31]_i_526/O
                         net (fo=1, routed)           0.000    58.145    u_alu/mul1/DataOut[31]_i_595_0[3]
    SLICE_X49Y212        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    58.378 r  u_alu/mul1/DataOut_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    58.378    u_alu/mul1/DataOut_reg[31]_i_315_n_0
    SLICE_X49Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    58.517 r  u_alu/mul1/DataOut_reg[31]_i_187/O[0]
                         net (fo=2, routed)           0.553    59.070    u_RegData1/P019_out[28]
    SLICE_X50Y215        LUT6 (Prop_lut6_I2_O)        0.155    59.225 r  u_RegData1/DataOut[31]_i_817/O
                         net (fo=1, routed)           0.319    59.544    u_RegData1/DataOut[31]_i_817_n_0
    SLICE_X50Y215        LUT6 (Prop_lut6_I1_O)        0.053    59.597 r  u_RegData1/DataOut[31]_i_531/O
                         net (fo=3, routed)           0.909    60.507    u_RegData1/p_1_in14_in[22]
    SLICE_X45Y209        LUT2 (Prop_lut2_I0_O)        0.053    60.560 r  u_RegData1/DataOut[31]_i_544/O
                         net (fo=1, routed)           0.000    60.560    u_alu/mul1/DataOut[31]_i_639_0[3]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    60.700 r  u_alu/mul1/DataOut_reg[31]_i_330/O[3]
                         net (fo=1, routed)           0.823    61.523    u_RegData1/P016_out[27]
    SLICE_X48Y214        LUT6 (Prop_lut6_I5_O)        0.142    61.665 r  u_RegData1/DataOut[31]_i_381/O
                         net (fo=8, routed)           0.809    62.474    u_cu/DataOut_reg[31]_i_166_0
    SLICE_X43Y212        LUT2 (Prop_lut2_I1_O)        0.053    62.527 r  u_cu/DataOut[31]_i_275/O
                         net (fo=1, routed)           0.000    62.527    u_alu/mul1/DataOut[31]_i_415_1[2]
    SLICE_X43Y212        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.213    62.740 r  u_alu/mul1/DataOut_reg[31]_i_166/O[3]
                         net (fo=3, routed)           0.721    63.461    u_RegData1/P012_out[27]
    SLICE_X42Y217        LUT4 (Prop_lut4_I1_O)        0.142    63.603 r  u_RegData1/DataOut[31]_i_423/O
                         net (fo=3, routed)           0.533    64.136    u_RegData1/DataOut[31]_i_423_n_0
    SLICE_X36Y217        LUT5 (Prop_lut5_I1_O)        0.053    64.189 r  u_RegData1/DataOut[31]_i_252/O
                         net (fo=1, routed)           0.348    64.537    u_alu/mul1/p_1_in8_in[26]
    SLICE_X37Y215        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.239    64.776 r  u_alu/mul1/DataOut_reg[31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    64.776    u_alu/mul1/DataOut_reg[31]_i_150_n_0
    SLICE_X37Y216        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    64.915 r  u_alu/mul1/DataOut_reg[31]_i_97/O[0]
                         net (fo=2, routed)           0.589    65.504    u_RegData1/P09_out[28]
    SLICE_X41Y217        LUT6 (Prop_lut6_I3_O)        0.155    65.659 r  u_RegData1/DataOut[31]_i_200/O
                         net (fo=3, routed)           0.615    66.273    u_alu/mul1/p_1_in5_in[27]
    SLICE_X38Y213        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    66.507 r  u_alu/mul1/DataOut_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    66.507    u_alu/mul1/DataOut_reg[31]_i_111_n_0
    SLICE_X38Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    66.719 r  u_alu/mul1/DataOut_reg[31]_i_64/O[1]
                         net (fo=1, routed)           0.477    67.196    u_RegData1/P06_out[29]
    SLICE_X38Y217        LUT6 (Prop_lut6_I5_O)        0.155    67.351 r  u_RegData1/DataOut[31]_i_144/O
                         net (fo=1, routed)           0.312    67.663    u_RegData1/DataOut[31]_i_144_n_0
    SLICE_X38Y218        LUT5 (Prop_lut5_I0_O)        0.053    67.716 r  u_RegData1/DataOut[31]_i_86/O
                         net (fo=7, routed)           0.599    68.315    u_RegData1/p_1_in2_in[27]
    SLICE_X44Y217        LUT2 (Prop_lut2_I0_O)        0.053    68.368 r  u_RegData1/DataOut[31]_i_90__0/O
                         net (fo=1, routed)           0.000    68.368    u_alu/mul1/DataOut[31]_i_72_2[0]
    SLICE_X44Y217        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357    68.725 r  u_alu/mul1/DataOut_reg[31]_i_56/O[3]
                         net (fo=5, routed)           0.411    69.135    u_alu/mul1/DataOut_reg[28]_0[29]
    SLICE_X44Y219        LUT2 (Prop_lut2_I0_O)        0.142    69.277 r  u_alu/mul1/DataOut[31]_i_28/O
                         net (fo=3, routed)           0.319    69.596    u_RegData1/DataOut_reg[31]_i_33
    SLICE_X44Y219        LUT6 (Prop_lut6_I5_O)        0.053    69.649 r  u_RegData1/DataOut[31]_i_49/O
                         net (fo=2, routed)           0.392    70.042    u_alu/mul1/DataOut[31]_i_17[29]
    SLICE_X47Y218        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.260    70.302 r  u_alu/mul1/DataOut_reg[31]_i_33/O[3]
                         net (fo=1, routed)           0.429    70.731    u_RegData1/O[0]
    SLICE_X46Y220        LUT4 (Prop_lut4_I1_O)        0.142    70.873 r  u_RegData1/DataOut[31]_i_17/O
                         net (fo=1, routed)           0.384    71.257    u_RegData1/DataOut[31]_i_17_n_0
    SLICE_X46Y220        LUT6 (Prop_lut6_I5_O)        0.053    71.310 r  u_RegData1/DataOut[31]_i_5__0/O
                         net (fo=1, routed)           1.759    73.070    u_cu/DataOut_reg[31]
    SLICE_X55Y180        LUT6 (Prop_lut6_I3_O)        0.053    73.123 r  u_cu/DataOut[31]_i_1/O
                         net (fo=2, routed)           0.000    73.123    u_AluResult/DataOut_reg[31]_39[31]
    SLICE_X55Y180        FDRE                                         r  u_AluResult/DataOut_reg[31]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.416    73.866    u_AluResult/clk_IBUF_BUFG
    SLICE_X55Y180        FDRE                                         r  u_AluResult/DataOut_reg[31]_lopt_replica/C
                         clock pessimism              0.301    74.167    
                         clock uncertainty           -0.035    74.132    
    SLICE_X55Y180        FDRE (Setup_fdre_C_D)        0.034    74.166    u_AluResult/DataOut_reg[31]_lopt_replica
  -------------------------------------------------------------------
                         required time                         74.166    
                         arrival time                         -73.123    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        62.466ns  (logic 16.430ns (26.302%)  route 46.036ns (73.698%))
  Logic Levels:           118  (CARRY4=46 LUT2=20 LUT3=2 LUT4=9 LUT5=14 LUT6=27)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 73.882 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.783 r  u_alu/mul1/DataOut_reg[11]_i_120/O[0]
                         net (fo=2, routed)           0.661    14.444    u_alu/mul1/P081_out[8]
    SLICE_X46Y180        LUT5 (Prop_lut5_I4_O)        0.153    14.597 r  u_alu/mul1/DataOut[6]_i_108/O
                         net (fo=1, routed)           0.428    15.025    u_alu/mul1/DataOut[6]_i_108_n_0
    SLICE_X46Y180        LUT6 (Prop_lut6_I1_O)        0.053    15.078 r  u_alu/mul1/DataOut[6]_i_78/O
                         net (fo=3, routed)           0.742    15.819    u_alu/mul1/p_1_in77_in[7]
    SLICE_X45Y185        LUT2 (Prop_lut2_I0_O)        0.053    15.872 r  u_alu/mul1/DataOut[6]_i_82__0/O
                         net (fo=1, routed)           0.000    15.872    u_alu/mul1/DataOut[6]_i_82__0_n_0
    SLICE_X45Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    16.105 r  u_alu/mul1/DataOut_reg[6]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_alu/mul1/DataOut_reg[6]_i_58_n_0
    SLICE_X45Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.244 r  u_alu/mul1/DataOut_reg[11]_i_143/O[0]
                         net (fo=1, routed)           0.927    17.171    u_alu/mul1/P078_out[8]
    SLICE_X48Y181        LUT6 (Prop_lut6_I4_O)        0.155    17.326 r  u_alu/mul1/DataOut[11]_i_116/O
                         net (fo=13, routed)          0.764    18.090    u_cu/DataOut_reg[10]_i_38_0
    SLICE_X51Y187        LUT2 (Prop_lut2_I1_O)        0.053    18.143 r  u_cu/DataOut[10]_i_45/O
                         net (fo=1, routed)           0.000    18.143    u_alu/mul1/DataOut[10]_i_24_0[1]
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    18.376 r  u_alu/mul1/DataOut_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.376    u_alu/mul1/DataOut_reg[10]_i_38_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    18.515 r  u_alu/mul1/DataOut_reg[11]_i_113/O[0]
                         net (fo=5, routed)           0.669    19.185    u_RegData1/P075_out[6]
    SLICE_X50Y182        LUT6 (Prop_lut6_I1_O)        0.155    19.340 r  u_RegData1/DataOut[11]_i_88__0/O
                         net (fo=1, routed)           0.665    20.005    u_alu/mul1/DataOut[11]_i_49_0[2]
    SLICE_X50Y186        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    20.239 r  u_alu/mul1/DataOut_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    20.239    u_alu/mul1/DataOut_reg[11]_i_68_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    20.374 r  u_alu/mul1/DataOut_reg[14]_i_63/O[0]
                         net (fo=2, routed)           0.578    20.952    u_RegData1/P072_out[7]
    SLICE_X55Y185        LUT4 (Prop_lut4_I1_O)        0.153    21.105 r  u_RegData1/DataOut[12]_i_90/O
                         net (fo=4, routed)           0.326    21.431    u_RegData1/DataOut[12]_i_90_n_0
    SLICE_X55Y184        LUT5 (Prop_lut5_I0_O)        0.053    21.484 r  u_RegData1/DataOut[12]_i_78/O
                         net (fo=1, routed)           0.464    21.948    u_alu/mul1/DataOut[31]_i_2031_1[5]
    SLICE_X53Y185        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    22.178 r  u_alu/mul1/DataOut_reg[12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.178    u_alu/mul1/DataOut_reg[12]_i_75_n_0
    SLICE_X53Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    22.317 r  u_alu/mul1/DataOut_reg[14]_i_45/O[0]
                         net (fo=2, routed)           0.649    22.966    u_RegData1/P069_out[5]
    SLICE_X56Y181        LUT4 (Prop_lut4_I1_O)        0.155    23.121 r  u_RegData1/DataOut[13]_i_40/O
                         net (fo=4, routed)           0.543    23.664    u_RegData1/DataOut[13]_i_40_n_0
    SLICE_X57Y186        LUT6 (Prop_lut6_I0_O)        0.053    23.717 r  u_RegData1/DataOut[13]_i_36/O
                         net (fo=1, routed)           0.000    23.717    u_alu/mul1/DataOut[13]_i_22[3]
    SLICE_X57Y186        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    23.857 r  u_alu/mul1/DataOut_reg[13]_i_26/O[3]
                         net (fo=2, routed)           0.599    24.455    u_RegData1/P067_out[5]
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.142    24.597 r  u_RegData1/DataOut[11]_i_107/O
                         net (fo=1, routed)           0.411    25.008    u_RegData1/DataOut[11]_i_107_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I1_O)        0.053    25.061 r  u_RegData1/DataOut[11]_i_79/O
                         net (fo=3, routed)           0.488    25.549    u_RegData1/p_1_in62_in[5]
    SLICE_X60Y183        LUT2 (Prop_lut2_I0_O)        0.053    25.602 r  u_RegData1/DataOut[11]_i_83__0/O
                         net (fo=1, routed)           0.000    25.602    u_alu/mul1/DataOut[11]_i_37_0[2]
    SLICE_X60Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    25.740 r  u_alu/mul1/DataOut_reg[11]_i_64/O[2]
                         net (fo=1, routed)           0.468    26.208    u_RegData1/P063_out[6]
    SLICE_X62Y182        LUT6 (Prop_lut6_I4_O)        0.152    26.360 r  u_RegData1/DataOut[16]_i_86/O
                         net (fo=4, routed)           0.514    26.875    u_RegData1/p_1_in59_in[3]
    SLICE_X59Y184        LUT2 (Prop_lut2_I0_O)        0.053    26.928 r  u_RegData1/DataOut[16]_i_109__0/O
                         net (fo=1, routed)           0.000    26.928    u_alu/mul1/DataOut[15]_i_42_1[1]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    27.061 r  u_alu/mul1/DataOut_reg[16]_i_87/O[1]
                         net (fo=4, routed)           0.809    27.870    u_RegData1/P060_out[5]
    SLICE_X67Y183        LUT5 (Prop_lut5_I2_O)        0.155    28.025 r  u_RegData1/DataOut[16]_i_92__0/O
                         net (fo=1, routed)           0.287    28.311    u_alu/mul1/DataOut[16]_i_63_0[0]
    SLICE_X66Y183        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    28.675 r  u_alu/mul1/DataOut_reg[16]_i_72/O[1]
                         net (fo=2, routed)           0.300    28.975    u_RegData1/P057_out[5]
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.155    29.130 r  u_RegData1/DataOut[14]_i_42/O
                         net (fo=4, routed)           0.922    30.052    u_RegData1/DataOut[14]_i_42_n_0
    SLICE_X70Y184        LUT5 (Prop_lut5_I0_O)        0.066    30.118 r  u_RegData1/DataOut[20]_i_55/O
                         net (fo=1, routed)           0.362    30.480    u_alu/mul1/p_1_in53_in[4]
    SLICE_X67Y185        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    30.826 r  u_alu/mul1/DataOut_reg[20]_i_49/O[1]
                         net (fo=1, routed)           0.592    31.418    u_RegData1/P054_out[5]
    SLICE_X68Y185        LUT6 (Prop_lut6_I4_O)        0.152    31.570 r  u_RegData1/DataOut[18]_i_59/O
                         net (fo=4, routed)           0.653    32.223    u_RegData1/p_1_in50_in[3]
    SLICE_X61Y191        LUT2 (Prop_lut2_I0_O)        0.053    32.276 r  u_RegData1/DataOut[21]_i_109__0/O
                         net (fo=1, routed)           0.000    32.276    u_alu/mul1/DataOut[16]_i_46[0]
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    32.423 r  u_alu/mul1/DataOut_reg[21]_i_72/O[0]
                         net (fo=4, routed)           0.530    32.952    u_RegData1/P052_out[4]
    SLICE_X67Y192        LUT5 (Prop_lut5_I0_O)        0.158    33.110 r  u_RegData1/DataOut[16]_i_38/O
                         net (fo=1, routed)           0.430    33.540    u_alu/mul1/DataOut[15]_i_27_0[3]
    SLICE_X66Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.351    33.891 r  u_alu/mul1/DataOut_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.891    u_alu/mul1/DataOut_reg[16]_i_22_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    34.026 r  u_alu/mul1/DataOut_reg[21]_i_36/O[0]
                         net (fo=4, routed)           0.554    34.580    u_RegData1/P048_out[4]
    SLICE_X60Y194        LUT5 (Prop_lut5_I2_O)        0.162    34.742 r  u_RegData1/DataOut[16]_i_54/O
                         net (fo=1, routed)           0.360    35.102    u_alu/mul1/DataOut[16]_i_12_0[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    35.455 r  u_alu/mul1/DataOut_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.455    u_alu/mul1/DataOut_reg[16]_i_26_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    35.590 r  u_alu/mul1/DataOut_reg[21]_i_39/O[0]
                         net (fo=2, routed)           0.427    36.017    u_RegData1/P045_out[4]
    SLICE_X58Y196        LUT6 (Prop_lut6_I4_O)        0.153    36.170 r  u_RegData1/DataOut[18]_i_57/O
                         net (fo=1, routed)           0.319    36.489    u_RegData1/DataOut[18]_i_57_n_0
    SLICE_X58Y196        LUT6 (Prop_lut6_I1_O)        0.053    36.542 r  u_RegData1/DataOut[18]_i_31/O
                         net (fo=3, routed)           0.390    36.932    u_RegData1/p_1_in41_in[3]
    SLICE_X60Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.985 r  u_RegData1/DataOut[18]_i_39/O
                         net (fo=1, routed)           0.000    36.985    u_alu/mul1/DataOut[17]_i_15[3]
    SLICE_X60Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    37.201 r  u_alu/mul1/DataOut_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.201    u_alu/mul1/DataOut_reg[18]_i_23_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    37.413 r  u_alu/mul1/DataOut_reg[21]_i_44/O[1]
                         net (fo=2, routed)           0.341    37.754    u_RegData1/P043_out[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I2_O)        0.155    37.909 r  u_RegData1/DataOut[24]_i_163/O
                         net (fo=1, routed)           0.307    38.215    u_RegData1/DataOut[24]_i_163_n_0
    SLICE_X58Y198        LUT6 (Prop_lut6_I1_O)        0.053    38.268 r  u_RegData1/DataOut[24]_i_100/O
                         net (fo=3, routed)           0.637    38.906    u_RegData1/p_1_in38_in[4]
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.053    38.959 r  u_RegData1/DataOut[24]_i_108__0/O
                         net (fo=1, routed)           0.000    38.959    u_alu/mul1/DataOut[22]_i_30[0]
    SLICE_X64Y203        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    39.102 r  u_alu/mul1/DataOut_reg[24]_i_70/O[0]
                         net (fo=2, routed)           0.860    39.961    u_RegData1/P040_out[4]
    SLICE_X54Y197        LUT5 (Prop_lut5_I0_O)        0.153    40.114 f  u_RegData1/DataOut[22]_i_30/O
                         net (fo=1, routed)           0.449    40.563    u_RegData1/DataOut[22]_i_30_n_0
    SLICE_X55Y197        LUT6 (Prop_lut6_I5_O)        0.053    40.616 r  u_RegData1/DataOut[22]_i_23/O
                         net (fo=7, routed)           0.728    41.344    u_RegData1/p_1_in35_in[3]
    SLICE_X61Y203        LUT2 (Prop_lut2_I0_O)        0.053    41.397 r  u_RegData1/DataOut[20]_i_38/O
                         net (fo=1, routed)           0.000    41.397    u_alu/mul1/DataOut[19]_i_13[3]
    SLICE_X61Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    41.630 r  u_alu/mul1/DataOut_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.630    u_alu/mul1/DataOut_reg[20]_i_21_n_0
    SLICE_X61Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    41.769 r  u_alu/mul1/DataOut_reg[24]_i_34/O[0]
                         net (fo=2, routed)           0.768    42.536    u_RegData1/P037_out[4]
    SLICE_X56Y198        LUT5 (Prop_lut5_I0_O)        0.155    42.691 f  u_RegData1/DataOut[23]_i_52/O
                         net (fo=1, routed)           0.319    43.010    u_RegData1/DataOut[23]_i_52_n_0
    SLICE_X56Y198        LUT6 (Prop_lut6_I4_O)        0.053    43.063 r  u_RegData1/DataOut[23]_i_33/O
                         net (fo=8, routed)           0.622    43.685    u_RegData1/p_1_in32_in[3]
    SLICE_X60Y203        LUT2 (Prop_lut2_I0_O)        0.053    43.738 r  u_RegData1/DataOut[23]_i_84__0/O
                         net (fo=1, routed)           0.000    43.738    u_alu/mul1/DataOut[20]_i_22[3]
    SLICE_X60Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    43.954 r  u_alu/mul1/DataOut_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000    43.954    u_alu/mul1/DataOut_reg[23]_i_69_n_0
    SLICE_X60Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.089 r  u_alu/mul1/DataOut_reg[24]_i_72/O[0]
                         net (fo=2, routed)           0.585    44.675    u_RegData1/P034_out[4]
    SLICE_X58Y201        LUT6 (Prop_lut6_I2_O)        0.153    44.828 r  u_RegData1/DataOut[21]_i_98/O
                         net (fo=1, routed)           0.319    45.147    u_RegData1/DataOut[21]_i_98_n_0
    SLICE_X58Y201        LUT6 (Prop_lut6_I1_O)        0.053    45.200 r  u_RegData1/DataOut[21]_i_45/O
                         net (fo=3, routed)           0.479    45.679    u_RegData1/p_1_in29_in[3]
    SLICE_X59Y204        LUT2 (Prop_lut2_I0_O)        0.053    45.732 r  u_RegData1/DataOut[21]_i_49/O
                         net (fo=1, routed)           0.000    45.732    u_alu/mul1/DataOut[21]_i_15_0[3]
    SLICE_X59Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    45.965 r  u_alu/mul1/DataOut_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.965    u_alu/mul1/DataOut_reg[21]_i_30_n_0
    SLICE_X59Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    46.178 r  u_alu/mul1/DataOut_reg[27]_i_62/O[1]
                         net (fo=2, routed)           0.763    46.941    u_RegData1/P030_out[5]
    SLICE_X52Y200        LUT5 (Prop_lut5_I2_O)        0.152    47.093 f  u_RegData1/DataOut[26]_i_29/O
                         net (fo=2, routed)           0.469    47.562    u_RegData1/DataOut[26]_i_29_n_0
    SLICE_X52Y200        LUT6 (Prop_lut6_I4_O)        0.053    47.615 r  u_RegData1/DataOut[24]_i_73/O
                         net (fo=5, routed)           0.659    48.274    u_RegData1/p_1_in26_in[4]
    SLICE_X56Y207        LUT2 (Prop_lut2_I0_O)        0.053    48.327 r  u_RegData1/DataOut[29]_i_106__0/O
                         net (fo=1, routed)           0.000    48.327    u_alu/mul1/DataOut[26]_i_27[0]
    SLICE_X56Y207        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    48.598 r  u_alu/mul1/DataOut_reg[29]_i_60/O[1]
                         net (fo=2, routed)           0.792    49.390    u_RegData1/P028_out[5]
    SLICE_X54Y203        LUT6 (Prop_lut6_I0_O)        0.155    49.545 r  u_RegData1/DataOut[27]_i_56__0/O
                         net (fo=3, routed)           0.420    49.965    u_RegData1/DataOut_reg[21]_8[0]
    SLICE_X55Y206        LUT2 (Prop_lut2_I0_O)        0.053    50.018 r  u_RegData1/DataOut[27]_i_60__0/O
                         net (fo=1, routed)           0.000    50.018    u_alu/mul1/DataOut[26]_i_55_1[0]
    SLICE_X55Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    50.165 r  u_alu/mul1/DataOut_reg[27]_i_43/O[0]
                         net (fo=3, routed)           0.737    50.902    u_RegData1/P024_out[4]
    SLICE_X51Y201        LUT4 (Prop_lut4_I1_O)        0.155    51.057 r  u_RegData1/DataOut[26]_i_55/O
                         net (fo=1, routed)           0.405    51.462    u_RegData1/DataOut[26]_i_55_n_0
    SLICE_X51Y201        LUT5 (Prop_lut5_I4_O)        0.053    51.515 r  u_RegData1/DataOut[26]_i_47/O
                         net (fo=6, routed)           0.666    52.181    u_RegData1/p_1_in20_in[3]
    SLICE_X52Y206        LUT2 (Prop_lut2_I0_O)        0.053    52.234 r  u_RegData1/DataOut[25]_i_42/O
                         net (fo=1, routed)           0.000    52.234    u_alu/mul1/DataOut[24]_i_12[3]
    SLICE_X52Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    52.450 r  u_alu/mul1/DataOut_reg[25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.450    u_alu/mul1/DataOut_reg[25]_i_26_n_0
    SLICE_X52Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    52.585 r  u_alu/mul1/DataOut_reg[29]_i_40/O[0]
                         net (fo=2, routed)           0.580    53.165    u_RegData1/P022_out[4]
    SLICE_X50Y201        LUT6 (Prop_lut6_I2_O)        0.153    53.318 r  u_RegData1/DataOut[25]_i_74/O
                         net (fo=1, routed)           0.319    53.637    u_RegData1/DataOut[25]_i_74_n_0
    SLICE_X50Y201        LUT6 (Prop_lut6_I1_O)        0.053    53.690 r  u_RegData1/DataOut[25]_i_54/O
                         net (fo=3, routed)           0.634    54.324    u_RegData1/p_1_in17_in[3]
    SLICE_X50Y206        LUT2 (Prop_lut2_I0_O)        0.053    54.377 r  u_RegData1/DataOut[25]_i_58__0/O
                         net (fo=1, routed)           0.000    54.377    u_alu/mul1/DataOut[25]_i_18_0[3]
    SLICE_X50Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    54.593 r  u_alu/mul1/DataOut_reg[25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.593    u_alu/mul1/DataOut_reg[25]_i_31_n_0
    SLICE_X50Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    54.728 r  u_alu/mul1/DataOut_reg[29]_i_41/O[0]
                         net (fo=2, routed)           0.624    55.352    u_RegData1/P018_out[4]
    SLICE_X48Y201        LUT6 (Prop_lut6_I4_O)        0.153    55.505 r  u_RegData1/DataOut[29]_i_89/O
                         net (fo=12, routed)          0.678    56.184    u_RegData1/p_1_in14_in[3]
    SLICE_X45Y203        LUT2 (Prop_lut2_I0_O)        0.053    56.237 r  u_RegData1/DataOut[26]_i_38/O
                         net (fo=1, routed)           0.000    56.237    u_alu/mul1/DataOut[26]_i_10[3]
    SLICE_X45Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    56.470 r  u_alu/mul1/DataOut_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_alu/mul1/DataOut_reg[26]_i_24_n_0
    SLICE_X45Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    56.609 r  u_alu/mul1/DataOut_reg[29]_i_90/O[0]
                         net (fo=2, routed)           0.315    56.923    u_RegData1/P016_out[4]
    SLICE_X44Y204        LUT6 (Prop_lut6_I0_O)        0.155    57.078 r  u_RegData1/DataOut[29]_i_49/O
                         net (fo=3, routed)           0.517    57.596    u_RegData1/DataOut_reg[26]_4[0]
    SLICE_X42Y206        LUT2 (Prop_lut2_I0_O)        0.053    57.649 r  u_RegData1/DataOut[29]_i_45/O
                         net (fo=1, routed)           0.000    57.649    u_alu/mul1/DataOut[27]_i_13[3]
    SLICE_X42Y206        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138    57.787 r  u_alu/mul1/DataOut_reg[29]_i_31/O[3]
                         net (fo=2, routed)           0.589    58.376    u_RegData1/P013_out[3]
    SLICE_X44Y204        LUT5 (Prop_lut5_I0_O)        0.142    58.518 f  u_RegData1/DataOut[30]_i_49/O
                         net (fo=1, routed)           0.420    58.938    u_RegData1/DataOut[30]_i_49_n_0
    SLICE_X44Y202        LUT6 (Prop_lut6_I4_O)        0.053    58.991 r  u_RegData1/DataOut[30]_i_28/O
                         net (fo=6, routed)           0.704    59.695    u_RegData1/p_1_in8_in[2]
    SLICE_X37Y209        LUT2 (Prop_lut2_I0_O)        0.053    59.748 r  u_RegData1/DataOut[28]_i_46/O
                         net (fo=1, routed)           0.000    59.748    u_alu/mul1/DataOut[28]_i_11_0[2]
    SLICE_X37Y209        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    59.888 r  u_alu/mul1/DataOut_reg[28]_i_21/O[2]
                         net (fo=2, routed)           0.647    60.535    u_RegData1/P09_out[2]
    SLICE_X40Y206        LUT6 (Prop_lut6_I1_O)        0.152    60.687 r  u_RegData1/DataOut[30]_i_68/O
                         net (fo=3, routed)           0.424    61.111    u_RegData1/p_1_in5_in[1]
    SLICE_X39Y207        LUT2 (Prop_lut2_I0_O)        0.053    61.164 r  u_RegData1/DataOut[30]_i_76/O
                         net (fo=1, routed)           0.000    61.164    u_alu/mul1/DataOut[29]_i_29[1]
    SLICE_X39Y207        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    61.297 r  u_alu/mul1/DataOut_reg[30]_i_45/O[1]
                         net (fo=1, routed)           0.387    61.684    u_RegData1/P07_out[1]
    SLICE_X39Y206        LUT4 (Prop_lut4_I3_O)        0.152    61.836 r  u_RegData1/DataOut[30]_i_26/O
                         net (fo=2, routed)           0.743    62.579    u_RegData1/DataOut[30]_i_26_n_0
    SLICE_X44Y205        LUT4 (Prop_lut4_I0_O)        0.068    62.647 r  u_RegData1/DataOut[30]_i_17/O
                         net (fo=3, routed)           0.585    63.232    u_RegData1/p_1_in2_in[0]
    SLICE_X45Y211        LUT2 (Prop_lut2_I0_O)        0.169    63.401 r  u_RegData1/DataOut[30]_i_41/O
                         net (fo=1, routed)           0.000    63.401    u_alu/mul1/DataOut[30]_i_15[0]
    SLICE_X45Y211        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    63.548 r  u_alu/mul1/DataOut_reg[30]_i_25/O[0]
                         net (fo=1, routed)           0.416    63.964    u_RegData1/P04_out[0]
    SLICE_X44Y209        LUT4 (Prop_lut4_I3_O)        0.155    64.119 r  u_RegData1/DataOut[30]_i_15/O
                         net (fo=1, routed)           0.604    64.723    u_cu/DataOut_reg[30]
    SLICE_X47Y200        LUT6 (Prop_lut6_I3_O)        0.053    64.776 r  u_cu/DataOut[30]_i_5__0/O
                         net (fo=1, routed)           1.083    65.858    u_cu/DataOut[30]_i_5__0_n_0
    SLICE_X53Y181        LUT6 (Prop_lut6_I4_O)        0.053    65.911 r  u_cu/DataOut[30]_i_1/O
                         net (fo=2, routed)           0.828    66.739    u_AluResult/DataOut_reg[31]_39[30]
    SLICE_X47Y178        FDRE                                         r  u_AluResult/DataOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.432    73.882    u_AluResult/clk_IBUF_BUFG
    SLICE_X47Y178        FDRE                                         r  u_AluResult/DataOut_reg[30]/C
                         clock pessimism              0.301    74.183    
                         clock uncertainty           -0.035    74.148    
    SLICE_X47Y178        FDRE (Setup_fdre_C_D)       -0.034    74.114    u_AluResult/DataOut_reg[30]
  -------------------------------------------------------------------
                         required time                         74.114    
                         arrival time                         -66.739    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[30]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        61.936ns  (logic 16.430ns (26.527%)  route 45.506ns (73.473%))
  Logic Levels:           118  (CARRY4=46 LUT2=20 LUT3=2 LUT4=9 LUT5=14 LUT6=27)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 73.869 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.783 r  u_alu/mul1/DataOut_reg[11]_i_120/O[0]
                         net (fo=2, routed)           0.661    14.444    u_alu/mul1/P081_out[8]
    SLICE_X46Y180        LUT5 (Prop_lut5_I4_O)        0.153    14.597 r  u_alu/mul1/DataOut[6]_i_108/O
                         net (fo=1, routed)           0.428    15.025    u_alu/mul1/DataOut[6]_i_108_n_0
    SLICE_X46Y180        LUT6 (Prop_lut6_I1_O)        0.053    15.078 r  u_alu/mul1/DataOut[6]_i_78/O
                         net (fo=3, routed)           0.742    15.819    u_alu/mul1/p_1_in77_in[7]
    SLICE_X45Y185        LUT2 (Prop_lut2_I0_O)        0.053    15.872 r  u_alu/mul1/DataOut[6]_i_82__0/O
                         net (fo=1, routed)           0.000    15.872    u_alu/mul1/DataOut[6]_i_82__0_n_0
    SLICE_X45Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    16.105 r  u_alu/mul1/DataOut_reg[6]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_alu/mul1/DataOut_reg[6]_i_58_n_0
    SLICE_X45Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.244 r  u_alu/mul1/DataOut_reg[11]_i_143/O[0]
                         net (fo=1, routed)           0.927    17.171    u_alu/mul1/P078_out[8]
    SLICE_X48Y181        LUT6 (Prop_lut6_I4_O)        0.155    17.326 r  u_alu/mul1/DataOut[11]_i_116/O
                         net (fo=13, routed)          0.764    18.090    u_cu/DataOut_reg[10]_i_38_0
    SLICE_X51Y187        LUT2 (Prop_lut2_I1_O)        0.053    18.143 r  u_cu/DataOut[10]_i_45/O
                         net (fo=1, routed)           0.000    18.143    u_alu/mul1/DataOut[10]_i_24_0[1]
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    18.376 r  u_alu/mul1/DataOut_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.376    u_alu/mul1/DataOut_reg[10]_i_38_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    18.515 r  u_alu/mul1/DataOut_reg[11]_i_113/O[0]
                         net (fo=5, routed)           0.669    19.185    u_RegData1/P075_out[6]
    SLICE_X50Y182        LUT6 (Prop_lut6_I1_O)        0.155    19.340 r  u_RegData1/DataOut[11]_i_88__0/O
                         net (fo=1, routed)           0.665    20.005    u_alu/mul1/DataOut[11]_i_49_0[2]
    SLICE_X50Y186        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    20.239 r  u_alu/mul1/DataOut_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    20.239    u_alu/mul1/DataOut_reg[11]_i_68_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    20.374 r  u_alu/mul1/DataOut_reg[14]_i_63/O[0]
                         net (fo=2, routed)           0.578    20.952    u_RegData1/P072_out[7]
    SLICE_X55Y185        LUT4 (Prop_lut4_I1_O)        0.153    21.105 r  u_RegData1/DataOut[12]_i_90/O
                         net (fo=4, routed)           0.326    21.431    u_RegData1/DataOut[12]_i_90_n_0
    SLICE_X55Y184        LUT5 (Prop_lut5_I0_O)        0.053    21.484 r  u_RegData1/DataOut[12]_i_78/O
                         net (fo=1, routed)           0.464    21.948    u_alu/mul1/DataOut[31]_i_2031_1[5]
    SLICE_X53Y185        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    22.178 r  u_alu/mul1/DataOut_reg[12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.178    u_alu/mul1/DataOut_reg[12]_i_75_n_0
    SLICE_X53Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    22.317 r  u_alu/mul1/DataOut_reg[14]_i_45/O[0]
                         net (fo=2, routed)           0.649    22.966    u_RegData1/P069_out[5]
    SLICE_X56Y181        LUT4 (Prop_lut4_I1_O)        0.155    23.121 r  u_RegData1/DataOut[13]_i_40/O
                         net (fo=4, routed)           0.543    23.664    u_RegData1/DataOut[13]_i_40_n_0
    SLICE_X57Y186        LUT6 (Prop_lut6_I0_O)        0.053    23.717 r  u_RegData1/DataOut[13]_i_36/O
                         net (fo=1, routed)           0.000    23.717    u_alu/mul1/DataOut[13]_i_22[3]
    SLICE_X57Y186        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    23.857 r  u_alu/mul1/DataOut_reg[13]_i_26/O[3]
                         net (fo=2, routed)           0.599    24.455    u_RegData1/P067_out[5]
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.142    24.597 r  u_RegData1/DataOut[11]_i_107/O
                         net (fo=1, routed)           0.411    25.008    u_RegData1/DataOut[11]_i_107_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I1_O)        0.053    25.061 r  u_RegData1/DataOut[11]_i_79/O
                         net (fo=3, routed)           0.488    25.549    u_RegData1/p_1_in62_in[5]
    SLICE_X60Y183        LUT2 (Prop_lut2_I0_O)        0.053    25.602 r  u_RegData1/DataOut[11]_i_83__0/O
                         net (fo=1, routed)           0.000    25.602    u_alu/mul1/DataOut[11]_i_37_0[2]
    SLICE_X60Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    25.740 r  u_alu/mul1/DataOut_reg[11]_i_64/O[2]
                         net (fo=1, routed)           0.468    26.208    u_RegData1/P063_out[6]
    SLICE_X62Y182        LUT6 (Prop_lut6_I4_O)        0.152    26.360 r  u_RegData1/DataOut[16]_i_86/O
                         net (fo=4, routed)           0.514    26.875    u_RegData1/p_1_in59_in[3]
    SLICE_X59Y184        LUT2 (Prop_lut2_I0_O)        0.053    26.928 r  u_RegData1/DataOut[16]_i_109__0/O
                         net (fo=1, routed)           0.000    26.928    u_alu/mul1/DataOut[15]_i_42_1[1]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    27.061 r  u_alu/mul1/DataOut_reg[16]_i_87/O[1]
                         net (fo=4, routed)           0.809    27.870    u_RegData1/P060_out[5]
    SLICE_X67Y183        LUT5 (Prop_lut5_I2_O)        0.155    28.025 r  u_RegData1/DataOut[16]_i_92__0/O
                         net (fo=1, routed)           0.287    28.311    u_alu/mul1/DataOut[16]_i_63_0[0]
    SLICE_X66Y183        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    28.675 r  u_alu/mul1/DataOut_reg[16]_i_72/O[1]
                         net (fo=2, routed)           0.300    28.975    u_RegData1/P057_out[5]
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.155    29.130 r  u_RegData1/DataOut[14]_i_42/O
                         net (fo=4, routed)           0.922    30.052    u_RegData1/DataOut[14]_i_42_n_0
    SLICE_X70Y184        LUT5 (Prop_lut5_I0_O)        0.066    30.118 r  u_RegData1/DataOut[20]_i_55/O
                         net (fo=1, routed)           0.362    30.480    u_alu/mul1/p_1_in53_in[4]
    SLICE_X67Y185        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    30.826 r  u_alu/mul1/DataOut_reg[20]_i_49/O[1]
                         net (fo=1, routed)           0.592    31.418    u_RegData1/P054_out[5]
    SLICE_X68Y185        LUT6 (Prop_lut6_I4_O)        0.152    31.570 r  u_RegData1/DataOut[18]_i_59/O
                         net (fo=4, routed)           0.653    32.223    u_RegData1/p_1_in50_in[3]
    SLICE_X61Y191        LUT2 (Prop_lut2_I0_O)        0.053    32.276 r  u_RegData1/DataOut[21]_i_109__0/O
                         net (fo=1, routed)           0.000    32.276    u_alu/mul1/DataOut[16]_i_46[0]
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    32.423 r  u_alu/mul1/DataOut_reg[21]_i_72/O[0]
                         net (fo=4, routed)           0.530    32.952    u_RegData1/P052_out[4]
    SLICE_X67Y192        LUT5 (Prop_lut5_I0_O)        0.158    33.110 r  u_RegData1/DataOut[16]_i_38/O
                         net (fo=1, routed)           0.430    33.540    u_alu/mul1/DataOut[15]_i_27_0[3]
    SLICE_X66Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.351    33.891 r  u_alu/mul1/DataOut_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.891    u_alu/mul1/DataOut_reg[16]_i_22_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    34.026 r  u_alu/mul1/DataOut_reg[21]_i_36/O[0]
                         net (fo=4, routed)           0.554    34.580    u_RegData1/P048_out[4]
    SLICE_X60Y194        LUT5 (Prop_lut5_I2_O)        0.162    34.742 r  u_RegData1/DataOut[16]_i_54/O
                         net (fo=1, routed)           0.360    35.102    u_alu/mul1/DataOut[16]_i_12_0[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    35.455 r  u_alu/mul1/DataOut_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.455    u_alu/mul1/DataOut_reg[16]_i_26_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    35.590 r  u_alu/mul1/DataOut_reg[21]_i_39/O[0]
                         net (fo=2, routed)           0.427    36.017    u_RegData1/P045_out[4]
    SLICE_X58Y196        LUT6 (Prop_lut6_I4_O)        0.153    36.170 r  u_RegData1/DataOut[18]_i_57/O
                         net (fo=1, routed)           0.319    36.489    u_RegData1/DataOut[18]_i_57_n_0
    SLICE_X58Y196        LUT6 (Prop_lut6_I1_O)        0.053    36.542 r  u_RegData1/DataOut[18]_i_31/O
                         net (fo=3, routed)           0.390    36.932    u_RegData1/p_1_in41_in[3]
    SLICE_X60Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.985 r  u_RegData1/DataOut[18]_i_39/O
                         net (fo=1, routed)           0.000    36.985    u_alu/mul1/DataOut[17]_i_15[3]
    SLICE_X60Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    37.201 r  u_alu/mul1/DataOut_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.201    u_alu/mul1/DataOut_reg[18]_i_23_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    37.413 r  u_alu/mul1/DataOut_reg[21]_i_44/O[1]
                         net (fo=2, routed)           0.341    37.754    u_RegData1/P043_out[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I2_O)        0.155    37.909 r  u_RegData1/DataOut[24]_i_163/O
                         net (fo=1, routed)           0.307    38.215    u_RegData1/DataOut[24]_i_163_n_0
    SLICE_X58Y198        LUT6 (Prop_lut6_I1_O)        0.053    38.268 r  u_RegData1/DataOut[24]_i_100/O
                         net (fo=3, routed)           0.637    38.906    u_RegData1/p_1_in38_in[4]
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.053    38.959 r  u_RegData1/DataOut[24]_i_108__0/O
                         net (fo=1, routed)           0.000    38.959    u_alu/mul1/DataOut[22]_i_30[0]
    SLICE_X64Y203        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    39.102 r  u_alu/mul1/DataOut_reg[24]_i_70/O[0]
                         net (fo=2, routed)           0.860    39.961    u_RegData1/P040_out[4]
    SLICE_X54Y197        LUT5 (Prop_lut5_I0_O)        0.153    40.114 f  u_RegData1/DataOut[22]_i_30/O
                         net (fo=1, routed)           0.449    40.563    u_RegData1/DataOut[22]_i_30_n_0
    SLICE_X55Y197        LUT6 (Prop_lut6_I5_O)        0.053    40.616 r  u_RegData1/DataOut[22]_i_23/O
                         net (fo=7, routed)           0.728    41.344    u_RegData1/p_1_in35_in[3]
    SLICE_X61Y203        LUT2 (Prop_lut2_I0_O)        0.053    41.397 r  u_RegData1/DataOut[20]_i_38/O
                         net (fo=1, routed)           0.000    41.397    u_alu/mul1/DataOut[19]_i_13[3]
    SLICE_X61Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    41.630 r  u_alu/mul1/DataOut_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.630    u_alu/mul1/DataOut_reg[20]_i_21_n_0
    SLICE_X61Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    41.769 r  u_alu/mul1/DataOut_reg[24]_i_34/O[0]
                         net (fo=2, routed)           0.768    42.536    u_RegData1/P037_out[4]
    SLICE_X56Y198        LUT5 (Prop_lut5_I0_O)        0.155    42.691 f  u_RegData1/DataOut[23]_i_52/O
                         net (fo=1, routed)           0.319    43.010    u_RegData1/DataOut[23]_i_52_n_0
    SLICE_X56Y198        LUT6 (Prop_lut6_I4_O)        0.053    43.063 r  u_RegData1/DataOut[23]_i_33/O
                         net (fo=8, routed)           0.622    43.685    u_RegData1/p_1_in32_in[3]
    SLICE_X60Y203        LUT2 (Prop_lut2_I0_O)        0.053    43.738 r  u_RegData1/DataOut[23]_i_84__0/O
                         net (fo=1, routed)           0.000    43.738    u_alu/mul1/DataOut[20]_i_22[3]
    SLICE_X60Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    43.954 r  u_alu/mul1/DataOut_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000    43.954    u_alu/mul1/DataOut_reg[23]_i_69_n_0
    SLICE_X60Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.089 r  u_alu/mul1/DataOut_reg[24]_i_72/O[0]
                         net (fo=2, routed)           0.585    44.675    u_RegData1/P034_out[4]
    SLICE_X58Y201        LUT6 (Prop_lut6_I2_O)        0.153    44.828 r  u_RegData1/DataOut[21]_i_98/O
                         net (fo=1, routed)           0.319    45.147    u_RegData1/DataOut[21]_i_98_n_0
    SLICE_X58Y201        LUT6 (Prop_lut6_I1_O)        0.053    45.200 r  u_RegData1/DataOut[21]_i_45/O
                         net (fo=3, routed)           0.479    45.679    u_RegData1/p_1_in29_in[3]
    SLICE_X59Y204        LUT2 (Prop_lut2_I0_O)        0.053    45.732 r  u_RegData1/DataOut[21]_i_49/O
                         net (fo=1, routed)           0.000    45.732    u_alu/mul1/DataOut[21]_i_15_0[3]
    SLICE_X59Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    45.965 r  u_alu/mul1/DataOut_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.965    u_alu/mul1/DataOut_reg[21]_i_30_n_0
    SLICE_X59Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    46.178 r  u_alu/mul1/DataOut_reg[27]_i_62/O[1]
                         net (fo=2, routed)           0.763    46.941    u_RegData1/P030_out[5]
    SLICE_X52Y200        LUT5 (Prop_lut5_I2_O)        0.152    47.093 f  u_RegData1/DataOut[26]_i_29/O
                         net (fo=2, routed)           0.469    47.562    u_RegData1/DataOut[26]_i_29_n_0
    SLICE_X52Y200        LUT6 (Prop_lut6_I4_O)        0.053    47.615 r  u_RegData1/DataOut[24]_i_73/O
                         net (fo=5, routed)           0.659    48.274    u_RegData1/p_1_in26_in[4]
    SLICE_X56Y207        LUT2 (Prop_lut2_I0_O)        0.053    48.327 r  u_RegData1/DataOut[29]_i_106__0/O
                         net (fo=1, routed)           0.000    48.327    u_alu/mul1/DataOut[26]_i_27[0]
    SLICE_X56Y207        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    48.598 r  u_alu/mul1/DataOut_reg[29]_i_60/O[1]
                         net (fo=2, routed)           0.792    49.390    u_RegData1/P028_out[5]
    SLICE_X54Y203        LUT6 (Prop_lut6_I0_O)        0.155    49.545 r  u_RegData1/DataOut[27]_i_56__0/O
                         net (fo=3, routed)           0.420    49.965    u_RegData1/DataOut_reg[21]_8[0]
    SLICE_X55Y206        LUT2 (Prop_lut2_I0_O)        0.053    50.018 r  u_RegData1/DataOut[27]_i_60__0/O
                         net (fo=1, routed)           0.000    50.018    u_alu/mul1/DataOut[26]_i_55_1[0]
    SLICE_X55Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    50.165 r  u_alu/mul1/DataOut_reg[27]_i_43/O[0]
                         net (fo=3, routed)           0.737    50.902    u_RegData1/P024_out[4]
    SLICE_X51Y201        LUT4 (Prop_lut4_I1_O)        0.155    51.057 r  u_RegData1/DataOut[26]_i_55/O
                         net (fo=1, routed)           0.405    51.462    u_RegData1/DataOut[26]_i_55_n_0
    SLICE_X51Y201        LUT5 (Prop_lut5_I4_O)        0.053    51.515 r  u_RegData1/DataOut[26]_i_47/O
                         net (fo=6, routed)           0.666    52.181    u_RegData1/p_1_in20_in[3]
    SLICE_X52Y206        LUT2 (Prop_lut2_I0_O)        0.053    52.234 r  u_RegData1/DataOut[25]_i_42/O
                         net (fo=1, routed)           0.000    52.234    u_alu/mul1/DataOut[24]_i_12[3]
    SLICE_X52Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    52.450 r  u_alu/mul1/DataOut_reg[25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.450    u_alu/mul1/DataOut_reg[25]_i_26_n_0
    SLICE_X52Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    52.585 r  u_alu/mul1/DataOut_reg[29]_i_40/O[0]
                         net (fo=2, routed)           0.580    53.165    u_RegData1/P022_out[4]
    SLICE_X50Y201        LUT6 (Prop_lut6_I2_O)        0.153    53.318 r  u_RegData1/DataOut[25]_i_74/O
                         net (fo=1, routed)           0.319    53.637    u_RegData1/DataOut[25]_i_74_n_0
    SLICE_X50Y201        LUT6 (Prop_lut6_I1_O)        0.053    53.690 r  u_RegData1/DataOut[25]_i_54/O
                         net (fo=3, routed)           0.634    54.324    u_RegData1/p_1_in17_in[3]
    SLICE_X50Y206        LUT2 (Prop_lut2_I0_O)        0.053    54.377 r  u_RegData1/DataOut[25]_i_58__0/O
                         net (fo=1, routed)           0.000    54.377    u_alu/mul1/DataOut[25]_i_18_0[3]
    SLICE_X50Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    54.593 r  u_alu/mul1/DataOut_reg[25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    54.593    u_alu/mul1/DataOut_reg[25]_i_31_n_0
    SLICE_X50Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    54.728 r  u_alu/mul1/DataOut_reg[29]_i_41/O[0]
                         net (fo=2, routed)           0.624    55.352    u_RegData1/P018_out[4]
    SLICE_X48Y201        LUT6 (Prop_lut6_I4_O)        0.153    55.505 r  u_RegData1/DataOut[29]_i_89/O
                         net (fo=12, routed)          0.678    56.184    u_RegData1/p_1_in14_in[3]
    SLICE_X45Y203        LUT2 (Prop_lut2_I0_O)        0.053    56.237 r  u_RegData1/DataOut[26]_i_38/O
                         net (fo=1, routed)           0.000    56.237    u_alu/mul1/DataOut[26]_i_10[3]
    SLICE_X45Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    56.470 r  u_alu/mul1/DataOut_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_alu/mul1/DataOut_reg[26]_i_24_n_0
    SLICE_X45Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    56.609 r  u_alu/mul1/DataOut_reg[29]_i_90/O[0]
                         net (fo=2, routed)           0.315    56.923    u_RegData1/P016_out[4]
    SLICE_X44Y204        LUT6 (Prop_lut6_I0_O)        0.155    57.078 r  u_RegData1/DataOut[29]_i_49/O
                         net (fo=3, routed)           0.517    57.596    u_RegData1/DataOut_reg[26]_4[0]
    SLICE_X42Y206        LUT2 (Prop_lut2_I0_O)        0.053    57.649 r  u_RegData1/DataOut[29]_i_45/O
                         net (fo=1, routed)           0.000    57.649    u_alu/mul1/DataOut[27]_i_13[3]
    SLICE_X42Y206        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138    57.787 r  u_alu/mul1/DataOut_reg[29]_i_31/O[3]
                         net (fo=2, routed)           0.589    58.376    u_RegData1/P013_out[3]
    SLICE_X44Y204        LUT5 (Prop_lut5_I0_O)        0.142    58.518 f  u_RegData1/DataOut[30]_i_49/O
                         net (fo=1, routed)           0.420    58.938    u_RegData1/DataOut[30]_i_49_n_0
    SLICE_X44Y202        LUT6 (Prop_lut6_I4_O)        0.053    58.991 r  u_RegData1/DataOut[30]_i_28/O
                         net (fo=6, routed)           0.704    59.695    u_RegData1/p_1_in8_in[2]
    SLICE_X37Y209        LUT2 (Prop_lut2_I0_O)        0.053    59.748 r  u_RegData1/DataOut[28]_i_46/O
                         net (fo=1, routed)           0.000    59.748    u_alu/mul1/DataOut[28]_i_11_0[2]
    SLICE_X37Y209        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    59.888 r  u_alu/mul1/DataOut_reg[28]_i_21/O[2]
                         net (fo=2, routed)           0.647    60.535    u_RegData1/P09_out[2]
    SLICE_X40Y206        LUT6 (Prop_lut6_I1_O)        0.152    60.687 r  u_RegData1/DataOut[30]_i_68/O
                         net (fo=3, routed)           0.424    61.111    u_RegData1/p_1_in5_in[1]
    SLICE_X39Y207        LUT2 (Prop_lut2_I0_O)        0.053    61.164 r  u_RegData1/DataOut[30]_i_76/O
                         net (fo=1, routed)           0.000    61.164    u_alu/mul1/DataOut[29]_i_29[1]
    SLICE_X39Y207        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    61.297 r  u_alu/mul1/DataOut_reg[30]_i_45/O[1]
                         net (fo=1, routed)           0.387    61.684    u_RegData1/P07_out[1]
    SLICE_X39Y206        LUT4 (Prop_lut4_I3_O)        0.152    61.836 r  u_RegData1/DataOut[30]_i_26/O
                         net (fo=2, routed)           0.743    62.579    u_RegData1/DataOut[30]_i_26_n_0
    SLICE_X44Y205        LUT4 (Prop_lut4_I0_O)        0.068    62.647 r  u_RegData1/DataOut[30]_i_17/O
                         net (fo=3, routed)           0.585    63.232    u_RegData1/p_1_in2_in[0]
    SLICE_X45Y211        LUT2 (Prop_lut2_I0_O)        0.169    63.401 r  u_RegData1/DataOut[30]_i_41/O
                         net (fo=1, routed)           0.000    63.401    u_alu/mul1/DataOut[30]_i_15[0]
    SLICE_X45Y211        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    63.548 r  u_alu/mul1/DataOut_reg[30]_i_25/O[0]
                         net (fo=1, routed)           0.416    63.964    u_RegData1/P04_out[0]
    SLICE_X44Y209        LUT4 (Prop_lut4_I3_O)        0.155    64.119 r  u_RegData1/DataOut[30]_i_15/O
                         net (fo=1, routed)           0.604    64.723    u_cu/DataOut_reg[30]
    SLICE_X47Y200        LUT6 (Prop_lut6_I3_O)        0.053    64.776 r  u_cu/DataOut[30]_i_5__0/O
                         net (fo=1, routed)           1.083    65.858    u_cu/DataOut[30]_i_5__0_n_0
    SLICE_X53Y181        LUT6 (Prop_lut6_I4_O)        0.053    65.911 r  u_cu/DataOut[30]_i_1/O
                         net (fo=2, routed)           0.298    66.209    u_AluResult/DataOut_reg[31]_39[30]
    SLICE_X53Y181        FDRE                                         r  u_AluResult/DataOut_reg[30]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.419    73.869    u_AluResult/clk_IBUF_BUFG
    SLICE_X53Y181        FDRE                                         r  u_AluResult/DataOut_reg[30]_lopt_replica/C
                         clock pessimism              0.301    74.170    
                         clock uncertainty           -0.035    74.135    
    SLICE_X53Y181        FDRE (Setup_fdre_C_D)       -0.032    74.103    u_AluResult/DataOut_reg[30]_lopt_replica
  -------------------------------------------------------------------
                         required time                         74.103    
                         arrival time                         -66.209    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        60.556ns  (logic 15.676ns (25.887%)  route 44.880ns (74.113%))
  Logic Levels:           112  (CARRY4=43 LUT2=17 LUT3=2 LUT4=7 LUT5=16 LUT6=27)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 73.878 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.783 r  u_alu/mul1/DataOut_reg[11]_i_120/O[0]
                         net (fo=2, routed)           0.661    14.444    u_alu/mul1/P081_out[8]
    SLICE_X46Y180        LUT5 (Prop_lut5_I4_O)        0.153    14.597 r  u_alu/mul1/DataOut[6]_i_108/O
                         net (fo=1, routed)           0.428    15.025    u_alu/mul1/DataOut[6]_i_108_n_0
    SLICE_X46Y180        LUT6 (Prop_lut6_I1_O)        0.053    15.078 r  u_alu/mul1/DataOut[6]_i_78/O
                         net (fo=3, routed)           0.742    15.819    u_alu/mul1/p_1_in77_in[7]
    SLICE_X45Y185        LUT2 (Prop_lut2_I0_O)        0.053    15.872 r  u_alu/mul1/DataOut[6]_i_82__0/O
                         net (fo=1, routed)           0.000    15.872    u_alu/mul1/DataOut[6]_i_82__0_n_0
    SLICE_X45Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    16.105 r  u_alu/mul1/DataOut_reg[6]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_alu/mul1/DataOut_reg[6]_i_58_n_0
    SLICE_X45Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.244 r  u_alu/mul1/DataOut_reg[11]_i_143/O[0]
                         net (fo=1, routed)           0.927    17.171    u_alu/mul1/P078_out[8]
    SLICE_X48Y181        LUT6 (Prop_lut6_I4_O)        0.155    17.326 r  u_alu/mul1/DataOut[11]_i_116/O
                         net (fo=13, routed)          0.764    18.090    u_cu/DataOut_reg[10]_i_38_0
    SLICE_X51Y187        LUT2 (Prop_lut2_I1_O)        0.053    18.143 r  u_cu/DataOut[10]_i_45/O
                         net (fo=1, routed)           0.000    18.143    u_alu/mul1/DataOut[10]_i_24_0[1]
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    18.376 r  u_alu/mul1/DataOut_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.376    u_alu/mul1/DataOut_reg[10]_i_38_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    18.515 r  u_alu/mul1/DataOut_reg[11]_i_113/O[0]
                         net (fo=5, routed)           0.669    19.185    u_RegData1/P075_out[6]
    SLICE_X50Y182        LUT6 (Prop_lut6_I1_O)        0.155    19.340 r  u_RegData1/DataOut[11]_i_88__0/O
                         net (fo=1, routed)           0.665    20.005    u_alu/mul1/DataOut[11]_i_49_0[2]
    SLICE_X50Y186        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    20.239 r  u_alu/mul1/DataOut_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    20.239    u_alu/mul1/DataOut_reg[11]_i_68_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    20.374 r  u_alu/mul1/DataOut_reg[14]_i_63/O[0]
                         net (fo=2, routed)           0.578    20.952    u_RegData1/P072_out[7]
    SLICE_X55Y185        LUT4 (Prop_lut4_I1_O)        0.153    21.105 r  u_RegData1/DataOut[12]_i_90/O
                         net (fo=4, routed)           0.326    21.431    u_RegData1/DataOut[12]_i_90_n_0
    SLICE_X55Y184        LUT5 (Prop_lut5_I0_O)        0.053    21.484 r  u_RegData1/DataOut[12]_i_78/O
                         net (fo=1, routed)           0.464    21.948    u_alu/mul1/DataOut[31]_i_2031_1[5]
    SLICE_X53Y185        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    22.178 r  u_alu/mul1/DataOut_reg[12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.178    u_alu/mul1/DataOut_reg[12]_i_75_n_0
    SLICE_X53Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    22.317 r  u_alu/mul1/DataOut_reg[14]_i_45/O[0]
                         net (fo=2, routed)           0.649    22.966    u_RegData1/P069_out[5]
    SLICE_X56Y181        LUT4 (Prop_lut4_I1_O)        0.155    23.121 r  u_RegData1/DataOut[13]_i_40/O
                         net (fo=4, routed)           0.543    23.664    u_RegData1/DataOut[13]_i_40_n_0
    SLICE_X57Y186        LUT6 (Prop_lut6_I0_O)        0.053    23.717 r  u_RegData1/DataOut[13]_i_36/O
                         net (fo=1, routed)           0.000    23.717    u_alu/mul1/DataOut[13]_i_22[3]
    SLICE_X57Y186        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    23.857 r  u_alu/mul1/DataOut_reg[13]_i_26/O[3]
                         net (fo=2, routed)           0.599    24.455    u_RegData1/P067_out[5]
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.142    24.597 r  u_RegData1/DataOut[11]_i_107/O
                         net (fo=1, routed)           0.411    25.008    u_RegData1/DataOut[11]_i_107_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I1_O)        0.053    25.061 r  u_RegData1/DataOut[11]_i_79/O
                         net (fo=3, routed)           0.488    25.549    u_RegData1/p_1_in62_in[5]
    SLICE_X60Y183        LUT2 (Prop_lut2_I0_O)        0.053    25.602 r  u_RegData1/DataOut[11]_i_83__0/O
                         net (fo=1, routed)           0.000    25.602    u_alu/mul1/DataOut[11]_i_37_0[2]
    SLICE_X60Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    25.740 r  u_alu/mul1/DataOut_reg[11]_i_64/O[2]
                         net (fo=1, routed)           0.468    26.208    u_RegData1/P063_out[6]
    SLICE_X62Y182        LUT6 (Prop_lut6_I4_O)        0.152    26.360 r  u_RegData1/DataOut[16]_i_86/O
                         net (fo=4, routed)           0.514    26.875    u_RegData1/p_1_in59_in[3]
    SLICE_X59Y184        LUT2 (Prop_lut2_I0_O)        0.053    26.928 r  u_RegData1/DataOut[16]_i_109__0/O
                         net (fo=1, routed)           0.000    26.928    u_alu/mul1/DataOut[15]_i_42_1[1]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    27.061 r  u_alu/mul1/DataOut_reg[16]_i_87/O[1]
                         net (fo=4, routed)           0.809    27.870    u_RegData1/P060_out[5]
    SLICE_X67Y183        LUT5 (Prop_lut5_I2_O)        0.155    28.025 r  u_RegData1/DataOut[16]_i_92__0/O
                         net (fo=1, routed)           0.287    28.311    u_alu/mul1/DataOut[16]_i_63_0[0]
    SLICE_X66Y183        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    28.675 r  u_alu/mul1/DataOut_reg[16]_i_72/O[1]
                         net (fo=2, routed)           0.300    28.975    u_RegData1/P057_out[5]
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.155    29.130 r  u_RegData1/DataOut[14]_i_42/O
                         net (fo=4, routed)           0.922    30.052    u_RegData1/DataOut[14]_i_42_n_0
    SLICE_X70Y184        LUT5 (Prop_lut5_I0_O)        0.066    30.118 r  u_RegData1/DataOut[20]_i_55/O
                         net (fo=1, routed)           0.362    30.480    u_alu/mul1/p_1_in53_in[4]
    SLICE_X67Y185        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    30.826 r  u_alu/mul1/DataOut_reg[20]_i_49/O[1]
                         net (fo=1, routed)           0.592    31.418    u_RegData1/P054_out[5]
    SLICE_X68Y185        LUT6 (Prop_lut6_I4_O)        0.152    31.570 r  u_RegData1/DataOut[18]_i_59/O
                         net (fo=4, routed)           0.653    32.223    u_RegData1/p_1_in50_in[3]
    SLICE_X61Y191        LUT2 (Prop_lut2_I0_O)        0.053    32.276 r  u_RegData1/DataOut[21]_i_109__0/O
                         net (fo=1, routed)           0.000    32.276    u_alu/mul1/DataOut[16]_i_46[0]
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    32.423 r  u_alu/mul1/DataOut_reg[21]_i_72/O[0]
                         net (fo=4, routed)           0.530    32.952    u_RegData1/P052_out[4]
    SLICE_X67Y192        LUT5 (Prop_lut5_I0_O)        0.158    33.110 r  u_RegData1/DataOut[16]_i_38/O
                         net (fo=1, routed)           0.430    33.540    u_alu/mul1/DataOut[15]_i_27_0[3]
    SLICE_X66Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.351    33.891 r  u_alu/mul1/DataOut_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.891    u_alu/mul1/DataOut_reg[16]_i_22_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    34.026 r  u_alu/mul1/DataOut_reg[21]_i_36/O[0]
                         net (fo=4, routed)           0.554    34.580    u_RegData1/P048_out[4]
    SLICE_X60Y194        LUT5 (Prop_lut5_I2_O)        0.162    34.742 r  u_RegData1/DataOut[16]_i_54/O
                         net (fo=1, routed)           0.360    35.102    u_alu/mul1/DataOut[16]_i_12_0[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    35.455 r  u_alu/mul1/DataOut_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.455    u_alu/mul1/DataOut_reg[16]_i_26_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    35.590 r  u_alu/mul1/DataOut_reg[21]_i_39/O[0]
                         net (fo=2, routed)           0.427    36.017    u_RegData1/P045_out[4]
    SLICE_X58Y196        LUT6 (Prop_lut6_I4_O)        0.153    36.170 r  u_RegData1/DataOut[18]_i_57/O
                         net (fo=1, routed)           0.319    36.489    u_RegData1/DataOut[18]_i_57_n_0
    SLICE_X58Y196        LUT6 (Prop_lut6_I1_O)        0.053    36.542 r  u_RegData1/DataOut[18]_i_31/O
                         net (fo=3, routed)           0.390    36.932    u_RegData1/p_1_in41_in[3]
    SLICE_X60Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.985 r  u_RegData1/DataOut[18]_i_39/O
                         net (fo=1, routed)           0.000    36.985    u_alu/mul1/DataOut[17]_i_15[3]
    SLICE_X60Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    37.201 r  u_alu/mul1/DataOut_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.201    u_alu/mul1/DataOut_reg[18]_i_23_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    37.413 r  u_alu/mul1/DataOut_reg[21]_i_44/O[1]
                         net (fo=2, routed)           0.341    37.754    u_RegData1/P043_out[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I2_O)        0.155    37.909 r  u_RegData1/DataOut[24]_i_163/O
                         net (fo=1, routed)           0.307    38.215    u_RegData1/DataOut[24]_i_163_n_0
    SLICE_X58Y198        LUT6 (Prop_lut6_I1_O)        0.053    38.268 r  u_RegData1/DataOut[24]_i_100/O
                         net (fo=3, routed)           0.637    38.906    u_RegData1/p_1_in38_in[4]
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.053    38.959 r  u_RegData1/DataOut[24]_i_108__0/O
                         net (fo=1, routed)           0.000    38.959    u_alu/mul1/DataOut[22]_i_30[0]
    SLICE_X64Y203        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    39.102 r  u_alu/mul1/DataOut_reg[24]_i_70/O[0]
                         net (fo=2, routed)           0.860    39.961    u_RegData1/P040_out[4]
    SLICE_X54Y197        LUT5 (Prop_lut5_I0_O)        0.153    40.114 f  u_RegData1/DataOut[22]_i_30/O
                         net (fo=1, routed)           0.449    40.563    u_RegData1/DataOut[22]_i_30_n_0
    SLICE_X55Y197        LUT6 (Prop_lut6_I5_O)        0.053    40.616 r  u_RegData1/DataOut[22]_i_23/O
                         net (fo=7, routed)           0.728    41.344    u_RegData1/p_1_in35_in[3]
    SLICE_X61Y203        LUT2 (Prop_lut2_I0_O)        0.053    41.397 r  u_RegData1/DataOut[20]_i_38/O
                         net (fo=1, routed)           0.000    41.397    u_alu/mul1/DataOut[19]_i_13[3]
    SLICE_X61Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    41.630 r  u_alu/mul1/DataOut_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.630    u_alu/mul1/DataOut_reg[20]_i_21_n_0
    SLICE_X61Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    41.769 r  u_alu/mul1/DataOut_reg[24]_i_34/O[0]
                         net (fo=2, routed)           0.768    42.536    u_RegData1/P037_out[4]
    SLICE_X56Y198        LUT5 (Prop_lut5_I0_O)        0.155    42.691 f  u_RegData1/DataOut[23]_i_52/O
                         net (fo=1, routed)           0.319    43.010    u_RegData1/DataOut[23]_i_52_n_0
    SLICE_X56Y198        LUT6 (Prop_lut6_I4_O)        0.053    43.063 r  u_RegData1/DataOut[23]_i_33/O
                         net (fo=8, routed)           0.622    43.685    u_RegData1/p_1_in32_in[3]
    SLICE_X60Y203        LUT2 (Prop_lut2_I0_O)        0.053    43.738 r  u_RegData1/DataOut[23]_i_84__0/O
                         net (fo=1, routed)           0.000    43.738    u_alu/mul1/DataOut[20]_i_22[3]
    SLICE_X60Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    43.954 r  u_alu/mul1/DataOut_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000    43.954    u_alu/mul1/DataOut_reg[23]_i_69_n_0
    SLICE_X60Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.089 r  u_alu/mul1/DataOut_reg[24]_i_72/O[0]
                         net (fo=2, routed)           0.585    44.675    u_RegData1/P034_out[4]
    SLICE_X58Y201        LUT6 (Prop_lut6_I2_O)        0.153    44.828 r  u_RegData1/DataOut[21]_i_98/O
                         net (fo=1, routed)           0.319    45.147    u_RegData1/DataOut[21]_i_98_n_0
    SLICE_X58Y201        LUT6 (Prop_lut6_I1_O)        0.053    45.200 r  u_RegData1/DataOut[21]_i_45/O
                         net (fo=3, routed)           0.479    45.679    u_RegData1/p_1_in29_in[3]
    SLICE_X59Y204        LUT2 (Prop_lut2_I0_O)        0.053    45.732 r  u_RegData1/DataOut[21]_i_49/O
                         net (fo=1, routed)           0.000    45.732    u_alu/mul1/DataOut[21]_i_15_0[3]
    SLICE_X59Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    45.965 r  u_alu/mul1/DataOut_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.965    u_alu/mul1/DataOut_reg[21]_i_30_n_0
    SLICE_X59Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    46.178 r  u_alu/mul1/DataOut_reg[27]_i_62/O[1]
                         net (fo=2, routed)           0.763    46.941    u_RegData1/P030_out[5]
    SLICE_X52Y200        LUT5 (Prop_lut5_I2_O)        0.152    47.093 f  u_RegData1/DataOut[26]_i_29/O
                         net (fo=2, routed)           0.469    47.562    u_RegData1/DataOut[26]_i_29_n_0
    SLICE_X52Y200        LUT6 (Prop_lut6_I4_O)        0.053    47.615 r  u_RegData1/DataOut[24]_i_73/O
                         net (fo=5, routed)           0.659    48.274    u_RegData1/p_1_in26_in[4]
    SLICE_X56Y207        LUT2 (Prop_lut2_I0_O)        0.053    48.327 r  u_RegData1/DataOut[29]_i_106__0/O
                         net (fo=1, routed)           0.000    48.327    u_alu/mul1/DataOut[26]_i_27[0]
    SLICE_X56Y207        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    48.598 r  u_alu/mul1/DataOut_reg[29]_i_60/O[1]
                         net (fo=2, routed)           0.792    49.390    u_RegData1/P028_out[5]
    SLICE_X54Y203        LUT6 (Prop_lut6_I0_O)        0.155    49.545 r  u_RegData1/DataOut[27]_i_56__0/O
                         net (fo=3, routed)           0.420    49.965    u_RegData1/DataOut_reg[21]_8[0]
    SLICE_X55Y206        LUT2 (Prop_lut2_I0_O)        0.053    50.018 r  u_RegData1/DataOut[27]_i_60__0/O
                         net (fo=1, routed)           0.000    50.018    u_alu/mul1/DataOut[26]_i_55_1[0]
    SLICE_X55Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    50.165 r  u_alu/mul1/DataOut_reg[27]_i_43/O[0]
                         net (fo=3, routed)           0.737    50.902    u_RegData1/P024_out[4]
    SLICE_X51Y201        LUT4 (Prop_lut4_I1_O)        0.155    51.057 r  u_RegData1/DataOut[26]_i_55/O
                         net (fo=1, routed)           0.405    51.462    u_RegData1/DataOut[26]_i_55_n_0
    SLICE_X51Y201        LUT5 (Prop_lut5_I4_O)        0.053    51.515 r  u_RegData1/DataOut[26]_i_47/O
                         net (fo=6, routed)           0.666    52.181    u_RegData1/p_1_in20_in[3]
    SLICE_X52Y206        LUT2 (Prop_lut2_I0_O)        0.053    52.234 r  u_RegData1/DataOut[25]_i_42/O
                         net (fo=1, routed)           0.000    52.234    u_alu/mul1/DataOut[24]_i_12[3]
    SLICE_X52Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    52.450 r  u_alu/mul1/DataOut_reg[25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.450    u_alu/mul1/DataOut_reg[25]_i_26_n_0
    SLICE_X52Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    52.585 r  u_alu/mul1/DataOut_reg[29]_i_40/O[0]
                         net (fo=2, routed)           0.580    53.165    u_RegData1/P022_out[4]
    SLICE_X50Y201        LUT6 (Prop_lut6_I2_O)        0.153    53.318 r  u_RegData1/DataOut[25]_i_74/O
                         net (fo=1, routed)           0.319    53.637    u_RegData1/DataOut[25]_i_74_n_0
    SLICE_X50Y201        LUT6 (Prop_lut6_I1_O)        0.053    53.690 r  u_RegData1/DataOut[25]_i_54/O
                         net (fo=3, routed)           0.634    54.324    u_RegData1/p_1_in17_in[3]
    SLICE_X50Y206        LUT2 (Prop_lut2_I0_O)        0.053    54.377 r  u_RegData1/DataOut[25]_i_58__0/O
                         net (fo=1, routed)           0.000    54.377    u_alu/mul1/DataOut[25]_i_18_0[3]
    SLICE_X50Y206        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138    54.515 r  u_alu/mul1/DataOut_reg[25]_i_31/O[3]
                         net (fo=2, routed)           0.594    55.109    u_RegData1/P018_out[3]
    SLICE_X49Y200        LUT6 (Prop_lut6_I4_O)        0.142    55.251 r  u_RegData1/DataOut[29]_i_93/O
                         net (fo=7, routed)           0.852    56.103    u_RegData1/p_1_in14_in[2]
    SLICE_X45Y203        LUT2 (Prop_lut2_I0_O)        0.053    56.156 r  u_RegData1/DataOut[26]_i_39/O
                         net (fo=1, routed)           0.000    56.156    u_alu/mul1/DataOut[26]_i_10[2]
    SLICE_X45Y203        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    56.296 r  u_alu/mul1/DataOut_reg[26]_i_24/O[2]
                         net (fo=2, routed)           0.381    56.677    u_RegData1/P016_out[2]
    SLICE_X45Y202        LUT6 (Prop_lut6_I2_O)        0.152    56.829 r  u_RegData1/DataOut[29]_i_51/O
                         net (fo=3, routed)           0.523    57.353    u_RegData1/p_1_in11_in[1]
    SLICE_X42Y206        LUT2 (Prop_lut2_I0_O)        0.053    57.406 r  u_RegData1/DataOut[29]_i_47/O
                         net (fo=1, routed)           0.000    57.406    u_alu/mul1/DataOut[27]_i_13[1]
    SLICE_X42Y206        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.134    57.540 r  u_alu/mul1/DataOut_reg[29]_i_31/O[1]
                         net (fo=2, routed)           0.451    57.990    u_RegData1/P013_out[1]
    SLICE_X42Y204        LUT4 (Prop_lut4_I3_O)        0.155    58.145 r  u_RegData1/DataOut[28]_i_61/O
                         net (fo=3, routed)           0.437    58.583    u_RegData1/DataOut[28]_i_61_n_0
    SLICE_X40Y204        LUT5 (Prop_lut5_I1_O)        0.065    58.648 r  u_RegData1/DataOut[28]_i_44/O
                         net (fo=1, routed)           0.559    59.206    u_alu/mul1/p_1_in8_in[0]
    SLICE_X37Y209        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    59.552 r  u_alu/mul1/DataOut_reg[28]_i_21/O[1]
                         net (fo=3, routed)           0.409    59.961    u_RegData1/P09_out[1]
    SLICE_X39Y205        LUT6 (Prop_lut6_I2_O)        0.152    60.113 r  u_RegData1/DataOut[30]_i_109/O
                         net (fo=2, routed)           0.314    60.427    u_RegData1/DataOut[30]_i_109_n_0
    SLICE_X39Y207        LUT5 (Prop_lut5_I0_O)        0.053    60.480 r  u_RegData1/DataOut[30]_i_77__0/O
                         net (fo=1, routed)           0.000    60.480    u_alu/mul1/DataOut[29]_i_29[0]
    SLICE_X39Y207        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    60.627 r  u_alu/mul1/DataOut_reg[30]_i_45/O[0]
                         net (fo=1, routed)           0.563    61.191    u_RegData1/P07_out[0]
    SLICE_X38Y206        LUT6 (Prop_lut6_I0_O)        0.155    61.346 r  u_RegData1/DataOut[29]_i_29/O
                         net (fo=1, routed)           0.424    61.770    u_RegData1/DataOut[29]_i_29_n_0
    SLICE_X41Y204        LUT5 (Prop_lut5_I0_O)        0.053    61.823 r  u_RegData1/DataOut[29]_i_15/O
                         net (fo=1, routed)           1.415    63.238    u_cu/DataOut_reg[29]_0
    SLICE_X55Y182        LUT6 (Prop_lut6_I1_O)        0.053    63.291 r  u_cu/DataOut[29]_i_5__0/O
                         net (fo=1, routed)           0.228    63.518    u_cu/DataOut[29]_i_5__0_n_0
    SLICE_X55Y181        LUT6 (Prop_lut6_I4_O)        0.053    63.571 r  u_cu/DataOut[29]_i_1/O
                         net (fo=2, routed)           1.257    64.829    u_AluResult/DataOut_reg[31]_39[29]
    SLICE_X45Y174        FDRE                                         r  u_AluResult/DataOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.428    73.878    u_AluResult/clk_IBUF_BUFG
    SLICE_X45Y174        FDRE                                         r  u_AluResult/DataOut_reg[29]/C
                         clock pessimism              0.301    74.179    
                         clock uncertainty           -0.035    74.144    
    SLICE_X45Y174        FDRE (Setup_fdre_C_D)       -0.020    74.124    u_AluResult/DataOut_reg[29]
  -------------------------------------------------------------------
                         required time                         74.124    
                         arrival time                         -64.828    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             10.220ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[29]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        59.595ns  (logic 15.676ns (26.304%)  route 43.919ns (73.696%))
  Logic Levels:           112  (CARRY4=43 LUT2=17 LUT3=2 LUT4=7 LUT5=16 LUT6=27)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 73.867 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.783 r  u_alu/mul1/DataOut_reg[11]_i_120/O[0]
                         net (fo=2, routed)           0.661    14.444    u_alu/mul1/P081_out[8]
    SLICE_X46Y180        LUT5 (Prop_lut5_I4_O)        0.153    14.597 r  u_alu/mul1/DataOut[6]_i_108/O
                         net (fo=1, routed)           0.428    15.025    u_alu/mul1/DataOut[6]_i_108_n_0
    SLICE_X46Y180        LUT6 (Prop_lut6_I1_O)        0.053    15.078 r  u_alu/mul1/DataOut[6]_i_78/O
                         net (fo=3, routed)           0.742    15.819    u_alu/mul1/p_1_in77_in[7]
    SLICE_X45Y185        LUT2 (Prop_lut2_I0_O)        0.053    15.872 r  u_alu/mul1/DataOut[6]_i_82__0/O
                         net (fo=1, routed)           0.000    15.872    u_alu/mul1/DataOut[6]_i_82__0_n_0
    SLICE_X45Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    16.105 r  u_alu/mul1/DataOut_reg[6]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_alu/mul1/DataOut_reg[6]_i_58_n_0
    SLICE_X45Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.244 r  u_alu/mul1/DataOut_reg[11]_i_143/O[0]
                         net (fo=1, routed)           0.927    17.171    u_alu/mul1/P078_out[8]
    SLICE_X48Y181        LUT6 (Prop_lut6_I4_O)        0.155    17.326 r  u_alu/mul1/DataOut[11]_i_116/O
                         net (fo=13, routed)          0.764    18.090    u_cu/DataOut_reg[10]_i_38_0
    SLICE_X51Y187        LUT2 (Prop_lut2_I1_O)        0.053    18.143 r  u_cu/DataOut[10]_i_45/O
                         net (fo=1, routed)           0.000    18.143    u_alu/mul1/DataOut[10]_i_24_0[1]
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    18.376 r  u_alu/mul1/DataOut_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.376    u_alu/mul1/DataOut_reg[10]_i_38_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    18.515 r  u_alu/mul1/DataOut_reg[11]_i_113/O[0]
                         net (fo=5, routed)           0.669    19.185    u_RegData1/P075_out[6]
    SLICE_X50Y182        LUT6 (Prop_lut6_I1_O)        0.155    19.340 r  u_RegData1/DataOut[11]_i_88__0/O
                         net (fo=1, routed)           0.665    20.005    u_alu/mul1/DataOut[11]_i_49_0[2]
    SLICE_X50Y186        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    20.239 r  u_alu/mul1/DataOut_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    20.239    u_alu/mul1/DataOut_reg[11]_i_68_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    20.374 r  u_alu/mul1/DataOut_reg[14]_i_63/O[0]
                         net (fo=2, routed)           0.578    20.952    u_RegData1/P072_out[7]
    SLICE_X55Y185        LUT4 (Prop_lut4_I1_O)        0.153    21.105 r  u_RegData1/DataOut[12]_i_90/O
                         net (fo=4, routed)           0.326    21.431    u_RegData1/DataOut[12]_i_90_n_0
    SLICE_X55Y184        LUT5 (Prop_lut5_I0_O)        0.053    21.484 r  u_RegData1/DataOut[12]_i_78/O
                         net (fo=1, routed)           0.464    21.948    u_alu/mul1/DataOut[31]_i_2031_1[5]
    SLICE_X53Y185        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    22.178 r  u_alu/mul1/DataOut_reg[12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.178    u_alu/mul1/DataOut_reg[12]_i_75_n_0
    SLICE_X53Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    22.317 r  u_alu/mul1/DataOut_reg[14]_i_45/O[0]
                         net (fo=2, routed)           0.649    22.966    u_RegData1/P069_out[5]
    SLICE_X56Y181        LUT4 (Prop_lut4_I1_O)        0.155    23.121 r  u_RegData1/DataOut[13]_i_40/O
                         net (fo=4, routed)           0.543    23.664    u_RegData1/DataOut[13]_i_40_n_0
    SLICE_X57Y186        LUT6 (Prop_lut6_I0_O)        0.053    23.717 r  u_RegData1/DataOut[13]_i_36/O
                         net (fo=1, routed)           0.000    23.717    u_alu/mul1/DataOut[13]_i_22[3]
    SLICE_X57Y186        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    23.857 r  u_alu/mul1/DataOut_reg[13]_i_26/O[3]
                         net (fo=2, routed)           0.599    24.455    u_RegData1/P067_out[5]
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.142    24.597 r  u_RegData1/DataOut[11]_i_107/O
                         net (fo=1, routed)           0.411    25.008    u_RegData1/DataOut[11]_i_107_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I1_O)        0.053    25.061 r  u_RegData1/DataOut[11]_i_79/O
                         net (fo=3, routed)           0.488    25.549    u_RegData1/p_1_in62_in[5]
    SLICE_X60Y183        LUT2 (Prop_lut2_I0_O)        0.053    25.602 r  u_RegData1/DataOut[11]_i_83__0/O
                         net (fo=1, routed)           0.000    25.602    u_alu/mul1/DataOut[11]_i_37_0[2]
    SLICE_X60Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    25.740 r  u_alu/mul1/DataOut_reg[11]_i_64/O[2]
                         net (fo=1, routed)           0.468    26.208    u_RegData1/P063_out[6]
    SLICE_X62Y182        LUT6 (Prop_lut6_I4_O)        0.152    26.360 r  u_RegData1/DataOut[16]_i_86/O
                         net (fo=4, routed)           0.514    26.875    u_RegData1/p_1_in59_in[3]
    SLICE_X59Y184        LUT2 (Prop_lut2_I0_O)        0.053    26.928 r  u_RegData1/DataOut[16]_i_109__0/O
                         net (fo=1, routed)           0.000    26.928    u_alu/mul1/DataOut[15]_i_42_1[1]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    27.061 r  u_alu/mul1/DataOut_reg[16]_i_87/O[1]
                         net (fo=4, routed)           0.809    27.870    u_RegData1/P060_out[5]
    SLICE_X67Y183        LUT5 (Prop_lut5_I2_O)        0.155    28.025 r  u_RegData1/DataOut[16]_i_92__0/O
                         net (fo=1, routed)           0.287    28.311    u_alu/mul1/DataOut[16]_i_63_0[0]
    SLICE_X66Y183        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    28.675 r  u_alu/mul1/DataOut_reg[16]_i_72/O[1]
                         net (fo=2, routed)           0.300    28.975    u_RegData1/P057_out[5]
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.155    29.130 r  u_RegData1/DataOut[14]_i_42/O
                         net (fo=4, routed)           0.922    30.052    u_RegData1/DataOut[14]_i_42_n_0
    SLICE_X70Y184        LUT5 (Prop_lut5_I0_O)        0.066    30.118 r  u_RegData1/DataOut[20]_i_55/O
                         net (fo=1, routed)           0.362    30.480    u_alu/mul1/p_1_in53_in[4]
    SLICE_X67Y185        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    30.826 r  u_alu/mul1/DataOut_reg[20]_i_49/O[1]
                         net (fo=1, routed)           0.592    31.418    u_RegData1/P054_out[5]
    SLICE_X68Y185        LUT6 (Prop_lut6_I4_O)        0.152    31.570 r  u_RegData1/DataOut[18]_i_59/O
                         net (fo=4, routed)           0.653    32.223    u_RegData1/p_1_in50_in[3]
    SLICE_X61Y191        LUT2 (Prop_lut2_I0_O)        0.053    32.276 r  u_RegData1/DataOut[21]_i_109__0/O
                         net (fo=1, routed)           0.000    32.276    u_alu/mul1/DataOut[16]_i_46[0]
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    32.423 r  u_alu/mul1/DataOut_reg[21]_i_72/O[0]
                         net (fo=4, routed)           0.530    32.952    u_RegData1/P052_out[4]
    SLICE_X67Y192        LUT5 (Prop_lut5_I0_O)        0.158    33.110 r  u_RegData1/DataOut[16]_i_38/O
                         net (fo=1, routed)           0.430    33.540    u_alu/mul1/DataOut[15]_i_27_0[3]
    SLICE_X66Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.351    33.891 r  u_alu/mul1/DataOut_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.891    u_alu/mul1/DataOut_reg[16]_i_22_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    34.026 r  u_alu/mul1/DataOut_reg[21]_i_36/O[0]
                         net (fo=4, routed)           0.554    34.580    u_RegData1/P048_out[4]
    SLICE_X60Y194        LUT5 (Prop_lut5_I2_O)        0.162    34.742 r  u_RegData1/DataOut[16]_i_54/O
                         net (fo=1, routed)           0.360    35.102    u_alu/mul1/DataOut[16]_i_12_0[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    35.455 r  u_alu/mul1/DataOut_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.455    u_alu/mul1/DataOut_reg[16]_i_26_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    35.590 r  u_alu/mul1/DataOut_reg[21]_i_39/O[0]
                         net (fo=2, routed)           0.427    36.017    u_RegData1/P045_out[4]
    SLICE_X58Y196        LUT6 (Prop_lut6_I4_O)        0.153    36.170 r  u_RegData1/DataOut[18]_i_57/O
                         net (fo=1, routed)           0.319    36.489    u_RegData1/DataOut[18]_i_57_n_0
    SLICE_X58Y196        LUT6 (Prop_lut6_I1_O)        0.053    36.542 r  u_RegData1/DataOut[18]_i_31/O
                         net (fo=3, routed)           0.390    36.932    u_RegData1/p_1_in41_in[3]
    SLICE_X60Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.985 r  u_RegData1/DataOut[18]_i_39/O
                         net (fo=1, routed)           0.000    36.985    u_alu/mul1/DataOut[17]_i_15[3]
    SLICE_X60Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    37.201 r  u_alu/mul1/DataOut_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.201    u_alu/mul1/DataOut_reg[18]_i_23_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    37.413 r  u_alu/mul1/DataOut_reg[21]_i_44/O[1]
                         net (fo=2, routed)           0.341    37.754    u_RegData1/P043_out[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I2_O)        0.155    37.909 r  u_RegData1/DataOut[24]_i_163/O
                         net (fo=1, routed)           0.307    38.215    u_RegData1/DataOut[24]_i_163_n_0
    SLICE_X58Y198        LUT6 (Prop_lut6_I1_O)        0.053    38.268 r  u_RegData1/DataOut[24]_i_100/O
                         net (fo=3, routed)           0.637    38.906    u_RegData1/p_1_in38_in[4]
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.053    38.959 r  u_RegData1/DataOut[24]_i_108__0/O
                         net (fo=1, routed)           0.000    38.959    u_alu/mul1/DataOut[22]_i_30[0]
    SLICE_X64Y203        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    39.102 r  u_alu/mul1/DataOut_reg[24]_i_70/O[0]
                         net (fo=2, routed)           0.860    39.961    u_RegData1/P040_out[4]
    SLICE_X54Y197        LUT5 (Prop_lut5_I0_O)        0.153    40.114 f  u_RegData1/DataOut[22]_i_30/O
                         net (fo=1, routed)           0.449    40.563    u_RegData1/DataOut[22]_i_30_n_0
    SLICE_X55Y197        LUT6 (Prop_lut6_I5_O)        0.053    40.616 r  u_RegData1/DataOut[22]_i_23/O
                         net (fo=7, routed)           0.728    41.344    u_RegData1/p_1_in35_in[3]
    SLICE_X61Y203        LUT2 (Prop_lut2_I0_O)        0.053    41.397 r  u_RegData1/DataOut[20]_i_38/O
                         net (fo=1, routed)           0.000    41.397    u_alu/mul1/DataOut[19]_i_13[3]
    SLICE_X61Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    41.630 r  u_alu/mul1/DataOut_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.630    u_alu/mul1/DataOut_reg[20]_i_21_n_0
    SLICE_X61Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    41.769 r  u_alu/mul1/DataOut_reg[24]_i_34/O[0]
                         net (fo=2, routed)           0.768    42.536    u_RegData1/P037_out[4]
    SLICE_X56Y198        LUT5 (Prop_lut5_I0_O)        0.155    42.691 f  u_RegData1/DataOut[23]_i_52/O
                         net (fo=1, routed)           0.319    43.010    u_RegData1/DataOut[23]_i_52_n_0
    SLICE_X56Y198        LUT6 (Prop_lut6_I4_O)        0.053    43.063 r  u_RegData1/DataOut[23]_i_33/O
                         net (fo=8, routed)           0.622    43.685    u_RegData1/p_1_in32_in[3]
    SLICE_X60Y203        LUT2 (Prop_lut2_I0_O)        0.053    43.738 r  u_RegData1/DataOut[23]_i_84__0/O
                         net (fo=1, routed)           0.000    43.738    u_alu/mul1/DataOut[20]_i_22[3]
    SLICE_X60Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    43.954 r  u_alu/mul1/DataOut_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000    43.954    u_alu/mul1/DataOut_reg[23]_i_69_n_0
    SLICE_X60Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.089 r  u_alu/mul1/DataOut_reg[24]_i_72/O[0]
                         net (fo=2, routed)           0.585    44.675    u_RegData1/P034_out[4]
    SLICE_X58Y201        LUT6 (Prop_lut6_I2_O)        0.153    44.828 r  u_RegData1/DataOut[21]_i_98/O
                         net (fo=1, routed)           0.319    45.147    u_RegData1/DataOut[21]_i_98_n_0
    SLICE_X58Y201        LUT6 (Prop_lut6_I1_O)        0.053    45.200 r  u_RegData1/DataOut[21]_i_45/O
                         net (fo=3, routed)           0.479    45.679    u_RegData1/p_1_in29_in[3]
    SLICE_X59Y204        LUT2 (Prop_lut2_I0_O)        0.053    45.732 r  u_RegData1/DataOut[21]_i_49/O
                         net (fo=1, routed)           0.000    45.732    u_alu/mul1/DataOut[21]_i_15_0[3]
    SLICE_X59Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    45.965 r  u_alu/mul1/DataOut_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.965    u_alu/mul1/DataOut_reg[21]_i_30_n_0
    SLICE_X59Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    46.178 r  u_alu/mul1/DataOut_reg[27]_i_62/O[1]
                         net (fo=2, routed)           0.763    46.941    u_RegData1/P030_out[5]
    SLICE_X52Y200        LUT5 (Prop_lut5_I2_O)        0.152    47.093 f  u_RegData1/DataOut[26]_i_29/O
                         net (fo=2, routed)           0.469    47.562    u_RegData1/DataOut[26]_i_29_n_0
    SLICE_X52Y200        LUT6 (Prop_lut6_I4_O)        0.053    47.615 r  u_RegData1/DataOut[24]_i_73/O
                         net (fo=5, routed)           0.659    48.274    u_RegData1/p_1_in26_in[4]
    SLICE_X56Y207        LUT2 (Prop_lut2_I0_O)        0.053    48.327 r  u_RegData1/DataOut[29]_i_106__0/O
                         net (fo=1, routed)           0.000    48.327    u_alu/mul1/DataOut[26]_i_27[0]
    SLICE_X56Y207        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    48.598 r  u_alu/mul1/DataOut_reg[29]_i_60/O[1]
                         net (fo=2, routed)           0.792    49.390    u_RegData1/P028_out[5]
    SLICE_X54Y203        LUT6 (Prop_lut6_I0_O)        0.155    49.545 r  u_RegData1/DataOut[27]_i_56__0/O
                         net (fo=3, routed)           0.420    49.965    u_RegData1/DataOut_reg[21]_8[0]
    SLICE_X55Y206        LUT2 (Prop_lut2_I0_O)        0.053    50.018 r  u_RegData1/DataOut[27]_i_60__0/O
                         net (fo=1, routed)           0.000    50.018    u_alu/mul1/DataOut[26]_i_55_1[0]
    SLICE_X55Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    50.165 r  u_alu/mul1/DataOut_reg[27]_i_43/O[0]
                         net (fo=3, routed)           0.737    50.902    u_RegData1/P024_out[4]
    SLICE_X51Y201        LUT4 (Prop_lut4_I1_O)        0.155    51.057 r  u_RegData1/DataOut[26]_i_55/O
                         net (fo=1, routed)           0.405    51.462    u_RegData1/DataOut[26]_i_55_n_0
    SLICE_X51Y201        LUT5 (Prop_lut5_I4_O)        0.053    51.515 r  u_RegData1/DataOut[26]_i_47/O
                         net (fo=6, routed)           0.666    52.181    u_RegData1/p_1_in20_in[3]
    SLICE_X52Y206        LUT2 (Prop_lut2_I0_O)        0.053    52.234 r  u_RegData1/DataOut[25]_i_42/O
                         net (fo=1, routed)           0.000    52.234    u_alu/mul1/DataOut[24]_i_12[3]
    SLICE_X52Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    52.450 r  u_alu/mul1/DataOut_reg[25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.450    u_alu/mul1/DataOut_reg[25]_i_26_n_0
    SLICE_X52Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    52.585 r  u_alu/mul1/DataOut_reg[29]_i_40/O[0]
                         net (fo=2, routed)           0.580    53.165    u_RegData1/P022_out[4]
    SLICE_X50Y201        LUT6 (Prop_lut6_I2_O)        0.153    53.318 r  u_RegData1/DataOut[25]_i_74/O
                         net (fo=1, routed)           0.319    53.637    u_RegData1/DataOut[25]_i_74_n_0
    SLICE_X50Y201        LUT6 (Prop_lut6_I1_O)        0.053    53.690 r  u_RegData1/DataOut[25]_i_54/O
                         net (fo=3, routed)           0.634    54.324    u_RegData1/p_1_in17_in[3]
    SLICE_X50Y206        LUT2 (Prop_lut2_I0_O)        0.053    54.377 r  u_RegData1/DataOut[25]_i_58__0/O
                         net (fo=1, routed)           0.000    54.377    u_alu/mul1/DataOut[25]_i_18_0[3]
    SLICE_X50Y206        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138    54.515 r  u_alu/mul1/DataOut_reg[25]_i_31/O[3]
                         net (fo=2, routed)           0.594    55.109    u_RegData1/P018_out[3]
    SLICE_X49Y200        LUT6 (Prop_lut6_I4_O)        0.142    55.251 r  u_RegData1/DataOut[29]_i_93/O
                         net (fo=7, routed)           0.852    56.103    u_RegData1/p_1_in14_in[2]
    SLICE_X45Y203        LUT2 (Prop_lut2_I0_O)        0.053    56.156 r  u_RegData1/DataOut[26]_i_39/O
                         net (fo=1, routed)           0.000    56.156    u_alu/mul1/DataOut[26]_i_10[2]
    SLICE_X45Y203        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    56.296 r  u_alu/mul1/DataOut_reg[26]_i_24/O[2]
                         net (fo=2, routed)           0.381    56.677    u_RegData1/P016_out[2]
    SLICE_X45Y202        LUT6 (Prop_lut6_I2_O)        0.152    56.829 r  u_RegData1/DataOut[29]_i_51/O
                         net (fo=3, routed)           0.523    57.353    u_RegData1/p_1_in11_in[1]
    SLICE_X42Y206        LUT2 (Prop_lut2_I0_O)        0.053    57.406 r  u_RegData1/DataOut[29]_i_47/O
                         net (fo=1, routed)           0.000    57.406    u_alu/mul1/DataOut[27]_i_13[1]
    SLICE_X42Y206        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.134    57.540 r  u_alu/mul1/DataOut_reg[29]_i_31/O[1]
                         net (fo=2, routed)           0.451    57.990    u_RegData1/P013_out[1]
    SLICE_X42Y204        LUT4 (Prop_lut4_I3_O)        0.155    58.145 r  u_RegData1/DataOut[28]_i_61/O
                         net (fo=3, routed)           0.437    58.583    u_RegData1/DataOut[28]_i_61_n_0
    SLICE_X40Y204        LUT5 (Prop_lut5_I1_O)        0.065    58.648 r  u_RegData1/DataOut[28]_i_44/O
                         net (fo=1, routed)           0.559    59.206    u_alu/mul1/p_1_in8_in[0]
    SLICE_X37Y209        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    59.552 r  u_alu/mul1/DataOut_reg[28]_i_21/O[1]
                         net (fo=3, routed)           0.409    59.961    u_RegData1/P09_out[1]
    SLICE_X39Y205        LUT6 (Prop_lut6_I2_O)        0.152    60.113 r  u_RegData1/DataOut[30]_i_109/O
                         net (fo=2, routed)           0.314    60.427    u_RegData1/DataOut[30]_i_109_n_0
    SLICE_X39Y207        LUT5 (Prop_lut5_I0_O)        0.053    60.480 r  u_RegData1/DataOut[30]_i_77__0/O
                         net (fo=1, routed)           0.000    60.480    u_alu/mul1/DataOut[29]_i_29[0]
    SLICE_X39Y207        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    60.627 r  u_alu/mul1/DataOut_reg[30]_i_45/O[0]
                         net (fo=1, routed)           0.563    61.191    u_RegData1/P07_out[0]
    SLICE_X38Y206        LUT6 (Prop_lut6_I0_O)        0.155    61.346 r  u_RegData1/DataOut[29]_i_29/O
                         net (fo=1, routed)           0.424    61.770    u_RegData1/DataOut[29]_i_29_n_0
    SLICE_X41Y204        LUT5 (Prop_lut5_I0_O)        0.053    61.823 r  u_RegData1/DataOut[29]_i_15/O
                         net (fo=1, routed)           1.415    63.238    u_cu/DataOut_reg[29]_0
    SLICE_X55Y182        LUT6 (Prop_lut6_I1_O)        0.053    63.291 r  u_cu/DataOut[29]_i_5__0/O
                         net (fo=1, routed)           0.228    63.518    u_cu/DataOut[29]_i_5__0_n_0
    SLICE_X55Y181        LUT6 (Prop_lut6_I4_O)        0.053    63.571 r  u_cu/DataOut[29]_i_1/O
                         net (fo=2, routed)           0.296    63.868    u_AluResult/DataOut_reg[31]_39[29]
    SLICE_X55Y181        FDRE                                         r  u_AluResult/DataOut_reg[29]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.417    73.867    u_AluResult/clk_IBUF_BUFG
    SLICE_X55Y181        FDRE                                         r  u_AluResult/DataOut_reg[29]_lopt_replica/C
                         clock pessimism              0.301    74.168    
                         clock uncertainty           -0.035    74.133    
    SLICE_X55Y181        FDRE (Setup_fdre_C_D)       -0.045    74.088    u_AluResult/DataOut_reg[29]_lopt_replica
  -------------------------------------------------------------------
                         required time                         74.088    
                         arrival time                         -63.868    
  -------------------------------------------------------------------
                         slack                                 10.220    

Slack (MET) :             11.991ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        57.825ns  (logic 15.060ns (26.044%)  route 42.765ns (73.956%))
  Logic Levels:           108  (CARRY4=42 LUT2=17 LUT3=2 LUT4=7 LUT5=13 LUT6=27)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 73.867 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.783 r  u_alu/mul1/DataOut_reg[11]_i_120/O[0]
                         net (fo=2, routed)           0.661    14.444    u_alu/mul1/P081_out[8]
    SLICE_X46Y180        LUT5 (Prop_lut5_I4_O)        0.153    14.597 r  u_alu/mul1/DataOut[6]_i_108/O
                         net (fo=1, routed)           0.428    15.025    u_alu/mul1/DataOut[6]_i_108_n_0
    SLICE_X46Y180        LUT6 (Prop_lut6_I1_O)        0.053    15.078 r  u_alu/mul1/DataOut[6]_i_78/O
                         net (fo=3, routed)           0.742    15.819    u_alu/mul1/p_1_in77_in[7]
    SLICE_X45Y185        LUT2 (Prop_lut2_I0_O)        0.053    15.872 r  u_alu/mul1/DataOut[6]_i_82__0/O
                         net (fo=1, routed)           0.000    15.872    u_alu/mul1/DataOut[6]_i_82__0_n_0
    SLICE_X45Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    16.105 r  u_alu/mul1/DataOut_reg[6]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_alu/mul1/DataOut_reg[6]_i_58_n_0
    SLICE_X45Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.244 r  u_alu/mul1/DataOut_reg[11]_i_143/O[0]
                         net (fo=1, routed)           0.927    17.171    u_alu/mul1/P078_out[8]
    SLICE_X48Y181        LUT6 (Prop_lut6_I4_O)        0.155    17.326 r  u_alu/mul1/DataOut[11]_i_116/O
                         net (fo=13, routed)          0.764    18.090    u_cu/DataOut_reg[10]_i_38_0
    SLICE_X51Y187        LUT2 (Prop_lut2_I1_O)        0.053    18.143 r  u_cu/DataOut[10]_i_45/O
                         net (fo=1, routed)           0.000    18.143    u_alu/mul1/DataOut[10]_i_24_0[1]
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    18.376 r  u_alu/mul1/DataOut_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.376    u_alu/mul1/DataOut_reg[10]_i_38_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    18.515 r  u_alu/mul1/DataOut_reg[11]_i_113/O[0]
                         net (fo=5, routed)           0.669    19.185    u_RegData1/P075_out[6]
    SLICE_X50Y182        LUT6 (Prop_lut6_I1_O)        0.155    19.340 r  u_RegData1/DataOut[11]_i_88__0/O
                         net (fo=1, routed)           0.665    20.005    u_alu/mul1/DataOut[11]_i_49_0[2]
    SLICE_X50Y186        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    20.239 r  u_alu/mul1/DataOut_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    20.239    u_alu/mul1/DataOut_reg[11]_i_68_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    20.374 r  u_alu/mul1/DataOut_reg[14]_i_63/O[0]
                         net (fo=2, routed)           0.578    20.952    u_RegData1/P072_out[7]
    SLICE_X55Y185        LUT4 (Prop_lut4_I1_O)        0.153    21.105 r  u_RegData1/DataOut[12]_i_90/O
                         net (fo=4, routed)           0.326    21.431    u_RegData1/DataOut[12]_i_90_n_0
    SLICE_X55Y184        LUT5 (Prop_lut5_I0_O)        0.053    21.484 r  u_RegData1/DataOut[12]_i_78/O
                         net (fo=1, routed)           0.464    21.948    u_alu/mul1/DataOut[31]_i_2031_1[5]
    SLICE_X53Y185        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    22.178 r  u_alu/mul1/DataOut_reg[12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.178    u_alu/mul1/DataOut_reg[12]_i_75_n_0
    SLICE_X53Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    22.317 r  u_alu/mul1/DataOut_reg[14]_i_45/O[0]
                         net (fo=2, routed)           0.649    22.966    u_RegData1/P069_out[5]
    SLICE_X56Y181        LUT4 (Prop_lut4_I1_O)        0.155    23.121 r  u_RegData1/DataOut[13]_i_40/O
                         net (fo=4, routed)           0.543    23.664    u_RegData1/DataOut[13]_i_40_n_0
    SLICE_X57Y186        LUT6 (Prop_lut6_I0_O)        0.053    23.717 r  u_RegData1/DataOut[13]_i_36/O
                         net (fo=1, routed)           0.000    23.717    u_alu/mul1/DataOut[13]_i_22[3]
    SLICE_X57Y186        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    23.857 r  u_alu/mul1/DataOut_reg[13]_i_26/O[3]
                         net (fo=2, routed)           0.599    24.455    u_RegData1/P067_out[5]
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.142    24.597 r  u_RegData1/DataOut[11]_i_107/O
                         net (fo=1, routed)           0.411    25.008    u_RegData1/DataOut[11]_i_107_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I1_O)        0.053    25.061 r  u_RegData1/DataOut[11]_i_79/O
                         net (fo=3, routed)           0.488    25.549    u_RegData1/p_1_in62_in[5]
    SLICE_X60Y183        LUT2 (Prop_lut2_I0_O)        0.053    25.602 r  u_RegData1/DataOut[11]_i_83__0/O
                         net (fo=1, routed)           0.000    25.602    u_alu/mul1/DataOut[11]_i_37_0[2]
    SLICE_X60Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    25.740 r  u_alu/mul1/DataOut_reg[11]_i_64/O[2]
                         net (fo=1, routed)           0.468    26.208    u_RegData1/P063_out[6]
    SLICE_X62Y182        LUT6 (Prop_lut6_I4_O)        0.152    26.360 r  u_RegData1/DataOut[16]_i_86/O
                         net (fo=4, routed)           0.514    26.875    u_RegData1/p_1_in59_in[3]
    SLICE_X59Y184        LUT2 (Prop_lut2_I0_O)        0.053    26.928 r  u_RegData1/DataOut[16]_i_109__0/O
                         net (fo=1, routed)           0.000    26.928    u_alu/mul1/DataOut[15]_i_42_1[1]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    27.061 r  u_alu/mul1/DataOut_reg[16]_i_87/O[1]
                         net (fo=4, routed)           0.809    27.870    u_RegData1/P060_out[5]
    SLICE_X67Y183        LUT5 (Prop_lut5_I2_O)        0.155    28.025 r  u_RegData1/DataOut[16]_i_92__0/O
                         net (fo=1, routed)           0.287    28.311    u_alu/mul1/DataOut[16]_i_63_0[0]
    SLICE_X66Y183        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    28.675 r  u_alu/mul1/DataOut_reg[16]_i_72/O[1]
                         net (fo=2, routed)           0.300    28.975    u_RegData1/P057_out[5]
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.155    29.130 r  u_RegData1/DataOut[14]_i_42/O
                         net (fo=4, routed)           0.922    30.052    u_RegData1/DataOut[14]_i_42_n_0
    SLICE_X70Y184        LUT5 (Prop_lut5_I0_O)        0.066    30.118 r  u_RegData1/DataOut[20]_i_55/O
                         net (fo=1, routed)           0.362    30.480    u_alu/mul1/p_1_in53_in[4]
    SLICE_X67Y185        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    30.826 r  u_alu/mul1/DataOut_reg[20]_i_49/O[1]
                         net (fo=1, routed)           0.592    31.418    u_RegData1/P054_out[5]
    SLICE_X68Y185        LUT6 (Prop_lut6_I4_O)        0.152    31.570 r  u_RegData1/DataOut[18]_i_59/O
                         net (fo=4, routed)           0.653    32.223    u_RegData1/p_1_in50_in[3]
    SLICE_X61Y191        LUT2 (Prop_lut2_I0_O)        0.053    32.276 r  u_RegData1/DataOut[21]_i_109__0/O
                         net (fo=1, routed)           0.000    32.276    u_alu/mul1/DataOut[16]_i_46[0]
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    32.423 r  u_alu/mul1/DataOut_reg[21]_i_72/O[0]
                         net (fo=4, routed)           0.530    32.952    u_RegData1/P052_out[4]
    SLICE_X67Y192        LUT5 (Prop_lut5_I0_O)        0.158    33.110 r  u_RegData1/DataOut[16]_i_38/O
                         net (fo=1, routed)           0.430    33.540    u_alu/mul1/DataOut[15]_i_27_0[3]
    SLICE_X66Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.351    33.891 r  u_alu/mul1/DataOut_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.891    u_alu/mul1/DataOut_reg[16]_i_22_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    34.026 r  u_alu/mul1/DataOut_reg[21]_i_36/O[0]
                         net (fo=4, routed)           0.554    34.580    u_RegData1/P048_out[4]
    SLICE_X60Y194        LUT5 (Prop_lut5_I2_O)        0.162    34.742 r  u_RegData1/DataOut[16]_i_54/O
                         net (fo=1, routed)           0.360    35.102    u_alu/mul1/DataOut[16]_i_12_0[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    35.455 r  u_alu/mul1/DataOut_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.455    u_alu/mul1/DataOut_reg[16]_i_26_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    35.590 r  u_alu/mul1/DataOut_reg[21]_i_39/O[0]
                         net (fo=2, routed)           0.427    36.017    u_RegData1/P045_out[4]
    SLICE_X58Y196        LUT6 (Prop_lut6_I4_O)        0.153    36.170 r  u_RegData1/DataOut[18]_i_57/O
                         net (fo=1, routed)           0.319    36.489    u_RegData1/DataOut[18]_i_57_n_0
    SLICE_X58Y196        LUT6 (Prop_lut6_I1_O)        0.053    36.542 r  u_RegData1/DataOut[18]_i_31/O
                         net (fo=3, routed)           0.390    36.932    u_RegData1/p_1_in41_in[3]
    SLICE_X60Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.985 r  u_RegData1/DataOut[18]_i_39/O
                         net (fo=1, routed)           0.000    36.985    u_alu/mul1/DataOut[17]_i_15[3]
    SLICE_X60Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    37.201 r  u_alu/mul1/DataOut_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.201    u_alu/mul1/DataOut_reg[18]_i_23_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    37.413 r  u_alu/mul1/DataOut_reg[21]_i_44/O[1]
                         net (fo=2, routed)           0.341    37.754    u_RegData1/P043_out[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I2_O)        0.155    37.909 r  u_RegData1/DataOut[24]_i_163/O
                         net (fo=1, routed)           0.307    38.215    u_RegData1/DataOut[24]_i_163_n_0
    SLICE_X58Y198        LUT6 (Prop_lut6_I1_O)        0.053    38.268 r  u_RegData1/DataOut[24]_i_100/O
                         net (fo=3, routed)           0.637    38.906    u_RegData1/p_1_in38_in[4]
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.053    38.959 r  u_RegData1/DataOut[24]_i_108__0/O
                         net (fo=1, routed)           0.000    38.959    u_alu/mul1/DataOut[22]_i_30[0]
    SLICE_X64Y203        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    39.102 r  u_alu/mul1/DataOut_reg[24]_i_70/O[0]
                         net (fo=2, routed)           0.860    39.961    u_RegData1/P040_out[4]
    SLICE_X54Y197        LUT5 (Prop_lut5_I0_O)        0.153    40.114 f  u_RegData1/DataOut[22]_i_30/O
                         net (fo=1, routed)           0.449    40.563    u_RegData1/DataOut[22]_i_30_n_0
    SLICE_X55Y197        LUT6 (Prop_lut6_I5_O)        0.053    40.616 r  u_RegData1/DataOut[22]_i_23/O
                         net (fo=7, routed)           0.728    41.344    u_RegData1/p_1_in35_in[3]
    SLICE_X61Y203        LUT2 (Prop_lut2_I0_O)        0.053    41.397 r  u_RegData1/DataOut[20]_i_38/O
                         net (fo=1, routed)           0.000    41.397    u_alu/mul1/DataOut[19]_i_13[3]
    SLICE_X61Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    41.630 r  u_alu/mul1/DataOut_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.630    u_alu/mul1/DataOut_reg[20]_i_21_n_0
    SLICE_X61Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    41.769 r  u_alu/mul1/DataOut_reg[24]_i_34/O[0]
                         net (fo=2, routed)           0.768    42.536    u_RegData1/P037_out[4]
    SLICE_X56Y198        LUT5 (Prop_lut5_I0_O)        0.155    42.691 f  u_RegData1/DataOut[23]_i_52/O
                         net (fo=1, routed)           0.319    43.010    u_RegData1/DataOut[23]_i_52_n_0
    SLICE_X56Y198        LUT6 (Prop_lut6_I4_O)        0.053    43.063 r  u_RegData1/DataOut[23]_i_33/O
                         net (fo=8, routed)           0.622    43.685    u_RegData1/p_1_in32_in[3]
    SLICE_X60Y203        LUT2 (Prop_lut2_I0_O)        0.053    43.738 r  u_RegData1/DataOut[23]_i_84__0/O
                         net (fo=1, routed)           0.000    43.738    u_alu/mul1/DataOut[20]_i_22[3]
    SLICE_X60Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    43.954 r  u_alu/mul1/DataOut_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000    43.954    u_alu/mul1/DataOut_reg[23]_i_69_n_0
    SLICE_X60Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.089 r  u_alu/mul1/DataOut_reg[24]_i_72/O[0]
                         net (fo=2, routed)           0.585    44.675    u_RegData1/P034_out[4]
    SLICE_X58Y201        LUT6 (Prop_lut6_I2_O)        0.153    44.828 r  u_RegData1/DataOut[21]_i_98/O
                         net (fo=1, routed)           0.319    45.147    u_RegData1/DataOut[21]_i_98_n_0
    SLICE_X58Y201        LUT6 (Prop_lut6_I1_O)        0.053    45.200 r  u_RegData1/DataOut[21]_i_45/O
                         net (fo=3, routed)           0.479    45.679    u_RegData1/p_1_in29_in[3]
    SLICE_X59Y204        LUT2 (Prop_lut2_I0_O)        0.053    45.732 r  u_RegData1/DataOut[21]_i_49/O
                         net (fo=1, routed)           0.000    45.732    u_alu/mul1/DataOut[21]_i_15_0[3]
    SLICE_X59Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    45.965 r  u_alu/mul1/DataOut_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.965    u_alu/mul1/DataOut_reg[21]_i_30_n_0
    SLICE_X59Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    46.178 r  u_alu/mul1/DataOut_reg[27]_i_62/O[1]
                         net (fo=2, routed)           0.763    46.941    u_RegData1/P030_out[5]
    SLICE_X52Y200        LUT5 (Prop_lut5_I2_O)        0.152    47.093 f  u_RegData1/DataOut[26]_i_29/O
                         net (fo=2, routed)           0.469    47.562    u_RegData1/DataOut[26]_i_29_n_0
    SLICE_X52Y200        LUT6 (Prop_lut6_I4_O)        0.053    47.615 r  u_RegData1/DataOut[24]_i_73/O
                         net (fo=5, routed)           0.659    48.274    u_RegData1/p_1_in26_in[4]
    SLICE_X56Y207        LUT2 (Prop_lut2_I0_O)        0.053    48.327 r  u_RegData1/DataOut[29]_i_106__0/O
                         net (fo=1, routed)           0.000    48.327    u_alu/mul1/DataOut[26]_i_27[0]
    SLICE_X56Y207        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    48.598 r  u_alu/mul1/DataOut_reg[29]_i_60/O[1]
                         net (fo=2, routed)           0.792    49.390    u_RegData1/P028_out[5]
    SLICE_X54Y203        LUT6 (Prop_lut6_I0_O)        0.155    49.545 r  u_RegData1/DataOut[27]_i_56__0/O
                         net (fo=3, routed)           0.420    49.965    u_RegData1/DataOut_reg[21]_8[0]
    SLICE_X55Y206        LUT2 (Prop_lut2_I0_O)        0.053    50.018 r  u_RegData1/DataOut[27]_i_60__0/O
                         net (fo=1, routed)           0.000    50.018    u_alu/mul1/DataOut[26]_i_55_1[0]
    SLICE_X55Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    50.165 r  u_alu/mul1/DataOut_reg[27]_i_43/O[0]
                         net (fo=3, routed)           0.737    50.902    u_RegData1/P024_out[4]
    SLICE_X51Y201        LUT4 (Prop_lut4_I1_O)        0.155    51.057 r  u_RegData1/DataOut[26]_i_55/O
                         net (fo=1, routed)           0.405    51.462    u_RegData1/DataOut[26]_i_55_n_0
    SLICE_X51Y201        LUT5 (Prop_lut5_I4_O)        0.053    51.515 r  u_RegData1/DataOut[26]_i_47/O
                         net (fo=6, routed)           0.666    52.181    u_RegData1/p_1_in20_in[3]
    SLICE_X52Y206        LUT2 (Prop_lut2_I0_O)        0.053    52.234 r  u_RegData1/DataOut[25]_i_42/O
                         net (fo=1, routed)           0.000    52.234    u_alu/mul1/DataOut[24]_i_12[3]
    SLICE_X52Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    52.450 r  u_alu/mul1/DataOut_reg[25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.450    u_alu/mul1/DataOut_reg[25]_i_26_n_0
    SLICE_X52Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    52.585 r  u_alu/mul1/DataOut_reg[29]_i_40/O[0]
                         net (fo=2, routed)           0.580    53.165    u_RegData1/P022_out[4]
    SLICE_X50Y201        LUT6 (Prop_lut6_I2_O)        0.153    53.318 r  u_RegData1/DataOut[25]_i_74/O
                         net (fo=1, routed)           0.319    53.637    u_RegData1/DataOut[25]_i_74_n_0
    SLICE_X50Y201        LUT6 (Prop_lut6_I1_O)        0.053    53.690 r  u_RegData1/DataOut[25]_i_54/O
                         net (fo=3, routed)           0.634    54.324    u_RegData1/p_1_in17_in[3]
    SLICE_X50Y206        LUT2 (Prop_lut2_I0_O)        0.053    54.377 r  u_RegData1/DataOut[25]_i_58__0/O
                         net (fo=1, routed)           0.000    54.377    u_alu/mul1/DataOut[25]_i_18_0[3]
    SLICE_X50Y206        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138    54.515 r  u_alu/mul1/DataOut_reg[25]_i_31/O[3]
                         net (fo=2, routed)           0.594    55.109    u_RegData1/P018_out[3]
    SLICE_X49Y200        LUT6 (Prop_lut6_I4_O)        0.142    55.251 r  u_RegData1/DataOut[29]_i_93/O
                         net (fo=7, routed)           0.852    56.103    u_RegData1/p_1_in14_in[2]
    SLICE_X45Y203        LUT2 (Prop_lut2_I0_O)        0.053    56.156 r  u_RegData1/DataOut[26]_i_39/O
                         net (fo=1, routed)           0.000    56.156    u_alu/mul1/DataOut[26]_i_10[2]
    SLICE_X45Y203        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    56.296 r  u_alu/mul1/DataOut_reg[26]_i_24/O[2]
                         net (fo=2, routed)           0.381    56.677    u_RegData1/P016_out[2]
    SLICE_X45Y202        LUT6 (Prop_lut6_I2_O)        0.152    56.829 r  u_RegData1/DataOut[29]_i_51/O
                         net (fo=3, routed)           0.523    57.353    u_RegData1/p_1_in11_in[1]
    SLICE_X42Y206        LUT2 (Prop_lut2_I0_O)        0.053    57.406 r  u_RegData1/DataOut[29]_i_47/O
                         net (fo=1, routed)           0.000    57.406    u_alu/mul1/DataOut[27]_i_13[1]
    SLICE_X42Y206        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.134    57.540 r  u_alu/mul1/DataOut_reg[29]_i_31/O[1]
                         net (fo=2, routed)           0.451    57.990    u_RegData1/P013_out[1]
    SLICE_X42Y204        LUT4 (Prop_lut4_I3_O)        0.155    58.145 r  u_RegData1/DataOut[28]_i_61/O
                         net (fo=3, routed)           0.580    58.725    u_RegData1/DataOut[28]_i_61_n_0
    SLICE_X37Y209        LUT6 (Prop_lut6_I1_O)        0.053    58.778 r  u_RegData1/DataOut[28]_i_48/O
                         net (fo=1, routed)           0.000    58.778    u_alu/mul1/DataOut[28]_i_11_0[0]
    SLICE_X37Y209        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    58.925 r  u_alu/mul1/DataOut_reg[28]_i_21/O[0]
                         net (fo=1, routed)           0.560    59.485    u_RegData1/P09_out[0]
    SLICE_X41Y205        LUT6 (Prop_lut6_I2_O)        0.155    59.640 r  u_RegData1/DataOut[28]_i_11/O
                         net (fo=1, routed)           0.958    60.598    u_cu/DataOut_reg[28]_0
    SLICE_X49Y198        LUT6 (Prop_lut6_I1_O)        0.053    60.651 f  u_cu/DataOut[28]_i_5__0/O
                         net (fo=1, routed)           0.869    61.520    u_cu/DataOut[28]_i_5__0_n_0
    SLICE_X55Y181        LUT6 (Prop_lut6_I5_O)        0.053    61.573 r  u_cu/DataOut[28]_i_1/O
                         net (fo=2, routed)           0.524    62.097    u_AluResult/DataOut_reg[31]_39[28]
    SLICE_X49Y176        FDRE                                         r  u_AluResult/DataOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.417    73.867    u_AluResult/clk_IBUF_BUFG
    SLICE_X49Y176        FDRE                                         r  u_AluResult/DataOut_reg[28]/C
                         clock pessimism              0.301    74.168    
                         clock uncertainty           -0.035    74.133    
    SLICE_X49Y176        FDRE (Setup_fdre_C_D)       -0.045    74.088    u_AluResult/DataOut_reg[28]
  -------------------------------------------------------------------
                         required time                         74.088    
                         arrival time                         -62.097    
  -------------------------------------------------------------------
                         slack                                 11.991    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[28]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        57.670ns  (logic 15.060ns (26.114%)  route 42.610ns (73.886%))
  Logic Levels:           108  (CARRY4=42 LUT2=17 LUT3=2 LUT4=7 LUT5=13 LUT6=27)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 73.870 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.783 r  u_alu/mul1/DataOut_reg[11]_i_120/O[0]
                         net (fo=2, routed)           0.661    14.444    u_alu/mul1/P081_out[8]
    SLICE_X46Y180        LUT5 (Prop_lut5_I4_O)        0.153    14.597 r  u_alu/mul1/DataOut[6]_i_108/O
                         net (fo=1, routed)           0.428    15.025    u_alu/mul1/DataOut[6]_i_108_n_0
    SLICE_X46Y180        LUT6 (Prop_lut6_I1_O)        0.053    15.078 r  u_alu/mul1/DataOut[6]_i_78/O
                         net (fo=3, routed)           0.742    15.819    u_alu/mul1/p_1_in77_in[7]
    SLICE_X45Y185        LUT2 (Prop_lut2_I0_O)        0.053    15.872 r  u_alu/mul1/DataOut[6]_i_82__0/O
                         net (fo=1, routed)           0.000    15.872    u_alu/mul1/DataOut[6]_i_82__0_n_0
    SLICE_X45Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    16.105 r  u_alu/mul1/DataOut_reg[6]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_alu/mul1/DataOut_reg[6]_i_58_n_0
    SLICE_X45Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.244 r  u_alu/mul1/DataOut_reg[11]_i_143/O[0]
                         net (fo=1, routed)           0.927    17.171    u_alu/mul1/P078_out[8]
    SLICE_X48Y181        LUT6 (Prop_lut6_I4_O)        0.155    17.326 r  u_alu/mul1/DataOut[11]_i_116/O
                         net (fo=13, routed)          0.764    18.090    u_cu/DataOut_reg[10]_i_38_0
    SLICE_X51Y187        LUT2 (Prop_lut2_I1_O)        0.053    18.143 r  u_cu/DataOut[10]_i_45/O
                         net (fo=1, routed)           0.000    18.143    u_alu/mul1/DataOut[10]_i_24_0[1]
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    18.376 r  u_alu/mul1/DataOut_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.376    u_alu/mul1/DataOut_reg[10]_i_38_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    18.515 r  u_alu/mul1/DataOut_reg[11]_i_113/O[0]
                         net (fo=5, routed)           0.669    19.185    u_RegData1/P075_out[6]
    SLICE_X50Y182        LUT6 (Prop_lut6_I1_O)        0.155    19.340 r  u_RegData1/DataOut[11]_i_88__0/O
                         net (fo=1, routed)           0.665    20.005    u_alu/mul1/DataOut[11]_i_49_0[2]
    SLICE_X50Y186        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    20.239 r  u_alu/mul1/DataOut_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    20.239    u_alu/mul1/DataOut_reg[11]_i_68_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    20.374 r  u_alu/mul1/DataOut_reg[14]_i_63/O[0]
                         net (fo=2, routed)           0.578    20.952    u_RegData1/P072_out[7]
    SLICE_X55Y185        LUT4 (Prop_lut4_I1_O)        0.153    21.105 r  u_RegData1/DataOut[12]_i_90/O
                         net (fo=4, routed)           0.326    21.431    u_RegData1/DataOut[12]_i_90_n_0
    SLICE_X55Y184        LUT5 (Prop_lut5_I0_O)        0.053    21.484 r  u_RegData1/DataOut[12]_i_78/O
                         net (fo=1, routed)           0.464    21.948    u_alu/mul1/DataOut[31]_i_2031_1[5]
    SLICE_X53Y185        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    22.178 r  u_alu/mul1/DataOut_reg[12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.178    u_alu/mul1/DataOut_reg[12]_i_75_n_0
    SLICE_X53Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    22.317 r  u_alu/mul1/DataOut_reg[14]_i_45/O[0]
                         net (fo=2, routed)           0.649    22.966    u_RegData1/P069_out[5]
    SLICE_X56Y181        LUT4 (Prop_lut4_I1_O)        0.155    23.121 r  u_RegData1/DataOut[13]_i_40/O
                         net (fo=4, routed)           0.543    23.664    u_RegData1/DataOut[13]_i_40_n_0
    SLICE_X57Y186        LUT6 (Prop_lut6_I0_O)        0.053    23.717 r  u_RegData1/DataOut[13]_i_36/O
                         net (fo=1, routed)           0.000    23.717    u_alu/mul1/DataOut[13]_i_22[3]
    SLICE_X57Y186        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    23.857 r  u_alu/mul1/DataOut_reg[13]_i_26/O[3]
                         net (fo=2, routed)           0.599    24.455    u_RegData1/P067_out[5]
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.142    24.597 r  u_RegData1/DataOut[11]_i_107/O
                         net (fo=1, routed)           0.411    25.008    u_RegData1/DataOut[11]_i_107_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I1_O)        0.053    25.061 r  u_RegData1/DataOut[11]_i_79/O
                         net (fo=3, routed)           0.488    25.549    u_RegData1/p_1_in62_in[5]
    SLICE_X60Y183        LUT2 (Prop_lut2_I0_O)        0.053    25.602 r  u_RegData1/DataOut[11]_i_83__0/O
                         net (fo=1, routed)           0.000    25.602    u_alu/mul1/DataOut[11]_i_37_0[2]
    SLICE_X60Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    25.740 r  u_alu/mul1/DataOut_reg[11]_i_64/O[2]
                         net (fo=1, routed)           0.468    26.208    u_RegData1/P063_out[6]
    SLICE_X62Y182        LUT6 (Prop_lut6_I4_O)        0.152    26.360 r  u_RegData1/DataOut[16]_i_86/O
                         net (fo=4, routed)           0.514    26.875    u_RegData1/p_1_in59_in[3]
    SLICE_X59Y184        LUT2 (Prop_lut2_I0_O)        0.053    26.928 r  u_RegData1/DataOut[16]_i_109__0/O
                         net (fo=1, routed)           0.000    26.928    u_alu/mul1/DataOut[15]_i_42_1[1]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    27.061 r  u_alu/mul1/DataOut_reg[16]_i_87/O[1]
                         net (fo=4, routed)           0.809    27.870    u_RegData1/P060_out[5]
    SLICE_X67Y183        LUT5 (Prop_lut5_I2_O)        0.155    28.025 r  u_RegData1/DataOut[16]_i_92__0/O
                         net (fo=1, routed)           0.287    28.311    u_alu/mul1/DataOut[16]_i_63_0[0]
    SLICE_X66Y183        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    28.675 r  u_alu/mul1/DataOut_reg[16]_i_72/O[1]
                         net (fo=2, routed)           0.300    28.975    u_RegData1/P057_out[5]
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.155    29.130 r  u_RegData1/DataOut[14]_i_42/O
                         net (fo=4, routed)           0.922    30.052    u_RegData1/DataOut[14]_i_42_n_0
    SLICE_X70Y184        LUT5 (Prop_lut5_I0_O)        0.066    30.118 r  u_RegData1/DataOut[20]_i_55/O
                         net (fo=1, routed)           0.362    30.480    u_alu/mul1/p_1_in53_in[4]
    SLICE_X67Y185        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    30.826 r  u_alu/mul1/DataOut_reg[20]_i_49/O[1]
                         net (fo=1, routed)           0.592    31.418    u_RegData1/P054_out[5]
    SLICE_X68Y185        LUT6 (Prop_lut6_I4_O)        0.152    31.570 r  u_RegData1/DataOut[18]_i_59/O
                         net (fo=4, routed)           0.653    32.223    u_RegData1/p_1_in50_in[3]
    SLICE_X61Y191        LUT2 (Prop_lut2_I0_O)        0.053    32.276 r  u_RegData1/DataOut[21]_i_109__0/O
                         net (fo=1, routed)           0.000    32.276    u_alu/mul1/DataOut[16]_i_46[0]
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    32.423 r  u_alu/mul1/DataOut_reg[21]_i_72/O[0]
                         net (fo=4, routed)           0.530    32.952    u_RegData1/P052_out[4]
    SLICE_X67Y192        LUT5 (Prop_lut5_I0_O)        0.158    33.110 r  u_RegData1/DataOut[16]_i_38/O
                         net (fo=1, routed)           0.430    33.540    u_alu/mul1/DataOut[15]_i_27_0[3]
    SLICE_X66Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.351    33.891 r  u_alu/mul1/DataOut_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.891    u_alu/mul1/DataOut_reg[16]_i_22_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    34.026 r  u_alu/mul1/DataOut_reg[21]_i_36/O[0]
                         net (fo=4, routed)           0.554    34.580    u_RegData1/P048_out[4]
    SLICE_X60Y194        LUT5 (Prop_lut5_I2_O)        0.162    34.742 r  u_RegData1/DataOut[16]_i_54/O
                         net (fo=1, routed)           0.360    35.102    u_alu/mul1/DataOut[16]_i_12_0[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    35.455 r  u_alu/mul1/DataOut_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.455    u_alu/mul1/DataOut_reg[16]_i_26_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    35.590 r  u_alu/mul1/DataOut_reg[21]_i_39/O[0]
                         net (fo=2, routed)           0.427    36.017    u_RegData1/P045_out[4]
    SLICE_X58Y196        LUT6 (Prop_lut6_I4_O)        0.153    36.170 r  u_RegData1/DataOut[18]_i_57/O
                         net (fo=1, routed)           0.319    36.489    u_RegData1/DataOut[18]_i_57_n_0
    SLICE_X58Y196        LUT6 (Prop_lut6_I1_O)        0.053    36.542 r  u_RegData1/DataOut[18]_i_31/O
                         net (fo=3, routed)           0.390    36.932    u_RegData1/p_1_in41_in[3]
    SLICE_X60Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.985 r  u_RegData1/DataOut[18]_i_39/O
                         net (fo=1, routed)           0.000    36.985    u_alu/mul1/DataOut[17]_i_15[3]
    SLICE_X60Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    37.201 r  u_alu/mul1/DataOut_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.201    u_alu/mul1/DataOut_reg[18]_i_23_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    37.413 r  u_alu/mul1/DataOut_reg[21]_i_44/O[1]
                         net (fo=2, routed)           0.341    37.754    u_RegData1/P043_out[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I2_O)        0.155    37.909 r  u_RegData1/DataOut[24]_i_163/O
                         net (fo=1, routed)           0.307    38.215    u_RegData1/DataOut[24]_i_163_n_0
    SLICE_X58Y198        LUT6 (Prop_lut6_I1_O)        0.053    38.268 r  u_RegData1/DataOut[24]_i_100/O
                         net (fo=3, routed)           0.637    38.906    u_RegData1/p_1_in38_in[4]
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.053    38.959 r  u_RegData1/DataOut[24]_i_108__0/O
                         net (fo=1, routed)           0.000    38.959    u_alu/mul1/DataOut[22]_i_30[0]
    SLICE_X64Y203        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    39.102 r  u_alu/mul1/DataOut_reg[24]_i_70/O[0]
                         net (fo=2, routed)           0.860    39.961    u_RegData1/P040_out[4]
    SLICE_X54Y197        LUT5 (Prop_lut5_I0_O)        0.153    40.114 f  u_RegData1/DataOut[22]_i_30/O
                         net (fo=1, routed)           0.449    40.563    u_RegData1/DataOut[22]_i_30_n_0
    SLICE_X55Y197        LUT6 (Prop_lut6_I5_O)        0.053    40.616 r  u_RegData1/DataOut[22]_i_23/O
                         net (fo=7, routed)           0.728    41.344    u_RegData1/p_1_in35_in[3]
    SLICE_X61Y203        LUT2 (Prop_lut2_I0_O)        0.053    41.397 r  u_RegData1/DataOut[20]_i_38/O
                         net (fo=1, routed)           0.000    41.397    u_alu/mul1/DataOut[19]_i_13[3]
    SLICE_X61Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    41.630 r  u_alu/mul1/DataOut_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.630    u_alu/mul1/DataOut_reg[20]_i_21_n_0
    SLICE_X61Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    41.769 r  u_alu/mul1/DataOut_reg[24]_i_34/O[0]
                         net (fo=2, routed)           0.768    42.536    u_RegData1/P037_out[4]
    SLICE_X56Y198        LUT5 (Prop_lut5_I0_O)        0.155    42.691 f  u_RegData1/DataOut[23]_i_52/O
                         net (fo=1, routed)           0.319    43.010    u_RegData1/DataOut[23]_i_52_n_0
    SLICE_X56Y198        LUT6 (Prop_lut6_I4_O)        0.053    43.063 r  u_RegData1/DataOut[23]_i_33/O
                         net (fo=8, routed)           0.622    43.685    u_RegData1/p_1_in32_in[3]
    SLICE_X60Y203        LUT2 (Prop_lut2_I0_O)        0.053    43.738 r  u_RegData1/DataOut[23]_i_84__0/O
                         net (fo=1, routed)           0.000    43.738    u_alu/mul1/DataOut[20]_i_22[3]
    SLICE_X60Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    43.954 r  u_alu/mul1/DataOut_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000    43.954    u_alu/mul1/DataOut_reg[23]_i_69_n_0
    SLICE_X60Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.089 r  u_alu/mul1/DataOut_reg[24]_i_72/O[0]
                         net (fo=2, routed)           0.585    44.675    u_RegData1/P034_out[4]
    SLICE_X58Y201        LUT6 (Prop_lut6_I2_O)        0.153    44.828 r  u_RegData1/DataOut[21]_i_98/O
                         net (fo=1, routed)           0.319    45.147    u_RegData1/DataOut[21]_i_98_n_0
    SLICE_X58Y201        LUT6 (Prop_lut6_I1_O)        0.053    45.200 r  u_RegData1/DataOut[21]_i_45/O
                         net (fo=3, routed)           0.479    45.679    u_RegData1/p_1_in29_in[3]
    SLICE_X59Y204        LUT2 (Prop_lut2_I0_O)        0.053    45.732 r  u_RegData1/DataOut[21]_i_49/O
                         net (fo=1, routed)           0.000    45.732    u_alu/mul1/DataOut[21]_i_15_0[3]
    SLICE_X59Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    45.965 r  u_alu/mul1/DataOut_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.965    u_alu/mul1/DataOut_reg[21]_i_30_n_0
    SLICE_X59Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    46.178 r  u_alu/mul1/DataOut_reg[27]_i_62/O[1]
                         net (fo=2, routed)           0.763    46.941    u_RegData1/P030_out[5]
    SLICE_X52Y200        LUT5 (Prop_lut5_I2_O)        0.152    47.093 f  u_RegData1/DataOut[26]_i_29/O
                         net (fo=2, routed)           0.469    47.562    u_RegData1/DataOut[26]_i_29_n_0
    SLICE_X52Y200        LUT6 (Prop_lut6_I4_O)        0.053    47.615 r  u_RegData1/DataOut[24]_i_73/O
                         net (fo=5, routed)           0.659    48.274    u_RegData1/p_1_in26_in[4]
    SLICE_X56Y207        LUT2 (Prop_lut2_I0_O)        0.053    48.327 r  u_RegData1/DataOut[29]_i_106__0/O
                         net (fo=1, routed)           0.000    48.327    u_alu/mul1/DataOut[26]_i_27[0]
    SLICE_X56Y207        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    48.598 r  u_alu/mul1/DataOut_reg[29]_i_60/O[1]
                         net (fo=2, routed)           0.792    49.390    u_RegData1/P028_out[5]
    SLICE_X54Y203        LUT6 (Prop_lut6_I0_O)        0.155    49.545 r  u_RegData1/DataOut[27]_i_56__0/O
                         net (fo=3, routed)           0.420    49.965    u_RegData1/DataOut_reg[21]_8[0]
    SLICE_X55Y206        LUT2 (Prop_lut2_I0_O)        0.053    50.018 r  u_RegData1/DataOut[27]_i_60__0/O
                         net (fo=1, routed)           0.000    50.018    u_alu/mul1/DataOut[26]_i_55_1[0]
    SLICE_X55Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    50.165 r  u_alu/mul1/DataOut_reg[27]_i_43/O[0]
                         net (fo=3, routed)           0.737    50.902    u_RegData1/P024_out[4]
    SLICE_X51Y201        LUT4 (Prop_lut4_I1_O)        0.155    51.057 r  u_RegData1/DataOut[26]_i_55/O
                         net (fo=1, routed)           0.405    51.462    u_RegData1/DataOut[26]_i_55_n_0
    SLICE_X51Y201        LUT5 (Prop_lut5_I4_O)        0.053    51.515 r  u_RegData1/DataOut[26]_i_47/O
                         net (fo=6, routed)           0.666    52.181    u_RegData1/p_1_in20_in[3]
    SLICE_X52Y206        LUT2 (Prop_lut2_I0_O)        0.053    52.234 r  u_RegData1/DataOut[25]_i_42/O
                         net (fo=1, routed)           0.000    52.234    u_alu/mul1/DataOut[24]_i_12[3]
    SLICE_X52Y206        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    52.450 r  u_alu/mul1/DataOut_reg[25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.450    u_alu/mul1/DataOut_reg[25]_i_26_n_0
    SLICE_X52Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    52.585 r  u_alu/mul1/DataOut_reg[29]_i_40/O[0]
                         net (fo=2, routed)           0.580    53.165    u_RegData1/P022_out[4]
    SLICE_X50Y201        LUT6 (Prop_lut6_I2_O)        0.153    53.318 r  u_RegData1/DataOut[25]_i_74/O
                         net (fo=1, routed)           0.319    53.637    u_RegData1/DataOut[25]_i_74_n_0
    SLICE_X50Y201        LUT6 (Prop_lut6_I1_O)        0.053    53.690 r  u_RegData1/DataOut[25]_i_54/O
                         net (fo=3, routed)           0.634    54.324    u_RegData1/p_1_in17_in[3]
    SLICE_X50Y206        LUT2 (Prop_lut2_I0_O)        0.053    54.377 r  u_RegData1/DataOut[25]_i_58__0/O
                         net (fo=1, routed)           0.000    54.377    u_alu/mul1/DataOut[25]_i_18_0[3]
    SLICE_X50Y206        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138    54.515 r  u_alu/mul1/DataOut_reg[25]_i_31/O[3]
                         net (fo=2, routed)           0.594    55.109    u_RegData1/P018_out[3]
    SLICE_X49Y200        LUT6 (Prop_lut6_I4_O)        0.142    55.251 r  u_RegData1/DataOut[29]_i_93/O
                         net (fo=7, routed)           0.852    56.103    u_RegData1/p_1_in14_in[2]
    SLICE_X45Y203        LUT2 (Prop_lut2_I0_O)        0.053    56.156 r  u_RegData1/DataOut[26]_i_39/O
                         net (fo=1, routed)           0.000    56.156    u_alu/mul1/DataOut[26]_i_10[2]
    SLICE_X45Y203        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140    56.296 r  u_alu/mul1/DataOut_reg[26]_i_24/O[2]
                         net (fo=2, routed)           0.381    56.677    u_RegData1/P016_out[2]
    SLICE_X45Y202        LUT6 (Prop_lut6_I2_O)        0.152    56.829 r  u_RegData1/DataOut[29]_i_51/O
                         net (fo=3, routed)           0.523    57.353    u_RegData1/p_1_in11_in[1]
    SLICE_X42Y206        LUT2 (Prop_lut2_I0_O)        0.053    57.406 r  u_RegData1/DataOut[29]_i_47/O
                         net (fo=1, routed)           0.000    57.406    u_alu/mul1/DataOut[27]_i_13[1]
    SLICE_X42Y206        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.134    57.540 r  u_alu/mul1/DataOut_reg[29]_i_31/O[1]
                         net (fo=2, routed)           0.451    57.990    u_RegData1/P013_out[1]
    SLICE_X42Y204        LUT4 (Prop_lut4_I3_O)        0.155    58.145 r  u_RegData1/DataOut[28]_i_61/O
                         net (fo=3, routed)           0.580    58.725    u_RegData1/DataOut[28]_i_61_n_0
    SLICE_X37Y209        LUT6 (Prop_lut6_I1_O)        0.053    58.778 r  u_RegData1/DataOut[28]_i_48/O
                         net (fo=1, routed)           0.000    58.778    u_alu/mul1/DataOut[28]_i_11_0[0]
    SLICE_X37Y209        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    58.925 r  u_alu/mul1/DataOut_reg[28]_i_21/O[0]
                         net (fo=1, routed)           0.560    59.485    u_RegData1/P09_out[0]
    SLICE_X41Y205        LUT6 (Prop_lut6_I2_O)        0.155    59.640 r  u_RegData1/DataOut[28]_i_11/O
                         net (fo=1, routed)           0.958    60.598    u_cu/DataOut_reg[28]_0
    SLICE_X49Y198        LUT6 (Prop_lut6_I1_O)        0.053    60.651 f  u_cu/DataOut[28]_i_5__0/O
                         net (fo=1, routed)           0.869    61.520    u_cu/DataOut[28]_i_5__0_n_0
    SLICE_X55Y181        LUT6 (Prop_lut6_I5_O)        0.053    61.573 r  u_cu/DataOut[28]_i_1/O
                         net (fo=2, routed)           0.369    61.942    u_AluResult/DataOut_reg[31]_39[28]
    SLICE_X55Y184        FDRE                                         r  u_AluResult/DataOut_reg[28]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.420    73.870    u_AluResult/clk_IBUF_BUFG
    SLICE_X55Y184        FDRE                                         r  u_AluResult/DataOut_reg[28]_lopt_replica/C
                         clock pessimism              0.301    74.171    
                         clock uncertainty           -0.035    74.136    
    SLICE_X55Y184        FDRE (Setup_fdre_C_D)       -0.034    74.102    u_AluResult/DataOut_reg[28]_lopt_replica
  -------------------------------------------------------------------
                         required time                         74.102    
                         arrival time                         -61.942    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        55.403ns  (logic 14.438ns (26.060%)  route 40.965ns (73.940%))
  Logic Levels:           103  (CARRY4=40 LUT2=16 LUT3=2 LUT4=7 LUT5=13 LUT6=25)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 73.867 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.783 r  u_alu/mul1/DataOut_reg[11]_i_120/O[0]
                         net (fo=2, routed)           0.661    14.444    u_alu/mul1/P081_out[8]
    SLICE_X46Y180        LUT5 (Prop_lut5_I4_O)        0.153    14.597 r  u_alu/mul1/DataOut[6]_i_108/O
                         net (fo=1, routed)           0.428    15.025    u_alu/mul1/DataOut[6]_i_108_n_0
    SLICE_X46Y180        LUT6 (Prop_lut6_I1_O)        0.053    15.078 r  u_alu/mul1/DataOut[6]_i_78/O
                         net (fo=3, routed)           0.742    15.819    u_alu/mul1/p_1_in77_in[7]
    SLICE_X45Y185        LUT2 (Prop_lut2_I0_O)        0.053    15.872 r  u_alu/mul1/DataOut[6]_i_82__0/O
                         net (fo=1, routed)           0.000    15.872    u_alu/mul1/DataOut[6]_i_82__0_n_0
    SLICE_X45Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    16.105 r  u_alu/mul1/DataOut_reg[6]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_alu/mul1/DataOut_reg[6]_i_58_n_0
    SLICE_X45Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.244 r  u_alu/mul1/DataOut_reg[11]_i_143/O[0]
                         net (fo=1, routed)           0.927    17.171    u_alu/mul1/P078_out[8]
    SLICE_X48Y181        LUT6 (Prop_lut6_I4_O)        0.155    17.326 r  u_alu/mul1/DataOut[11]_i_116/O
                         net (fo=13, routed)          0.764    18.090    u_cu/DataOut_reg[10]_i_38_0
    SLICE_X51Y187        LUT2 (Prop_lut2_I1_O)        0.053    18.143 r  u_cu/DataOut[10]_i_45/O
                         net (fo=1, routed)           0.000    18.143    u_alu/mul1/DataOut[10]_i_24_0[1]
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    18.376 r  u_alu/mul1/DataOut_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.376    u_alu/mul1/DataOut_reg[10]_i_38_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    18.515 r  u_alu/mul1/DataOut_reg[11]_i_113/O[0]
                         net (fo=5, routed)           0.669    19.185    u_RegData1/P075_out[6]
    SLICE_X50Y182        LUT6 (Prop_lut6_I1_O)        0.155    19.340 r  u_RegData1/DataOut[11]_i_88__0/O
                         net (fo=1, routed)           0.665    20.005    u_alu/mul1/DataOut[11]_i_49_0[2]
    SLICE_X50Y186        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    20.239 r  u_alu/mul1/DataOut_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    20.239    u_alu/mul1/DataOut_reg[11]_i_68_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    20.374 r  u_alu/mul1/DataOut_reg[14]_i_63/O[0]
                         net (fo=2, routed)           0.578    20.952    u_RegData1/P072_out[7]
    SLICE_X55Y185        LUT4 (Prop_lut4_I1_O)        0.153    21.105 r  u_RegData1/DataOut[12]_i_90/O
                         net (fo=4, routed)           0.326    21.431    u_RegData1/DataOut[12]_i_90_n_0
    SLICE_X55Y184        LUT5 (Prop_lut5_I0_O)        0.053    21.484 r  u_RegData1/DataOut[12]_i_78/O
                         net (fo=1, routed)           0.464    21.948    u_alu/mul1/DataOut[31]_i_2031_1[5]
    SLICE_X53Y185        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    22.178 r  u_alu/mul1/DataOut_reg[12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.178    u_alu/mul1/DataOut_reg[12]_i_75_n_0
    SLICE_X53Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    22.317 r  u_alu/mul1/DataOut_reg[14]_i_45/O[0]
                         net (fo=2, routed)           0.649    22.966    u_RegData1/P069_out[5]
    SLICE_X56Y181        LUT4 (Prop_lut4_I1_O)        0.155    23.121 r  u_RegData1/DataOut[13]_i_40/O
                         net (fo=4, routed)           0.543    23.664    u_RegData1/DataOut[13]_i_40_n_0
    SLICE_X57Y186        LUT6 (Prop_lut6_I0_O)        0.053    23.717 r  u_RegData1/DataOut[13]_i_36/O
                         net (fo=1, routed)           0.000    23.717    u_alu/mul1/DataOut[13]_i_22[3]
    SLICE_X57Y186        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    23.857 r  u_alu/mul1/DataOut_reg[13]_i_26/O[3]
                         net (fo=2, routed)           0.599    24.455    u_RegData1/P067_out[5]
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.142    24.597 r  u_RegData1/DataOut[11]_i_107/O
                         net (fo=1, routed)           0.411    25.008    u_RegData1/DataOut[11]_i_107_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I1_O)        0.053    25.061 r  u_RegData1/DataOut[11]_i_79/O
                         net (fo=3, routed)           0.488    25.549    u_RegData1/p_1_in62_in[5]
    SLICE_X60Y183        LUT2 (Prop_lut2_I0_O)        0.053    25.602 r  u_RegData1/DataOut[11]_i_83__0/O
                         net (fo=1, routed)           0.000    25.602    u_alu/mul1/DataOut[11]_i_37_0[2]
    SLICE_X60Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    25.740 r  u_alu/mul1/DataOut_reg[11]_i_64/O[2]
                         net (fo=1, routed)           0.468    26.208    u_RegData1/P063_out[6]
    SLICE_X62Y182        LUT6 (Prop_lut6_I4_O)        0.152    26.360 r  u_RegData1/DataOut[16]_i_86/O
                         net (fo=4, routed)           0.514    26.875    u_RegData1/p_1_in59_in[3]
    SLICE_X59Y184        LUT2 (Prop_lut2_I0_O)        0.053    26.928 r  u_RegData1/DataOut[16]_i_109__0/O
                         net (fo=1, routed)           0.000    26.928    u_alu/mul1/DataOut[15]_i_42_1[1]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    27.061 r  u_alu/mul1/DataOut_reg[16]_i_87/O[1]
                         net (fo=4, routed)           0.809    27.870    u_RegData1/P060_out[5]
    SLICE_X67Y183        LUT5 (Prop_lut5_I2_O)        0.155    28.025 r  u_RegData1/DataOut[16]_i_92__0/O
                         net (fo=1, routed)           0.287    28.311    u_alu/mul1/DataOut[16]_i_63_0[0]
    SLICE_X66Y183        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    28.675 r  u_alu/mul1/DataOut_reg[16]_i_72/O[1]
                         net (fo=2, routed)           0.300    28.975    u_RegData1/P057_out[5]
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.155    29.130 r  u_RegData1/DataOut[14]_i_42/O
                         net (fo=4, routed)           0.922    30.052    u_RegData1/DataOut[14]_i_42_n_0
    SLICE_X70Y184        LUT5 (Prop_lut5_I0_O)        0.066    30.118 r  u_RegData1/DataOut[20]_i_55/O
                         net (fo=1, routed)           0.362    30.480    u_alu/mul1/p_1_in53_in[4]
    SLICE_X67Y185        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    30.826 r  u_alu/mul1/DataOut_reg[20]_i_49/O[1]
                         net (fo=1, routed)           0.592    31.418    u_RegData1/P054_out[5]
    SLICE_X68Y185        LUT6 (Prop_lut6_I4_O)        0.152    31.570 r  u_RegData1/DataOut[18]_i_59/O
                         net (fo=4, routed)           0.653    32.223    u_RegData1/p_1_in50_in[3]
    SLICE_X61Y191        LUT2 (Prop_lut2_I0_O)        0.053    32.276 r  u_RegData1/DataOut[21]_i_109__0/O
                         net (fo=1, routed)           0.000    32.276    u_alu/mul1/DataOut[16]_i_46[0]
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    32.423 r  u_alu/mul1/DataOut_reg[21]_i_72/O[0]
                         net (fo=4, routed)           0.530    32.952    u_RegData1/P052_out[4]
    SLICE_X67Y192        LUT5 (Prop_lut5_I0_O)        0.158    33.110 r  u_RegData1/DataOut[16]_i_38/O
                         net (fo=1, routed)           0.430    33.540    u_alu/mul1/DataOut[15]_i_27_0[3]
    SLICE_X66Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.351    33.891 r  u_alu/mul1/DataOut_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.891    u_alu/mul1/DataOut_reg[16]_i_22_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    34.026 r  u_alu/mul1/DataOut_reg[21]_i_36/O[0]
                         net (fo=4, routed)           0.554    34.580    u_RegData1/P048_out[4]
    SLICE_X60Y194        LUT5 (Prop_lut5_I2_O)        0.162    34.742 r  u_RegData1/DataOut[16]_i_54/O
                         net (fo=1, routed)           0.360    35.102    u_alu/mul1/DataOut[16]_i_12_0[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    35.455 r  u_alu/mul1/DataOut_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.455    u_alu/mul1/DataOut_reg[16]_i_26_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    35.590 r  u_alu/mul1/DataOut_reg[21]_i_39/O[0]
                         net (fo=2, routed)           0.427    36.017    u_RegData1/P045_out[4]
    SLICE_X58Y196        LUT6 (Prop_lut6_I4_O)        0.153    36.170 r  u_RegData1/DataOut[18]_i_57/O
                         net (fo=1, routed)           0.319    36.489    u_RegData1/DataOut[18]_i_57_n_0
    SLICE_X58Y196        LUT6 (Prop_lut6_I1_O)        0.053    36.542 r  u_RegData1/DataOut[18]_i_31/O
                         net (fo=3, routed)           0.390    36.932    u_RegData1/p_1_in41_in[3]
    SLICE_X60Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.985 r  u_RegData1/DataOut[18]_i_39/O
                         net (fo=1, routed)           0.000    36.985    u_alu/mul1/DataOut[17]_i_15[3]
    SLICE_X60Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    37.201 r  u_alu/mul1/DataOut_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.201    u_alu/mul1/DataOut_reg[18]_i_23_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    37.413 r  u_alu/mul1/DataOut_reg[21]_i_44/O[1]
                         net (fo=2, routed)           0.341    37.754    u_RegData1/P043_out[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I2_O)        0.155    37.909 r  u_RegData1/DataOut[24]_i_163/O
                         net (fo=1, routed)           0.307    38.215    u_RegData1/DataOut[24]_i_163_n_0
    SLICE_X58Y198        LUT6 (Prop_lut6_I1_O)        0.053    38.268 r  u_RegData1/DataOut[24]_i_100/O
                         net (fo=3, routed)           0.637    38.906    u_RegData1/p_1_in38_in[4]
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.053    38.959 r  u_RegData1/DataOut[24]_i_108__0/O
                         net (fo=1, routed)           0.000    38.959    u_alu/mul1/DataOut[22]_i_30[0]
    SLICE_X64Y203        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    39.102 r  u_alu/mul1/DataOut_reg[24]_i_70/O[0]
                         net (fo=2, routed)           0.860    39.961    u_RegData1/P040_out[4]
    SLICE_X54Y197        LUT5 (Prop_lut5_I0_O)        0.153    40.114 f  u_RegData1/DataOut[22]_i_30/O
                         net (fo=1, routed)           0.449    40.563    u_RegData1/DataOut[22]_i_30_n_0
    SLICE_X55Y197        LUT6 (Prop_lut6_I5_O)        0.053    40.616 r  u_RegData1/DataOut[22]_i_23/O
                         net (fo=7, routed)           0.728    41.344    u_RegData1/p_1_in35_in[3]
    SLICE_X61Y203        LUT2 (Prop_lut2_I0_O)        0.053    41.397 r  u_RegData1/DataOut[20]_i_38/O
                         net (fo=1, routed)           0.000    41.397    u_alu/mul1/DataOut[19]_i_13[3]
    SLICE_X61Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    41.630 r  u_alu/mul1/DataOut_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.630    u_alu/mul1/DataOut_reg[20]_i_21_n_0
    SLICE_X61Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    41.769 r  u_alu/mul1/DataOut_reg[24]_i_34/O[0]
                         net (fo=2, routed)           0.768    42.536    u_RegData1/P037_out[4]
    SLICE_X56Y198        LUT5 (Prop_lut5_I0_O)        0.155    42.691 f  u_RegData1/DataOut[23]_i_52/O
                         net (fo=1, routed)           0.319    43.010    u_RegData1/DataOut[23]_i_52_n_0
    SLICE_X56Y198        LUT6 (Prop_lut6_I4_O)        0.053    43.063 r  u_RegData1/DataOut[23]_i_33/O
                         net (fo=8, routed)           0.622    43.685    u_RegData1/p_1_in32_in[3]
    SLICE_X60Y203        LUT2 (Prop_lut2_I0_O)        0.053    43.738 r  u_RegData1/DataOut[23]_i_84__0/O
                         net (fo=1, routed)           0.000    43.738    u_alu/mul1/DataOut[20]_i_22[3]
    SLICE_X60Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    43.954 r  u_alu/mul1/DataOut_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000    43.954    u_alu/mul1/DataOut_reg[23]_i_69_n_0
    SLICE_X60Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.089 r  u_alu/mul1/DataOut_reg[24]_i_72/O[0]
                         net (fo=2, routed)           0.585    44.675    u_RegData1/P034_out[4]
    SLICE_X58Y201        LUT6 (Prop_lut6_I2_O)        0.153    44.828 r  u_RegData1/DataOut[21]_i_98/O
                         net (fo=1, routed)           0.319    45.147    u_RegData1/DataOut[21]_i_98_n_0
    SLICE_X58Y201        LUT6 (Prop_lut6_I1_O)        0.053    45.200 r  u_RegData1/DataOut[21]_i_45/O
                         net (fo=3, routed)           0.479    45.679    u_RegData1/p_1_in29_in[3]
    SLICE_X59Y204        LUT2 (Prop_lut2_I0_O)        0.053    45.732 r  u_RegData1/DataOut[21]_i_49/O
                         net (fo=1, routed)           0.000    45.732    u_alu/mul1/DataOut[21]_i_15_0[3]
    SLICE_X59Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    45.965 r  u_alu/mul1/DataOut_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.965    u_alu/mul1/DataOut_reg[21]_i_30_n_0
    SLICE_X59Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    46.178 r  u_alu/mul1/DataOut_reg[27]_i_62/O[1]
                         net (fo=2, routed)           0.763    46.941    u_RegData1/P030_out[5]
    SLICE_X52Y200        LUT5 (Prop_lut5_I2_O)        0.152    47.093 f  u_RegData1/DataOut[26]_i_29/O
                         net (fo=2, routed)           0.469    47.562    u_RegData1/DataOut[26]_i_29_n_0
    SLICE_X52Y200        LUT6 (Prop_lut6_I4_O)        0.053    47.615 r  u_RegData1/DataOut[24]_i_73/O
                         net (fo=5, routed)           0.659    48.274    u_RegData1/p_1_in26_in[4]
    SLICE_X56Y207        LUT2 (Prop_lut2_I0_O)        0.053    48.327 r  u_RegData1/DataOut[29]_i_106__0/O
                         net (fo=1, routed)           0.000    48.327    u_alu/mul1/DataOut[26]_i_27[0]
    SLICE_X56Y207        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    48.598 r  u_alu/mul1/DataOut_reg[29]_i_60/O[1]
                         net (fo=2, routed)           0.792    49.390    u_RegData1/P028_out[5]
    SLICE_X54Y203        LUT6 (Prop_lut6_I0_O)        0.155    49.545 r  u_RegData1/DataOut[27]_i_56__0/O
                         net (fo=3, routed)           0.420    49.965    u_RegData1/DataOut_reg[21]_8[0]
    SLICE_X55Y206        LUT2 (Prop_lut2_I0_O)        0.053    50.018 r  u_RegData1/DataOut[27]_i_60__0/O
                         net (fo=1, routed)           0.000    50.018    u_alu/mul1/DataOut[26]_i_55_1[0]
    SLICE_X55Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    50.165 r  u_alu/mul1/DataOut_reg[27]_i_43/O[0]
                         net (fo=3, routed)           0.737    50.902    u_RegData1/P024_out[4]
    SLICE_X51Y201        LUT4 (Prop_lut4_I1_O)        0.155    51.057 r  u_RegData1/DataOut[26]_i_55/O
                         net (fo=1, routed)           0.405    51.462    u_RegData1/DataOut[26]_i_55_n_0
    SLICE_X51Y201        LUT5 (Prop_lut5_I4_O)        0.053    51.515 r  u_RegData1/DataOut[26]_i_47/O
                         net (fo=6, routed)           0.666    52.181    u_RegData1/p_1_in20_in[3]
    SLICE_X52Y206        LUT2 (Prop_lut2_I0_O)        0.053    52.234 r  u_RegData1/DataOut[25]_i_42/O
                         net (fo=1, routed)           0.000    52.234    u_alu/mul1/DataOut[24]_i_12[3]
    SLICE_X52Y206        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138    52.372 r  u_alu/mul1/DataOut_reg[25]_i_26/O[3]
                         net (fo=3, routed)           0.584    52.956    u_RegData1/P022_out[3]
    SLICE_X50Y204        LUT6 (Prop_lut6_I2_O)        0.142    53.098 r  u_RegData1/DataOut[25]_i_55/O
                         net (fo=3, routed)           0.489    53.587    u_cu/p_1_in17_in[1]
    SLICE_X50Y206        LUT2 (Prop_lut2_I1_O)        0.053    53.640 r  u_cu/DataOut[25]_i_59__0/O
                         net (fo=1, routed)           0.000    53.640    u_alu/mul1/DataOut[25]_i_18_0[2]
    SLICE_X50Y206        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    53.778 r  u_alu/mul1/DataOut_reg[25]_i_31/O[2]
                         net (fo=1, routed)           0.526    54.304    u_RegData1/P018_out[2]
    SLICE_X50Y203        LUT4 (Prop_lut4_I1_O)        0.152    54.456 r  u_RegData1/DataOut[27]_i_34/O
                         net (fo=3, routed)           0.756    55.211    u_RegData1/DataOut[27]_i_34_n_0
    SLICE_X45Y203        LUT6 (Prop_lut6_I0_O)        0.053    55.264 r  u_RegData1/DataOut[26]_i_40/O
                         net (fo=1, routed)           0.000    55.264    u_alu/mul1/DataOut[26]_i_10[1]
    SLICE_X45Y203        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    55.397 r  u_alu/mul1/DataOut_reg[26]_i_24/O[1]
                         net (fo=2, routed)           0.458    55.855    u_RegData1/P016_out[1]
    SLICE_X44Y203        LUT6 (Prop_lut6_I2_O)        0.152    56.007 r  u_RegData1/DataOut[29]_i_52/O
                         net (fo=3, routed)           0.575    56.582    u_RegData1/p_1_in11_in[0]
    SLICE_X42Y206        LUT2 (Prop_lut2_I0_O)        0.053    56.635 r  u_RegData1/DataOut[29]_i_48/O
                         net (fo=1, routed)           0.000    56.635    u_alu/mul1/DataOut[27]_i_13[0]
    SLICE_X42Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    56.778 r  u_alu/mul1/DataOut_reg[29]_i_31/O[0]
                         net (fo=1, routed)           0.447    57.225    u_RegData1/P013_out[0]
    SLICE_X44Y205        LUT6 (Prop_lut6_I0_O)        0.153    57.378 r  u_RegData1/DataOut[27]_i_13/O
                         net (fo=1, routed)           0.857    58.235    u_cu/DataOut_reg[27]
    SLICE_X48Y200        LUT6 (Prop_lut6_I3_O)        0.053    58.288 r  u_cu/DataOut[27]_i_4__0/O
                         net (fo=1, routed)           0.927    59.214    u_cu/DataOut[27]_i_4__0_n_0
    SLICE_X53Y180        LUT6 (Prop_lut6_I3_O)        0.053    59.267 r  u_cu/DataOut[27]_i_1/O
                         net (fo=2, routed)           0.408    59.675    u_AluResult/DataOut_reg[31]_39[27]
    SLICE_X49Y176        FDRE                                         r  u_AluResult/DataOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.417    73.867    u_AluResult/clk_IBUF_BUFG
    SLICE_X49Y176        FDRE                                         r  u_AluResult/DataOut_reg[27]/C
                         clock pessimism              0.301    74.168    
                         clock uncertainty           -0.035    74.133    
    SLICE_X49Y176        FDRE (Setup_fdre_C_D)       -0.034    74.099    u_AluResult/DataOut_reg[27]
  -------------------------------------------------------------------
                         required time                         74.099    
                         arrival time                         -59.675    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_AluResult/DataOut_reg[27]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (clk rise@70.000ns - clk rise@0.000ns)
  Data Path Delay:        55.253ns  (logic 14.438ns (26.131%)  route 40.815ns (73.869%))
  Logic Levels:           103  (CARRY4=40 LUT2=16 LUT3=2 LUT4=7 LUT5=13 LUT6=25)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 73.869 - 70.000 ) 
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 f  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 f  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 r  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         0.485     6.557    u_IR/ALUSrcAExp_OBUF
    SLICE_X42Y173        LUT3 (Prop_lut3_I1_O)        0.053     6.610 r  u_IR/DataOut[30]_i_10/O
                         net (fo=88, routed)          0.640     7.250    u_cu/DataOut_reg[23]_0
    SLICE_X40Y174        LUT3 (Prop_lut3_I1_O)        0.053     7.303 r  u_cu/DataOut[1]_i_34/O
                         net (fo=1, routed)           0.000     7.303    u_alu/mul1/DataOut[1]_i_5__0_1[0]
    SLICE_X40Y174        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     7.654 r  u_alu/mul1/DataOut_reg[1]_i_15/O[3]
                         net (fo=4, routed)           0.608     8.262    u_alu/mul1/P090_out[3]
    SLICE_X39Y178        LUT5 (Prop_lut5_I4_O)        0.142     8.404 r  u_alu/mul1/DataOut[3]_i_47/O
                         net (fo=1, routed)           0.484     8.888    u_alu/mul1/p_1_in86_in[2]
    SLICE_X42Y178        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.132 r  u_alu/mul1/DataOut_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.132    u_alu/mul1/DataOut_reg[3]_i_28_n_0
    SLICE_X42Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.267 r  u_alu/mul1/DataOut_reg[6]_i_39/O[0]
                         net (fo=1, routed)           0.541     9.808    u_alu/mul1/P087_out[4]
    SLICE_X39Y180        LUT5 (Prop_lut5_I3_O)        0.153     9.961 r  u_alu/mul1/DataOut[6]_i_22/O
                         net (fo=10, routed)          0.718    10.678    u_alu/mul1/p_1_in83_in[3]
    SLICE_X43Y181        LUT2 (Prop_lut2_I0_O)        0.053    10.731 r  u_alu/mul1/DataOut[3]_i_39/O
                         net (fo=1, routed)           0.000    10.731    u_alu/mul1/DataOut[3]_i_39_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.964 r  u_alu/mul1/DataOut_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.964    u_alu/mul1/DataOut_reg[3]_i_19_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.177 r  u_alu/mul1/DataOut_reg[8]_i_63/O[1]
                         net (fo=2, routed)           0.617    11.794    u_alu/mul1/P085_out[5]
    SLICE_X38Y183        LUT4 (Prop_lut4_I3_O)        0.152    11.946 r  u_alu/mul1/DataOut[8]_i_114/O
                         net (fo=4, routed)           0.467    12.413    u_alu/mul1/DataOut[8]_i_114_n_0
    SLICE_X38Y183        LUT6 (Prop_lut6_I0_O)        0.053    12.466 r  u_alu/mul1/DataOut[8]_i_95/O
                         net (fo=1, routed)           0.842    13.308    u_alu/mul1/p_1_in80_in[4]
    SLICE_X46Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    13.648 r  u_alu/mul1/DataOut_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.648    u_alu/mul1/DataOut_reg[8]_i_65_n_0
    SLICE_X46Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.783 r  u_alu/mul1/DataOut_reg[11]_i_120/O[0]
                         net (fo=2, routed)           0.661    14.444    u_alu/mul1/P081_out[8]
    SLICE_X46Y180        LUT5 (Prop_lut5_I4_O)        0.153    14.597 r  u_alu/mul1/DataOut[6]_i_108/O
                         net (fo=1, routed)           0.428    15.025    u_alu/mul1/DataOut[6]_i_108_n_0
    SLICE_X46Y180        LUT6 (Prop_lut6_I1_O)        0.053    15.078 r  u_alu/mul1/DataOut[6]_i_78/O
                         net (fo=3, routed)           0.742    15.819    u_alu/mul1/p_1_in77_in[7]
    SLICE_X45Y185        LUT2 (Prop_lut2_I0_O)        0.053    15.872 r  u_alu/mul1/DataOut[6]_i_82__0/O
                         net (fo=1, routed)           0.000    15.872    u_alu/mul1/DataOut[6]_i_82__0_n_0
    SLICE_X45Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    16.105 r  u_alu/mul1/DataOut_reg[6]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_alu/mul1/DataOut_reg[6]_i_58_n_0
    SLICE_X45Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    16.244 r  u_alu/mul1/DataOut_reg[11]_i_143/O[0]
                         net (fo=1, routed)           0.927    17.171    u_alu/mul1/P078_out[8]
    SLICE_X48Y181        LUT6 (Prop_lut6_I4_O)        0.155    17.326 r  u_alu/mul1/DataOut[11]_i_116/O
                         net (fo=13, routed)          0.764    18.090    u_cu/DataOut_reg[10]_i_38_0
    SLICE_X51Y187        LUT2 (Prop_lut2_I1_O)        0.053    18.143 r  u_cu/DataOut[10]_i_45/O
                         net (fo=1, routed)           0.000    18.143    u_alu/mul1/DataOut[10]_i_24_0[1]
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    18.376 r  u_alu/mul1/DataOut_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.376    u_alu/mul1/DataOut_reg[10]_i_38_n_0
    SLICE_X51Y188        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    18.515 r  u_alu/mul1/DataOut_reg[11]_i_113/O[0]
                         net (fo=5, routed)           0.669    19.185    u_RegData1/P075_out[6]
    SLICE_X50Y182        LUT6 (Prop_lut6_I1_O)        0.155    19.340 r  u_RegData1/DataOut[11]_i_88__0/O
                         net (fo=1, routed)           0.665    20.005    u_alu/mul1/DataOut[11]_i_49_0[2]
    SLICE_X50Y186        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    20.239 r  u_alu/mul1/DataOut_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    20.239    u_alu/mul1/DataOut_reg[11]_i_68_n_0
    SLICE_X50Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    20.374 r  u_alu/mul1/DataOut_reg[14]_i_63/O[0]
                         net (fo=2, routed)           0.578    20.952    u_RegData1/P072_out[7]
    SLICE_X55Y185        LUT4 (Prop_lut4_I1_O)        0.153    21.105 r  u_RegData1/DataOut[12]_i_90/O
                         net (fo=4, routed)           0.326    21.431    u_RegData1/DataOut[12]_i_90_n_0
    SLICE_X55Y184        LUT5 (Prop_lut5_I0_O)        0.053    21.484 r  u_RegData1/DataOut[12]_i_78/O
                         net (fo=1, routed)           0.464    21.948    u_alu/mul1/DataOut[31]_i_2031_1[5]
    SLICE_X53Y185        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    22.178 r  u_alu/mul1/DataOut_reg[12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.178    u_alu/mul1/DataOut_reg[12]_i_75_n_0
    SLICE_X53Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    22.317 r  u_alu/mul1/DataOut_reg[14]_i_45/O[0]
                         net (fo=2, routed)           0.649    22.966    u_RegData1/P069_out[5]
    SLICE_X56Y181        LUT4 (Prop_lut4_I1_O)        0.155    23.121 r  u_RegData1/DataOut[13]_i_40/O
                         net (fo=4, routed)           0.543    23.664    u_RegData1/DataOut[13]_i_40_n_0
    SLICE_X57Y186        LUT6 (Prop_lut6_I0_O)        0.053    23.717 r  u_RegData1/DataOut[13]_i_36/O
                         net (fo=1, routed)           0.000    23.717    u_alu/mul1/DataOut[13]_i_22[3]
    SLICE_X57Y186        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140    23.857 r  u_alu/mul1/DataOut_reg[13]_i_26/O[3]
                         net (fo=2, routed)           0.599    24.455    u_RegData1/P067_out[5]
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.142    24.597 r  u_RegData1/DataOut[11]_i_107/O
                         net (fo=1, routed)           0.411    25.008    u_RegData1/DataOut[11]_i_107_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I1_O)        0.053    25.061 r  u_RegData1/DataOut[11]_i_79/O
                         net (fo=3, routed)           0.488    25.549    u_RegData1/p_1_in62_in[5]
    SLICE_X60Y183        LUT2 (Prop_lut2_I0_O)        0.053    25.602 r  u_RegData1/DataOut[11]_i_83__0/O
                         net (fo=1, routed)           0.000    25.602    u_alu/mul1/DataOut[11]_i_37_0[2]
    SLICE_X60Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    25.740 r  u_alu/mul1/DataOut_reg[11]_i_64/O[2]
                         net (fo=1, routed)           0.468    26.208    u_RegData1/P063_out[6]
    SLICE_X62Y182        LUT6 (Prop_lut6_I4_O)        0.152    26.360 r  u_RegData1/DataOut[16]_i_86/O
                         net (fo=4, routed)           0.514    26.875    u_RegData1/p_1_in59_in[3]
    SLICE_X59Y184        LUT2 (Prop_lut2_I0_O)        0.053    26.928 r  u_RegData1/DataOut[16]_i_109__0/O
                         net (fo=1, routed)           0.000    26.928    u_alu/mul1/DataOut[15]_i_42_1[1]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    27.061 r  u_alu/mul1/DataOut_reg[16]_i_87/O[1]
                         net (fo=4, routed)           0.809    27.870    u_RegData1/P060_out[5]
    SLICE_X67Y183        LUT5 (Prop_lut5_I2_O)        0.155    28.025 r  u_RegData1/DataOut[16]_i_92__0/O
                         net (fo=1, routed)           0.287    28.311    u_alu/mul1/DataOut[16]_i_63_0[0]
    SLICE_X66Y183        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    28.675 r  u_alu/mul1/DataOut_reg[16]_i_72/O[1]
                         net (fo=2, routed)           0.300    28.975    u_RegData1/P057_out[5]
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.155    29.130 r  u_RegData1/DataOut[14]_i_42/O
                         net (fo=4, routed)           0.922    30.052    u_RegData1/DataOut[14]_i_42_n_0
    SLICE_X70Y184        LUT5 (Prop_lut5_I0_O)        0.066    30.118 r  u_RegData1/DataOut[20]_i_55/O
                         net (fo=1, routed)           0.362    30.480    u_alu/mul1/p_1_in53_in[4]
    SLICE_X67Y185        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.346    30.826 r  u_alu/mul1/DataOut_reg[20]_i_49/O[1]
                         net (fo=1, routed)           0.592    31.418    u_RegData1/P054_out[5]
    SLICE_X68Y185        LUT6 (Prop_lut6_I4_O)        0.152    31.570 r  u_RegData1/DataOut[18]_i_59/O
                         net (fo=4, routed)           0.653    32.223    u_RegData1/p_1_in50_in[3]
    SLICE_X61Y191        LUT2 (Prop_lut2_I0_O)        0.053    32.276 r  u_RegData1/DataOut[21]_i_109__0/O
                         net (fo=1, routed)           0.000    32.276    u_alu/mul1/DataOut[16]_i_46[0]
    SLICE_X61Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    32.423 r  u_alu/mul1/DataOut_reg[21]_i_72/O[0]
                         net (fo=4, routed)           0.530    32.952    u_RegData1/P052_out[4]
    SLICE_X67Y192        LUT5 (Prop_lut5_I0_O)        0.158    33.110 r  u_RegData1/DataOut[16]_i_38/O
                         net (fo=1, routed)           0.430    33.540    u_alu/mul1/DataOut[15]_i_27_0[3]
    SLICE_X66Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.351    33.891 r  u_alu/mul1/DataOut_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.891    u_alu/mul1/DataOut_reg[16]_i_22_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    34.026 r  u_alu/mul1/DataOut_reg[21]_i_36/O[0]
                         net (fo=4, routed)           0.554    34.580    u_RegData1/P048_out[4]
    SLICE_X60Y194        LUT5 (Prop_lut5_I2_O)        0.162    34.742 r  u_RegData1/DataOut[16]_i_54/O
                         net (fo=1, routed)           0.360    35.102    u_alu/mul1/DataOut[16]_i_12_0[3]
    SLICE_X62Y192        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    35.455 r  u_alu/mul1/DataOut_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.455    u_alu/mul1/DataOut_reg[16]_i_26_n_0
    SLICE_X62Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    35.590 r  u_alu/mul1/DataOut_reg[21]_i_39/O[0]
                         net (fo=2, routed)           0.427    36.017    u_RegData1/P045_out[4]
    SLICE_X58Y196        LUT6 (Prop_lut6_I4_O)        0.153    36.170 r  u_RegData1/DataOut[18]_i_57/O
                         net (fo=1, routed)           0.319    36.489    u_RegData1/DataOut[18]_i_57_n_0
    SLICE_X58Y196        LUT6 (Prop_lut6_I1_O)        0.053    36.542 r  u_RegData1/DataOut[18]_i_31/O
                         net (fo=3, routed)           0.390    36.932    u_RegData1/p_1_in41_in[3]
    SLICE_X60Y195        LUT2 (Prop_lut2_I0_O)        0.053    36.985 r  u_RegData1/DataOut[18]_i_39/O
                         net (fo=1, routed)           0.000    36.985    u_alu/mul1/DataOut[17]_i_15[3]
    SLICE_X60Y195        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    37.201 r  u_alu/mul1/DataOut_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.201    u_alu/mul1/DataOut_reg[18]_i_23_n_0
    SLICE_X60Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    37.413 r  u_alu/mul1/DataOut_reg[21]_i_44/O[1]
                         net (fo=2, routed)           0.341    37.754    u_RegData1/P043_out[5]
    SLICE_X58Y197        LUT6 (Prop_lut6_I2_O)        0.155    37.909 r  u_RegData1/DataOut[24]_i_163/O
                         net (fo=1, routed)           0.307    38.215    u_RegData1/DataOut[24]_i_163_n_0
    SLICE_X58Y198        LUT6 (Prop_lut6_I1_O)        0.053    38.268 r  u_RegData1/DataOut[24]_i_100/O
                         net (fo=3, routed)           0.637    38.906    u_RegData1/p_1_in38_in[4]
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.053    38.959 r  u_RegData1/DataOut[24]_i_108__0/O
                         net (fo=1, routed)           0.000    38.959    u_alu/mul1/DataOut[22]_i_30[0]
    SLICE_X64Y203        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    39.102 r  u_alu/mul1/DataOut_reg[24]_i_70/O[0]
                         net (fo=2, routed)           0.860    39.961    u_RegData1/P040_out[4]
    SLICE_X54Y197        LUT5 (Prop_lut5_I0_O)        0.153    40.114 f  u_RegData1/DataOut[22]_i_30/O
                         net (fo=1, routed)           0.449    40.563    u_RegData1/DataOut[22]_i_30_n_0
    SLICE_X55Y197        LUT6 (Prop_lut6_I5_O)        0.053    40.616 r  u_RegData1/DataOut[22]_i_23/O
                         net (fo=7, routed)           0.728    41.344    u_RegData1/p_1_in35_in[3]
    SLICE_X61Y203        LUT2 (Prop_lut2_I0_O)        0.053    41.397 r  u_RegData1/DataOut[20]_i_38/O
                         net (fo=1, routed)           0.000    41.397    u_alu/mul1/DataOut[19]_i_13[3]
    SLICE_X61Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    41.630 r  u_alu/mul1/DataOut_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.630    u_alu/mul1/DataOut_reg[20]_i_21_n_0
    SLICE_X61Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    41.769 r  u_alu/mul1/DataOut_reg[24]_i_34/O[0]
                         net (fo=2, routed)           0.768    42.536    u_RegData1/P037_out[4]
    SLICE_X56Y198        LUT5 (Prop_lut5_I0_O)        0.155    42.691 f  u_RegData1/DataOut[23]_i_52/O
                         net (fo=1, routed)           0.319    43.010    u_RegData1/DataOut[23]_i_52_n_0
    SLICE_X56Y198        LUT6 (Prop_lut6_I4_O)        0.053    43.063 r  u_RegData1/DataOut[23]_i_33/O
                         net (fo=8, routed)           0.622    43.685    u_RegData1/p_1_in32_in[3]
    SLICE_X60Y203        LUT2 (Prop_lut2_I0_O)        0.053    43.738 r  u_RegData1/DataOut[23]_i_84__0/O
                         net (fo=1, routed)           0.000    43.738    u_alu/mul1/DataOut[20]_i_22[3]
    SLICE_X60Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    43.954 r  u_alu/mul1/DataOut_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000    43.954    u_alu/mul1/DataOut_reg[23]_i_69_n_0
    SLICE_X60Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    44.089 r  u_alu/mul1/DataOut_reg[24]_i_72/O[0]
                         net (fo=2, routed)           0.585    44.675    u_RegData1/P034_out[4]
    SLICE_X58Y201        LUT6 (Prop_lut6_I2_O)        0.153    44.828 r  u_RegData1/DataOut[21]_i_98/O
                         net (fo=1, routed)           0.319    45.147    u_RegData1/DataOut[21]_i_98_n_0
    SLICE_X58Y201        LUT6 (Prop_lut6_I1_O)        0.053    45.200 r  u_RegData1/DataOut[21]_i_45/O
                         net (fo=3, routed)           0.479    45.679    u_RegData1/p_1_in29_in[3]
    SLICE_X59Y204        LUT2 (Prop_lut2_I0_O)        0.053    45.732 r  u_RegData1/DataOut[21]_i_49/O
                         net (fo=1, routed)           0.000    45.732    u_alu/mul1/DataOut[21]_i_15_0[3]
    SLICE_X59Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    45.965 r  u_alu/mul1/DataOut_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.965    u_alu/mul1/DataOut_reg[21]_i_30_n_0
    SLICE_X59Y205        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    46.178 r  u_alu/mul1/DataOut_reg[27]_i_62/O[1]
                         net (fo=2, routed)           0.763    46.941    u_RegData1/P030_out[5]
    SLICE_X52Y200        LUT5 (Prop_lut5_I2_O)        0.152    47.093 f  u_RegData1/DataOut[26]_i_29/O
                         net (fo=2, routed)           0.469    47.562    u_RegData1/DataOut[26]_i_29_n_0
    SLICE_X52Y200        LUT6 (Prop_lut6_I4_O)        0.053    47.615 r  u_RegData1/DataOut[24]_i_73/O
                         net (fo=5, routed)           0.659    48.274    u_RegData1/p_1_in26_in[4]
    SLICE_X56Y207        LUT2 (Prop_lut2_I0_O)        0.053    48.327 r  u_RegData1/DataOut[29]_i_106__0/O
                         net (fo=1, routed)           0.000    48.327    u_alu/mul1/DataOut[26]_i_27[0]
    SLICE_X56Y207        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    48.598 r  u_alu/mul1/DataOut_reg[29]_i_60/O[1]
                         net (fo=2, routed)           0.792    49.390    u_RegData1/P028_out[5]
    SLICE_X54Y203        LUT6 (Prop_lut6_I0_O)        0.155    49.545 r  u_RegData1/DataOut[27]_i_56__0/O
                         net (fo=3, routed)           0.420    49.965    u_RegData1/DataOut_reg[21]_8[0]
    SLICE_X55Y206        LUT2 (Prop_lut2_I0_O)        0.053    50.018 r  u_RegData1/DataOut[27]_i_60__0/O
                         net (fo=1, routed)           0.000    50.018    u_alu/mul1/DataOut[26]_i_55_1[0]
    SLICE_X55Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147    50.165 r  u_alu/mul1/DataOut_reg[27]_i_43/O[0]
                         net (fo=3, routed)           0.737    50.902    u_RegData1/P024_out[4]
    SLICE_X51Y201        LUT4 (Prop_lut4_I1_O)        0.155    51.057 r  u_RegData1/DataOut[26]_i_55/O
                         net (fo=1, routed)           0.405    51.462    u_RegData1/DataOut[26]_i_55_n_0
    SLICE_X51Y201        LUT5 (Prop_lut5_I4_O)        0.053    51.515 r  u_RegData1/DataOut[26]_i_47/O
                         net (fo=6, routed)           0.666    52.181    u_RegData1/p_1_in20_in[3]
    SLICE_X52Y206        LUT2 (Prop_lut2_I0_O)        0.053    52.234 r  u_RegData1/DataOut[25]_i_42/O
                         net (fo=1, routed)           0.000    52.234    u_alu/mul1/DataOut[24]_i_12[3]
    SLICE_X52Y206        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.138    52.372 r  u_alu/mul1/DataOut_reg[25]_i_26/O[3]
                         net (fo=3, routed)           0.584    52.956    u_RegData1/P022_out[3]
    SLICE_X50Y204        LUT6 (Prop_lut6_I2_O)        0.142    53.098 r  u_RegData1/DataOut[25]_i_55/O
                         net (fo=3, routed)           0.489    53.587    u_cu/p_1_in17_in[1]
    SLICE_X50Y206        LUT2 (Prop_lut2_I1_O)        0.053    53.640 r  u_cu/DataOut[25]_i_59__0/O
                         net (fo=1, routed)           0.000    53.640    u_alu/mul1/DataOut[25]_i_18_0[2]
    SLICE_X50Y206        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.138    53.778 r  u_alu/mul1/DataOut_reg[25]_i_31/O[2]
                         net (fo=1, routed)           0.526    54.304    u_RegData1/P018_out[2]
    SLICE_X50Y203        LUT4 (Prop_lut4_I1_O)        0.152    54.456 r  u_RegData1/DataOut[27]_i_34/O
                         net (fo=3, routed)           0.756    55.211    u_RegData1/DataOut[27]_i_34_n_0
    SLICE_X45Y203        LUT6 (Prop_lut6_I0_O)        0.053    55.264 r  u_RegData1/DataOut[26]_i_40/O
                         net (fo=1, routed)           0.000    55.264    u_alu/mul1/DataOut[26]_i_10[1]
    SLICE_X45Y203        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133    55.397 r  u_alu/mul1/DataOut_reg[26]_i_24/O[1]
                         net (fo=2, routed)           0.458    55.855    u_RegData1/P016_out[1]
    SLICE_X44Y203        LUT6 (Prop_lut6_I2_O)        0.152    56.007 r  u_RegData1/DataOut[29]_i_52/O
                         net (fo=3, routed)           0.575    56.582    u_RegData1/p_1_in11_in[0]
    SLICE_X42Y206        LUT2 (Prop_lut2_I0_O)        0.053    56.635 r  u_RegData1/DataOut[29]_i_48/O
                         net (fo=1, routed)           0.000    56.635    u_alu/mul1/DataOut[27]_i_13[0]
    SLICE_X42Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.143    56.778 r  u_alu/mul1/DataOut_reg[29]_i_31/O[0]
                         net (fo=1, routed)           0.447    57.225    u_RegData1/P013_out[0]
    SLICE_X44Y205        LUT6 (Prop_lut6_I0_O)        0.153    57.378 r  u_RegData1/DataOut[27]_i_13/O
                         net (fo=1, routed)           0.857    58.235    u_cu/DataOut_reg[27]
    SLICE_X48Y200        LUT6 (Prop_lut6_I3_O)        0.053    58.288 r  u_cu/DataOut[27]_i_4__0/O
                         net (fo=1, routed)           0.927    59.214    u_cu/DataOut[27]_i_4__0_n_0
    SLICE_X53Y180        LUT6 (Prop_lut6_I3_O)        0.053    59.267 r  u_cu/DataOut[27]_i_1/O
                         net (fo=2, routed)           0.258    59.525    u_AluResult/DataOut_reg[31]_39[27]
    SLICE_X53Y181        FDRE                                         r  u_AluResult/DataOut_reg[27]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       70.000    70.000 r  
    R31                                               0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590    70.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747    72.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    72.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.419    73.869    u_AluResult/clk_IBUF_BUFG
    SLICE_X53Y181        FDRE                                         r  u_AluResult/DataOut_reg[27]_lopt_replica/C
                         clock pessimism              0.301    74.170    
                         clock uncertainty           -0.035    74.135    
    SLICE_X53Y181        FDRE (Setup_fdre_C_D)       -0.045    74.090    u_AluResult/DataOut_reg[27]_lopt_replica
  -------------------------------------------------------------------
                         required time                         74.090    
                         arrival time                         -59.525    
  -------------------------------------------------------------------
                         slack                                 14.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[223][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.233%)  route 0.342ns (72.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.640     1.495    u_RegData2/clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  u_RegData2/DataOut_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  u_RegData2/DataOut_reg[25]_rep/Q
                         net (fo=65, routed)          0.342     1.937    u_RegData2/DataOut_reg[25]_rep_n_0
    SLICE_X44Y146        LUT3 (Prop_lut3_I0_O)        0.028     1.965 r  u_RegData2/store[223][1]_i_1/O
                         net (fo=1, routed)           0.000     1.965    u_datamem/store_reg[223][7]_0[1]
    SLICE_X44Y146        FDRE                                         r  u_datamem/store_reg[223][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.913     2.004    u_datamem/clk_IBUF_BUFG
    SLICE_X44Y146        FDRE                                         r  u_datamem/store_reg[223][1]/C
                         clock pessimism             -0.244     1.760    
    SLICE_X44Y146        FDRE (Hold_fdre_C_D)         0.060     1.820    u_datamem/store_reg[223][1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[25]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[201][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.399%)  route 0.419ns (76.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.640     1.495    u_RegData2/clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  u_RegData2/DataOut_reg[25]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  u_RegData2/DataOut_reg[25]_rep__1/Q
                         net (fo=64, routed)          0.419     2.014    u_AluResult/store_reg[250][1]
    SLICE_X42Y148        LUT6 (Prop_lut6_I0_O)        0.028     2.042 r  u_AluResult/store[201][1]_i_1/O
                         net (fo=1, routed)           0.000     2.042    u_datamem/store_reg[201][7]_1[1]
    SLICE_X42Y148        FDRE                                         r  u_datamem/store_reg[201][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.945     2.036    u_datamem/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  u_datamem/store_reg[201][1]/C
                         clock pessimism             -0.244     1.792    
    SLICE_X42Y148        FDRE (Hold_fdre_C_D)         0.087     1.879    u_datamem/store_reg[201][1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[26]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[151][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.900%)  route 0.109ns (46.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.689     1.544    u_RegData2/clk_IBUF_BUFG
    SLICE_X45Y138        FDRE                                         r  u_RegData2/DataOut_reg[26]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y138        FDRE (Prop_fdre_C_Q)         0.100     1.644 r  u_RegData2/DataOut_reg[26]_rep/Q
                         net (fo=65, routed)          0.109     1.754    u_RegData2/DataOut_reg[26]_rep_n_0
    SLICE_X44Y138        LUT3 (Prop_lut3_I0_O)        0.028     1.782 r  u_RegData2/store[151][2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    u_datamem/store_reg[151][7]_0[2]
    SLICE_X44Y138        FDRE                                         r  u_datamem/store_reg[151][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.911     2.002    u_datamem/clk_IBUF_BUFG
    SLICE_X44Y138        FDRE                                         r  u_datamem/store_reg[151][2]/C
                         clock pessimism             -0.447     1.555    
    SLICE_X44Y138        FDRE (Hold_fdre_C_D)         0.060     1.615    u_datamem/store_reg[151][2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[155][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.128ns (22.986%)  route 0.429ns (77.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.640     1.495    u_RegData2/clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  u_RegData2/DataOut_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  u_RegData2/DataOut_reg[25]_rep/Q
                         net (fo=65, routed)          0.429     2.024    u_RegData2/DataOut_reg[25]_rep_n_0
    SLICE_X40Y149        LUT3 (Prop_lut3_I0_O)        0.028     2.052 r  u_RegData2/store[155][1]_i_1/O
                         net (fo=1, routed)           0.000     2.052    u_datamem/store_reg[155][7]_0[1]
    SLICE_X40Y149        FDRE                                         r  u_datamem/store_reg[155][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.947     2.038    u_datamem/clk_IBUF_BUFG
    SLICE_X40Y149        FDRE                                         r  u_datamem/store_reg[155][1]/C
                         clock pessimism             -0.244     1.794    
    SLICE_X40Y149        FDRE (Hold_fdre_C_D)         0.087     1.881    u_datamem/store_reg[155][1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[26]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[152][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.891%)  route 0.145ns (53.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.689     1.544    u_RegData2/clk_IBUF_BUFG
    SLICE_X45Y138        FDRE                                         r  u_RegData2/DataOut_reg[26]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y138        FDRE (Prop_fdre_C_Q)         0.100     1.644 r  u_RegData2/DataOut_reg[26]_rep__0/Q
                         net (fo=65, routed)          0.145     1.789    u_RegData2/DataOut_reg[26]_rep__0_n_0
    SLICE_X46Y137        LUT3 (Prop_lut3_I0_O)        0.028     1.817 r  u_RegData2/store[152][2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    u_datamem/store_reg[152][7]_1[2]
    SLICE_X46Y137        FDRE                                         r  u_datamem/store_reg[152][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.909     2.000    u_datamem/clk_IBUF_BUFG
    SLICE_X46Y137        FDRE                                         r  u_datamem/store_reg[152][2]/C
                         clock pessimism             -0.444     1.556    
    SLICE_X46Y137        FDRE (Hold_fdre_C_D)         0.087     1.643    u_datamem/store_reg[152][2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[25]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[224][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.128ns (25.348%)  route 0.377ns (74.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.640     1.495    u_RegData2/clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  u_RegData2/DataOut_reg[25]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  u_RegData2/DataOut_reg[25]_rep__0/Q
                         net (fo=65, routed)          0.377     1.972    u_RegData2/DataOut_reg[25]_rep__0_n_0
    SLICE_X44Y141        LUT3 (Prop_lut3_I0_O)        0.028     2.000 r  u_RegData2/store[224][1]_i_1/O
                         net (fo=1, routed)           0.000     2.000    u_datamem/store_reg[224][7]_1[1]
    SLICE_X44Y141        FDRE                                         r  u_datamem/store_reg[224][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.912     2.003    u_datamem/clk_IBUF_BUFG
    SLICE_X44Y141        FDRE                                         r  u_datamem/store_reg[224][1]/C
                         clock pessimism             -0.244     1.759    
    SLICE_X44Y141        FDRE (Hold_fdre_C_D)         0.060     1.819    u_datamem/store_reg[224][1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[25]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[148][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.976%)  route 0.384ns (75.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.640     1.495    u_RegData2/clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  u_RegData2/DataOut_reg[25]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  u_RegData2/DataOut_reg[25]_rep__0/Q
                         net (fo=65, routed)          0.384     1.980    u_RegData2/DataOut_reg[25]_rep__0_n_0
    SLICE_X45Y144        LUT3 (Prop_lut3_I0_O)        0.028     2.008 r  u_RegData2/store[148][1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    u_datamem/store_reg[148][7]_1[1]
    SLICE_X45Y144        FDRE                                         r  u_datamem/store_reg[148][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.913     2.004    u_datamem/clk_IBUF_BUFG
    SLICE_X45Y144        FDRE                                         r  u_datamem/store_reg[148][1]/C
                         clock pessimism             -0.244     1.760    
    SLICE_X45Y144        FDRE (Hold_fdre_C_D)         0.060     1.820    u_datamem/store_reg[148][1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[25]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[16][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.868%)  route 0.387ns (75.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.640     1.495    u_RegData2/clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  u_RegData2/DataOut_reg[25]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  u_RegData2/DataOut_reg[25]_rep__0/Q
                         net (fo=65, routed)          0.387     1.982    u_RegData2/DataOut_reg[25]_rep__0_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I0_O)        0.028     2.010 r  u_RegData2/store[16][1]_i_1/O
                         net (fo=1, routed)           0.000     2.010    u_datamem/store_reg[16][7]_1[1]
    SLICE_X45Y143        FDRE                                         r  u_datamem/store_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.913     2.004    u_datamem/clk_IBUF_BUFG
    SLICE_X45Y143        FDRE                                         r  u_datamem/store_reg[16][1]/C
                         clock pessimism             -0.244     1.760    
    SLICE_X45Y143        FDRE (Hold_fdre_C_D)         0.060     1.820    u_datamem/store_reg[16][1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[25]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.128ns (21.997%)  route 0.454ns (78.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.640     1.495    u_RegData2/clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  u_RegData2/DataOut_reg[25]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  u_RegData2/DataOut_reg[25]_rep__0/Q
                         net (fo=65, routed)          0.454     2.049    u_RegData2/DataOut_reg[25]_rep__0_n_0
    SLICE_X42Y144        LUT3 (Prop_lut3_I0_O)        0.028     2.077 r  u_RegData2/store[12][1]_i_1/O
                         net (fo=1, routed)           0.000     2.077    u_datamem/store_reg[12][7]_1[1]
    SLICE_X42Y144        FDRE                                         r  u_datamem/store_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.944     2.035    u_datamem/clk_IBUF_BUFG
    SLICE_X42Y144        FDRE                                         r  u_datamem/store_reg[12][1]/C
                         clock pessimism             -0.244     1.791    
    SLICE_X42Y144        FDRE (Hold_fdre_C_D)         0.087     1.878    u_datamem/store_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_RegData2/DataOut_reg[25]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_datamem/store_reg[196][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.128ns (21.732%)  route 0.461ns (78.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.640     1.495    u_RegData2/clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  u_RegData2/DataOut_reg[25]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     1.595 r  u_RegData2/DataOut_reg[25]_rep__0/Q
                         net (fo=65, routed)          0.461     2.056    u_RegData2/DataOut_reg[25]_rep__0_n_0
    SLICE_X42Y145        LUT3 (Prop_lut3_I0_O)        0.028     2.084 r  u_RegData2/store[196][1]_i_1/O
                         net (fo=1, routed)           0.000     2.084    u_datamem/store_reg[196][7]_1[1]
    SLICE_X42Y145        FDRE                                         r  u_datamem/store_reg[196][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.944     2.035    u_datamem/clk_IBUF_BUFG
    SLICE_X42Y145        FDRE                                         r  u_datamem/store_reg[196][1]/C
                         clock pessimism             -0.244     1.791    
    SLICE_X42Y145        FDRE (Hold_fdre_C_D)         0.087     1.878    u_datamem/store_reg[196][1]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         70.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         70.000      68.400     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X51Y161   u_AluResult/DataOut_reg[1]_rep__2/C
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X42Y167   u_IR/InstrOut_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X45Y166   u_MemData/DataOut_reg[17]_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X51Y164   u_MemData/DataOut_reg[20]_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X41Y167   u_MemData/DataOut_reg[25]/C
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X41Y167   u_MemData/DataOut_reg[25]_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X41Y167   u_MemData/DataOut_reg[30]/C
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X41Y167   u_MemData/DataOut_reg[30]_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            0.750         70.000      69.250     SLICE_X50Y164   u_RegData1/DataOut_reg[6]_lopt_replica/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         65.000      64.090     SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X48Y168   u_regfiles/regs_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.710ns  (logic 2.810ns (26.239%)  route 7.900ns (73.761%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.053     3.353 f  u_cu/BranchExp_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.127     3.480    u_cu/BranchExp_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.053     3.533 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          2.291     5.824    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X44Y168        LUT6 (Prop_lut6_I2_O)        0.053     5.877 r  u_pcaddr/IPCExp_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.531     8.408    IPCExp_OBUF[4]
    U33                  OBUF (Prop_obuf_I_O)         2.302    10.710 r  IPCExp_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.710    IPCExp[4]
    U33                                                               r  IPCExp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.686ns  (logic 2.815ns (26.342%)  route 7.871ns (73.658%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.053     3.353 f  u_cu/BranchExp_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.127     3.480    u_cu/BranchExp_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.053     3.533 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          2.118     5.652    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X44Y168        LUT6 (Prop_lut6_I3_O)        0.053     5.705 r  u_pcaddr/IPCExp_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.674     8.379    IPCExp_OBUF[1]
    P34                  OBUF (Prop_obuf_I_O)         2.307    10.686 r  IPCExp_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.686    IPCExp[1]
    P34                                                               r  IPCExp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.674ns  (logic 2.794ns (26.173%)  route 7.881ns (73.827%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.053     3.353 f  u_cu/BranchExp_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.127     3.480    u_cu/BranchExp_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.053     3.533 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.473     5.007    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X44Y173        LUT6 (Prop_lut6_I2_O)        0.053     5.060 r  u_pcaddr/IPCExp_OBUF[27]_inst_i_1/O
                         net (fo=2, routed)           3.329     8.389    IPCExp_OBUF[27]
    P31                  OBUF (Prop_obuf_I_O)         2.286    10.674 r  IPCExp_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.674    IPCExp[27]
    P31                                                               r  IPCExp[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            IPCExp[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 3.064ns (28.759%)  route 7.591ns (71.241%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N23                  IBUF (Prop_ibuf_I_O)         0.712     0.712 r  rst_IBUF_inst/O
                         net (fo=33, routed)          3.982     4.694    u_pcaddr/rst_IBUF
    SLICE_X46Y175        LUT6 (Prop_lut6_I0_O)        0.053     4.747 r  u_pcaddr/IPCExp_OBUF[30]_inst_i_1/O
                         net (fo=2, routed)           3.609     8.355    IPCExp_OBUF[30]
    R32                  OBUF (Prop_obuf_I_O)         2.300    10.655 r  IPCExp_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.655    IPCExp[30]
    R32                                                               r  IPCExp[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.483ns  (logic 2.783ns (26.552%)  route 7.699ns (73.448%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.053     3.353 f  u_cu/BranchExp_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.127     3.480    u_cu/BranchExp_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.053     3.533 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.589     5.122    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X46Y172        LUT6 (Prop_lut6_I2_O)        0.053     5.175 r  u_pcaddr/IPCExp_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           3.032     8.207    IPCExp_OBUF[18]
    U28                  OBUF (Prop_obuf_I_O)         2.275    10.483 r  IPCExp_OBUF[18]_inst/O
                         net (fo=0)                   0.000    10.483    IPCExp[18]
    U28                                                               r  IPCExp[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 2.782ns (26.988%)  route 7.527ns (73.012%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.053     3.353 f  u_cu/BranchExp_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.127     3.480    u_cu/BranchExp_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.053     3.533 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.232     4.765    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X46Y174        LUT6 (Prop_lut6_I2_O)        0.053     4.818 r  u_pcaddr/IPCExp_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           3.217     8.035    IPCExp_OBUF[26]
    P29                  OBUF (Prop_obuf_I_O)         2.274    10.310 r  IPCExp_OBUF[26]_inst/O
                         net (fo=0)                   0.000    10.310    IPCExp[26]
    P29                                                               r  IPCExp[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            IPCExp[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.229ns  (logic 3.068ns (29.991%)  route 7.161ns (70.009%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N23                  IBUF (Prop_ibuf_I_O)         0.712     0.712 r  rst_IBUF_inst/O
                         net (fo=33, routed)          3.993     4.705    u_pcaddr/rst_IBUF
    SLICE_X46Y175        LUT6 (Prop_lut6_I0_O)        0.053     4.758 r  u_pcaddr/IPCExp_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           3.168     7.926    IPCExp_OBUF[31]
    T31                  OBUF (Prop_obuf_I_O)         2.303    10.229 r  IPCExp_OBUF[31]_inst/O
                         net (fo=0)                   0.000    10.229    IPCExp[31]
    T31                                                               r  IPCExp[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.220ns  (logic 2.820ns (27.587%)  route 7.401ns (72.413%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.053     3.353 f  u_cu/BranchExp_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.127     3.480    u_cu/BranchExp_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.053     3.533 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.354     4.887    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X47Y174        LUT6 (Prop_lut6_I2_O)        0.053     4.940 r  u_pcaddr/IPCExp_OBUF[28]_inst_i_1/O
                         net (fo=2, routed)           2.969     7.909    IPCExp_OBUF[28]
    U32                  OBUF (Prop_obuf_I_O)         2.312    10.220 r  IPCExp_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.220    IPCExp[28]
    U32                                                               r  IPCExp[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 2.808ns (27.599%)  route 7.366ns (72.401%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.053     3.353 f  u_cu/BranchExp_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.127     3.480    u_cu/BranchExp_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.053     3.533 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.475     5.009    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X49Y169        LUT6 (Prop_lut6_I2_O)        0.053     5.062 r  u_pcaddr/IPCExp_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           2.813     7.874    IPCExp_OBUF[8]
    T33                  OBUF (Prop_obuf_I_O)         2.300    10.174 r  IPCExp_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.174    IPCExp[8]
    T33                                                               r  IPCExp[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 2.771ns (27.461%)  route 7.319ns (72.539%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.053     3.353 f  u_cu/BranchExp_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.127     3.480    u_cu/BranchExp_OBUF[0]_inst_i_4_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I2_O)        0.053     3.533 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.233     4.766    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X46Y173        LUT6 (Prop_lut6_I2_O)        0.053     4.819 r  u_pcaddr/IPCExp_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           3.008     7.827    IPCExp_OBUF[23]
    R29                  OBUF (Prop_obuf_I_O)         2.263    10.090 r  IPCExp_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.090    IPCExp[23]
    R29                                                               r  IPCExp[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.076ns  (logic 1.316ns (42.784%)  route 1.760ns (57.216%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.268     0.923    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X47Y175        LUT6 (Prop_lut6_I2_O)        0.028     0.951 r  u_pcaddr/IPCExp_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           0.992     1.944    IPCExp_OBUF[29]
    U31                  OBUF (Prop_obuf_I_O)         1.132     3.076 r  IPCExp_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.076    IPCExp[29]
    U31                                                               r  IPCExp[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            BranchExp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.129ns  (logic 1.247ns (39.861%)  route 1.882ns (60.139%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.382     2.038    BranchExp_OBUF[0]
    P26                  OBUF (Prop_obuf_I_O)         1.091     3.129 r  BranchExp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.129    BranchExp[0]
    P26                                                               r  BranchExp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.304ns (40.666%)  route 1.903ns (59.334%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.608     1.264    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X50Y172        LUT6 (Prop_lut6_I2_O)        0.028     1.292 r  u_pcaddr/IPCExp_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.795     2.087    IPCExp_OBUF[15]
    U27                  OBUF (Prop_obuf_I_O)         1.120     3.207 r  IPCExp_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.207    IPCExp[15]
    U27                                                               r  IPCExp[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.269ns  (logic 1.278ns (39.110%)  route 1.990ns (60.890%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.594     1.249    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.028     1.277 r  u_pcaddr/IPCExp_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.897     2.174    IPCExp_OBUF[13]
    T26                  OBUF (Prop_obuf_I_O)         1.094     3.269 r  IPCExp_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.269    IPCExp[13]
    T26                                                               r  IPCExp[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            IPCExp[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.335ns  (logic 1.268ns (38.013%)  route 2.067ns (61.987%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N23                  IBUF (Prop_ibuf_I_O)         0.112     0.112 r  rst_IBUF_inst/O
                         net (fo=33, routed)          1.159     1.272    u_pcaddr/rst_IBUF
    SLICE_X49Y169        LUT6 (Prop_lut6_I0_O)        0.028     1.300 r  u_pcaddr/IPCExp_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.908     2.208    IPCExp_OBUF[11]
    N32                  OBUF (Prop_obuf_I_O)         1.127     3.335 r  IPCExp_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.335    IPCExp[11]
    N32                                                               r  IPCExp[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.364ns  (logic 1.303ns (38.735%)  route 2.061ns (61.265%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.705     1.361    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X47Y174        LUT5 (Prop_lut5_I3_O)        0.028     1.389 r  u_pcaddr/IPCExp_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.857     2.245    IPCExp_OBUF[0]
    U23                  OBUF (Prop_obuf_I_O)         1.119     3.364 r  IPCExp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.364    IPCExp[0]
    U23                                                               r  IPCExp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.378ns  (logic 1.294ns (38.300%)  route 2.084ns (61.700%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.403     1.059    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X44Y173        LUT6 (Prop_lut6_I2_O)        0.028     1.087 r  u_pcaddr/IPCExp_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           1.181     2.268    IPCExp_OBUF[25]
    P30                  OBUF (Prop_obuf_I_O)         1.110     3.378 r  IPCExp_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.378    IPCExp[25]
    P30                                                               r  IPCExp[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.415ns  (logic 1.320ns (38.635%)  route 2.096ns (61.365%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.881     1.536    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X49Y168        LUT6 (Prop_lut6_I2_O)        0.028     1.564 r  u_pcaddr/IPCExp_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.715     2.280    IPCExp_OBUF[2]
    R33                  OBUF (Prop_obuf_I_O)         1.136     3.415 r  IPCExp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.415    IPCExp[2]
    R33                                                               r  IPCExp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.482ns  (logic 1.318ns (37.863%)  route 2.164ns (62.137%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.902     1.558    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X50Y169        LUT6 (Prop_lut6_I2_O)        0.028     1.586 r  u_pcaddr/IPCExp_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.762     2.348    IPCExp_OBUF[7]
    R34                  OBUF (Prop_obuf_I_O)         1.134     3.482 r  IPCExp_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.482    IPCExp[7]
    R34                                                               r  IPCExp[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            IPCExp[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.502ns  (logic 1.321ns (37.714%)  route 2.181ns (62.286%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[0]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[0]/Q
                         net (fo=20, routed)          0.500     0.628    u_cu/InstrOut_reg[2][0]
    SLICE_X45Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.656 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.220     0.875    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X46Y175        LUT6 (Prop_lut6_I2_O)        0.028     0.903 r  u_pcaddr/IPCExp_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           1.462     2.365    IPCExp_OBUF[31]
    T31                  OBUF (Prop_obuf_I_O)         1.137     3.502 r  IPCExp_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.502    IPCExp[31]
    T31                                                               r  IPCExp[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           414 Endpoints
Min Delay           414 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.431ns  (logic 3.452ns (15.389%)  route 18.979ns (84.610%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          2.291    21.818    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X44Y168        LUT6 (Prop_lut6_I2_O)        0.053    21.871 r  u_pcaddr/IPCExp_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.531    24.402    IPCExp_OBUF[4]
    U33                  OBUF (Prop_obuf_I_O)         2.302    26.704 r  IPCExp_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.704    IPCExp[4]
    U33                                                               r  IPCExp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.408ns  (logic 3.457ns (15.428%)  route 18.951ns (84.572%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          2.118    21.646    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X44Y168        LUT6 (Prop_lut6_I3_O)        0.053    21.699 r  u_pcaddr/IPCExp_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.674    24.373    IPCExp_OBUF[1]
    P34                  OBUF (Prop_obuf_I_O)         2.307    26.680 r  IPCExp_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.680    IPCExp[1]
    P34                                                               r  IPCExp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.396ns  (logic 3.436ns (15.341%)  route 18.960ns (84.659%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.473    21.001    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X44Y173        LUT6 (Prop_lut6_I2_O)        0.053    21.054 r  u_pcaddr/IPCExp_OBUF[27]_inst_i_1/O
                         net (fo=2, routed)           3.329    24.383    IPCExp_OBUF[27]
    P31                  OBUF (Prop_obuf_I_O)         2.286    26.668 r  IPCExp_OBUF[27]_inst/O
                         net (fo=0)                   0.000    26.668    IPCExp[27]
    P31                                                               r  IPCExp[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.204ns  (logic 3.425ns (15.427%)  route 18.779ns (84.573%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.589    21.116    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X46Y172        LUT6 (Prop_lut6_I2_O)        0.053    21.169 r  u_pcaddr/IPCExp_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           3.032    24.201    IPCExp_OBUF[18]
    U28                  OBUF (Prop_obuf_I_O)         2.275    26.477 r  IPCExp_OBUF[18]_inst/O
                         net (fo=0)                   0.000    26.477    IPCExp[18]
    U28                                                               r  IPCExp[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.031ns  (logic 3.424ns (15.543%)  route 18.607ns (84.457%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.232    20.759    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X46Y174        LUT6 (Prop_lut6_I2_O)        0.053    20.812 r  u_pcaddr/IPCExp_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           3.217    24.030    IPCExp_OBUF[26]
    P29                  OBUF (Prop_obuf_I_O)         2.274    26.304 r  IPCExp_OBUF[26]_inst/O
                         net (fo=0)                   0.000    26.304    IPCExp[26]
    P29                                                               r  IPCExp[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.942ns  (logic 3.462ns (15.776%)  route 18.481ns (84.224%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.354    20.881    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X47Y174        LUT6 (Prop_lut6_I2_O)        0.053    20.934 r  u_pcaddr/IPCExp_OBUF[28]_inst_i_1/O
                         net (fo=2, routed)           2.969    23.903    IPCExp_OBUF[28]
    U32                  OBUF (Prop_obuf_I_O)         2.312    26.215 r  IPCExp_OBUF[28]_inst/O
                         net (fo=0)                   0.000    26.215    IPCExp[28]
    U32                                                               r  IPCExp[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.896ns  (logic 3.450ns (15.757%)  route 18.446ns (84.243%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.475    21.003    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X49Y169        LUT6 (Prop_lut6_I2_O)        0.053    21.056 r  u_pcaddr/IPCExp_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           2.813    23.868    IPCExp_OBUF[8]
    T33                  OBUF (Prop_obuf_I_O)         2.300    26.169 r  IPCExp_OBUF[8]_inst/O
                         net (fo=0)                   0.000    26.169    IPCExp[8]
    T33                                                               r  IPCExp[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.812ns  (logic 3.413ns (15.647%)  route 18.399ns (84.353%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.233    20.760    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X46Y173        LUT6 (Prop_lut6_I2_O)        0.053    20.813 r  u_pcaddr/IPCExp_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           3.008    23.821    IPCExp_OBUF[23]
    R29                  OBUF (Prop_obuf_I_O)         2.263    26.084 r  IPCExp_OBUF[23]_inst/O
                         net (fo=0)                   0.000    26.084    IPCExp[23]
    R29                                                               r  IPCExp[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.803ns  (logic 3.452ns (15.833%)  route 18.350ns (84.167%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.620    21.147    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X49Y168        LUT6 (Prop_lut6_I2_O)        0.053    21.200 r  u_pcaddr/IPCExp_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.573    23.773    IPCExp_OBUF[3]
    T34                  OBUF (Prop_obuf_I_O)         2.302    26.075 r  IPCExp_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.075    IPCExp[3]
    T34                                                               r  IPCExp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            IPCExp[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.718ns  (logic 3.421ns (15.753%)  route 18.297ns (84.247%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.549    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.603     4.272    u_IR/clk_IBUF_BUFG
    SLICE_X36Y171        FDRE                                         r  u_IR/InstrOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y171        FDRE (Prop_fdre_C_Q)         0.308     4.580 r  u_IR/InstrOut_reg[4]/Q
                         net (fo=10, routed)          0.788     5.369    u_IR/ExtendImmExp_OBUF[4]
    SLICE_X38Y168        LUT4 (Prop_lut4_I0_O)        0.053     5.422 r  u_IR/ALUSrcAExp_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.598     6.019    u_IR/ALUSrcAExp_OBUF_inst_i_3_n_0
    SLICE_X38Y168        LUT5 (Prop_lut5_I1_O)        0.053     6.072 f  u_IR/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=196, routed)         5.756    11.828    u_RegData1/ALUSrcAExp_OBUF
    SLICE_X48Y218        LUT2 (Prop_lut2_I1_O)        0.053    11.881 r  u_RegData1/SrcAExp_OBUF[27]_inst_i_1/O
                         net (fo=35, routed)          2.448    14.330    u_cu/SrcAExp_OBUF[20]
    SLICE_X55Y177        LUT5 (Prop_lut5_I4_O)        0.068    14.398 r  u_cu/DataOut[29]_i_58__0/O
                         net (fo=1, routed)           0.706    15.103    u_cu/DataOut[29]_i_58__0_n_0
    SLICE_X50Y177        LUT5 (Prop_lut5_I4_O)        0.182    15.285 r  u_cu/DataOut[29]_i_35/O
                         net (fo=2, routed)           0.854    16.139    u_cu/DataOut[29]_i_35_n_0
    SLICE_X52Y179        LUT5 (Prop_lut5_I4_O)        0.168    16.307 f  u_cu/DataOut[29]_i_18/O
                         net (fo=2, routed)           0.467    16.774    u_cu/DataOut[29]_i_18_n_0
    SLICE_X52Y179        LUT6 (Prop_lut6_I1_O)        0.053    16.827 r  u_cu/BranchExp_OBUF[0]_inst_i_22/O
                         net (fo=2, routed)           0.701    17.529    u_cu/BranchExp_OBUF[0]_inst_i_22_n_0
    SLICE_X54Y179        LUT6 (Prop_lut6_I1_O)        0.053    17.582 f  u_cu/BranchExp_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.678    18.259    u_cu/BranchExp_OBUF[0]_inst_i_11_n_0
    SLICE_X54Y178        LUT6 (Prop_lut6_I5_O)        0.053    18.312 r  u_cu/BranchExp_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           1.162    19.474    u_cu/BranchExp_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y177        LUT6 (Prop_lut6_I5_O)        0.053    19.527 r  u_cu/BranchExp_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          1.345    20.872    u_pcaddr/BranchExp_OBUF[0]
    SLICE_X46Y172        LUT6 (Prop_lut6_I2_O)        0.053    20.925 r  u_pcaddr/IPCExp_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           2.794    23.719    IPCExp_OBUF[19]
    R27                  OBUF (Prop_obuf_I_O)         2.271    25.990 r  IPCExp_OBUF[19]_inst/O
                         net (fo=0)                   0.000    25.990    IPCExp[19]
    R27                                                               r  IPCExp[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_IR/InstrOut_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/NextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.146ns (30.478%)  route 0.333ns (69.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.668     1.523    u_IR/clk_IBUF_BUFG
    SLICE_X36Y168        FDRE                                         r  u_IR/InstrOut_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y168        FDRE (Prop_fdre_C_Q)         0.118     1.641 r  u_IR/InstrOut_reg[26]/Q
                         net (fo=15, routed)          0.171     1.813    u_cu/instrExp_OBUF[5]
    SLICE_X35Y168        LUT6 (Prop_lut6_I0_O)        0.028     1.841 r  u_cu/NextState_reg[3]_i_1/O
                         net (fo=1, routed)           0.162     2.002    u_cu/NextState_reg[3]_i_1_n_0
    SLICE_X34Y168        LDCE                                         r  u_cu/NextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/ALUControl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.146ns (29.953%)  route 0.341ns (70.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.668     1.523    u_IR/clk_IBUF_BUFG
    SLICE_X36Y168        FDRE                                         r  u_IR/InstrOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y168        FDRE (Prop_fdre_C_Q)         0.118     1.641 r  u_IR/InstrOut_reg[5]/Q
                         net (fo=16, routed)          0.233     1.875    u_IR/ExtendImmExp_OBUF[5]
    SLICE_X37Y167        LUT6 (Prop_lut6_I4_O)        0.028     1.903 r  u_IR/ALUControl_reg[1]_i_1/O
                         net (fo=1, routed)           0.108     2.011    u_cu/DataOut_reg[2]_5[1]
    SLICE_X37Y167        LDCE                                         r  u_cu/ALUControl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cu/State_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/NextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.146ns (29.410%)  route 0.350ns (70.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.667     1.522    u_cu/clk_IBUF_BUFG
    SLICE_X38Y169        FDRE                                         r  u_cu/State_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y169        FDRE (Prop_fdre_C_Q)         0.118     1.640 r  u_cu/State_reg[0]_rep/Q
                         net (fo=163, routed)         0.208     1.848    u_cu/State_reg[0]_rep_0
    SLICE_X39Y168        LUT6 (Prop_lut6_I3_O)        0.028     1.876 r  u_cu/NextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.142     2.019    u_cu/NextState_reg[1]_i_1_n_0
    SLICE_X39Y168        LDCE                                         r  u_cu/NextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/NextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.161ns (32.369%)  route 0.336ns (67.631%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.673     1.528    u_IR/clk_IBUF_BUFG
    SLICE_X35Y166        FDRE                                         r  u_IR/InstrOut_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y166        FDRE (Prop_fdre_C_Q)         0.100     1.628 f  u_IR/InstrOut_reg[28]/Q
                         net (fo=19, routed)          0.158     1.787    u_IR/instrExp_OBUF[12]
    SLICE_X35Y168        LUT5 (Prop_lut5_I0_O)        0.028     1.815 r  u_IR/NextState_reg[0]_i_2/O
                         net (fo=1, routed)           0.078     1.892    u_cu/State_reg[0]_rep_3
    SLICE_X35Y168        LUT5 (Prop_lut5_I0_O)        0.033     1.925 r  u_cu/NextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.100     2.026    u_cu/NextState_reg[0]_i_1_n_0
    SLICE_X34Y168        LDCE                                         r  u_cu/NextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/ALUControl_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.146ns (28.814%)  route 0.361ns (71.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.666     1.521    u_IR/clk_IBUF_BUFG
    SLICE_X38Y170        FDRE                                         r  u_IR/InstrOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y170        FDRE (Prop_fdre_C_Q)         0.118     1.639 r  u_IR/InstrOut_reg[2]/Q
                         net (fo=13, routed)          0.261     1.900    u_IR/ExtendImmExp_OBUF[2]
    SLICE_X36Y167        LUT6 (Prop_lut6_I4_O)        0.028     1.928 r  u_IR/ALUControl_reg[2]_i_1/O
                         net (fo=1, routed)           0.100     2.028    u_cu/DataOut_reg[2]_5[2]
    SLICE_X37Y167        LDCE                                         r  u_cu/ALUControl_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/NextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.128ns (24.995%)  route 0.384ns (75.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.672     1.527    u_IR/clk_IBUF_BUFG
    SLICE_X35Y167        FDRE                                         r  u_IR/InstrOut_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y167        FDRE (Prop_fdre_C_Q)         0.100     1.627 r  u_IR/InstrOut_reg[31]/Q
                         net (fo=17, routed)          0.329     1.956    u_IR/instrExp_OBUF[15]
    SLICE_X38Y168        LUT6 (Prop_lut6_I4_O)        0.028     1.984 r  u_IR/NextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.055     2.039    u_cu/D[0]
    SLICE_X39Y168        LDCE                                         r  u_cu/NextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/ALUControl_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.128ns (23.321%)  route 0.421ns (76.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.664     1.519    u_IR/clk_IBUF_BUFG
    SLICE_X37Y172        FDRE                                         r  u_IR/InstrOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y172        FDRE (Prop_fdre_C_Q)         0.100     1.619 f  u_IR/InstrOut_reg[0]/Q
                         net (fo=16, routed)          0.320     1.939    u_IR/ExtendImmExp_OBUF[0]
    SLICE_X36Y167        LUT6 (Prop_lut6_I3_O)        0.028     1.967 r  u_IR/ALUControl_reg[3]_i_1/O
                         net (fo=1, routed)           0.101     2.068    u_cu/DataOut_reg[2]_5[3]
    SLICE_X37Y167        LDCE                                         r  u_cu/ALUControl_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/ALUControl_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.146ns (23.671%)  route 0.471ns (76.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.668     1.523    u_IR/clk_IBUF_BUFG
    SLICE_X36Y168        FDRE                                         r  u_IR/InstrOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y168        FDRE (Prop_fdre_C_Q)         0.118     1.641 f  u_IR/InstrOut_reg[5]/Q
                         net (fo=16, routed)          0.220     1.861    u_IR/ExtendImmExp_OBUF[5]
    SLICE_X37Y168        LUT6 (Prop_lut6_I2_O)        0.028     1.889 r  u_IR/ALUControl_reg[4]_i_1/O
                         net (fo=1, routed)           0.251     2.140    u_cu/DataOut_reg[2]_5[4]
    SLICE_X37Y168        LDCE                                         r  u_cu/ALUControl_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_IR/InstrOut_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            u_cu/ALUControl_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.156ns (22.405%)  route 0.540ns (77.595%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.671     1.526    u_IR/clk_IBUF_BUFG
    SLICE_X35Y168        FDRE                                         r  u_IR/InstrOut_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y168        FDRE (Prop_fdre_C_Q)         0.100     1.626 f  u_IR/InstrOut_reg[30]/Q
                         net (fo=16, routed)          0.208     1.834    u_IR/instrExp_OBUF[14]
    SLICE_X37Y167        LUT6 (Prop_lut6_I1_O)        0.028     1.862 r  u_IR/ALUControl_reg[0]_i_4/O
                         net (fo=1, routed)           0.124     1.986    u_IR/ALUControl_reg[0]_i_4_n_0
    SLICE_X37Y167        LUT5 (Prop_lut5_I4_O)        0.028     2.014 r  u_IR/ALUControl_reg[0]_i_1/O
                         net (fo=1, routed)           0.208     2.223    u_cu/DataOut_reg[2]_5[0]
    SLICE_X37Y167        LDCE                                         r  u_cu/ALUControl_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MemData/DataOut_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            WD3Exp[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.248ns (72.298%)  route 0.478ns (27.702%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.829    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.617     1.472    u_MemData/clk_IBUF_BUFG
    SLICE_X52Y168        FDRE                                         r  u_MemData/DataOut_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y168        FDRE (Prop_fdre_C_Q)         0.118     1.590 r  u_MemData/DataOut_reg[15]/Q
                         net (fo=2, routed)           0.117     1.707    u_cu/DataOut_reg[31]_3[15]
    SLICE_X51Y168        LUT5 (Prop_lut5_I2_O)        0.028     1.735 r  u_cu/WD3Exp_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           0.362     2.097    WD3Exp_OBUF[15]
    W27                  OBUF (Prop_obuf_I_O)         1.102     3.199 r  WD3Exp_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.199    WD3Exp[15]
    W27                                                               r  WD3Exp[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           253 Endpoints
Min Delay           253 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.317ns  (logic 0.641ns (6.213%)  route 9.676ns (93.787%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT5 (Prop_lut5_I4_O)        0.070     3.370 r  u_cu/DataOut[3]_i_6__0/O
                         net (fo=29, routed)          4.680     8.050    u_RegData1/DataOut_reg[19]_15
    SLICE_X46Y220        LUT6 (Prop_lut6_I1_O)        0.169     8.219 r  u_RegData1/DataOut[31]_i_5__0/O
                         net (fo=1, routed)           1.759     9.978    u_cu/DataOut_reg[31]
    SLICE_X55Y180        LUT6 (Prop_lut6_I3_O)        0.053    10.031 r  u_cu/DataOut[31]_i_1/O
                         net (fo=2, routed)           0.286    10.317    u_AluResult/DataOut_reg[31]_39[31]
    SLICE_X55Y180        FDRE                                         r  u_AluResult/DataOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.416     3.866    u_AluResult/clk_IBUF_BUFG
    SLICE_X55Y180        FDRE                                         r  u_AluResult/DataOut_reg[31]/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[31]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.031ns  (logic 0.641ns (6.390%)  route 9.390ns (93.610%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT5 (Prop_lut5_I4_O)        0.070     3.370 r  u_cu/DataOut[3]_i_6__0/O
                         net (fo=29, routed)          4.680     8.050    u_RegData1/DataOut_reg[19]_15
    SLICE_X46Y220        LUT6 (Prop_lut6_I1_O)        0.169     8.219 r  u_RegData1/DataOut[31]_i_5__0/O
                         net (fo=1, routed)           1.759     9.978    u_cu/DataOut_reg[31]
    SLICE_X55Y180        LUT6 (Prop_lut6_I3_O)        0.053    10.031 r  u_cu/DataOut[31]_i_1/O
                         net (fo=2, routed)           0.000    10.031    u_AluResult/DataOut_reg[31]_39[31]
    SLICE_X55Y180        FDRE                                         r  u_AluResult/DataOut_reg[31]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.416     3.866    u_AluResult/clk_IBUF_BUFG
    SLICE_X55Y180        FDRE                                         r  u_AluResult/DataOut_reg[31]_lopt_replica/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[0]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.912ns  (logic 0.561ns (5.660%)  route 9.351ns (94.340%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[2]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[2]/Q
                         net (fo=50, routed)          3.297     3.646    u_cu/InstrOut_reg[2][2]
    SLICE_X61Y170        LUT5 (Prop_lut5_I4_O)        0.053     3.699 f  u_cu/DataOut[16]_i_3/O
                         net (fo=61, routed)          2.909     6.609    u_cu/ALUControl_reg[2]_1
    SLICE_X50Y173        LUT6 (Prop_lut6_I2_O)        0.053     6.662 r  u_cu/DataOut[0]_i_7__0/O
                         net (fo=1, routed)           0.705     7.366    u_cu/DataOut[0]_i_7__0_n_0
    SLICE_X58Y172        LUT5 (Prop_lut5_I4_O)        0.053     7.419 f  u_cu/DataOut[0]_i_2/O
                         net (fo=19, routed)          2.035     9.455    u_cu/DataOut[0]_i_2_n_0
    SLICE_X41Y163        LUT6 (Prop_lut6_I0_O)        0.053     9.508 r  u_cu/DataOut[0]_rep__11_i_1/O
                         net (fo=1, routed)           0.404     9.912    u_AluResult/DataOut_reg[0]_rep__11_5
    SLICE_X38Y163        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.506     3.956    u_AluResult/clk_IBUF_BUFG
    SLICE_X38Y163        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__11/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 0.641ns (6.634%)  route 9.021ns (93.366%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[4]/G
    SLICE_X37Y168        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u_cu/ALUControl_reg[4]/Q
                         net (fo=85, routed)          2.951     3.300    u_cu/InstrOut_reg[2][4]
    SLICE_X45Y177        LUT5 (Prop_lut5_I4_O)        0.070     3.370 r  u_cu/DataOut[3]_i_6__0/O
                         net (fo=29, routed)          3.995     7.365    u_RegData1/DataOut_reg[19]_15
    SLICE_X48Y200        LUT6 (Prop_lut6_I1_O)        0.169     7.534 r  u_RegData1/DataOut[25]_i_5__0/O
                         net (fo=1, routed)           0.849     8.383    u_cu/DataOut_reg[25]
    SLICE_X55Y181        LUT6 (Prop_lut6_I5_O)        0.053     8.436 r  u_cu/DataOut[25]_i_1/O
                         net (fo=2, routed)           1.226     9.662    u_AluResult/DataOut_reg[31]_39[25]
    SLICE_X41Y180        FDRE                                         r  u_AluResult/DataOut_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.499     3.949    u_AluResult/clk_IBUF_BUFG
    SLICE_X41Y180        FDRE                                         r  u_AluResult/DataOut_reg[25]/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.562ns  (logic 0.636ns (6.651%)  route 8.926ns (93.349%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[2]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  u_cu/ALUControl_reg[2]/Q
                         net (fo=50, routed)          3.297     3.646    u_cu/InstrOut_reg[2][2]
    SLICE_X61Y170        LUT5 (Prop_lut5_I4_O)        0.064     3.710 r  u_cu/DataOut[31]_i_21/O
                         net (fo=109, routed)         3.719     7.429    u_cu/ALUControl_reg[2]_2
    SLICE_X47Y200        LUT6 (Prop_lut6_I2_O)        0.170     7.599 r  u_cu/DataOut[30]_i_5__0/O
                         net (fo=1, routed)           1.083     8.681    u_cu/DataOut[30]_i_5__0_n_0
    SLICE_X53Y181        LUT6 (Prop_lut6_I4_O)        0.053     8.734 r  u_cu/DataOut[30]_i_1/O
                         net (fo=2, routed)           0.828     9.562    u_AluResult/DataOut_reg[31]_39[30]
    SLICE_X47Y178        FDRE                                         r  u_AluResult/DataOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.432     3.882    u_AluResult/clk_IBUF_BUFG
    SLICE_X47Y178        FDRE                                         r  u_AluResult/DataOut_reg[30]/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[0]_rep__15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.547ns  (logic 0.561ns (5.876%)  route 8.986ns (94.124%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[2]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[2]/Q
                         net (fo=50, routed)          3.297     3.646    u_cu/InstrOut_reg[2][2]
    SLICE_X61Y170        LUT5 (Prop_lut5_I4_O)        0.053     3.699 f  u_cu/DataOut[16]_i_3/O
                         net (fo=61, routed)          2.909     6.609    u_cu/ALUControl_reg[2]_1
    SLICE_X50Y173        LUT6 (Prop_lut6_I2_O)        0.053     6.662 r  u_cu/DataOut[0]_i_7__0/O
                         net (fo=1, routed)           0.705     7.366    u_cu/DataOut[0]_i_7__0_n_0
    SLICE_X58Y172        LUT5 (Prop_lut5_I4_O)        0.053     7.419 f  u_cu/DataOut[0]_i_2/O
                         net (fo=19, routed)          1.670     9.090    u_cu/DataOut[0]_i_2_n_0
    SLICE_X44Y163        LUT6 (Prop_lut6_I0_O)        0.053     9.143 r  u_cu/DataOut[0]_rep__15_i_1/O
                         net (fo=1, routed)           0.404     9.547    u_AluResult/DataOut_reg[0]_rep__15_1
    SLICE_X44Y163        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.439     3.889    u_AluResult/clk_IBUF_BUFG
    SLICE_X44Y163        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__15/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[0]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.399ns  (logic 0.561ns (5.969%)  route 8.838ns (94.031%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[2]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[2]/Q
                         net (fo=50, routed)          3.297     3.646    u_cu/InstrOut_reg[2][2]
    SLICE_X61Y170        LUT5 (Prop_lut5_I4_O)        0.053     3.699 f  u_cu/DataOut[16]_i_3/O
                         net (fo=61, routed)          2.909     6.609    u_cu/ALUControl_reg[2]_1
    SLICE_X50Y173        LUT6 (Prop_lut6_I2_O)        0.053     6.662 r  u_cu/DataOut[0]_i_7__0/O
                         net (fo=1, routed)           0.705     7.366    u_cu/DataOut[0]_i_7__0_n_0
    SLICE_X58Y172        LUT5 (Prop_lut5_I4_O)        0.053     7.419 f  u_cu/DataOut[0]_i_2/O
                         net (fo=19, routed)          1.926     9.346    u_cu/DataOut[0]_i_2_n_0
    SLICE_X41Y165        LUT6 (Prop_lut6_I0_O)        0.053     9.399 r  u_cu/DataOut[0]_rep__9_i_1/O
                         net (fo=1, routed)           0.000     9.399    u_AluResult/DataOut_reg[0]_rep__9_1
    SLICE_X41Y165        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.503     3.953    u_AluResult/clk_IBUF_BUFG
    SLICE_X41Y165        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__9/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[0]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.324ns  (logic 0.561ns (6.017%)  route 8.763ns (93.983%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[2]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[2]/Q
                         net (fo=50, routed)          3.297     3.646    u_cu/InstrOut_reg[2][2]
    SLICE_X61Y170        LUT5 (Prop_lut5_I4_O)        0.053     3.699 f  u_cu/DataOut[16]_i_3/O
                         net (fo=61, routed)          2.909     6.609    u_cu/ALUControl_reg[2]_1
    SLICE_X50Y173        LUT6 (Prop_lut6_I2_O)        0.053     6.662 r  u_cu/DataOut[0]_i_7__0/O
                         net (fo=1, routed)           0.705     7.366    u_cu/DataOut[0]_i_7__0_n_0
    SLICE_X58Y172        LUT5 (Prop_lut5_I4_O)        0.053     7.419 f  u_cu/DataOut[0]_i_2/O
                         net (fo=19, routed)          1.709     9.128    u_cu/DataOut[0]_i_2_n_0
    SLICE_X44Y164        LUT6 (Prop_lut6_I0_O)        0.053     9.181 r  u_cu/DataOut[0]_rep__10_i_1/O
                         net (fo=1, routed)           0.143     9.324    u_AluResult/DataOut_reg[0]_rep__10_1
    SLICE_X45Y164        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.439     3.889    u_AluResult/clk_IBUF_BUFG
    SLICE_X45Y164        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__10/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[0]_rep__12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.273ns  (logic 0.561ns (6.050%)  route 8.712ns (93.950%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[2]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[2]/Q
                         net (fo=50, routed)          3.297     3.646    u_cu/InstrOut_reg[2][2]
    SLICE_X61Y170        LUT5 (Prop_lut5_I4_O)        0.053     3.699 f  u_cu/DataOut[16]_i_3/O
                         net (fo=61, routed)          2.909     6.609    u_cu/ALUControl_reg[2]_1
    SLICE_X50Y173        LUT6 (Prop_lut6_I2_O)        0.053     6.662 r  u_cu/DataOut[0]_i_7__0/O
                         net (fo=1, routed)           0.705     7.366    u_cu/DataOut[0]_i_7__0_n_0
    SLICE_X58Y172        LUT5 (Prop_lut5_I4_O)        0.053     7.419 f  u_cu/DataOut[0]_i_2/O
                         net (fo=19, routed)          1.801     9.220    u_cu/DataOut[0]_i_2_n_0
    SLICE_X42Y164        LUT6 (Prop_lut6_I0_O)        0.053     9.273 r  u_cu/DataOut[0]_rep__12_i_1/O
                         net (fo=1, routed)           0.000     9.273    u_AluResult/DataOut_reg[0]_rep__12_1
    SLICE_X42Y164        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.502     3.952    u_AluResult/clk_IBUF_BUFG
    SLICE_X42Y164        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__12/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[0]_rep__14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.270ns  (logic 0.561ns (6.052%)  route 8.709ns (93.948%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[2]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.349     0.349 f  u_cu/ALUControl_reg[2]/Q
                         net (fo=50, routed)          3.297     3.646    u_cu/InstrOut_reg[2][2]
    SLICE_X61Y170        LUT5 (Prop_lut5_I4_O)        0.053     3.699 f  u_cu/DataOut[16]_i_3/O
                         net (fo=61, routed)          2.909     6.609    u_cu/ALUControl_reg[2]_1
    SLICE_X50Y173        LUT6 (Prop_lut6_I2_O)        0.053     6.662 r  u_cu/DataOut[0]_i_7__0/O
                         net (fo=1, routed)           0.705     7.366    u_cu/DataOut[0]_i_7__0_n_0
    SLICE_X58Y172        LUT5 (Prop_lut5_I4_O)        0.053     7.419 f  u_cu/DataOut[0]_i_2/O
                         net (fo=19, routed)          1.798     9.217    u_cu/DataOut[0]_i_2_n_0
    SLICE_X42Y164        LUT6 (Prop_lut6_I0_O)        0.053     9.270 r  u_cu/DataOut[0]_rep__14_i_1/O
                         net (fo=1, routed)           0.000     9.270    u_AluResult/DataOut_reg[0]_rep__14_1
    SLICE_X42Y164        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.590     0.590 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.337    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.450 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        1.502     3.952    u_AluResult/clk_IBUF_BUFG
    SLICE_X42Y164        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__14/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cu/NextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_cu/State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.938%)  route 0.123ns (49.062%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y168        LDCE                         0.000     0.000 r  u_cu/NextState_reg[1]/G
    SLICE_X39Y168        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/NextState_reg[1]/Q
                         net (fo=3, routed)           0.123     0.251    u_cu/NextState[1]
    SLICE_X39Y169        FDRE                                         r  u_cu/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.867     1.958    u_cu/clk_IBUF_BUFG
    SLICE_X39Y169        FDRE                                         r  u_cu/State_reg[1]/C

Slack:                    inf
  Source:                 u_cu/NextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_cu/State_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.901%)  route 0.170ns (57.099%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y168        LDCE                         0.000     0.000 r  u_cu/NextState_reg[2]/G
    SLICE_X39Y168        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/NextState_reg[2]/Q
                         net (fo=3, routed)           0.170     0.298    u_cu/NextState[2]
    SLICE_X39Y169        FDRE                                         r  u_cu/State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.867     1.958    u_cu/clk_IBUF_BUFG
    SLICE_X39Y169        FDRE                                         r  u_cu/State_reg[2]/C

Slack:                    inf
  Source:                 u_cu/NextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_cu/State_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.229%)  route 0.175ns (57.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y168        LDCE                         0.000     0.000 r  u_cu/NextState_reg[1]/G
    SLICE_X39Y168        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/NextState_reg[1]/Q
                         net (fo=3, routed)           0.175     0.303    u_cu/NextState[1]
    SLICE_X38Y171        FDRE                                         r  u_cu/State_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.865     1.956    u_cu/clk_IBUF_BUFG
    SLICE_X38Y171        FDRE                                         r  u_cu/State_reg[1]_rep/C

Slack:                    inf
  Source:                 u_cu/NextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_cu/State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.143ns (43.682%)  route 0.184ns (56.318%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        LDCE                         0.000     0.000 r  u_cu/NextState_reg[0]/G
    SLICE_X34Y168        LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u_cu/NextState_reg[0]/Q
                         net (fo=3, routed)           0.184     0.327    u_cu/NextState[0]
    SLICE_X38Y169        FDRE                                         r  u_cu/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.867     1.958    u_cu/clk_IBUF_BUFG
    SLICE_X38Y169        FDRE                                         r  u_cu/State_reg[0]/C

Slack:                    inf
  Source:                 u_cu/NextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_cu/State_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.143ns (43.634%)  route 0.185ns (56.366%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        LDCE                         0.000     0.000 r  u_cu/NextState_reg[3]/G
    SLICE_X34Y168        LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u_cu/NextState_reg[3]/Q
                         net (fo=3, routed)           0.185     0.328    u_cu/NextState[3]
    SLICE_X37Y169        FDRE                                         r  u_cu/State_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.867     1.958    u_cu/clk_IBUF_BUFG
    SLICE_X37Y169        FDRE                                         r  u_cu/State_reg[3]/C

Slack:                    inf
  Source:                 u_cu/NextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_cu/State_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.362%)  route 0.224ns (63.638%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y168        LDCE                         0.000     0.000 r  u_cu/NextState_reg[2]/G
    SLICE_X39Y168        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/NextState_reg[2]/Q
                         net (fo=3, routed)           0.224     0.352    u_cu/NextState[2]
    SLICE_X39Y169        FDRE                                         r  u_cu/State_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.867     1.958    u_cu/clk_IBUF_BUFG
    SLICE_X39Y169        FDRE                                         r  u_cu/State_reg[2]_rep/C

Slack:                    inf
  Source:                 u_cu/NextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_cu/State_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.143ns (37.531%)  route 0.238ns (62.469%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        LDCE                         0.000     0.000 r  u_cu/NextState_reg[0]/G
    SLICE_X34Y168        LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u_cu/NextState_reg[0]/Q
                         net (fo=3, routed)           0.238     0.381    u_cu/NextState[0]
    SLICE_X38Y169        FDRE                                         r  u_cu/State_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.867     1.958    u_cu/clk_IBUF_BUFG
    SLICE_X38Y169        FDRE                                         r  u_cu/State_reg[0]_rep/C

Slack:                    inf
  Source:                 u_cu/NextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_cu/State_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.143ns (37.495%)  route 0.238ns (62.505%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        LDCE                         0.000     0.000 r  u_cu/NextState_reg[3]/G
    SLICE_X34Y168        LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u_cu/NextState_reg[3]/Q
                         net (fo=3, routed)           0.238     0.381    u_cu/NextState[3]
    SLICE_X37Y169        FDRE                                         r  u_cu/State_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.867     1.958    u_cu/clk_IBUF_BUFG
    SLICE_X37Y169        FDRE                                         r  u_cu/State_reg[3]_rep/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[0]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.156ns (39.877%)  route 0.235ns (60.123%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[3]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[3]/Q
                         net (fo=62, routed)          0.235     0.363    u_cu/InstrOut_reg[2][3]
    SLICE_X41Y165        LUT6 (Prop_lut6_I4_O)        0.028     0.391 r  u_cu/DataOut[0]_rep__6_i_1/O
                         net (fo=1, routed)           0.000     0.391    u_AluResult/DataOut_reg[0]_rep__6_1
    SLICE_X41Y165        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.869     1.960    u_AluResult/clk_IBUF_BUFG
    SLICE_X41Y165        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__6/C

Slack:                    inf
  Source:                 u_cu/ALUControl_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_AluResult/DataOut_reg[0]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.156ns (39.776%)  route 0.236ns (60.224%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        LDCE                         0.000     0.000 r  u_cu/ALUControl_reg[3]/G
    SLICE_X37Y167        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_cu/ALUControl_reg[3]/Q
                         net (fo=62, routed)          0.236     0.364    u_cu/InstrOut_reg[2][3]
    SLICE_X41Y165        LUT6 (Prop_lut6_I4_O)        0.028     0.392 r  u_cu/DataOut[0]_rep__4_i_1/O
                         net (fo=1, routed)           0.000     0.392    u_AluResult/DataOut_reg[0]_rep__4_1
    SLICE_X41Y165        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.061    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=2621, routed)        0.869     1.960    u_AluResult/clk_IBUF_BUFG
    SLICE_X41Y165        FDRE                                         r  u_AluResult/DataOut_reg[0]_rep__4/C





