[N
4
4
1 N
1
50 D:/RTL_FPGA/VHDL/sum_component/sim_n_sum_1bit/work
3
10 behavioral
2
10 n_sum_1bit
]
[G
1
2
3
1
4
1
0
8
0
0 0
0
0
]
