
icm42688p.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e4c  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08006118  08006118  00007118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006128  08006128  00007128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800612c  0800612c  0000712c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08006130  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001e8  24000010  08006140  00008010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  240001f8  08006140  000081f8  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c26e  00000000  00000000  0000803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001d06  00000000  00000000  000142ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a28  00000000  00000000  00015fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000007a5  00000000  00000000  000169e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00031488  00000000  00000000  00017185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000e3df  00000000  00000000  0004860d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013dac4  00000000  00000000  000569ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001944b0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000028e8  00000000  00000000  001944f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000065  00000000  00000000  00196ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000010 	.word	0x24000010
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08006100 	.word	0x08006100

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000014 	.word	0x24000014
 8000308:	08006100 	.word	0x08006100

0800030c <AK_CS_Low>:
//AK099
// ===== AK09940A: CS por GPIO PB0 =====
#define AK_CS_GPIO_Port   GPIOB
#define AK_CS_Pin         GPIO_PIN_0

static inline void AK_CS_Low(void)  { HAL_GPIO_WritePin(AK_CS_GPIO_Port, AK_CS_Pin, GPIO_PIN_RESET); }
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
 8000310:	2200      	movs	r2, #0
 8000312:	2101      	movs	r1, #1
 8000314:	4802      	ldr	r0, [pc, #8]	@ (8000320 <AK_CS_Low+0x14>)
 8000316:	f001 fe87 	bl	8002028 <HAL_GPIO_WritePin>
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	58020400 	.word	0x58020400

08000324 <AK_CS_High>:
static inline void AK_CS_High(void) { HAL_GPIO_WritePin(AK_CS_GPIO_Port, AK_CS_Pin, GPIO_PIN_SET); }
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
 8000328:	2201      	movs	r2, #1
 800032a:	2101      	movs	r1, #1
 800032c:	4802      	ldr	r0, [pc, #8]	@ (8000338 <AK_CS_High+0x14>)
 800032e:	f001 fe7b 	bl	8002028 <HAL_GPIO_WritePin>
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	58020400 	.word	0x58020400

0800033c <ICM_CS_Low>:
// Si no, sustitúyelo por GPIOB y GPIO_PIN_0.

#define ICM_CS_GPIO_Port   GPIOC
#define ICM_CS_Pin         GPIO_PIN_5

static inline void ICM_CS_Low(void)  { HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_RESET); }
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
 8000340:	2200      	movs	r2, #0
 8000342:	2120      	movs	r1, #32
 8000344:	4802      	ldr	r0, [pc, #8]	@ (8000350 <ICM_CS_Low+0x14>)
 8000346:	f001 fe6f 	bl	8002028 <HAL_GPIO_WritePin>
 800034a:	bf00      	nop
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	58020800 	.word	0x58020800

08000354 <ICM_CS_High>:
static inline void ICM_CS_High(void) { HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_SET); }
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
 8000358:	2201      	movs	r2, #1
 800035a:	2120      	movs	r1, #32
 800035c:	4802      	ldr	r0, [pc, #8]	@ (8000368 <ICM_CS_High+0x14>)
 800035e:	f001 fe63 	bl	8002028 <HAL_GPIO_WritePin>
 8000362:	bf00      	nop
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	58020800 	.word	0x58020800

0800036c <ICM_WriteReg>:



// Transacción de 1 registro: escritura
HAL_StatusTypeDef ICM_WriteReg(uint8_t reg, uint8_t data)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	460a      	mov	r2, r1
 8000376:	71fb      	strb	r3, [r7, #7]
 8000378:	4613      	mov	r3, r2
 800037a:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status;
    uint8_t tx[2];

    tx[0] = reg & 0x7F;   // bit7 = 0 → write
 800037c:	79fb      	ldrb	r3, [r7, #7]
 800037e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000382:	b2db      	uxtb	r3, r3
 8000384:	733b      	strb	r3, [r7, #12]
    tx[1] = data;
 8000386:	79bb      	ldrb	r3, [r7, #6]
 8000388:	737b      	strb	r3, [r7, #13]

    ICM_CS_Low();
 800038a:	f7ff ffd7 	bl	800033c <ICM_CS_Low>
    status = HAL_SPI_Transmit(&hspi2, tx, 2, HAL_MAX_DELAY);
 800038e:	f107 010c 	add.w	r1, r7, #12
 8000392:	f04f 33ff 	mov.w	r3, #4294967295
 8000396:	2202      	movs	r2, #2
 8000398:	4805      	ldr	r0, [pc, #20]	@ (80003b0 <ICM_WriteReg+0x44>)
 800039a:	f004 f9cb 	bl	8004734 <HAL_SPI_Transmit>
 800039e:	4603      	mov	r3, r0
 80003a0:	73fb      	strb	r3, [r7, #15]
    ICM_CS_High();
 80003a2:	f7ff ffd7 	bl	8000354 <ICM_CS_High>

    return status;
 80003a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	3710      	adds	r7, #16
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	240000b4 	.word	0x240000b4

080003b4 <ICM_ReadRegs>:

// Lectura de N bytes empezando en reg
HAL_StatusTypeDef ICM_ReadRegs(uint8_t reg, uint8_t *pData, uint16_t size)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	6039      	str	r1, [r7, #0]
 80003be:	71fb      	strb	r3, [r7, #7]
 80003c0:	4613      	mov	r3, r2
 80003c2:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t txAddr = ICM42688_SPI_READ | (reg & 0x7F);
 80003c4:	79fb      	ldrb	r3, [r7, #7]
 80003c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	73bb      	strb	r3, [r7, #14]

    ICM_CS_Low();
 80003ce:	f7ff ffb5 	bl	800033c <ICM_CS_Low>
    status = HAL_SPI_Transmit(&hspi2, &txAddr, 1, HAL_MAX_DELAY);
 80003d2:	f107 010e 	add.w	r1, r7, #14
 80003d6:	f04f 33ff 	mov.w	r3, #4294967295
 80003da:	2201      	movs	r2, #1
 80003dc:	480d      	ldr	r0, [pc, #52]	@ (8000414 <ICM_ReadRegs+0x60>)
 80003de:	f004 f9a9 	bl	8004734 <HAL_SPI_Transmit>
 80003e2:	4603      	mov	r3, r0
 80003e4:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80003e6:	7bfb      	ldrb	r3, [r7, #15]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d003      	beq.n	80003f4 <ICM_ReadRegs+0x40>
        ICM_CS_High();
 80003ec:	f7ff ffb2 	bl	8000354 <ICM_CS_High>
        return status;
 80003f0:	7bfb      	ldrb	r3, [r7, #15]
 80003f2:	e00b      	b.n	800040c <ICM_ReadRegs+0x58>
    }

    status = HAL_SPI_Receive(&hspi2, pData, size, HAL_MAX_DELAY);
 80003f4:	88ba      	ldrh	r2, [r7, #4]
 80003f6:	f04f 33ff 	mov.w	r3, #4294967295
 80003fa:	6839      	ldr	r1, [r7, #0]
 80003fc:	4805      	ldr	r0, [pc, #20]	@ (8000414 <ICM_ReadRegs+0x60>)
 80003fe:	f004 fb87 	bl	8004b10 <HAL_SPI_Receive>
 8000402:	4603      	mov	r3, r0
 8000404:	73fb      	strb	r3, [r7, #15]
    ICM_CS_High();
 8000406:	f7ff ffa5 	bl	8000354 <ICM_CS_High>

    return status;
 800040a:	7bfb      	ldrb	r3, [r7, #15]
}
 800040c:	4618      	mov	r0, r3
 800040e:	3710      	adds	r7, #16
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	240000b4 	.word	0x240000b4

08000418 <ICM42688_Init>:
// Inicializacion



int ICM42688_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;
    uint8_t whoami = 0;
 800041e:	2300      	movs	r3, #0
 8000420:	71bb      	strb	r3, [r7, #6]


    // 1) Soft reset (DEVICE_CONFIG bit0 = 1)
    status = ICM_WriteReg(ICM42688_REG_DEVICE_CONFIG, 0x01);
 8000422:	2101      	movs	r1, #1
 8000424:	2011      	movs	r0, #17
 8000426:	f7ff ffa1 	bl	800036c <ICM_WriteReg>
 800042a:	4603      	mov	r3, r0
 800042c:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -1;
 800042e:	79fb      	ldrb	r3, [r7, #7]
 8000430:	2b00      	cmp	r3, #0
 8000432:	d002      	beq.n	800043a <ICM42688_Init+0x22>
 8000434:	f04f 33ff 	mov.w	r3, #4294967295
 8000438:	e054      	b.n	80004e4 <ICM42688_Init+0xcc>
    HAL_Delay(2);  // datasheet pide ~1ms
 800043a:	2002      	movs	r0, #2
 800043c:	f001 f85a 	bl	80014f4 <HAL_Delay>

    // 2) Leer WHO_AM_I y verificar 0x47
    status = ICM_ReadRegs(ICM42688_REG_WHO_AM_I, &whoami, 1);
 8000440:	1dbb      	adds	r3, r7, #6
 8000442:	2201      	movs	r2, #1
 8000444:	4619      	mov	r1, r3
 8000446:	2075      	movs	r0, #117	@ 0x75
 8000448:	f7ff ffb4 	bl	80003b4 <ICM_ReadRegs>
 800044c:	4603      	mov	r3, r0
 800044e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -2;
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	2b00      	cmp	r3, #0
 8000454:	d002      	beq.n	800045c <ICM42688_Init+0x44>
 8000456:	f06f 0301 	mvn.w	r3, #1
 800045a:	e043      	b.n	80004e4 <ICM42688_Init+0xcc>
    if (whoami != 0x47)   return -3;  // error de conexión
 800045c:	79bb      	ldrb	r3, [r7, #6]
 800045e:	2b47      	cmp	r3, #71	@ 0x47
 8000460:	d002      	beq.n	8000468 <ICM42688_Init+0x50>
 8000462:	f06f 0302 	mvn.w	r3, #2
 8000466:	e03d      	b.n	80004e4 <ICM42688_Init+0xcc>

    // 3) PWR_MGMT0: habilitar Gyro LN + Accel LN, Temp ON
    // GYRO_MODE=11b (LN), ACCEL_MODE=11b (LN) → 0b0000 1111 = 0x0F
    status = ICM_WriteReg(ICM42688_REG_PWR_MGMT0, 0x0F);
 8000468:	210f      	movs	r1, #15
 800046a:	204e      	movs	r0, #78	@ 0x4e
 800046c:	f7ff ff7e 	bl	800036c <ICM_WriteReg>
 8000470:	4603      	mov	r3, r0
 8000472:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -4;
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d002      	beq.n	8000480 <ICM42688_Init+0x68>
 800047a:	f06f 0303 	mvn.w	r3, #3
 800047e:	e031      	b.n	80004e4 <ICM42688_Init+0xcc>
    HAL_Delay(50);
 8000480:	2032      	movs	r0, #50	@ 0x32
 8000482:	f001 f837 	bl	80014f4 <HAL_Delay>

    uint8_t pwr = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	717b      	strb	r3, [r7, #5]
    status = ICM_ReadRegs(ICM42688_REG_PWR_MGMT0, &pwr, 1);
 800048a:	1d7b      	adds	r3, r7, #5
 800048c:	2201      	movs	r2, #1
 800048e:	4619      	mov	r1, r3
 8000490:	204e      	movs	r0, #78	@ 0x4e
 8000492:	f7ff ff8f 	bl	80003b4 <ICM_ReadRegs>
 8000496:	4603      	mov	r3, r0
 8000498:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -7;
 800049a:	79fb      	ldrb	r3, [r7, #7]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d002      	beq.n	80004a6 <ICM42688_Init+0x8e>
 80004a0:	f06f 0306 	mvn.w	r3, #6
 80004a4:	e01e      	b.n	80004e4 <ICM42688_Init+0xcc>
    if (pwr != 0x0F) return -8;
 80004a6:	797b      	ldrb	r3, [r7, #5]
 80004a8:	2b0f      	cmp	r3, #15
 80004aa:	d002      	beq.n	80004b2 <ICM42688_Init+0x9a>
 80004ac:	f06f 0307 	mvn.w	r3, #7
 80004b0:	e018      	b.n	80004e4 <ICM42688_Init+0xcc>


    // 4) GYRO_CONFIG0: dejar por defecto (±2000dps, 1kHz) o cambiar si quieres
    // Ejemplo: 0x06 = FS ±2000dps, ODR 1kHz
    status = ICM_WriteReg(ICM42688_REG_GYRO_CONFIG0, 0x06);
 80004b2:	2106      	movs	r1, #6
 80004b4:	204f      	movs	r0, #79	@ 0x4f
 80004b6:	f7ff ff59 	bl	800036c <ICM_WriteReg>
 80004ba:	4603      	mov	r3, r0
 80004bc:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -5;
 80004be:	79fb      	ldrb	r3, [r7, #7]
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d002      	beq.n	80004ca <ICM42688_Init+0xb2>
 80004c4:	f06f 0304 	mvn.w	r3, #4
 80004c8:	e00c      	b.n	80004e4 <ICM42688_Init+0xcc>

    // 5) ACCEL_CONFIG0: por ejemplo ±4g, ODR 1kHz (revisa tabla exacta en el datasheet)
    // Para algo simple podemos dejar también 0x06 (dependerá de la tabla de ACCEL_FS_SEL/ODR).
    status = ICM_WriteReg(ICM42688_REG_ACCEL_CONFIG0, 0x06);
 80004ca:	2106      	movs	r1, #6
 80004cc:	2050      	movs	r0, #80	@ 0x50
 80004ce:	f7ff ff4d 	bl	800036c <ICM_WriteReg>
 80004d2:	4603      	mov	r3, r0
 80004d4:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -6;
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d002      	beq.n	80004e2 <ICM42688_Init+0xca>
 80004dc:	f06f 0305 	mvn.w	r3, #5
 80004e0:	e000      	b.n	80004e4 <ICM42688_Init+0xcc>

    return 0; // OK
 80004e2:	2300      	movs	r3, #0
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	3708      	adds	r7, #8
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}

080004ec <ICM42688_ReadData>:
    int16_t ax, ay, az;
    int16_t gx, gy, gz;
} ICM42688_Data_t;

int ICM42688_ReadData(ICM42688_Data_t *out)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
    uint8_t raw[14];
    HAL_StatusTypeDef status;

    // Leer TEMP_DATA1 (0x1D) hasta GYRO_DATA_Z0 (0x2A) → 14 bytes
    status = ICM_ReadRegs(ICM42688_REG_TEMP_DATA1, raw, 14);
 80004f4:	f107 0308 	add.w	r3, r7, #8
 80004f8:	220e      	movs	r2, #14
 80004fa:	4619      	mov	r1, r3
 80004fc:	201d      	movs	r0, #29
 80004fe:	f7ff ff59 	bl	80003b4 <ICM_ReadRegs>
 8000502:	4603      	mov	r3, r0
 8000504:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return -1;
 8000506:	7dfb      	ldrb	r3, [r7, #23]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d002      	beq.n	8000512 <ICM42688_ReadData+0x26>
 800050c:	f04f 33ff 	mov.w	r3, #4294967295
 8000510:	e046      	b.n	80005a0 <ICM42688_ReadData+0xb4>

    out->temp = (int16_t)((raw[0] << 8) | raw[1]);
 8000512:	7a3b      	ldrb	r3, [r7, #8]
 8000514:	b21b      	sxth	r3, r3
 8000516:	021b      	lsls	r3, r3, #8
 8000518:	b21a      	sxth	r2, r3
 800051a:	7a7b      	ldrb	r3, [r7, #9]
 800051c:	b21b      	sxth	r3, r3
 800051e:	4313      	orrs	r3, r2
 8000520:	b21a      	sxth	r2, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	801a      	strh	r2, [r3, #0]
    out->ax   = (int16_t)((raw[2] << 8) | raw[3]);
 8000526:	7abb      	ldrb	r3, [r7, #10]
 8000528:	b21b      	sxth	r3, r3
 800052a:	021b      	lsls	r3, r3, #8
 800052c:	b21a      	sxth	r2, r3
 800052e:	7afb      	ldrb	r3, [r7, #11]
 8000530:	b21b      	sxth	r3, r3
 8000532:	4313      	orrs	r3, r2
 8000534:	b21a      	sxth	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	805a      	strh	r2, [r3, #2]
    out->ay   = (int16_t)((raw[4] << 8) | raw[5]);
 800053a:	7b3b      	ldrb	r3, [r7, #12]
 800053c:	b21b      	sxth	r3, r3
 800053e:	021b      	lsls	r3, r3, #8
 8000540:	b21a      	sxth	r2, r3
 8000542:	7b7b      	ldrb	r3, [r7, #13]
 8000544:	b21b      	sxth	r3, r3
 8000546:	4313      	orrs	r3, r2
 8000548:	b21a      	sxth	r2, r3
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	809a      	strh	r2, [r3, #4]
    out->az   = (int16_t)((raw[6] << 8) | raw[7]);
 800054e:	7bbb      	ldrb	r3, [r7, #14]
 8000550:	b21b      	sxth	r3, r3
 8000552:	021b      	lsls	r3, r3, #8
 8000554:	b21a      	sxth	r2, r3
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	b21b      	sxth	r3, r3
 800055a:	4313      	orrs	r3, r2
 800055c:	b21a      	sxth	r2, r3
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	80da      	strh	r2, [r3, #6]
    out->gx   = (int16_t)((raw[8] << 8) | raw[9]);
 8000562:	7c3b      	ldrb	r3, [r7, #16]
 8000564:	b21b      	sxth	r3, r3
 8000566:	021b      	lsls	r3, r3, #8
 8000568:	b21a      	sxth	r2, r3
 800056a:	7c7b      	ldrb	r3, [r7, #17]
 800056c:	b21b      	sxth	r3, r3
 800056e:	4313      	orrs	r3, r2
 8000570:	b21a      	sxth	r2, r3
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	811a      	strh	r2, [r3, #8]
    out->gy   = (int16_t)((raw[10] << 8) | raw[11]);
 8000576:	7cbb      	ldrb	r3, [r7, #18]
 8000578:	b21b      	sxth	r3, r3
 800057a:	021b      	lsls	r3, r3, #8
 800057c:	b21a      	sxth	r2, r3
 800057e:	7cfb      	ldrb	r3, [r7, #19]
 8000580:	b21b      	sxth	r3, r3
 8000582:	4313      	orrs	r3, r2
 8000584:	b21a      	sxth	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	815a      	strh	r2, [r3, #10]
    out->gz   = (int16_t)((raw[12] << 8) | raw[13]);
 800058a:	7d3b      	ldrb	r3, [r7, #20]
 800058c:	b21b      	sxth	r3, r3
 800058e:	021b      	lsls	r3, r3, #8
 8000590:	b21a      	sxth	r2, r3
 8000592:	7d7b      	ldrb	r3, [r7, #21]
 8000594:	b21b      	sxth	r3, r3
 8000596:	4313      	orrs	r3, r2
 8000598:	b21a      	sxth	r2, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	819a      	strh	r2, [r3, #12]

    return 0;
 800059e:	2300      	movs	r3, #0
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3718      	adds	r7, #24
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <Start_SPI6_Slave>:

uint8_t spi6_tx_buf[SPI6_FRAME_LEN];
uint8_t spi6_rx_buf[SPI6_FRAME_LEN]; // por si quieres comandos más adelante

void Start_SPI6_Slave(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
    // Preparar cabecera
    spi6_tx_buf[0] = 0xAA;
 80005ac:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <Start_SPI6_Slave+0x20>)
 80005ae:	22aa      	movs	r2, #170	@ 0xaa
 80005b0:	701a      	strb	r2, [r3, #0]
    spi6_tx_buf[1] = 0x55;
 80005b2:	4b05      	ldr	r3, [pc, #20]	@ (80005c8 <Start_SPI6_Slave+0x20>)
 80005b4:	2255      	movs	r2, #85	@ 0x55
 80005b6:	705a      	strb	r2, [r3, #1]

    // Arrancar recepción/transmisión en modo IT (full-duplex)
    HAL_SPI_TransmitReceive_IT(&hspi6, spi6_tx_buf, spi6_rx_buf, SPI6_FRAME_LEN);
 80005b8:	2318      	movs	r3, #24
 80005ba:	4a04      	ldr	r2, [pc, #16]	@ (80005cc <Start_SPI6_Slave+0x24>)
 80005bc:	4902      	ldr	r1, [pc, #8]	@ (80005c8 <Start_SPI6_Slave+0x20>)
 80005be:	4804      	ldr	r0, [pc, #16]	@ (80005d0 <Start_SPI6_Slave+0x28>)
 80005c0:	f005 f852 	bl	8005668 <HAL_SPI_TransmitReceive_IT>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	240001c4 	.word	0x240001c4
 80005cc:	240001dc 	.word	0x240001dc
 80005d0:	2400013c 	.word	0x2400013c

080005d4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI6) {
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a06      	ldr	r2, [pc, #24]	@ (80005fc <HAL_SPI_TxRxCpltCallback+0x28>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d105      	bne.n	80005f2 <HAL_SPI_TxRxCpltCallback+0x1e>
        // La Raspberry acaba de hacer una transacción completa de 16 bytes.
        // Aquí podrías interpretar comandos en spi6_rx_buf si quisieras.

        // Relanzar la siguiente transacción para estar siempre listo:
        HAL_SPI_TransmitReceive_IT(&hspi6, spi6_tx_buf, spi6_rx_buf, SPI6_FRAME_LEN);
 80005e6:	2318      	movs	r3, #24
 80005e8:	4a05      	ldr	r2, [pc, #20]	@ (8000600 <HAL_SPI_TxRxCpltCallback+0x2c>)
 80005ea:	4906      	ldr	r1, [pc, #24]	@ (8000604 <HAL_SPI_TxRxCpltCallback+0x30>)
 80005ec:	4806      	ldr	r0, [pc, #24]	@ (8000608 <HAL_SPI_TxRxCpltCallback+0x34>)
 80005ee:	f005 f83b 	bl	8005668 <HAL_SPI_TransmitReceive_IT>
    }
}
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	58001400 	.word	0x58001400
 8000600:	240001dc 	.word	0x240001dc
 8000604:	240001c4 	.word	0x240001c4
 8000608:	2400013c 	.word	0x2400013c

0800060c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b098      	sub	sp, #96	@ 0x60
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000612:	f000 fc28 	bl	8000e66 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000616:	f000 fedb 	bl	80013d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061a:	f000 f93f 	bl	800089c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061e:	f000 faa9 	bl	8000b74 <MX_GPIO_Init>
  MX_SPI6_Init();
 8000622:	f000 fa57 	bl	8000ad4 <MX_SPI6_Init>
  MX_SPI2_Init();
 8000626:	f000 f9ff 	bl	8000a28 <MX_SPI2_Init>
  MX_SPI1_Init();
 800062a:	f000 f9a7 	bl	800097c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  ICM_CS_High();    // asegurarse
 800062e:	f7ff fe91 	bl	8000354 <ICM_CS_High>
  //if (ICM42688_Init() != 0) {
      // error → parpadear LED, etc.
  //}

  // AK099
  AK_CS_High(); // CS en reposo alto
 8000632:	f7ff fe77 	bl	8000324 <AK_CS_High>

  uint8_t w1=0, w2=0;
 8000636:	2300      	movs	r3, #0
 8000638:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800063c:	2300      	movs	r3, #0
 800063e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (AK09940_CheckWhoAmI(&w1, &w2) != 0) {
 8000642:	f107 023e 	add.w	r2, r7, #62	@ 0x3e
 8000646:	f107 033f 	add.w	r3, r7, #63	@ 0x3f
 800064a:	4611      	mov	r1, r2
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fb73 	bl	8000d38 <AK09940_CheckWhoAmI>
      // Si falla, puedes poner un breakpoint aquí o mandar w1/w2 por tu frame
  }

  // Modo continuo 100Hz (0x08 según tabla de modos)
  AK09940_SetMode(0x08);
 8000652:	2008      	movs	r0, #8
 8000654:	f000 fb99 	bl	8000d8a <AK09940_SetMode>
  //AK099


  int ret = ICM42688_Init();
 8000658:	f7ff fede 	bl	8000418 <ICM42688_Init>
 800065c:	6478      	str	r0, [r7, #68]	@ 0x44
  if (ret != 0) {
 800065e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000660:	2b00      	cmp	r3, #0
 8000662:	d01a      	beq.n	800069a <main+0x8e>
      // Si falla, para depurar: manda el código de error a la RPi
      spi6_tx_buf[0] = 0xAA;
 8000664:	4b8c      	ldr	r3, [pc, #560]	@ (8000898 <main+0x28c>)
 8000666:	22aa      	movs	r2, #170	@ 0xaa
 8000668:	701a      	strb	r2, [r3, #0]
      spi6_tx_buf[1] = 0x55;
 800066a:	4b8b      	ldr	r3, [pc, #556]	@ (8000898 <main+0x28c>)
 800066c:	2255      	movs	r2, #85	@ 0x55
 800066e:	705a      	strb	r2, [r3, #1]
      for (int i = 2; i < 16; i++) spi6_tx_buf[i] = 0xE0 | (uint8_t)(-ret); // marca simple
 8000670:	2302      	movs	r3, #2
 8000672:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000674:	e00e      	b.n	8000694 <main+0x88>
 8000676:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000678:	b2db      	uxtb	r3, r3
 800067a:	425b      	negs	r3, r3
 800067c:	b2db      	uxtb	r3, r3
 800067e:	f063 031f 	orn	r3, r3, #31
 8000682:	b2d9      	uxtb	r1, r3
 8000684:	4a84      	ldr	r2, [pc, #528]	@ (8000898 <main+0x28c>)
 8000686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000688:	4413      	add	r3, r2
 800068a:	460a      	mov	r2, r1
 800068c:	701a      	strb	r2, [r3, #0]
 800068e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000690:	3301      	adds	r3, #1
 8000692:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000694:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000696:	2b0f      	cmp	r3, #15
 8000698:	dded      	ble.n	8000676 <main+0x6a>
      // y puedes quedarte aquí o seguir
  }

  Start_SPI6_Slave();
 800069a:	f7ff ff85 	bl	80005a8 <Start_SPI6_Slave>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint8_t frame[SPI6_FRAME_LEN];

	  frame[0] = 0xAA;
 800069e:	23aa      	movs	r3, #170	@ 0xaa
 80006a0:	763b      	strb	r3, [r7, #24]
	  frame[1] = 0x55;
 80006a2:	2355      	movs	r3, #85	@ 0x55
 80006a4:	767b      	strb	r3, [r7, #25]

	  // status bits:
	  // bit0 = IMU OK
	  // bit1 = MAG OK
	  uint8_t status = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

	  ICM42688_Data_t imu;
	  int16_t mx = 0, my = 0, mz = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	80fb      	strh	r3, [r7, #6]
 80006b0:	2300      	movs	r3, #0
 80006b2:	80bb      	strh	r3, [r7, #4]
 80006b4:	2300      	movs	r3, #0
 80006b6:	807b      	strh	r3, [r7, #2]

	  // --- IMU ---
	  if (ICM42688_ReadData(&imu) == 0) {
 80006b8:	f107 0308 	add.w	r3, r7, #8
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ff15 	bl	80004ec <ICM42688_ReadData>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d154      	bne.n	8000772 <main+0x166>
	      status |= (1 << 0);
 80006c8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80006cc:	f043 0301 	orr.w	r3, r3, #1
 80006d0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

	      frame[2]  = (uint8_t)(imu.temp >> 8);
 80006d4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80006d8:	121b      	asrs	r3, r3, #8
 80006da:	b21b      	sxth	r3, r3
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	76bb      	strb	r3, [r7, #26]
	      frame[3]  = (uint8_t)(imu.temp & 0xFF);
 80006e0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	76fb      	strb	r3, [r7, #27]

	      frame[4]  = (uint8_t)(imu.ax >> 8);
 80006e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006ec:	121b      	asrs	r3, r3, #8
 80006ee:	b21b      	sxth	r3, r3
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	773b      	strb	r3, [r7, #28]
	      frame[5]  = (uint8_t)(imu.ax & 0xFF);
 80006f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	777b      	strb	r3, [r7, #29]

	      frame[6]  = (uint8_t)(imu.ay >> 8);
 80006fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000700:	121b      	asrs	r3, r3, #8
 8000702:	b21b      	sxth	r3, r3
 8000704:	b2db      	uxtb	r3, r3
 8000706:	77bb      	strb	r3, [r7, #30]
	      frame[7]  = (uint8_t)(imu.ay & 0xFF);
 8000708:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	77fb      	strb	r3, [r7, #31]

	      frame[8]  = (uint8_t)(imu.az >> 8);
 8000710:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000714:	121b      	asrs	r3, r3, #8
 8000716:	b21b      	sxth	r3, r3
 8000718:	b2db      	uxtb	r3, r3
 800071a:	f887 3020 	strb.w	r3, [r7, #32]
	      frame[9]  = (uint8_t)(imu.az & 0xFF);
 800071e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000722:	b2db      	uxtb	r3, r3
 8000724:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	      frame[10] = (uint8_t)(imu.gx >> 8);
 8000728:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800072c:	121b      	asrs	r3, r3, #8
 800072e:	b21b      	sxth	r3, r3
 8000730:	b2db      	uxtb	r3, r3
 8000732:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	      frame[11] = (uint8_t)(imu.gx & 0xFF);
 8000736:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	      frame[12] = (uint8_t)(imu.gy >> 8);
 8000740:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000744:	121b      	asrs	r3, r3, #8
 8000746:	b21b      	sxth	r3, r3
 8000748:	b2db      	uxtb	r3, r3
 800074a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	      frame[13] = (uint8_t)(imu.gy & 0xFF);
 800074e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000752:	b2db      	uxtb	r3, r3
 8000754:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	      frame[14] = (uint8_t)(imu.gz >> 8);
 8000758:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800075c:	121b      	asrs	r3, r3, #8
 800075e:	b21b      	sxth	r3, r3
 8000760:	b2db      	uxtb	r3, r3
 8000762:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	      frame[15] = (uint8_t)(imu.gz & 0xFF);
 8000766:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800076a:	b2db      	uxtb	r3, r3
 800076c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000770:	e00e      	b.n	8000790 <main+0x184>
	  } else {
	      for (int i = 2; i <= 15; i++) frame[i] = 0xEE;
 8000772:	2302      	movs	r3, #2
 8000774:	657b      	str	r3, [r7, #84]	@ 0x54
 8000776:	e008      	b.n	800078a <main+0x17e>
 8000778:	f107 0218 	add.w	r2, r7, #24
 800077c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800077e:	4413      	add	r3, r2
 8000780:	22ee      	movs	r2, #238	@ 0xee
 8000782:	701a      	strb	r2, [r3, #0]
 8000784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000786:	3301      	adds	r3, #1
 8000788:	657b      	str	r3, [r7, #84]	@ 0x54
 800078a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800078c:	2b0f      	cmp	r3, #15
 800078e:	ddf3      	ble.n	8000778 <main+0x16c>
	  }

	  // --- MAG ---
	  int mag_ret = AK09940_ReadMagXYZ(&mx, &my, &mz);
 8000790:	1cba      	adds	r2, r7, #2
 8000792:	1d39      	adds	r1, r7, #4
 8000794:	1dbb      	adds	r3, r7, #6
 8000796:	4618      	mov	r0, r3
 8000798:	f000 fb06 	bl	8000da8 <AK09940_ReadMagXYZ>
 800079c:	6438      	str	r0, [r7, #64]	@ 0x40
	  if (mag_ret == 0) {
 800079e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d12a      	bne.n	80007fa <main+0x1ee>
	      status |= (1 << 1);
 80007a4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

	      frame[16] = (uint8_t)(mx >> 8);
 80007b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007b4:	121b      	asrs	r3, r3, #8
 80007b6:	b21b      	sxth	r3, r3
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	      frame[17] = (uint8_t)(mx & 0xFF);
 80007be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

	      frame[18] = (uint8_t)(my >> 8);
 80007c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007cc:	121b      	asrs	r3, r3, #8
 80007ce:	b21b      	sxth	r3, r3
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	      frame[19] = (uint8_t)(my & 0xFF);
 80007d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

	      frame[20] = (uint8_t)(mz >> 8);
 80007e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007e4:	121b      	asrs	r3, r3, #8
 80007e6:	b21b      	sxth	r3, r3
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	      frame[21] = (uint8_t)(mz & 0xFF);
 80007ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80007f8:	e014      	b.n	8000824 <main+0x218>
	  } else {
	      // Si no hay dato nuevo (mag_ret==1) o error, marca igual
	      frame[16] = frame[17] = 0xEF;
 80007fa:	23ef      	movs	r3, #239	@ 0xef
 80007fc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8000800:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000804:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	      frame[18] = frame[19] = 0xEF;
 8000808:	23ef      	movs	r3, #239	@ 0xef
 800080a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800080e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000812:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	      frame[20] = frame[21] = 0xEF;
 8000816:	23ef      	movs	r3, #239	@ 0xef
 8000818:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800081c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000820:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	  }

	  frame[22] = status;
 8000824:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8000828:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	  // checksum XOR simple (bytes 0..22)
	  uint8_t csum = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	  for (int i = 0; i <= 22; i++) csum ^= frame[i];
 8000832:	2300      	movs	r3, #0
 8000834:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000836:	e00c      	b.n	8000852 <main+0x246>
 8000838:	f107 0218 	add.w	r2, r7, #24
 800083c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800083e:	4413      	add	r3, r2
 8000840:	781a      	ldrb	r2, [r3, #0]
 8000842:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000846:	4053      	eors	r3, r2
 8000848:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800084c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800084e:	3301      	adds	r3, #1
 8000850:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000852:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000854:	2b16      	cmp	r3, #22
 8000856:	ddef      	ble.n	8000838 <main+0x22c>
	  frame[23] = csum;
 8000858:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800085c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000860:	b672      	cpsid	i
}
 8000862:	bf00      	nop

	  // Copia atómica rápida al buffer que usa SPI6 (evita corrupción durante transferencia)
	  __disable_irq();
	  for (int i = 0; i < SPI6_FRAME_LEN; i++) spi6_tx_buf[i] = frame[i];
 8000864:	2300      	movs	r3, #0
 8000866:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000868:	e00c      	b.n	8000884 <main+0x278>
 800086a:	f107 0218 	add.w	r2, r7, #24
 800086e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000870:	4413      	add	r3, r2
 8000872:	7819      	ldrb	r1, [r3, #0]
 8000874:	4a08      	ldr	r2, [pc, #32]	@ (8000898 <main+0x28c>)
 8000876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000878:	4413      	add	r3, r2
 800087a:	460a      	mov	r2, r1
 800087c:	701a      	strb	r2, [r3, #0]
 800087e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000880:	3301      	adds	r3, #1
 8000882:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000884:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000886:	2b17      	cmp	r3, #23
 8000888:	ddef      	ble.n	800086a <main+0x25e>
  __ASM volatile ("cpsie i" : : : "memory");
 800088a:	b662      	cpsie	i
}
 800088c:	bf00      	nop
	  __enable_irq();

	  HAL_Delay(10);
 800088e:	200a      	movs	r0, #10
 8000890:	f000 fe30 	bl	80014f4 <HAL_Delay>
  {
 8000894:	e703      	b.n	800069e <main+0x92>
 8000896:	bf00      	nop
 8000898:	240001c4 	.word	0x240001c4

0800089c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b09c      	sub	sp, #112	@ 0x70
 80008a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008a6:	224c      	movs	r2, #76	@ 0x4c
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f005 fbfb 	bl	80060a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	2220      	movs	r2, #32
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f005 fbf5 	bl	80060a6 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80008bc:	2002      	movs	r0, #2
 80008be:	f001 fbcd 	bl	800205c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008c2:	2300      	movs	r3, #0
 80008c4:	603b      	str	r3, [r7, #0]
 80008c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000978 <SystemClock_Config+0xdc>)
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008ce:	4a2a      	ldr	r2, [pc, #168]	@ (8000978 <SystemClock_Config+0xdc>)
 80008d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008d4:	6193      	str	r3, [r2, #24]
 80008d6:	4b28      	ldr	r3, [pc, #160]	@ (8000978 <SystemClock_Config+0xdc>)
 80008d8:	699b      	ldr	r3, [r3, #24]
 80008da:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008e2:	bf00      	nop
 80008e4:	4b24      	ldr	r3, [pc, #144]	@ (8000978 <SystemClock_Config+0xdc>)
 80008e6:	699b      	ldr	r3, [r3, #24]
 80008e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008f0:	d1f8      	bne.n	80008e4 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f2:	2302      	movs	r3, #2
 80008f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008f6:	2301      	movs	r3, #1
 80008f8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80008fa:	2340      	movs	r3, #64	@ 0x40
 80008fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fe:	2302      	movs	r3, #2
 8000900:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000902:	2300      	movs	r3, #0
 8000904:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000906:	2304      	movs	r3, #4
 8000908:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800090a:	230c      	movs	r3, #12
 800090c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800090e:	2302      	movs	r3, #2
 8000910:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000912:	2303      	movs	r3, #3
 8000914:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000916:	2302      	movs	r3, #2
 8000918:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800091a:	230c      	movs	r3, #12
 800091c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800091e:	2300      	movs	r3, #0
 8000920:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000926:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800092a:	4618      	mov	r0, r3
 800092c:	f001 fbd0 	bl	80020d0 <HAL_RCC_OscConfig>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000936:	f000 fac2 	bl	8000ebe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800093a:	233f      	movs	r3, #63	@ 0x3f
 800093c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000946:	2300      	movs	r3, #0
 8000948:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800094a:	2300      	movs	r3, #0
 800094c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800094e:	2300      	movs	r3, #0
 8000950:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000952:	2300      	movs	r3, #0
 8000954:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2101      	movs	r1, #1
 800095e:	4618      	mov	r0, r3
 8000960:	f001 ff90 	bl	8002884 <HAL_RCC_ClockConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800096a:	f000 faa8 	bl	8000ebe <Error_Handler>
  }
}
 800096e:	bf00      	nop
 8000970:	3770      	adds	r7, #112	@ 0x70
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	58024800 	.word	0x58024800

0800097c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000980:	4b27      	ldr	r3, [pc, #156]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 8000982:	4a28      	ldr	r2, [pc, #160]	@ (8000a24 <MX_SPI1_Init+0xa8>)
 8000984:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000986:	4b26      	ldr	r3, [pc, #152]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 8000988:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800098c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800098e:	4b24      	ldr	r3, [pc, #144]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000994:	4b22      	ldr	r3, [pc, #136]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 8000996:	2207      	movs	r2, #7
 8000998:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800099a:	4b21      	ldr	r3, [pc, #132]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 800099c:	2200      	movs	r2, #0
 800099e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009a8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80009ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80009ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009b0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009b4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009bc:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009be:	2200      	movs	r2, #0
 80009c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009c2:	4b17      	ldr	r3, [pc, #92]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80009c8:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009d6:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009d8:	2200      	movs	r2, #0
 80009da:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009dc:	4b10      	ldr	r3, [pc, #64]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009de:	2200      	movs	r2, #0
 80009e0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80009f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009fa:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000a00:	4b07      	ldr	r3, [pc, #28]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000a06:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a0c:	4804      	ldr	r0, [pc, #16]	@ (8000a20 <MX_SPI1_Init+0xa4>)
 8000a0e:	f003 fd6d 	bl	80044ec <HAL_SPI_Init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000a18:	f000 fa51 	bl	8000ebe <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	2400002c 	.word	0x2400002c
 8000a24:	40013000 	.word	0x40013000

08000a28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a2c:	4b27      	ldr	r3, [pc, #156]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a2e:	4a28      	ldr	r2, [pc, #160]	@ (8000ad0 <MX_SPI2_Init+0xa8>)
 8000a30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a32:	4b26      	ldr	r3, [pc, #152]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a34:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000a38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a3a:	4b24      	ldr	r3, [pc, #144]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a40:	4b22      	ldr	r3, [pc, #136]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a42:	2207      	movs	r2, #7
 8000a44:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a46:	4b21      	ldr	r3, [pc, #132]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a52:	4b1e      	ldr	r3, [pc, #120]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a54:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000a58:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a60:	4b1a      	ldr	r3, [pc, #104]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a66:	4b19      	ldr	r3, [pc, #100]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a6c:	4b17      	ldr	r3, [pc, #92]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000a72:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a78:	4b14      	ldr	r3, [pc, #80]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a7a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a7e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000a80:	4b12      	ldr	r3, [pc, #72]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000a86:	4b11      	ldr	r3, [pc, #68]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a92:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000a98:	4b0c      	ldr	r3, [pc, #48]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000aa4:	4b09      	ldr	r3, [pc, #36]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000aaa:	4b08      	ldr	r3, [pc, #32]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ab6:	4805      	ldr	r0, [pc, #20]	@ (8000acc <MX_SPI2_Init+0xa4>)
 8000ab8:	f003 fd18 	bl	80044ec <HAL_SPI_Init>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000ac2:	f000 f9fc 	bl	8000ebe <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	240000b4 	.word	0x240000b4
 8000ad0:	40003800 	.word	0x40003800

08000ad4 <MX_SPI6_Init>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 8000ad8:	4b24      	ldr	r3, [pc, #144]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000ada:	4a25      	ldr	r2, [pc, #148]	@ (8000b70 <MX_SPI6_Init+0x9c>)
 8000adc:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_SLAVE;
 8000ade:	4b23      	ldr	r3, [pc, #140]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8000ae4:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8000aea:	4b20      	ldr	r3, [pc, #128]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000aec:	2207      	movs	r2, #7
 8000aee:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000af0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000af6:	4b1d      	ldr	r3, [pc, #116]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8000afc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000afe:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000b02:	619a      	str	r2, [r3, #24]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b04:	4b19      	ldr	r3, [pc, #100]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b0a:	4b18      	ldr	r3, [pc, #96]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b10:	4b16      	ldr	r3, [pc, #88]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 8000b16:	4b15      	ldr	r3, [pc, #84]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b1c:	4b13      	ldr	r3, [pc, #76]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000b22:	4b12      	ldr	r3, [pc, #72]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000b28:	4b10      	ldr	r3, [pc, #64]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000b34:	4b0d      	ldr	r3, [pc, #52]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000b40:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000b46:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000b4c:	4b07      	ldr	r3, [pc, #28]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000b52:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8000b58:	4804      	ldr	r0, [pc, #16]	@ (8000b6c <MX_SPI6_Init+0x98>)
 8000b5a:	f003 fcc7 	bl	80044ec <HAL_SPI_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_SPI6_Init+0x94>
  {
    Error_Handler();
 8000b64:	f000 f9ab 	bl	8000ebe <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	2400013c 	.word	0x2400013c
 8000b70:	58001400 	.word	0x58001400

08000b74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	@ 0x28
 8000b78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
 8000b88:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b8a:	4b43      	ldr	r3, [pc, #268]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b90:	4a41      	ldr	r2, [pc, #260]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000b92:	f043 0310 	orr.w	r3, r3, #16
 8000b96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b9a:	4b3f      	ldr	r3, [pc, #252]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba0:	f003 0310 	and.w	r3, r3, #16
 8000ba4:	613b      	str	r3, [r7, #16]
 8000ba6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ba8:	4b3b      	ldr	r3, [pc, #236]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bae:	4a3a      	ldr	r2, [pc, #232]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000bb0:	f043 0304 	orr.w	r3, r3, #4
 8000bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bb8:	4b37      	ldr	r3, [pc, #220]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b34      	ldr	r3, [pc, #208]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bcc:	4a32      	ldr	r2, [pc, #200]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bd6:	4b30      	ldr	r3, [pc, #192]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	60bb      	str	r3, [r7, #8]
 8000be2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bea:	4a2b      	ldr	r2, [pc, #172]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000bec:	f043 0302 	orr.w	r3, r3, #2
 8000bf0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bf4:	4b28      	ldr	r3, [pc, #160]	@ (8000c98 <MX_GPIO_Init+0x124>)
 8000bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfa:	f003 0302 	and.w	r3, r3, #2
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 8000c02:	2201      	movs	r2, #1
 8000c04:	2160      	movs	r1, #96	@ 0x60
 8000c06:	4825      	ldr	r0, [pc, #148]	@ (8000c9c <MX_GPIO_Init+0x128>)
 8000c08:	f001 fa0e 	bl	8002028 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	2120      	movs	r1, #32
 8000c10:	4823      	ldr	r0, [pc, #140]	@ (8000ca0 <MX_GPIO_Init+0x12c>)
 8000c12:	f001 fa09 	bl	8002028 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	2101      	movs	r1, #1
 8000c1a:	4822      	ldr	r0, [pc, #136]	@ (8000ca4 <MX_GPIO_Init+0x130>)
 8000c1c:	f001 fa04 	bl	8002028 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000c20:	2360      	movs	r3, #96	@ 0x60
 8000c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c24:	2301      	movs	r3, #1
 8000c26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	4619      	mov	r1, r3
 8000c36:	4819      	ldr	r0, [pc, #100]	@ (8000c9c <MX_GPIO_Init+0x128>)
 8000c38:	f001 f84e 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c3c:	2320      	movs	r3, #32
 8000c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c40:	2301      	movs	r3, #1
 8000c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	4619      	mov	r1, r3
 8000c52:	4813      	ldr	r0, [pc, #76]	@ (8000ca0 <MX_GPIO_Init+0x12c>)
 8000c54:	f001 f840 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	480d      	ldr	r0, [pc, #52]	@ (8000ca4 <MX_GPIO_Init+0x130>)
 8000c70:	f001 f832 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c74:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c7a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c80:	2301      	movs	r3, #1
 8000c82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4805      	ldr	r0, [pc, #20]	@ (8000ca0 <MX_GPIO_Init+0x12c>)
 8000c8c:	f001 f824 	bl	8001cd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c90:	bf00      	nop
 8000c92:	3728      	adds	r7, #40	@ 0x28
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	58024400 	.word	0x58024400
 8000c9c:	58021000 	.word	0x58021000
 8000ca0:	58020800 	.word	0x58020800
 8000ca4:	58020400 	.word	0x58020400

08000ca8 <AK09940_ReadReg>:
// ===== AK09940A SPI helpers =====
// Protocolo SPI del AK: 1 byte "addr|R/W" (MSB=1 lectura, MSB=0 escritura), luego datos.
// Lectura: enviar addr|0x80 + dummy, recibir dato en el segundo byte.

uint8_t AK09940_ReadReg(uint8_t reg)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af02      	add	r7, sp, #8
 8000cae:	4603      	mov	r3, r0
 8000cb0:	71fb      	strb	r3, [r7, #7]
    uint8_t tx[2] = { (uint8_t)(reg | 0x80), 0x00 };
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	733b      	strb	r3, [r7, #12]
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = { 0, 0 };
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	813b      	strh	r3, [r7, #8]

    AK_CS_Low();
 8000cc4:	f7ff fb22 	bl	800030c <AK_CS_Low>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 2, HAL_MAX_DELAY);
 8000cc8:	f107 0208 	add.w	r2, r7, #8
 8000ccc:	f107 010c 	add.w	r1, r7, #12
 8000cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd4:	9300      	str	r3, [sp, #0]
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	4804      	ldr	r0, [pc, #16]	@ (8000cec <AK09940_ReadReg+0x44>)
 8000cda:	f004 f98b 	bl	8004ff4 <HAL_SPI_TransmitReceive>
    AK_CS_High();
 8000cde:	f7ff fb21 	bl	8000324 <AK_CS_High>

    return rx[1];
 8000ce2:	7a7b      	ldrb	r3, [r7, #9]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3710      	adds	r7, #16
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	2400002c 	.word	0x2400002c

08000cf0 <AK09940_WriteReg>:

HAL_StatusTypeDef AK09940_WriteReg(uint8_t reg, uint8_t val)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	460a      	mov	r2, r1
 8000cfa:	71fb      	strb	r3, [r7, #7]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	71bb      	strb	r3, [r7, #6]
    uint8_t tx[2] = { (uint8_t)(reg & 0x7F), val };
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	733b      	strb	r3, [r7, #12]
 8000d0a:	79bb      	ldrb	r3, [r7, #6]
 8000d0c:	737b      	strb	r3, [r7, #13]

    AK_CS_Low();
 8000d0e:	f7ff fafd 	bl	800030c <AK_CS_Low>
    HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, tx, 2, HAL_MAX_DELAY);
 8000d12:	f107 010c 	add.w	r1, r7, #12
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	2202      	movs	r2, #2
 8000d1c:	4805      	ldr	r0, [pc, #20]	@ (8000d34 <AK09940_WriteReg+0x44>)
 8000d1e:	f003 fd09 	bl	8004734 <HAL_SPI_Transmit>
 8000d22:	4603      	mov	r3, r0
 8000d24:	73fb      	strb	r3, [r7, #15]
    AK_CS_High();
 8000d26:	f7ff fafd 	bl	8000324 <AK_CS_High>

    return st;
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3710      	adds	r7, #16
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	2400002c 	.word	0x2400002c

08000d38 <AK09940_CheckWhoAmI>:

int AK09940_CheckWhoAmI(uint8_t *wia1, uint8_t *wia2)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
    // WIA1=0x48, WIA2=0xA3
    // Direcciones típicas:
    // WIA1: 0x00, WIA2: 0x01
    uint8_t a = AK09940_ReadReg(0x00);
 8000d42:	2000      	movs	r0, #0
 8000d44:	f7ff ffb0 	bl	8000ca8 <AK09940_ReadReg>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	73fb      	strb	r3, [r7, #15]
    uint8_t b = AK09940_ReadReg(0x01);
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	f7ff ffab 	bl	8000ca8 <AK09940_ReadReg>
 8000d52:	4603      	mov	r3, r0
 8000d54:	73bb      	strb	r3, [r7, #14]

    if (wia1) *wia1 = a;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d002      	beq.n	8000d62 <AK09940_CheckWhoAmI+0x2a>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	7bfa      	ldrb	r2, [r7, #15]
 8000d60:	701a      	strb	r2, [r3, #0]
    if (wia2) *wia2 = b;
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d002      	beq.n	8000d6e <AK09940_CheckWhoAmI+0x36>
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	7bba      	ldrb	r2, [r7, #14]
 8000d6c:	701a      	strb	r2, [r3, #0]

    return (a == 0x48 && b == 0xA3) ? 0 : -1;
 8000d6e:	7bfb      	ldrb	r3, [r7, #15]
 8000d70:	2b48      	cmp	r3, #72	@ 0x48
 8000d72:	d104      	bne.n	8000d7e <AK09940_CheckWhoAmI+0x46>
 8000d74:	7bbb      	ldrb	r3, [r7, #14]
 8000d76:	2ba3      	cmp	r3, #163	@ 0xa3
 8000d78:	d101      	bne.n	8000d7e <AK09940_CheckWhoAmI+0x46>
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	e001      	b.n	8000d82 <AK09940_CheckWhoAmI+0x4a>
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <AK09940_SetMode>:

HAL_StatusTypeDef AK09940_SetMode(uint8_t mode)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	4603      	mov	r3, r0
 8000d92:	71fb      	strb	r3, [r7, #7]
    // CNTL2 típicamente 0x31 en AKM mags modernos, pero en AK09940A revisa tu datasheet:
    // En tu parche usé el registro de modo correcto para AK09940A.
    // Si tu datasheet dice CNTL2=0x31, deja así:
    return AK09940_WriteReg(0x31, mode);
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	4619      	mov	r1, r3
 8000d98:	2031      	movs	r0, #49	@ 0x31
 8000d9a:	f7ff ffa9 	bl	8000cf0 <AK09940_WriteReg>
 8000d9e:	4603      	mov	r3, r0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <AK09940_ReadMagXYZ>:

int AK09940_ReadMagXYZ(int16_t *mx, int16_t *my, int16_t *mz)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
    // Secuencia típica:
    // 1) leer ST1 y revisar DRDY
    // 2) leer HXL..HZH (6 bytes)
    // 3) leer ST2 al final (requerido)

    uint8_t st1 = AK09940_ReadReg(0x10); // ST1 (revisa dirección exacta en tu datasheet)
 8000db4:	2010      	movs	r0, #16
 8000db6:	f7ff ff77 	bl	8000ca8 <AK09940_ReadReg>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	75fb      	strb	r3, [r7, #23]
    if ((st1 & 0x01) == 0) {
 8000dbe:	7dfb      	ldrb	r3, [r7, #23]
 8000dc0:	f003 0301 	and.w	r3, r3, #1
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d101      	bne.n	8000dcc <AK09940_ReadMagXYZ+0x24>
        return 1; // no hay dato nuevo
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e048      	b.n	8000e5e <AK09940_ReadMagXYZ+0xb6>
    }

    // Lectura burst: si quieres hacerlo más eficiente, se puede leer 6 bytes en una sola transacción.
    uint8_t hxL = AK09940_ReadReg(0x11);
 8000dcc:	2011      	movs	r0, #17
 8000dce:	f7ff ff6b 	bl	8000ca8 <AK09940_ReadReg>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	75bb      	strb	r3, [r7, #22]
    uint8_t hxH = AK09940_ReadReg(0x12);
 8000dd6:	2012      	movs	r0, #18
 8000dd8:	f7ff ff66 	bl	8000ca8 <AK09940_ReadReg>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	757b      	strb	r3, [r7, #21]
    uint8_t hyL = AK09940_ReadReg(0x13);
 8000de0:	2013      	movs	r0, #19
 8000de2:	f7ff ff61 	bl	8000ca8 <AK09940_ReadReg>
 8000de6:	4603      	mov	r3, r0
 8000de8:	753b      	strb	r3, [r7, #20]
    uint8_t hyH = AK09940_ReadReg(0x14);
 8000dea:	2014      	movs	r0, #20
 8000dec:	f7ff ff5c 	bl	8000ca8 <AK09940_ReadReg>
 8000df0:	4603      	mov	r3, r0
 8000df2:	74fb      	strb	r3, [r7, #19]
    uint8_t hzL = AK09940_ReadReg(0x15);
 8000df4:	2015      	movs	r0, #21
 8000df6:	f7ff ff57 	bl	8000ca8 <AK09940_ReadReg>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	74bb      	strb	r3, [r7, #18]
    uint8_t hzH = AK09940_ReadReg(0x16);
 8000dfe:	2016      	movs	r0, #22
 8000e00:	f7ff ff52 	bl	8000ca8 <AK09940_ReadReg>
 8000e04:	4603      	mov	r3, r0
 8000e06:	747b      	strb	r3, [r7, #17]

    (void)AK09940_ReadReg(0x18); // ST2 (revisa dirección exacta en tu datasheet)
 8000e08:	2018      	movs	r0, #24
 8000e0a:	f7ff ff4d 	bl	8000ca8 <AK09940_ReadReg>

    if (mx) *mx = (int16_t)((hxH << 8) | hxL);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d009      	beq.n	8000e28 <AK09940_ReadMagXYZ+0x80>
 8000e14:	7d7b      	ldrb	r3, [r7, #21]
 8000e16:	b21b      	sxth	r3, r3
 8000e18:	021b      	lsls	r3, r3, #8
 8000e1a:	b21a      	sxth	r2, r3
 8000e1c:	7dbb      	ldrb	r3, [r7, #22]
 8000e1e:	b21b      	sxth	r3, r3
 8000e20:	4313      	orrs	r3, r2
 8000e22:	b21a      	sxth	r2, r3
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	801a      	strh	r2, [r3, #0]
    if (my) *my = (int16_t)((hyH << 8) | hyL);
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d009      	beq.n	8000e42 <AK09940_ReadMagXYZ+0x9a>
 8000e2e:	7cfb      	ldrb	r3, [r7, #19]
 8000e30:	b21b      	sxth	r3, r3
 8000e32:	021b      	lsls	r3, r3, #8
 8000e34:	b21a      	sxth	r2, r3
 8000e36:	7d3b      	ldrb	r3, [r7, #20]
 8000e38:	b21b      	sxth	r3, r3
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	b21a      	sxth	r2, r3
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	801a      	strh	r2, [r3, #0]
    if (mz) *mz = (int16_t)((hzH << 8) | hzL);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d009      	beq.n	8000e5c <AK09940_ReadMagXYZ+0xb4>
 8000e48:	7c7b      	ldrb	r3, [r7, #17]
 8000e4a:	b21b      	sxth	r3, r3
 8000e4c:	021b      	lsls	r3, r3, #8
 8000e4e:	b21a      	sxth	r2, r3
 8000e50:	7cbb      	ldrb	r3, [r7, #18]
 8000e52:	b21b      	sxth	r3, r3
 8000e54:	4313      	orrs	r3, r2
 8000e56:	b21a      	sxth	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	801a      	strh	r2, [r3, #0]

    return 0;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b084      	sub	sp, #16
 8000e6a:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000e6c:	463b      	mov	r3, r7
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	605a      	str	r2, [r3, #4]
 8000e74:	609a      	str	r2, [r3, #8]
 8000e76:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000e78:	f000 fc70 	bl	800175c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000e88:	231f      	movs	r3, #31
 8000e8a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000e8c:	2387      	movs	r3, #135	@ 0x87
 8000e8e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000e94:	2300      	movs	r3, #0
 8000e96:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ea8:	463b      	mov	r3, r7
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 fc8e 	bl	80017cc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000eb0:	2004      	movs	r0, #4
 8000eb2:	f000 fc6b 	bl	800178c <HAL_MPU_Enable>

}
 8000eb6:	bf00      	nop
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec2:	b672      	cpsid	i
}
 8000ec4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec6:	bf00      	nop
 8000ec8:	e7fd      	b.n	8000ec6 <Error_Handler+0x8>
	...

08000ecc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8000efc <HAL_MspInit+0x30>)
 8000ed4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ed8:	4a08      	ldr	r2, [pc, #32]	@ (8000efc <HAL_MspInit+0x30>)
 8000eda:	f043 0302 	orr.w	r3, r3, #2
 8000ede:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ee2:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <HAL_MspInit+0x30>)
 8000ee4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ee8:	f003 0302 	and.w	r3, r3, #2
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	58024400 	.word	0x58024400

08000f00 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b0be      	sub	sp, #248	@ 0xf8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f18:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f1c:	22b8      	movs	r2, #184	@ 0xb8
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f005 f8c0 	bl	80060a6 <memset>
  if(hspi->Instance==SPI1)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a9b      	ldr	r2, [pc, #620]	@ (8001198 <HAL_SPI_MspInit+0x298>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d146      	bne.n	8000fbe <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000f30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f34:	f04f 0300 	mov.w	r3, #0
 8000f38:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f46:	4618      	mov	r0, r3
 8000f48:	f001 ffcc 	bl	8002ee4 <HAL_RCCEx_PeriphCLKConfig>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8000f52:	f7ff ffb4 	bl	8000ebe <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f56:	4b91      	ldr	r3, [pc, #580]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8000f58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f5c:	4a8f      	ldr	r2, [pc, #572]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8000f5e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000f66:	4b8d      	ldr	r3, [pc, #564]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8000f68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f70:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f74:	4b89      	ldr	r3, [pc, #548]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8000f76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f7a:	4a88      	ldr	r2, [pc, #544]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f84:	4b85      	ldr	r3, [pc, #532]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8000f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	623b      	str	r3, [r7, #32]
 8000f90:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f92:	23e0      	movs	r3, #224	@ 0xe0
 8000f94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000faa:	2305      	movs	r3, #5
 8000fac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	487a      	ldr	r0, [pc, #488]	@ (80011a0 <HAL_SPI_MspInit+0x2a0>)
 8000fb8:	f000 fe8e 	bl	8001cd8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 8000fbc:	e0e8      	b.n	8001190 <HAL_SPI_MspInit+0x290>
  else if(hspi->Instance==SPI2)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a78      	ldr	r2, [pc, #480]	@ (80011a4 <HAL_SPI_MspInit+0x2a4>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d16b      	bne.n	80010a0 <HAL_SPI_MspInit+0x1a0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000fc8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fcc:	f04f 0300 	mov.w	r3, #0
 8000fd0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fda:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f001 ff80 	bl	8002ee4 <HAL_RCCEx_PeriphCLKConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <HAL_SPI_MspInit+0xee>
      Error_Handler();
 8000fea:	f7ff ff68 	bl	8000ebe <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fee:	4b6b      	ldr	r3, [pc, #428]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8000ff0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ff4:	4a69      	ldr	r2, [pc, #420]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8000ff6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ffa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ffe:	4b67      	ldr	r3, [pc, #412]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8001000:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001004:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001008:	61fb      	str	r3, [r7, #28]
 800100a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800100c:	4b63      	ldr	r3, [pc, #396]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 800100e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001012:	4a62      	ldr	r2, [pc, #392]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8001014:	f043 0304 	orr.w	r3, r3, #4
 8001018:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800101c:	4b5f      	ldr	r3, [pc, #380]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 800101e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	61bb      	str	r3, [r7, #24]
 8001028:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800102a:	4b5c      	ldr	r3, [pc, #368]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 800102c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001030:	4a5a      	ldr	r2, [pc, #360]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8001032:	f043 0302 	orr.w	r3, r3, #2
 8001036:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800103a:	4b58      	ldr	r3, [pc, #352]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 800103c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001040:	f003 0302 	and.w	r3, r3, #2
 8001044:	617b      	str	r3, [r7, #20]
 8001046:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001048:	2306      	movs	r3, #6
 800104a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001060:	2305      	movs	r3, #5
 8001062:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001066:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800106a:	4619      	mov	r1, r3
 800106c:	484e      	ldr	r0, [pc, #312]	@ (80011a8 <HAL_SPI_MspInit+0x2a8>)
 800106e:	f000 fe33 	bl	8001cd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001076:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107a:	2302      	movs	r3, #2
 800107c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001086:	2300      	movs	r3, #0
 8001088:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800108c:	2305      	movs	r3, #5
 800108e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001092:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001096:	4619      	mov	r1, r3
 8001098:	4844      	ldr	r0, [pc, #272]	@ (80011ac <HAL_SPI_MspInit+0x2ac>)
 800109a:	f000 fe1d 	bl	8001cd8 <HAL_GPIO_Init>
}
 800109e:	e077      	b.n	8001190 <HAL_SPI_MspInit+0x290>
  else if(hspi->Instance==SPI6)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a42      	ldr	r2, [pc, #264]	@ (80011b0 <HAL_SPI_MspInit+0x2b0>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d172      	bne.n	8001190 <HAL_SPI_MspInit+0x290>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 80010aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010c0:	4618      	mov	r0, r3
 80010c2:	f001 ff0f 	bl	8002ee4 <HAL_RCCEx_PeriphCLKConfig>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <HAL_SPI_MspInit+0x1d0>
      Error_Handler();
 80010cc:	f7ff fef7 	bl	8000ebe <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 80010d0:	4b32      	ldr	r3, [pc, #200]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 80010d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010d6:	4a31      	ldr	r2, [pc, #196]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 80010d8:	f043 0320 	orr.w	r3, r3, #32
 80010dc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010e0:	4b2e      	ldr	r3, [pc, #184]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 80010e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010e6:	f003 0320 	and.w	r3, r3, #32
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ee:	4b2b      	ldr	r3, [pc, #172]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 80010f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f4:	4a29      	ldr	r2, [pc, #164]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010fe:	4b27      	ldr	r3, [pc, #156]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8001100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001104:	f003 0304 	and.w	r3, r3, #4
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800110c:	4b23      	ldr	r3, [pc, #140]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 800110e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001112:	4a22      	ldr	r2, [pc, #136]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 8001114:	f043 0302 	orr.w	r3, r3, #2
 8001118:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800111c:	4b1f      	ldr	r3, [pc, #124]	@ (800119c <HAL_SPI_MspInit+0x29c>)
 800111e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001122:	f003 0302 	and.w	r3, r3, #2
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800112a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800112e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	2302      	movs	r3, #2
 8001134:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2300      	movs	r3, #0
 8001140:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8001144:	2305      	movs	r3, #5
 8001146:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800114a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800114e:	4619      	mov	r1, r3
 8001150:	4815      	ldr	r0, [pc, #84]	@ (80011a8 <HAL_SPI_MspInit+0x2a8>)
 8001152:	f000 fdc1 	bl	8001cd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001156:	2330      	movs	r3, #48	@ 0x30
 8001158:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001168:	2300      	movs	r3, #0
 800116a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 800116e:	2308      	movs	r3, #8
 8001170:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001174:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001178:	4619      	mov	r1, r3
 800117a:	480c      	ldr	r0, [pc, #48]	@ (80011ac <HAL_SPI_MspInit+0x2ac>)
 800117c:	f000 fdac 	bl	8001cd8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI6_IRQn, 0, 0);
 8001180:	2200      	movs	r2, #0
 8001182:	2100      	movs	r1, #0
 8001184:	2056      	movs	r0, #86	@ 0x56
 8001186:	f000 fab4 	bl	80016f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 800118a:	2056      	movs	r0, #86	@ 0x56
 800118c:	f000 facb 	bl	8001726 <HAL_NVIC_EnableIRQ>
}
 8001190:	bf00      	nop
 8001192:	37f8      	adds	r7, #248	@ 0xf8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40013000 	.word	0x40013000
 800119c:	58024400 	.word	0x58024400
 80011a0:	58020000 	.word	0x58020000
 80011a4:	40003800 	.word	0x40003800
 80011a8:	58020800 	.word	0x58020800
 80011ac:	58020400 	.word	0x58020400
 80011b0:	58001400 	.word	0x58001400

080011b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <NMI_Handler+0x4>

080011bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <HardFault_Handler+0x4>

080011c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011c8:	bf00      	nop
 80011ca:	e7fd      	b.n	80011c8 <MemManage_Handler+0x4>

080011cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <BusFault_Handler+0x4>

080011d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <UsageFault_Handler+0x4>

080011dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ea:	b480      	push	{r7}
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ee:	bf00      	nop
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800120a:	f000 f953 	bl	80014b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 8001218:	4802      	ldr	r0, [pc, #8]	@ (8001224 <SPI6_IRQHandler+0x10>)
 800121a:	f004 fb37 	bl	800588c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	2400013c 	.word	0x2400013c

08001228 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800122c:	4b3e      	ldr	r3, [pc, #248]	@ (8001328 <SystemInit+0x100>)
 800122e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001232:	4a3d      	ldr	r2, [pc, #244]	@ (8001328 <SystemInit+0x100>)
 8001234:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001238:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800123c:	4b3b      	ldr	r3, [pc, #236]	@ (800132c <SystemInit+0x104>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 030f 	and.w	r3, r3, #15
 8001244:	2b06      	cmp	r3, #6
 8001246:	d807      	bhi.n	8001258 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001248:	4b38      	ldr	r3, [pc, #224]	@ (800132c <SystemInit+0x104>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f023 030f 	bic.w	r3, r3, #15
 8001250:	4a36      	ldr	r2, [pc, #216]	@ (800132c <SystemInit+0x104>)
 8001252:	f043 0307 	orr.w	r3, r3, #7
 8001256:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001258:	4b35      	ldr	r3, [pc, #212]	@ (8001330 <SystemInit+0x108>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a34      	ldr	r2, [pc, #208]	@ (8001330 <SystemInit+0x108>)
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001264:	4b32      	ldr	r3, [pc, #200]	@ (8001330 <SystemInit+0x108>)
 8001266:	2200      	movs	r2, #0
 8001268:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800126a:	4b31      	ldr	r3, [pc, #196]	@ (8001330 <SystemInit+0x108>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	4930      	ldr	r1, [pc, #192]	@ (8001330 <SystemInit+0x108>)
 8001270:	4b30      	ldr	r3, [pc, #192]	@ (8001334 <SystemInit+0x10c>)
 8001272:	4013      	ands	r3, r2
 8001274:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001276:	4b2d      	ldr	r3, [pc, #180]	@ (800132c <SystemInit+0x104>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0308 	and.w	r3, r3, #8
 800127e:	2b00      	cmp	r3, #0
 8001280:	d007      	beq.n	8001292 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001282:	4b2a      	ldr	r3, [pc, #168]	@ (800132c <SystemInit+0x104>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f023 030f 	bic.w	r3, r3, #15
 800128a:	4a28      	ldr	r2, [pc, #160]	@ (800132c <SystemInit+0x104>)
 800128c:	f043 0307 	orr.w	r3, r3, #7
 8001290:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001292:	4b27      	ldr	r3, [pc, #156]	@ (8001330 <SystemInit+0x108>)
 8001294:	2200      	movs	r2, #0
 8001296:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001298:	4b25      	ldr	r3, [pc, #148]	@ (8001330 <SystemInit+0x108>)
 800129a:	2200      	movs	r2, #0
 800129c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800129e:	4b24      	ldr	r3, [pc, #144]	@ (8001330 <SystemInit+0x108>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80012a4:	4b22      	ldr	r3, [pc, #136]	@ (8001330 <SystemInit+0x108>)
 80012a6:	4a24      	ldr	r2, [pc, #144]	@ (8001338 <SystemInit+0x110>)
 80012a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80012aa:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <SystemInit+0x108>)
 80012ac:	4a23      	ldr	r2, [pc, #140]	@ (800133c <SystemInit+0x114>)
 80012ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80012b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <SystemInit+0x108>)
 80012b2:	4a23      	ldr	r2, [pc, #140]	@ (8001340 <SystemInit+0x118>)
 80012b4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80012b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001330 <SystemInit+0x108>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80012bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <SystemInit+0x108>)
 80012be:	4a20      	ldr	r2, [pc, #128]	@ (8001340 <SystemInit+0x118>)
 80012c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80012c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001330 <SystemInit+0x108>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80012c8:	4b19      	ldr	r3, [pc, #100]	@ (8001330 <SystemInit+0x108>)
 80012ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001340 <SystemInit+0x118>)
 80012cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <SystemInit+0x108>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012d4:	4b16      	ldr	r3, [pc, #88]	@ (8001330 <SystemInit+0x108>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a15      	ldr	r2, [pc, #84]	@ (8001330 <SystemInit+0x108>)
 80012da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012e0:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <SystemInit+0x108>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80012e6:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <SystemInit+0x108>)
 80012e8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d113      	bne.n	800131c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80012f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <SystemInit+0x108>)
 80012f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001330 <SystemInit+0x108>)
 80012fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001300:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <SystemInit+0x11c>)
 8001306:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800130a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800130c:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <SystemInit+0x108>)
 800130e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001312:	4a07      	ldr	r2, [pc, #28]	@ (8001330 <SystemInit+0x108>)
 8001314:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001318:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	e000ed00 	.word	0xe000ed00
 800132c:	52002000 	.word	0x52002000
 8001330:	58024400 	.word	0x58024400
 8001334:	eaf6ed7f 	.word	0xeaf6ed7f
 8001338:	02020200 	.word	0x02020200
 800133c:	01ff0000 	.word	0x01ff0000
 8001340:	01010280 	.word	0x01010280
 8001344:	52004000 	.word	0x52004000

08001348 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800134c:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <ExitRun0Mode+0x2c>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	4a08      	ldr	r2, [pc, #32]	@ (8001374 <ExitRun0Mode+0x2c>)
 8001352:	f043 0302 	orr.w	r3, r3, #2
 8001356:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001358:	bf00      	nop
 800135a:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <ExitRun0Mode+0x2c>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f9      	beq.n	800135a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001366:	bf00      	nop
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	58024800 	.word	0x58024800

08001378 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001378:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80013b4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800137c:	f7ff ffe4 	bl	8001348 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001380:	f7ff ff52 	bl	8001228 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001384:	480c      	ldr	r0, [pc, #48]	@ (80013b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001386:	490d      	ldr	r1, [pc, #52]	@ (80013bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001388:	4a0d      	ldr	r2, [pc, #52]	@ (80013c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800138a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800138c:	e002      	b.n	8001394 <LoopCopyDataInit>

0800138e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800138e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001392:	3304      	adds	r3, #4

08001394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001398:	d3f9      	bcc.n	800138e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800139a:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800139c:	4c0a      	ldr	r4, [pc, #40]	@ (80013c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800139e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013a0:	e001      	b.n	80013a6 <LoopFillZerobss>

080013a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a4:	3204      	adds	r2, #4

080013a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a8:	d3fb      	bcc.n	80013a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013aa:	f004 fe85 	bl	80060b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013ae:	f7ff f92d 	bl	800060c <main>
  bx  lr
 80013b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013b4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80013b8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80013bc:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80013c0:	08006130 	.word	0x08006130
  ldr r2, =_sbss
 80013c4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80013c8:	240001f8 	.word	0x240001f8

080013cc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013cc:	e7fe      	b.n	80013cc <ADC3_IRQHandler>
	...

080013d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d6:	2003      	movs	r0, #3
 80013d8:	f000 f980 	bl	80016dc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80013dc:	f001 fc08 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 80013e0:	4602      	mov	r2, r0
 80013e2:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <HAL_Init+0x68>)
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	0a1b      	lsrs	r3, r3, #8
 80013e8:	f003 030f 	and.w	r3, r3, #15
 80013ec:	4913      	ldr	r1, [pc, #76]	@ (800143c <HAL_Init+0x6c>)
 80013ee:	5ccb      	ldrb	r3, [r1, r3]
 80013f0:	f003 031f 	and.w	r3, r3, #31
 80013f4:	fa22 f303 	lsr.w	r3, r2, r3
 80013f8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <HAL_Init+0x68>)
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	f003 030f 	and.w	r3, r3, #15
 8001402:	4a0e      	ldr	r2, [pc, #56]	@ (800143c <HAL_Init+0x6c>)
 8001404:	5cd3      	ldrb	r3, [r2, r3]
 8001406:	f003 031f 	and.w	r3, r3, #31
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	fa22 f303 	lsr.w	r3, r2, r3
 8001410:	4a0b      	ldr	r2, [pc, #44]	@ (8001440 <HAL_Init+0x70>)
 8001412:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001414:	4a0b      	ldr	r2, [pc, #44]	@ (8001444 <HAL_Init+0x74>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800141a:	200f      	movs	r0, #15
 800141c:	f000 f814 	bl	8001448 <HAL_InitTick>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e002      	b.n	8001430 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800142a:	f7ff fd4f 	bl	8000ecc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	58024400 	.word	0x58024400
 800143c:	08006118 	.word	0x08006118
 8001440:	24000004 	.word	0x24000004
 8001444:	24000000 	.word	0x24000000

08001448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001450:	4b15      	ldr	r3, [pc, #84]	@ (80014a8 <HAL_InitTick+0x60>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d101      	bne.n	800145c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e021      	b.n	80014a0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800145c:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HAL_InitTick+0x64>)
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <HAL_InitTick+0x60>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	4619      	mov	r1, r3
 8001466:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800146a:	fbb3 f3f1 	udiv	r3, r3, r1
 800146e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001472:	4618      	mov	r0, r3
 8001474:	f000 f965 	bl	8001742 <HAL_SYSTICK_Config>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e00e      	b.n	80014a0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2b0f      	cmp	r3, #15
 8001486:	d80a      	bhi.n	800149e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001488:	2200      	movs	r2, #0
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	f04f 30ff 	mov.w	r0, #4294967295
 8001490:	f000 f92f 	bl	80016f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001494:	4a06      	ldr	r2, [pc, #24]	@ (80014b0 <HAL_InitTick+0x68>)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800149a:	2300      	movs	r3, #0
 800149c:	e000      	b.n	80014a0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	2400000c 	.word	0x2400000c
 80014ac:	24000000 	.word	0x24000000
 80014b0:	24000008 	.word	0x24000008

080014b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014b8:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <HAL_IncTick+0x20>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	461a      	mov	r2, r3
 80014be:	4b06      	ldr	r3, [pc, #24]	@ (80014d8 <HAL_IncTick+0x24>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4413      	add	r3, r2
 80014c4:	4a04      	ldr	r2, [pc, #16]	@ (80014d8 <HAL_IncTick+0x24>)
 80014c6:	6013      	str	r3, [r2, #0]
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	2400000c 	.word	0x2400000c
 80014d8:	240001f4 	.word	0x240001f4

080014dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return uwTick;
 80014e0:	4b03      	ldr	r3, [pc, #12]	@ (80014f0 <HAL_GetTick+0x14>)
 80014e2:	681b      	ldr	r3, [r3, #0]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	240001f4 	.word	0x240001f4

080014f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014fc:	f7ff ffee 	bl	80014dc <HAL_GetTick>
 8001500:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800150c:	d005      	beq.n	800151a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800150e:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <HAL_Delay+0x44>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	461a      	mov	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	4413      	add	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800151a:	bf00      	nop
 800151c:	f7ff ffde 	bl	80014dc <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	429a      	cmp	r2, r3
 800152a:	d8f7      	bhi.n	800151c <HAL_Delay+0x28>
  {
  }
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2400000c 	.word	0x2400000c

0800153c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f003 0307 	and.w	r3, r3, #7
 800154a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800154c:	4b0b      	ldr	r3, [pc, #44]	@ (800157c <__NVIC_SetPriorityGrouping+0x40>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001552:	68ba      	ldr	r2, [r7, #8]
 8001554:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001558:	4013      	ands	r3, r2
 800155a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001564:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <__NVIC_SetPriorityGrouping+0x44>)
 8001566:	4313      	orrs	r3, r2
 8001568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800156a:	4a04      	ldr	r2, [pc, #16]	@ (800157c <__NVIC_SetPriorityGrouping+0x40>)
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	60d3      	str	r3, [r2, #12]
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000ed00 	.word	0xe000ed00
 8001580:	05fa0000 	.word	0x05fa0000

08001584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001588:	4b04      	ldr	r3, [pc, #16]	@ (800159c <__NVIC_GetPriorityGrouping+0x18>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	0a1b      	lsrs	r3, r3, #8
 800158e:	f003 0307 	and.w	r3, r3, #7
}
 8001592:	4618      	mov	r0, r3
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	db0b      	blt.n	80015ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	f003 021f 	and.w	r2, r3, #31
 80015b8:	4907      	ldr	r1, [pc, #28]	@ (80015d8 <__NVIC_EnableIRQ+0x38>)
 80015ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015be:	095b      	lsrs	r3, r3, #5
 80015c0:	2001      	movs	r0, #1
 80015c2:	fa00 f202 	lsl.w	r2, r0, r2
 80015c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	e000e100 	.word	0xe000e100

080015dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	6039      	str	r1, [r7, #0]
 80015e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	db0a      	blt.n	8001606 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	b2da      	uxtb	r2, r3
 80015f4:	490c      	ldr	r1, [pc, #48]	@ (8001628 <__NVIC_SetPriority+0x4c>)
 80015f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015fa:	0112      	lsls	r2, r2, #4
 80015fc:	b2d2      	uxtb	r2, r2
 80015fe:	440b      	add	r3, r1
 8001600:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001604:	e00a      	b.n	800161c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	b2da      	uxtb	r2, r3
 800160a:	4908      	ldr	r1, [pc, #32]	@ (800162c <__NVIC_SetPriority+0x50>)
 800160c:	88fb      	ldrh	r3, [r7, #6]
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	3b04      	subs	r3, #4
 8001614:	0112      	lsls	r2, r2, #4
 8001616:	b2d2      	uxtb	r2, r2
 8001618:	440b      	add	r3, r1
 800161a:	761a      	strb	r2, [r3, #24]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	e000e100 	.word	0xe000e100
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001630:	b480      	push	{r7}
 8001632:	b089      	sub	sp, #36	@ 0x24
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	f003 0307 	and.w	r3, r3, #7
 8001642:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	f1c3 0307 	rsb	r3, r3, #7
 800164a:	2b04      	cmp	r3, #4
 800164c:	bf28      	it	cs
 800164e:	2304      	movcs	r3, #4
 8001650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	3304      	adds	r3, #4
 8001656:	2b06      	cmp	r3, #6
 8001658:	d902      	bls.n	8001660 <NVIC_EncodePriority+0x30>
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3b03      	subs	r3, #3
 800165e:	e000      	b.n	8001662 <NVIC_EncodePriority+0x32>
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001664:	f04f 32ff 	mov.w	r2, #4294967295
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43da      	mvns	r2, r3
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	401a      	ands	r2, r3
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001678:	f04f 31ff 	mov.w	r1, #4294967295
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	fa01 f303 	lsl.w	r3, r1, r3
 8001682:	43d9      	mvns	r1, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001688:	4313      	orrs	r3, r2
         );
}
 800168a:	4618      	mov	r0, r3
 800168c:	3724      	adds	r7, #36	@ 0x24
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
	...

08001698 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016a8:	d301      	bcc.n	80016ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016aa:	2301      	movs	r3, #1
 80016ac:	e00f      	b.n	80016ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ae:	4a0a      	ldr	r2, [pc, #40]	@ (80016d8 <SysTick_Config+0x40>)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3b01      	subs	r3, #1
 80016b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016b6:	210f      	movs	r1, #15
 80016b8:	f04f 30ff 	mov.w	r0, #4294967295
 80016bc:	f7ff ff8e 	bl	80015dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c0:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <SysTick_Config+0x40>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c6:	4b04      	ldr	r3, [pc, #16]	@ (80016d8 <SysTick_Config+0x40>)
 80016c8:	2207      	movs	r2, #7
 80016ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	e000e010 	.word	0xe000e010

080016dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff ff29 	bl	800153c <__NVIC_SetPriorityGrouping>
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b086      	sub	sp, #24
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	4603      	mov	r3, r0
 80016fa:	60b9      	str	r1, [r7, #8]
 80016fc:	607a      	str	r2, [r7, #4]
 80016fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001700:	f7ff ff40 	bl	8001584 <__NVIC_GetPriorityGrouping>
 8001704:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	68b9      	ldr	r1, [r7, #8]
 800170a:	6978      	ldr	r0, [r7, #20]
 800170c:	f7ff ff90 	bl	8001630 <NVIC_EncodePriority>
 8001710:	4602      	mov	r2, r0
 8001712:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001716:	4611      	mov	r1, r2
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ff5f 	bl	80015dc <__NVIC_SetPriority>
}
 800171e:	bf00      	nop
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	4603      	mov	r3, r0
 800172e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001730:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff33 	bl	80015a0 <__NVIC_EnableIRQ>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b082      	sub	sp, #8
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff ffa4 	bl	8001698 <SysTick_Config>
 8001750:	4603      	mov	r3, r0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
	...

0800175c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001760:	f3bf 8f5f 	dmb	sy
}
 8001764:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001766:	4b07      	ldr	r3, [pc, #28]	@ (8001784 <HAL_MPU_Disable+0x28>)
 8001768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176a:	4a06      	ldr	r2, [pc, #24]	@ (8001784 <HAL_MPU_Disable+0x28>)
 800176c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001770:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001772:	4b05      	ldr	r3, [pc, #20]	@ (8001788 <HAL_MPU_Disable+0x2c>)
 8001774:	2200      	movs	r2, #0
 8001776:	605a      	str	r2, [r3, #4]
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000ed00 	.word	0xe000ed00
 8001788:	e000ed90 	.word	0xe000ed90

0800178c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001794:	4a0b      	ldr	r2, [pc, #44]	@ (80017c4 <HAL_MPU_Enable+0x38>)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800179e:	4b0a      	ldr	r3, [pc, #40]	@ (80017c8 <HAL_MPU_Enable+0x3c>)
 80017a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a2:	4a09      	ldr	r2, [pc, #36]	@ (80017c8 <HAL_MPU_Enable+0x3c>)
 80017a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017a8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017aa:	f3bf 8f4f 	dsb	sy
}
 80017ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017b0:	f3bf 8f6f 	isb	sy
}
 80017b4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000ed90 	.word	0xe000ed90
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	785a      	ldrb	r2, [r3, #1]
 80017d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001848 <HAL_MPU_ConfigRegion+0x7c>)
 80017da:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80017dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001848 <HAL_MPU_ConfigRegion+0x7c>)
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	4a19      	ldr	r2, [pc, #100]	@ (8001848 <HAL_MPU_ConfigRegion+0x7c>)
 80017e2:	f023 0301 	bic.w	r3, r3, #1
 80017e6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80017e8:	4a17      	ldr	r2, [pc, #92]	@ (8001848 <HAL_MPU_ConfigRegion+0x7c>)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	7b1b      	ldrb	r3, [r3, #12]
 80017f4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	7adb      	ldrb	r3, [r3, #11]
 80017fa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	7a9b      	ldrb	r3, [r3, #10]
 8001802:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001804:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	7b5b      	ldrb	r3, [r3, #13]
 800180a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800180c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	7b9b      	ldrb	r3, [r3, #14]
 8001812:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001814:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	7bdb      	ldrb	r3, [r3, #15]
 800181a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800181c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7a5b      	ldrb	r3, [r3, #9]
 8001822:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001824:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	7a1b      	ldrb	r3, [r3, #8]
 800182a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800182c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	7812      	ldrb	r2, [r2, #0]
 8001832:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001834:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001836:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001838:	6113      	str	r3, [r2, #16]
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	e000ed90 	.word	0xe000ed90

0800184c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e237      	b.n	8001cce <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d004      	beq.n	8001874 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2280      	movs	r2, #128	@ 0x80
 800186e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e22c      	b.n	8001cce <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a5c      	ldr	r2, [pc, #368]	@ (80019ec <HAL_DMA_Abort_IT+0x1a0>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d04a      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a5b      	ldr	r2, [pc, #364]	@ (80019f0 <HAL_DMA_Abort_IT+0x1a4>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d045      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a59      	ldr	r2, [pc, #356]	@ (80019f4 <HAL_DMA_Abort_IT+0x1a8>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d040      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a58      	ldr	r2, [pc, #352]	@ (80019f8 <HAL_DMA_Abort_IT+0x1ac>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d03b      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a56      	ldr	r2, [pc, #344]	@ (80019fc <HAL_DMA_Abort_IT+0x1b0>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d036      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a55      	ldr	r2, [pc, #340]	@ (8001a00 <HAL_DMA_Abort_IT+0x1b4>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d031      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a53      	ldr	r2, [pc, #332]	@ (8001a04 <HAL_DMA_Abort_IT+0x1b8>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d02c      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a52      	ldr	r2, [pc, #328]	@ (8001a08 <HAL_DMA_Abort_IT+0x1bc>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d027      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a50      	ldr	r2, [pc, #320]	@ (8001a0c <HAL_DMA_Abort_IT+0x1c0>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d022      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a4f      	ldr	r2, [pc, #316]	@ (8001a10 <HAL_DMA_Abort_IT+0x1c4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d01d      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a4d      	ldr	r2, [pc, #308]	@ (8001a14 <HAL_DMA_Abort_IT+0x1c8>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d018      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001a18 <HAL_DMA_Abort_IT+0x1cc>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d013      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a4a      	ldr	r2, [pc, #296]	@ (8001a1c <HAL_DMA_Abort_IT+0x1d0>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d00e      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a49      	ldr	r2, [pc, #292]	@ (8001a20 <HAL_DMA_Abort_IT+0x1d4>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d009      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a47      	ldr	r2, [pc, #284]	@ (8001a24 <HAL_DMA_Abort_IT+0x1d8>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d004      	beq.n	8001914 <HAL_DMA_Abort_IT+0xc8>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a46      	ldr	r2, [pc, #280]	@ (8001a28 <HAL_DMA_Abort_IT+0x1dc>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d101      	bne.n	8001918 <HAL_DMA_Abort_IT+0xcc>
 8001914:	2301      	movs	r3, #1
 8001916:	e000      	b.n	800191a <HAL_DMA_Abort_IT+0xce>
 8001918:	2300      	movs	r3, #0
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 8086 	beq.w	8001a2c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2204      	movs	r2, #4
 8001924:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a2f      	ldr	r2, [pc, #188]	@ (80019ec <HAL_DMA_Abort_IT+0x1a0>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d04a      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a2e      	ldr	r2, [pc, #184]	@ (80019f0 <HAL_DMA_Abort_IT+0x1a4>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d045      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a2c      	ldr	r2, [pc, #176]	@ (80019f4 <HAL_DMA_Abort_IT+0x1a8>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d040      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a2b      	ldr	r2, [pc, #172]	@ (80019f8 <HAL_DMA_Abort_IT+0x1ac>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d03b      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a29      	ldr	r2, [pc, #164]	@ (80019fc <HAL_DMA_Abort_IT+0x1b0>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d036      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a28      	ldr	r2, [pc, #160]	@ (8001a00 <HAL_DMA_Abort_IT+0x1b4>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d031      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a26      	ldr	r2, [pc, #152]	@ (8001a04 <HAL_DMA_Abort_IT+0x1b8>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d02c      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a25      	ldr	r2, [pc, #148]	@ (8001a08 <HAL_DMA_Abort_IT+0x1bc>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d027      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a23      	ldr	r2, [pc, #140]	@ (8001a0c <HAL_DMA_Abort_IT+0x1c0>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d022      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a22      	ldr	r2, [pc, #136]	@ (8001a10 <HAL_DMA_Abort_IT+0x1c4>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d01d      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a20      	ldr	r2, [pc, #128]	@ (8001a14 <HAL_DMA_Abort_IT+0x1c8>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d018      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a1f      	ldr	r2, [pc, #124]	@ (8001a18 <HAL_DMA_Abort_IT+0x1cc>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d013      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a1d      	ldr	r2, [pc, #116]	@ (8001a1c <HAL_DMA_Abort_IT+0x1d0>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d00e      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001a20 <HAL_DMA_Abort_IT+0x1d4>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d009      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a1a      	ldr	r2, [pc, #104]	@ (8001a24 <HAL_DMA_Abort_IT+0x1d8>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d004      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x17c>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a19      	ldr	r2, [pc, #100]	@ (8001a28 <HAL_DMA_Abort_IT+0x1dc>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d108      	bne.n	80019da <HAL_DMA_Abort_IT+0x18e>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f022 0201 	bic.w	r2, r2, #1
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	e178      	b.n	8001ccc <HAL_DMA_Abort_IT+0x480>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f022 0201 	bic.w	r2, r2, #1
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	e16f      	b.n	8001ccc <HAL_DMA_Abort_IT+0x480>
 80019ec:	40020010 	.word	0x40020010
 80019f0:	40020028 	.word	0x40020028
 80019f4:	40020040 	.word	0x40020040
 80019f8:	40020058 	.word	0x40020058
 80019fc:	40020070 	.word	0x40020070
 8001a00:	40020088 	.word	0x40020088
 8001a04:	400200a0 	.word	0x400200a0
 8001a08:	400200b8 	.word	0x400200b8
 8001a0c:	40020410 	.word	0x40020410
 8001a10:	40020428 	.word	0x40020428
 8001a14:	40020440 	.word	0x40020440
 8001a18:	40020458 	.word	0x40020458
 8001a1c:	40020470 	.word	0x40020470
 8001a20:	40020488 	.word	0x40020488
 8001a24:	400204a0 	.word	0x400204a0
 8001a28:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f022 020e 	bic.w	r2, r2, #14
 8001a3a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a6c      	ldr	r2, [pc, #432]	@ (8001bf4 <HAL_DMA_Abort_IT+0x3a8>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d04a      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a6b      	ldr	r2, [pc, #428]	@ (8001bf8 <HAL_DMA_Abort_IT+0x3ac>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d045      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a69      	ldr	r2, [pc, #420]	@ (8001bfc <HAL_DMA_Abort_IT+0x3b0>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d040      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a68      	ldr	r2, [pc, #416]	@ (8001c00 <HAL_DMA_Abort_IT+0x3b4>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d03b      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a66      	ldr	r2, [pc, #408]	@ (8001c04 <HAL_DMA_Abort_IT+0x3b8>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d036      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a65      	ldr	r2, [pc, #404]	@ (8001c08 <HAL_DMA_Abort_IT+0x3bc>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d031      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a63      	ldr	r2, [pc, #396]	@ (8001c0c <HAL_DMA_Abort_IT+0x3c0>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d02c      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a62      	ldr	r2, [pc, #392]	@ (8001c10 <HAL_DMA_Abort_IT+0x3c4>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d027      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a60      	ldr	r2, [pc, #384]	@ (8001c14 <HAL_DMA_Abort_IT+0x3c8>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d022      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a5f      	ldr	r2, [pc, #380]	@ (8001c18 <HAL_DMA_Abort_IT+0x3cc>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d01d      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a5d      	ldr	r2, [pc, #372]	@ (8001c1c <HAL_DMA_Abort_IT+0x3d0>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d018      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a5c      	ldr	r2, [pc, #368]	@ (8001c20 <HAL_DMA_Abort_IT+0x3d4>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d013      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a5a      	ldr	r2, [pc, #360]	@ (8001c24 <HAL_DMA_Abort_IT+0x3d8>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d00e      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a59      	ldr	r2, [pc, #356]	@ (8001c28 <HAL_DMA_Abort_IT+0x3dc>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d009      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a57      	ldr	r2, [pc, #348]	@ (8001c2c <HAL_DMA_Abort_IT+0x3e0>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d004      	beq.n	8001adc <HAL_DMA_Abort_IT+0x290>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a56      	ldr	r2, [pc, #344]	@ (8001c30 <HAL_DMA_Abort_IT+0x3e4>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d108      	bne.n	8001aee <HAL_DMA_Abort_IT+0x2a2>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 0201 	bic.w	r2, r2, #1
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	e007      	b.n	8001afe <HAL_DMA_Abort_IT+0x2b2>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f022 0201 	bic.w	r2, r2, #1
 8001afc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a3c      	ldr	r2, [pc, #240]	@ (8001bf4 <HAL_DMA_Abort_IT+0x3a8>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d072      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a3a      	ldr	r2, [pc, #232]	@ (8001bf8 <HAL_DMA_Abort_IT+0x3ac>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d06d      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a39      	ldr	r2, [pc, #228]	@ (8001bfc <HAL_DMA_Abort_IT+0x3b0>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d068      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a37      	ldr	r2, [pc, #220]	@ (8001c00 <HAL_DMA_Abort_IT+0x3b4>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d063      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a36      	ldr	r2, [pc, #216]	@ (8001c04 <HAL_DMA_Abort_IT+0x3b8>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d05e      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a34      	ldr	r2, [pc, #208]	@ (8001c08 <HAL_DMA_Abort_IT+0x3bc>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d059      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a33      	ldr	r2, [pc, #204]	@ (8001c0c <HAL_DMA_Abort_IT+0x3c0>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d054      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a31      	ldr	r2, [pc, #196]	@ (8001c10 <HAL_DMA_Abort_IT+0x3c4>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d04f      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a30      	ldr	r2, [pc, #192]	@ (8001c14 <HAL_DMA_Abort_IT+0x3c8>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d04a      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a2e      	ldr	r2, [pc, #184]	@ (8001c18 <HAL_DMA_Abort_IT+0x3cc>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d045      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a2d      	ldr	r2, [pc, #180]	@ (8001c1c <HAL_DMA_Abort_IT+0x3d0>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d040      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a2b      	ldr	r2, [pc, #172]	@ (8001c20 <HAL_DMA_Abort_IT+0x3d4>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d03b      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a2a      	ldr	r2, [pc, #168]	@ (8001c24 <HAL_DMA_Abort_IT+0x3d8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d036      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a28      	ldr	r2, [pc, #160]	@ (8001c28 <HAL_DMA_Abort_IT+0x3dc>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d031      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a27      	ldr	r2, [pc, #156]	@ (8001c2c <HAL_DMA_Abort_IT+0x3e0>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d02c      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a25      	ldr	r2, [pc, #148]	@ (8001c30 <HAL_DMA_Abort_IT+0x3e4>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d027      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a24      	ldr	r2, [pc, #144]	@ (8001c34 <HAL_DMA_Abort_IT+0x3e8>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d022      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a22      	ldr	r2, [pc, #136]	@ (8001c38 <HAL_DMA_Abort_IT+0x3ec>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d01d      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a21      	ldr	r2, [pc, #132]	@ (8001c3c <HAL_DMA_Abort_IT+0x3f0>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d018      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c40 <HAL_DMA_Abort_IT+0x3f4>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d013      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a1e      	ldr	r2, [pc, #120]	@ (8001c44 <HAL_DMA_Abort_IT+0x3f8>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d00e      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c48 <HAL_DMA_Abort_IT+0x3fc>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d009      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a1b      	ldr	r2, [pc, #108]	@ (8001c4c <HAL_DMA_Abort_IT+0x400>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d004      	beq.n	8001bee <HAL_DMA_Abort_IT+0x3a2>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a19      	ldr	r2, [pc, #100]	@ (8001c50 <HAL_DMA_Abort_IT+0x404>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d132      	bne.n	8001c54 <HAL_DMA_Abort_IT+0x408>
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e031      	b.n	8001c56 <HAL_DMA_Abort_IT+0x40a>
 8001bf2:	bf00      	nop
 8001bf4:	40020010 	.word	0x40020010
 8001bf8:	40020028 	.word	0x40020028
 8001bfc:	40020040 	.word	0x40020040
 8001c00:	40020058 	.word	0x40020058
 8001c04:	40020070 	.word	0x40020070
 8001c08:	40020088 	.word	0x40020088
 8001c0c:	400200a0 	.word	0x400200a0
 8001c10:	400200b8 	.word	0x400200b8
 8001c14:	40020410 	.word	0x40020410
 8001c18:	40020428 	.word	0x40020428
 8001c1c:	40020440 	.word	0x40020440
 8001c20:	40020458 	.word	0x40020458
 8001c24:	40020470 	.word	0x40020470
 8001c28:	40020488 	.word	0x40020488
 8001c2c:	400204a0 	.word	0x400204a0
 8001c30:	400204b8 	.word	0x400204b8
 8001c34:	58025408 	.word	0x58025408
 8001c38:	5802541c 	.word	0x5802541c
 8001c3c:	58025430 	.word	0x58025430
 8001c40:	58025444 	.word	0x58025444
 8001c44:	58025458 	.word	0x58025458
 8001c48:	5802546c 	.word	0x5802546c
 8001c4c:	58025480 	.word	0x58025480
 8001c50:	58025494 	.word	0x58025494
 8001c54:	2300      	movs	r3, #0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d028      	beq.n	8001cac <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c68:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c74:	f003 031f 	and.w	r3, r3, #31
 8001c78:	2201      	movs	r2, #1
 8001c7a:	409a      	lsls	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c88:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d00c      	beq.n	8001cac <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ca0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001caa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d003      	beq.n	8001ccc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop

08001cd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b089      	sub	sp, #36	@ 0x24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001ce6:	4b86      	ldr	r3, [pc, #536]	@ (8001f00 <HAL_GPIO_Init+0x228>)
 8001ce8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001cea:	e18c      	b.n	8002006 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f000 817e 	beq.w	8002000 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d005      	beq.n	8001d1c <HAL_GPIO_Init+0x44>
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d130      	bne.n	8001d7e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	2203      	movs	r2, #3
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	68da      	ldr	r2, [r3, #12]
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d52:	2201      	movs	r2, #1
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	091b      	lsrs	r3, r3, #4
 8001d68:	f003 0201 	and.w	r2, r3, #1
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f003 0303 	and.w	r3, r3, #3
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d017      	beq.n	8001dba <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	2203      	movs	r2, #3
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d123      	bne.n	8001e0e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	08da      	lsrs	r2, r3, #3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3208      	adds	r2, #8
 8001dce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	220f      	movs	r2, #15
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	43db      	mvns	r3, r3
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	4013      	ands	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	691a      	ldr	r2, [r3, #16]
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	f003 0307 	and.w	r3, r3, #7
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	08da      	lsrs	r2, r3, #3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3208      	adds	r2, #8
 8001e08:	69b9      	ldr	r1, [r7, #24]
 8001e0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	2203      	movs	r2, #3
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4013      	ands	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f003 0203 	and.w	r2, r3, #3
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f000 80d8 	beq.w	8002000 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e50:	4b2c      	ldr	r3, [pc, #176]	@ (8001f04 <HAL_GPIO_Init+0x22c>)
 8001e52:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e56:	4a2b      	ldr	r2, [pc, #172]	@ (8001f04 <HAL_GPIO_Init+0x22c>)
 8001e58:	f043 0302 	orr.w	r3, r3, #2
 8001e5c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e60:	4b28      	ldr	r3, [pc, #160]	@ (8001f04 <HAL_GPIO_Init+0x22c>)
 8001e62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e6e:	4a26      	ldr	r2, [pc, #152]	@ (8001f08 <HAL_GPIO_Init+0x230>)
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	089b      	lsrs	r3, r3, #2
 8001e74:	3302      	adds	r3, #2
 8001e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	220f      	movs	r2, #15
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a1d      	ldr	r2, [pc, #116]	@ (8001f0c <HAL_GPIO_Init+0x234>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d04a      	beq.n	8001f30 <HAL_GPIO_Init+0x258>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a1c      	ldr	r2, [pc, #112]	@ (8001f10 <HAL_GPIO_Init+0x238>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d02b      	beq.n	8001efa <HAL_GPIO_Init+0x222>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f14 <HAL_GPIO_Init+0x23c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d025      	beq.n	8001ef6 <HAL_GPIO_Init+0x21e>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a1a      	ldr	r2, [pc, #104]	@ (8001f18 <HAL_GPIO_Init+0x240>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d01f      	beq.n	8001ef2 <HAL_GPIO_Init+0x21a>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a19      	ldr	r2, [pc, #100]	@ (8001f1c <HAL_GPIO_Init+0x244>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d019      	beq.n	8001eee <HAL_GPIO_Init+0x216>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a18      	ldr	r2, [pc, #96]	@ (8001f20 <HAL_GPIO_Init+0x248>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d013      	beq.n	8001eea <HAL_GPIO_Init+0x212>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a17      	ldr	r2, [pc, #92]	@ (8001f24 <HAL_GPIO_Init+0x24c>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00d      	beq.n	8001ee6 <HAL_GPIO_Init+0x20e>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a16      	ldr	r2, [pc, #88]	@ (8001f28 <HAL_GPIO_Init+0x250>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d007      	beq.n	8001ee2 <HAL_GPIO_Init+0x20a>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a15      	ldr	r2, [pc, #84]	@ (8001f2c <HAL_GPIO_Init+0x254>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d101      	bne.n	8001ede <HAL_GPIO_Init+0x206>
 8001eda:	2309      	movs	r3, #9
 8001edc:	e029      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001ede:	230a      	movs	r3, #10
 8001ee0:	e027      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001ee2:	2307      	movs	r3, #7
 8001ee4:	e025      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001ee6:	2306      	movs	r3, #6
 8001ee8:	e023      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001eea:	2305      	movs	r3, #5
 8001eec:	e021      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001eee:	2304      	movs	r3, #4
 8001ef0:	e01f      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e01d      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	e01b      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001efa:	2301      	movs	r3, #1
 8001efc:	e019      	b.n	8001f32 <HAL_GPIO_Init+0x25a>
 8001efe:	bf00      	nop
 8001f00:	58000080 	.word	0x58000080
 8001f04:	58024400 	.word	0x58024400
 8001f08:	58000400 	.word	0x58000400
 8001f0c:	58020000 	.word	0x58020000
 8001f10:	58020400 	.word	0x58020400
 8001f14:	58020800 	.word	0x58020800
 8001f18:	58020c00 	.word	0x58020c00
 8001f1c:	58021000 	.word	0x58021000
 8001f20:	58021400 	.word	0x58021400
 8001f24:	58021800 	.word	0x58021800
 8001f28:	58021c00 	.word	0x58021c00
 8001f2c:	58022400 	.word	0x58022400
 8001f30:	2300      	movs	r3, #0
 8001f32:	69fa      	ldr	r2, [r7, #28]
 8001f34:	f002 0203 	and.w	r2, r2, #3
 8001f38:	0092      	lsls	r2, r2, #2
 8001f3a:	4093      	lsls	r3, r2
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f42:	4938      	ldr	r1, [pc, #224]	@ (8002024 <HAL_GPIO_Init+0x34c>)
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	089b      	lsrs	r3, r3, #2
 8001f48:	3302      	adds	r3, #2
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001fa4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	3301      	adds	r3, #1
 8002004:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	fa22 f303 	lsr.w	r3, r2, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	f47f ae6b 	bne.w	8001cec <HAL_GPIO_Init+0x14>
  }
}
 8002016:	bf00      	nop
 8002018:	bf00      	nop
 800201a:	3724      	adds	r7, #36	@ 0x24
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	58000400 	.word	0x58000400

08002028 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	807b      	strh	r3, [r7, #2]
 8002034:	4613      	mov	r3, r2
 8002036:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002038:	787b      	ldrb	r3, [r7, #1]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800203e:	887a      	ldrh	r2, [r7, #2]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002044:	e003      	b.n	800204e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002046:	887b      	ldrh	r3, [r7, #2]
 8002048:	041a      	lsls	r2, r3, #16
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	619a      	str	r2, [r3, #24]
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
	...

0800205c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002064:	4b19      	ldr	r3, [pc, #100]	@ (80020cc <HAL_PWREx_ConfigSupply+0x70>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b04      	cmp	r3, #4
 800206e:	d00a      	beq.n	8002086 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002070:	4b16      	ldr	r3, [pc, #88]	@ (80020cc <HAL_PWREx_ConfigSupply+0x70>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	429a      	cmp	r2, r3
 800207c:	d001      	beq.n	8002082 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e01f      	b.n	80020c2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	e01d      	b.n	80020c2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002086:	4b11      	ldr	r3, [pc, #68]	@ (80020cc <HAL_PWREx_ConfigSupply+0x70>)
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	f023 0207 	bic.w	r2, r3, #7
 800208e:	490f      	ldr	r1, [pc, #60]	@ (80020cc <HAL_PWREx_ConfigSupply+0x70>)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4313      	orrs	r3, r2
 8002094:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002096:	f7ff fa21 	bl	80014dc <HAL_GetTick>
 800209a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800209c:	e009      	b.n	80020b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800209e:	f7ff fa1d 	bl	80014dc <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020ac:	d901      	bls.n	80020b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e007      	b.n	80020c2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_PWREx_ConfigSupply+0x70>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020be:	d1ee      	bne.n	800209e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	58024800 	.word	0x58024800

080020d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b08c      	sub	sp, #48	@ 0x30
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e3c8      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 8087 	beq.w	80021fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020f0:	4b88      	ldr	r3, [pc, #544]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80020f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80020fa:	4b86      	ldr	r3, [pc, #536]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80020fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002102:	2b10      	cmp	r3, #16
 8002104:	d007      	beq.n	8002116 <HAL_RCC_OscConfig+0x46>
 8002106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002108:	2b18      	cmp	r3, #24
 800210a:	d110      	bne.n	800212e <HAL_RCC_OscConfig+0x5e>
 800210c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d10b      	bne.n	800212e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002116:	4b7f      	ldr	r3, [pc, #508]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d06c      	beq.n	80021fc <HAL_RCC_OscConfig+0x12c>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d168      	bne.n	80021fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e3a2      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002136:	d106      	bne.n	8002146 <HAL_RCC_OscConfig+0x76>
 8002138:	4b76      	ldr	r3, [pc, #472]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a75      	ldr	r2, [pc, #468]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 800213e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	e02e      	b.n	80021a4 <HAL_RCC_OscConfig+0xd4>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10c      	bne.n	8002168 <HAL_RCC_OscConfig+0x98>
 800214e:	4b71      	ldr	r3, [pc, #452]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a70      	ldr	r2, [pc, #448]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002154:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002158:	6013      	str	r3, [r2, #0]
 800215a:	4b6e      	ldr	r3, [pc, #440]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a6d      	ldr	r2, [pc, #436]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002160:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002164:	6013      	str	r3, [r2, #0]
 8002166:	e01d      	b.n	80021a4 <HAL_RCC_OscConfig+0xd4>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002170:	d10c      	bne.n	800218c <HAL_RCC_OscConfig+0xbc>
 8002172:	4b68      	ldr	r3, [pc, #416]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a67      	ldr	r2, [pc, #412]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002178:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800217c:	6013      	str	r3, [r2, #0]
 800217e:	4b65      	ldr	r3, [pc, #404]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a64      	ldr	r2, [pc, #400]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	e00b      	b.n	80021a4 <HAL_RCC_OscConfig+0xd4>
 800218c:	4b61      	ldr	r3, [pc, #388]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a60      	ldr	r2, [pc, #384]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002192:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002196:	6013      	str	r3, [r2, #0]
 8002198:	4b5e      	ldr	r3, [pc, #376]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a5d      	ldr	r2, [pc, #372]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 800219e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d013      	beq.n	80021d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ac:	f7ff f996 	bl	80014dc <HAL_GetTick>
 80021b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021b4:	f7ff f992 	bl	80014dc <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b64      	cmp	r3, #100	@ 0x64
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e356      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021c6:	4b53      	ldr	r3, [pc, #332]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d0f0      	beq.n	80021b4 <HAL_RCC_OscConfig+0xe4>
 80021d2:	e014      	b.n	80021fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d4:	f7ff f982 	bl	80014dc <HAL_GetTick>
 80021d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021dc:	f7ff f97e 	bl	80014dc <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b64      	cmp	r3, #100	@ 0x64
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e342      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021ee:	4b49      	ldr	r3, [pc, #292]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1f0      	bne.n	80021dc <HAL_RCC_OscConfig+0x10c>
 80021fa:	e000      	b.n	80021fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 808c 	beq.w	8002324 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800220c:	4b41      	ldr	r3, [pc, #260]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002214:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002216:	4b3f      	ldr	r3, [pc, #252]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800221a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800221c:	6a3b      	ldr	r3, [r7, #32]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <HAL_RCC_OscConfig+0x162>
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	2b18      	cmp	r3, #24
 8002226:	d137      	bne.n	8002298 <HAL_RCC_OscConfig+0x1c8>
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d132      	bne.n	8002298 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002232:	4b38      	ldr	r3, [pc, #224]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0304 	and.w	r3, r3, #4
 800223a:	2b00      	cmp	r3, #0
 800223c:	d005      	beq.n	800224a <HAL_RCC_OscConfig+0x17a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e314      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800224a:	4b32      	ldr	r3, [pc, #200]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f023 0219 	bic.w	r2, r3, #25
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	492f      	ldr	r1, [pc, #188]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002258:	4313      	orrs	r3, r2
 800225a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7ff f93e 	bl	80014dc <HAL_GetTick>
 8002260:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002264:	f7ff f93a 	bl	80014dc <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e2fe      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002276:	4b27      	ldr	r3, [pc, #156]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0304 	and.w	r3, r3, #4
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002282:	4b24      	ldr	r3, [pc, #144]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	061b      	lsls	r3, r3, #24
 8002290:	4920      	ldr	r1, [pc, #128]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 8002292:	4313      	orrs	r3, r2
 8002294:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002296:	e045      	b.n	8002324 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d026      	beq.n	80022ee <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80022a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f023 0219 	bic.w	r2, r3, #25
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	4919      	ldr	r1, [pc, #100]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b2:	f7ff f913 	bl	80014dc <HAL_GetTick>
 80022b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022b8:	e008      	b.n	80022cc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ba:	f7ff f90f 	bl	80014dc <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e2d3      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0304 	and.w	r3, r3, #4
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0f0      	beq.n	80022ba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	061b      	lsls	r3, r3, #24
 80022e6:	490b      	ldr	r1, [pc, #44]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	604b      	str	r3, [r1, #4]
 80022ec:	e01a      	b.n	8002324 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ee:	4b09      	ldr	r3, [pc, #36]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a08      	ldr	r2, [pc, #32]	@ (8002314 <HAL_RCC_OscConfig+0x244>)
 80022f4:	f023 0301 	bic.w	r3, r3, #1
 80022f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fa:	f7ff f8ef 	bl	80014dc <HAL_GetTick>
 80022fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002300:	e00a      	b.n	8002318 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002302:	f7ff f8eb 	bl	80014dc <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d903      	bls.n	8002318 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e2af      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
 8002314:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002318:	4b96      	ldr	r3, [pc, #600]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1ee      	bne.n	8002302 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0310 	and.w	r3, r3, #16
 800232c:	2b00      	cmp	r3, #0
 800232e:	d06a      	beq.n	8002406 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002330:	4b90      	ldr	r3, [pc, #576]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002338:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800233a:	4b8e      	ldr	r3, [pc, #568]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800233c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	2b08      	cmp	r3, #8
 8002344:	d007      	beq.n	8002356 <HAL_RCC_OscConfig+0x286>
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	2b18      	cmp	r3, #24
 800234a:	d11b      	bne.n	8002384 <HAL_RCC_OscConfig+0x2b4>
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	2b01      	cmp	r3, #1
 8002354:	d116      	bne.n	8002384 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002356:	4b87      	ldr	r3, [pc, #540]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800235e:	2b00      	cmp	r3, #0
 8002360:	d005      	beq.n	800236e <HAL_RCC_OscConfig+0x29e>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	2b80      	cmp	r3, #128	@ 0x80
 8002368:	d001      	beq.n	800236e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e282      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800236e:	4b81      	ldr	r3, [pc, #516]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	061b      	lsls	r3, r3, #24
 800237c:	497d      	ldr	r1, [pc, #500]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800237e:	4313      	orrs	r3, r2
 8002380:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002382:	e040      	b.n	8002406 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d023      	beq.n	80023d4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800238c:	4b79      	ldr	r3, [pc, #484]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a78      	ldr	r2, [pc, #480]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002398:	f7ff f8a0 	bl	80014dc <HAL_GetTick>
 800239c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80023a0:	f7ff f89c 	bl	80014dc <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e260      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80023b2:	4b70      	ldr	r3, [pc, #448]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d0f0      	beq.n	80023a0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80023be:	4b6d      	ldr	r3, [pc, #436]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	061b      	lsls	r3, r3, #24
 80023cc:	4969      	ldr	r1, [pc, #420]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	60cb      	str	r3, [r1, #12]
 80023d2:	e018      	b.n	8002406 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80023d4:	4b67      	ldr	r3, [pc, #412]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a66      	ldr	r2, [pc, #408]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80023da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80023de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e0:	f7ff f87c 	bl	80014dc <HAL_GetTick>
 80023e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80023e8:	f7ff f878 	bl	80014dc <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e23c      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80023fa:	4b5e      	ldr	r3, [pc, #376]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	2b00      	cmp	r3, #0
 8002410:	d036      	beq.n	8002480 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d019      	beq.n	800244e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800241a:	4b56      	ldr	r3, [pc, #344]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800241c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800241e:	4a55      	ldr	r2, [pc, #340]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002420:	f043 0301 	orr.w	r3, r3, #1
 8002424:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002426:	f7ff f859 	bl	80014dc <HAL_GetTick>
 800242a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800242e:	f7ff f855 	bl	80014dc <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e219      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002440:	4b4c      	ldr	r3, [pc, #304]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0f0      	beq.n	800242e <HAL_RCC_OscConfig+0x35e>
 800244c:	e018      	b.n	8002480 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800244e:	4b49      	ldr	r3, [pc, #292]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002452:	4a48      	ldr	r2, [pc, #288]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002454:	f023 0301 	bic.w	r3, r3, #1
 8002458:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800245a:	f7ff f83f 	bl	80014dc <HAL_GetTick>
 800245e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002462:	f7ff f83b 	bl	80014dc <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e1ff      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002474:	4b3f      	ldr	r3, [pc, #252]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002476:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1f0      	bne.n	8002462 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0320 	and.w	r3, r3, #32
 8002488:	2b00      	cmp	r3, #0
 800248a:	d036      	beq.n	80024fa <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d019      	beq.n	80024c8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002494:	4b37      	ldr	r3, [pc, #220]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a36      	ldr	r2, [pc, #216]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800249a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800249e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80024a0:	f7ff f81c 	bl	80014dc <HAL_GetTick>
 80024a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024a8:	f7ff f818 	bl	80014dc <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e1dc      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80024ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0f0      	beq.n	80024a8 <HAL_RCC_OscConfig+0x3d8>
 80024c6:	e018      	b.n	80024fa <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80024c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a29      	ldr	r2, [pc, #164]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80024ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80024d2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80024d4:	f7ff f802 	bl	80014dc <HAL_GetTick>
 80024d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024dc:	f7fe fffe 	bl	80014dc <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e1c2      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80024ee:	4b21      	ldr	r3, [pc, #132]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1f0      	bne.n	80024dc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	2b00      	cmp	r3, #0
 8002504:	f000 8086 	beq.w	8002614 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002508:	4b1b      	ldr	r3, [pc, #108]	@ (8002578 <HAL_RCC_OscConfig+0x4a8>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a1a      	ldr	r2, [pc, #104]	@ (8002578 <HAL_RCC_OscConfig+0x4a8>)
 800250e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002512:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002514:	f7fe ffe2 	bl	80014dc <HAL_GetTick>
 8002518:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800251c:	f7fe ffde 	bl	80014dc <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b64      	cmp	r3, #100	@ 0x64
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e1a2      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800252e:	4b12      	ldr	r3, [pc, #72]	@ (8002578 <HAL_RCC_OscConfig+0x4a8>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0f0      	beq.n	800251c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d106      	bne.n	8002550 <HAL_RCC_OscConfig+0x480>
 8002542:	4b0c      	ldr	r3, [pc, #48]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002546:	4a0b      	ldr	r2, [pc, #44]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6713      	str	r3, [r2, #112]	@ 0x70
 800254e:	e032      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e6>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d111      	bne.n	800257c <HAL_RCC_OscConfig+0x4ac>
 8002558:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800255a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800255c:	4a05      	ldr	r2, [pc, #20]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800255e:	f023 0301 	bic.w	r3, r3, #1
 8002562:	6713      	str	r3, [r2, #112]	@ 0x70
 8002564:	4b03      	ldr	r3, [pc, #12]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 8002566:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002568:	4a02      	ldr	r2, [pc, #8]	@ (8002574 <HAL_RCC_OscConfig+0x4a4>)
 800256a:	f023 0304 	bic.w	r3, r3, #4
 800256e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002570:	e021      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e6>
 8002572:	bf00      	nop
 8002574:	58024400 	.word	0x58024400
 8002578:	58024800 	.word	0x58024800
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	2b05      	cmp	r3, #5
 8002582:	d10c      	bne.n	800259e <HAL_RCC_OscConfig+0x4ce>
 8002584:	4b83      	ldr	r3, [pc, #524]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002588:	4a82      	ldr	r2, [pc, #520]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800258a:	f043 0304 	orr.w	r3, r3, #4
 800258e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002590:	4b80      	ldr	r3, [pc, #512]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002594:	4a7f      	ldr	r2, [pc, #508]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	6713      	str	r3, [r2, #112]	@ 0x70
 800259c:	e00b      	b.n	80025b6 <HAL_RCC_OscConfig+0x4e6>
 800259e:	4b7d      	ldr	r3, [pc, #500]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80025a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025a2:	4a7c      	ldr	r2, [pc, #496]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80025a4:	f023 0301 	bic.w	r3, r3, #1
 80025a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80025aa:	4b7a      	ldr	r3, [pc, #488]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80025ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ae:	4a79      	ldr	r2, [pc, #484]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80025b0:	f023 0304 	bic.w	r3, r3, #4
 80025b4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d015      	beq.n	80025ea <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025be:	f7fe ff8d 	bl	80014dc <HAL_GetTick>
 80025c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025c4:	e00a      	b.n	80025dc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025c6:	f7fe ff89 	bl	80014dc <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e14b      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025dc:	4b6d      	ldr	r3, [pc, #436]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80025de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d0ee      	beq.n	80025c6 <HAL_RCC_OscConfig+0x4f6>
 80025e8:	e014      	b.n	8002614 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ea:	f7fe ff77 	bl	80014dc <HAL_GetTick>
 80025ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80025f0:	e00a      	b.n	8002608 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f2:	f7fe ff73 	bl	80014dc <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002600:	4293      	cmp	r3, r2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e135      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002608:	4b62      	ldr	r3, [pc, #392]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800260a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1ee      	bne.n	80025f2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 812a 	beq.w	8002872 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800261e:	4b5d      	ldr	r3, [pc, #372]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002626:	2b18      	cmp	r3, #24
 8002628:	f000 80ba 	beq.w	80027a0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002630:	2b02      	cmp	r3, #2
 8002632:	f040 8095 	bne.w	8002760 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002636:	4b57      	ldr	r3, [pc, #348]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a56      	ldr	r2, [pc, #344]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800263c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002642:	f7fe ff4b 	bl	80014dc <HAL_GetTick>
 8002646:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264a:	f7fe ff47 	bl	80014dc <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e10b      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800265c:	4b4d      	ldr	r3, [pc, #308]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1f0      	bne.n	800264a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002668:	4b4a      	ldr	r3, [pc, #296]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800266a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800266c:	4b4a      	ldr	r3, [pc, #296]	@ (8002798 <HAL_RCC_OscConfig+0x6c8>)
 800266e:	4013      	ands	r3, r2
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002678:	0112      	lsls	r2, r2, #4
 800267a:	430a      	orrs	r2, r1
 800267c:	4945      	ldr	r1, [pc, #276]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800267e:	4313      	orrs	r3, r2
 8002680:	628b      	str	r3, [r1, #40]	@ 0x28
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	3b01      	subs	r3, #1
 8002688:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002690:	3b01      	subs	r3, #1
 8002692:	025b      	lsls	r3, r3, #9
 8002694:	b29b      	uxth	r3, r3
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800269c:	3b01      	subs	r3, #1
 800269e:	041b      	lsls	r3, r3, #16
 80026a0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80026a4:	431a      	orrs	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026aa:	3b01      	subs	r3, #1
 80026ac:	061b      	lsls	r3, r3, #24
 80026ae:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80026b2:	4938      	ldr	r1, [pc, #224]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80026b8:	4b36      	ldr	r3, [pc, #216]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026bc:	4a35      	ldr	r2, [pc, #212]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026be:	f023 0301 	bic.w	r3, r3, #1
 80026c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80026c4:	4b33      	ldr	r3, [pc, #204]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026c8:	4b34      	ldr	r3, [pc, #208]	@ (800279c <HAL_RCC_OscConfig+0x6cc>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80026d0:	00d2      	lsls	r2, r2, #3
 80026d2:	4930      	ldr	r1, [pc, #192]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80026d8:	4b2e      	ldr	r3, [pc, #184]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026dc:	f023 020c 	bic.w	r2, r3, #12
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	492b      	ldr	r1, [pc, #172]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80026ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ee:	f023 0202 	bic.w	r2, r3, #2
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f6:	4927      	ldr	r1, [pc, #156]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80026fc:	4b25      	ldr	r3, [pc, #148]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 80026fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002700:	4a24      	ldr	r2, [pc, #144]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002702:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002706:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002708:	4b22      	ldr	r3, [pc, #136]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800270a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800270c:	4a21      	ldr	r2, [pc, #132]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800270e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002712:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002714:	4b1f      	ldr	r3, [pc, #124]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002718:	4a1e      	ldr	r2, [pc, #120]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800271a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800271e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002720:	4b1c      	ldr	r3, [pc, #112]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002724:	4a1b      	ldr	r2, [pc, #108]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800272c:	4b19      	ldr	r3, [pc, #100]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a18      	ldr	r2, [pc, #96]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002732:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002736:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002738:	f7fe fed0 	bl	80014dc <HAL_GetTick>
 800273c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002740:	f7fe fecc 	bl	80014dc <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e090      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002752:	4b10      	ldr	r3, [pc, #64]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d0f0      	beq.n	8002740 <HAL_RCC_OscConfig+0x670>
 800275e:	e088      	b.n	8002872 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a0b      	ldr	r2, [pc, #44]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002766:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800276a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276c:	f7fe feb6 	bl	80014dc <HAL_GetTick>
 8002770:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002774:	f7fe feb2 	bl	80014dc <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b02      	cmp	r3, #2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e076      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002786:	4b03      	ldr	r3, [pc, #12]	@ (8002794 <HAL_RCC_OscConfig+0x6c4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1f0      	bne.n	8002774 <HAL_RCC_OscConfig+0x6a4>
 8002792:	e06e      	b.n	8002872 <HAL_RCC_OscConfig+0x7a2>
 8002794:	58024400 	.word	0x58024400
 8002798:	fffffc0c 	.word	0xfffffc0c
 800279c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80027a0:	4b36      	ldr	r3, [pc, #216]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 80027a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80027a6:	4b35      	ldr	r3, [pc, #212]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d031      	beq.n	8002818 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	f003 0203 	and.w	r2, r3, #3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027be:	429a      	cmp	r2, r3
 80027c0:	d12a      	bne.n	8002818 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	091b      	lsrs	r3, r3, #4
 80027c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d122      	bne.n	8002818 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80027de:	429a      	cmp	r2, r3
 80027e0:	d11a      	bne.n	8002818 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	0a5b      	lsrs	r3, r3, #9
 80027e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d111      	bne.n	8002818 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	0c1b      	lsrs	r3, r3, #16
 80027f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002800:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002802:	429a      	cmp	r2, r3
 8002804:	d108      	bne.n	8002818 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	0e1b      	lsrs	r3, r3, #24
 800280a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002812:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002814:	429a      	cmp	r2, r3
 8002816:	d001      	beq.n	800281c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e02b      	b.n	8002874 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800281c:	4b17      	ldr	r3, [pc, #92]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 800281e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002820:	08db      	lsrs	r3, r3, #3
 8002822:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002826:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	429a      	cmp	r2, r3
 8002830:	d01f      	beq.n	8002872 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002832:	4b12      	ldr	r3, [pc, #72]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 8002834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002836:	4a11      	ldr	r2, [pc, #68]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 8002838:	f023 0301 	bic.w	r3, r3, #1
 800283c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800283e:	f7fe fe4d 	bl	80014dc <HAL_GetTick>
 8002842:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002844:	bf00      	nop
 8002846:	f7fe fe49 	bl	80014dc <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284e:	4293      	cmp	r3, r2
 8002850:	d0f9      	beq.n	8002846 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 8002854:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002856:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <HAL_RCC_OscConfig+0x7b0>)
 8002858:	4013      	ands	r3, r2
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800285e:	00d2      	lsls	r2, r2, #3
 8002860:	4906      	ldr	r1, [pc, #24]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 8002862:	4313      	orrs	r3, r2
 8002864:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002866:	4b05      	ldr	r3, [pc, #20]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 8002868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800286a:	4a04      	ldr	r2, [pc, #16]	@ (800287c <HAL_RCC_OscConfig+0x7ac>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3730      	adds	r7, #48	@ 0x30
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	58024400 	.word	0x58024400
 8002880:	ffff0007 	.word	0xffff0007

08002884 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e19c      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002898:	4b8a      	ldr	r3, [pc, #552]	@ (8002ac4 <HAL_RCC_ClockConfig+0x240>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 030f 	and.w	r3, r3, #15
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d910      	bls.n	80028c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a6:	4b87      	ldr	r3, [pc, #540]	@ (8002ac4 <HAL_RCC_ClockConfig+0x240>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f023 020f 	bic.w	r2, r3, #15
 80028ae:	4985      	ldr	r1, [pc, #532]	@ (8002ac4 <HAL_RCC_ClockConfig+0x240>)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b6:	4b83      	ldr	r3, [pc, #524]	@ (8002ac4 <HAL_RCC_ClockConfig+0x240>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 030f 	and.w	r3, r3, #15
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d001      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e184      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d010      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691a      	ldr	r2, [r3, #16]
 80028d8:	4b7b      	ldr	r3, [pc, #492]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d908      	bls.n	80028f6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80028e4:	4b78      	ldr	r3, [pc, #480]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	691b      	ldr	r3, [r3, #16]
 80028f0:	4975      	ldr	r1, [pc, #468]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d010      	beq.n	8002924 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	695a      	ldr	r2, [r3, #20]
 8002906:	4b70      	ldr	r3, [pc, #448]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800290e:	429a      	cmp	r2, r3
 8002910:	d908      	bls.n	8002924 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002912:	4b6d      	ldr	r3, [pc, #436]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	496a      	ldr	r1, [pc, #424]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002920:	4313      	orrs	r3, r2
 8002922:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0310 	and.w	r3, r3, #16
 800292c:	2b00      	cmp	r3, #0
 800292e:	d010      	beq.n	8002952 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	699a      	ldr	r2, [r3, #24]
 8002934:	4b64      	ldr	r3, [pc, #400]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800293c:	429a      	cmp	r2, r3
 800293e:	d908      	bls.n	8002952 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002940:	4b61      	ldr	r3, [pc, #388]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002942:	69db      	ldr	r3, [r3, #28]
 8002944:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	495e      	ldr	r1, [pc, #376]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 800294e:	4313      	orrs	r3, r2
 8002950:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0320 	and.w	r3, r3, #32
 800295a:	2b00      	cmp	r3, #0
 800295c:	d010      	beq.n	8002980 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69da      	ldr	r2, [r3, #28]
 8002962:	4b59      	ldr	r3, [pc, #356]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800296a:	429a      	cmp	r2, r3
 800296c:	d908      	bls.n	8002980 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800296e:	4b56      	ldr	r3, [pc, #344]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	4953      	ldr	r1, [pc, #332]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 800297c:	4313      	orrs	r3, r2
 800297e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d010      	beq.n	80029ae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	4b4d      	ldr	r3, [pc, #308]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	f003 030f 	and.w	r3, r3, #15
 8002998:	429a      	cmp	r2, r3
 800299a:	d908      	bls.n	80029ae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800299c:	4b4a      	ldr	r3, [pc, #296]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f023 020f 	bic.w	r2, r3, #15
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	4947      	ldr	r1, [pc, #284]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d055      	beq.n	8002a66 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80029ba:	4b43      	ldr	r3, [pc, #268]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	4940      	ldr	r1, [pc, #256]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d107      	bne.n	80029e4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029d4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d121      	bne.n	8002a24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e0f6      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b03      	cmp	r3, #3
 80029ea:	d107      	bne.n	80029fc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029ec:	4b36      	ldr	r3, [pc, #216]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d115      	bne.n	8002a24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0ea      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d107      	bne.n	8002a14 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a04:	4b30      	ldr	r3, [pc, #192]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d109      	bne.n	8002a24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e0de      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a14:	4b2c      	ldr	r3, [pc, #176]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e0d6      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a24:	4b28      	ldr	r3, [pc, #160]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	f023 0207 	bic.w	r2, r3, #7
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4925      	ldr	r1, [pc, #148]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a36:	f7fe fd51 	bl	80014dc <HAL_GetTick>
 8002a3a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3c:	e00a      	b.n	8002a54 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a3e:	f7fe fd4d 	bl	80014dc <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e0be      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a54:	4b1c      	ldr	r3, [pc, #112]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d1eb      	bne.n	8002a3e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d010      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	68da      	ldr	r2, [r3, #12]
 8002a76:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d208      	bcs.n	8002a94 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a82:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	f023 020f 	bic.w	r2, r3, #15
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	490e      	ldr	r1, [pc, #56]	@ (8002ac8 <HAL_RCC_ClockConfig+0x244>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac4 <HAL_RCC_ClockConfig+0x240>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 030f 	and.w	r3, r3, #15
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d214      	bcs.n	8002acc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa2:	4b08      	ldr	r3, [pc, #32]	@ (8002ac4 <HAL_RCC_ClockConfig+0x240>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 020f 	bic.w	r2, r3, #15
 8002aaa:	4906      	ldr	r1, [pc, #24]	@ (8002ac4 <HAL_RCC_ClockConfig+0x240>)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab2:	4b04      	ldr	r3, [pc, #16]	@ (8002ac4 <HAL_RCC_ClockConfig+0x240>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 030f 	and.w	r3, r3, #15
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d005      	beq.n	8002acc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e086      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x34e>
 8002ac4:	52002000 	.word	0x52002000
 8002ac8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d010      	beq.n	8002afa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691a      	ldr	r2, [r3, #16]
 8002adc:	4b3f      	ldr	r3, [pc, #252]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d208      	bcs.n	8002afa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ae8:	4b3c      	ldr	r3, [pc, #240]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	4939      	ldr	r1, [pc, #228]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d010      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	695a      	ldr	r2, [r3, #20]
 8002b0a:	4b34      	ldr	r3, [pc, #208]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d208      	bcs.n	8002b28 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b16:	4b31      	ldr	r3, [pc, #196]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	492e      	ldr	r1, [pc, #184]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0310 	and.w	r3, r3, #16
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d010      	beq.n	8002b56 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	699a      	ldr	r2, [r3, #24]
 8002b38:	4b28      	ldr	r3, [pc, #160]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b3a:	69db      	ldr	r3, [r3, #28]
 8002b3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d208      	bcs.n	8002b56 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b44:	4b25      	ldr	r3, [pc, #148]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b46:	69db      	ldr	r3, [r3, #28]
 8002b48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	4922      	ldr	r1, [pc, #136]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0320 	and.w	r3, r3, #32
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d010      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69da      	ldr	r2, [r3, #28]
 8002b66:	4b1d      	ldr	r3, [pc, #116]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d208      	bcs.n	8002b84 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002b72:	4b1a      	ldr	r3, [pc, #104]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	4917      	ldr	r1, [pc, #92]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002b84:	f000 f834 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	4b14      	ldr	r3, [pc, #80]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	0a1b      	lsrs	r3, r3, #8
 8002b90:	f003 030f 	and.w	r3, r3, #15
 8002b94:	4912      	ldr	r1, [pc, #72]	@ (8002be0 <HAL_RCC_ClockConfig+0x35c>)
 8002b96:	5ccb      	ldrb	r3, [r1, r3]
 8002b98:	f003 031f 	and.w	r3, r3, #31
 8002b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8002bdc <HAL_RCC_ClockConfig+0x358>)
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	f003 030f 	and.w	r3, r3, #15
 8002baa:	4a0d      	ldr	r2, [pc, #52]	@ (8002be0 <HAL_RCC_ClockConfig+0x35c>)
 8002bac:	5cd3      	ldrb	r3, [r2, r3]
 8002bae:	f003 031f 	and.w	r3, r3, #31
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8002be4 <HAL_RCC_ClockConfig+0x360>)
 8002bba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8002be8 <HAL_RCC_ClockConfig+0x364>)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bec <HAL_RCC_ClockConfig+0x368>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe fc3e 	bl	8001448 <HAL_InitTick>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3718      	adds	r7, #24
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	58024400 	.word	0x58024400
 8002be0:	08006118 	.word	0x08006118
 8002be4:	24000004 	.word	0x24000004
 8002be8:	24000000 	.word	0x24000000
 8002bec:	24000008 	.word	0x24000008

08002bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b089      	sub	sp, #36	@ 0x24
 8002bf4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bf6:	4bb3      	ldr	r3, [pc, #716]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bfe:	2b18      	cmp	r3, #24
 8002c00:	f200 8155 	bhi.w	8002eae <HAL_RCC_GetSysClockFreq+0x2be>
 8002c04:	a201      	add	r2, pc, #4	@ (adr r2, 8002c0c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0a:	bf00      	nop
 8002c0c:	08002c71 	.word	0x08002c71
 8002c10:	08002eaf 	.word	0x08002eaf
 8002c14:	08002eaf 	.word	0x08002eaf
 8002c18:	08002eaf 	.word	0x08002eaf
 8002c1c:	08002eaf 	.word	0x08002eaf
 8002c20:	08002eaf 	.word	0x08002eaf
 8002c24:	08002eaf 	.word	0x08002eaf
 8002c28:	08002eaf 	.word	0x08002eaf
 8002c2c:	08002c97 	.word	0x08002c97
 8002c30:	08002eaf 	.word	0x08002eaf
 8002c34:	08002eaf 	.word	0x08002eaf
 8002c38:	08002eaf 	.word	0x08002eaf
 8002c3c:	08002eaf 	.word	0x08002eaf
 8002c40:	08002eaf 	.word	0x08002eaf
 8002c44:	08002eaf 	.word	0x08002eaf
 8002c48:	08002eaf 	.word	0x08002eaf
 8002c4c:	08002c9d 	.word	0x08002c9d
 8002c50:	08002eaf 	.word	0x08002eaf
 8002c54:	08002eaf 	.word	0x08002eaf
 8002c58:	08002eaf 	.word	0x08002eaf
 8002c5c:	08002eaf 	.word	0x08002eaf
 8002c60:	08002eaf 	.word	0x08002eaf
 8002c64:	08002eaf 	.word	0x08002eaf
 8002c68:	08002eaf 	.word	0x08002eaf
 8002c6c:	08002ca3 	.word	0x08002ca3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c70:	4b94      	ldr	r3, [pc, #592]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0320 	and.w	r3, r3, #32
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d009      	beq.n	8002c90 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002c7c:	4b91      	ldr	r3, [pc, #580]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	08db      	lsrs	r3, r3, #3
 8002c82:	f003 0303 	and.w	r3, r3, #3
 8002c86:	4a90      	ldr	r2, [pc, #576]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002c88:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002c8e:	e111      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002c90:	4b8d      	ldr	r3, [pc, #564]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002c92:	61bb      	str	r3, [r7, #24]
      break;
 8002c94:	e10e      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002c96:	4b8d      	ldr	r3, [pc, #564]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002c98:	61bb      	str	r3, [r7, #24]
      break;
 8002c9a:	e10b      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002c9c:	4b8c      	ldr	r3, [pc, #560]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002c9e:	61bb      	str	r3, [r7, #24]
      break;
 8002ca0:	e108      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ca2:	4b88      	ldr	r3, [pc, #544]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002cac:	4b85      	ldr	r3, [pc, #532]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb0:	091b      	lsrs	r3, r3, #4
 8002cb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cb6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002cb8:	4b82      	ldr	r3, [pc, #520]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002cc2:	4b80      	ldr	r3, [pc, #512]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc6:	08db      	lsrs	r3, r3, #3
 8002cc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	fb02 f303 	mul.w	r3, r2, r3
 8002cd2:	ee07 3a90 	vmov	s15, r3
 8002cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cda:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 80e1 	beq.w	8002ea8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	f000 8083 	beq.w	8002df4 <HAL_RCC_GetSysClockFreq+0x204>
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	f200 80a1 	bhi.w	8002e38 <HAL_RCC_GetSysClockFreq+0x248>
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <HAL_RCC_GetSysClockFreq+0x114>
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d056      	beq.n	8002db0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002d02:	e099      	b.n	8002e38 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d04:	4b6f      	ldr	r3, [pc, #444]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0320 	and.w	r3, r3, #32
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d02d      	beq.n	8002d6c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d10:	4b6c      	ldr	r3, [pc, #432]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	08db      	lsrs	r3, r3, #3
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	4a6b      	ldr	r2, [pc, #428]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d20:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	ee07 3a90 	vmov	s15, r3
 8002d28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	ee07 3a90 	vmov	s15, r3
 8002d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d3a:	4b62      	ldr	r3, [pc, #392]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d42:	ee07 3a90 	vmov	s15, r3
 8002d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d4e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d66:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002d6a:	e087      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	ee07 3a90 	vmov	s15, r3
 8002d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d76:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002ed8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d7e:	4b51      	ldr	r3, [pc, #324]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d86:	ee07 3a90 	vmov	s15, r3
 8002d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d92:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002daa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002dae:	e065      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	ee07 3a90 	vmov	s15, r3
 8002db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002edc <HAL_RCC_GetSysClockFreq+0x2ec>
 8002dbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dc2:	4b40      	ldr	r3, [pc, #256]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dca:	ee07 3a90 	vmov	s15, r3
 8002dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002dd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002dd6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002dda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002de2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002df2:	e043      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	ee07 3a90 	vmov	s15, r3
 8002dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dfe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002ee0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e06:	4b2f      	ldr	r3, [pc, #188]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e0e:	ee07 3a90 	vmov	s15, r3
 8002e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e16:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e1a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e36:	e021      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	ee07 3a90 	vmov	s15, r3
 8002e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e42:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002edc <HAL_RCC_GetSysClockFreq+0x2ec>
 8002e46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e52:	ee07 3a90 	vmov	s15, r3
 8002e56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e5e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002e7a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002e7c:	4b11      	ldr	r3, [pc, #68]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e80:	0a5b      	lsrs	r3, r3, #9
 8002e82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e86:	3301      	adds	r3, #1
 8002e88:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	ee07 3a90 	vmov	s15, r3
 8002e90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e94:	edd7 6a07 	vldr	s13, [r7, #28]
 8002e98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ea0:	ee17 3a90 	vmov	r3, s15
 8002ea4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002ea6:	e005      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
      break;
 8002eac:	e002      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002eae:	4b07      	ldr	r3, [pc, #28]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002eb0:	61bb      	str	r3, [r7, #24]
      break;
 8002eb2:	bf00      	nop
  }

  return sysclockfreq;
 8002eb4:	69bb      	ldr	r3, [r7, #24]
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3724      	adds	r7, #36	@ 0x24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	58024400 	.word	0x58024400
 8002ec8:	03d09000 	.word	0x03d09000
 8002ecc:	003d0900 	.word	0x003d0900
 8002ed0:	017d7840 	.word	0x017d7840
 8002ed4:	46000000 	.word	0x46000000
 8002ed8:	4c742400 	.word	0x4c742400
 8002edc:	4a742400 	.word	0x4a742400
 8002ee0:	4bbebc20 	.word	0x4bbebc20

08002ee4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ee4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ee8:	b0c6      	sub	sp, #280	@ 0x118
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f04:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002f08:	2500      	movs	r5, #0
 8002f0a:	ea54 0305 	orrs.w	r3, r4, r5
 8002f0e:	d049      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f16:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002f1a:	d02f      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002f1c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002f20:	d828      	bhi.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002f22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f26:	d01a      	beq.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002f28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f2c:	d822      	bhi.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002f32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f36:	d007      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f38:	e01c      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f3a:	4bab      	ldr	r3, [pc, #684]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3e:	4aaa      	ldr	r2, [pc, #680]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002f46:	e01a      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002f48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f4c:	3308      	adds	r3, #8
 8002f4e:	2102      	movs	r1, #2
 8002f50:	4618      	mov	r0, r3
 8002f52:	f001 f967 	bl	8004224 <RCCEx_PLL2_Config>
 8002f56:	4603      	mov	r3, r0
 8002f58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002f5c:	e00f      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002f5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f62:	3328      	adds	r3, #40	@ 0x28
 8002f64:	2102      	movs	r1, #2
 8002f66:	4618      	mov	r0, r3
 8002f68:	f001 fa0e 	bl	8004388 <RCCEx_PLL3_Config>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002f72:	e004      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f7a:	e000      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002f7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10a      	bne.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002f86:	4b98      	ldr	r3, [pc, #608]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f8a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f94:	4a94      	ldr	r2, [pc, #592]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f96:	430b      	orrs	r3, r1
 8002f98:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f9a:	e003      	b.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002fa0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fac:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002fb0:	f04f 0900 	mov.w	r9, #0
 8002fb4:	ea58 0309 	orrs.w	r3, r8, r9
 8002fb8:	d047      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc0:	2b04      	cmp	r3, #4
 8002fc2:	d82a      	bhi.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8002fcc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fca:	bf00      	nop
 8002fcc:	08002fe1 	.word	0x08002fe1
 8002fd0:	08002fef 	.word	0x08002fef
 8002fd4:	08003005 	.word	0x08003005
 8002fd8:	08003023 	.word	0x08003023
 8002fdc:	08003023 	.word	0x08003023
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fe0:	4b81      	ldr	r3, [pc, #516]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe4:	4a80      	ldr	r2, [pc, #512]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002fe6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002fec:	e01a      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002fee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ff2:	3308      	adds	r3, #8
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f001 f914 	bl	8004224 <RCCEx_PLL2_Config>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003002:	e00f      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003004:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003008:	3328      	adds	r3, #40	@ 0x28
 800300a:	2100      	movs	r1, #0
 800300c:	4618      	mov	r0, r3
 800300e:	f001 f9bb 	bl	8004388 <RCCEx_PLL3_Config>
 8003012:	4603      	mov	r3, r0
 8003014:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003018:	e004      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003020:	e000      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003022:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003024:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10a      	bne.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800302c:	4b6e      	ldr	r3, [pc, #440]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800302e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003030:	f023 0107 	bic.w	r1, r3, #7
 8003034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303a:	4a6b      	ldr	r2, [pc, #428]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800303c:	430b      	orrs	r3, r1
 800303e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003040:	e003      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003042:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003046:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800304a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800304e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003052:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8003056:	f04f 0b00 	mov.w	fp, #0
 800305a:	ea5a 030b 	orrs.w	r3, sl, fp
 800305e:	d05b      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003064:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003068:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800306c:	d03b      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800306e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003072:	d834      	bhi.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003074:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003078:	d037      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x206>
 800307a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800307e:	d82e      	bhi.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003080:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003084:	d033      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003086:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800308a:	d828      	bhi.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800308c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003090:	d01a      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003092:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003096:	d822      	bhi.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800309c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80030a0:	d007      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80030a2:	e01c      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030a4:	4b50      	ldr	r3, [pc, #320]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80030a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a8:	4a4f      	ldr	r2, [pc, #316]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80030aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80030b0:	e01e      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80030b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030b6:	3308      	adds	r3, #8
 80030b8:	2100      	movs	r1, #0
 80030ba:	4618      	mov	r0, r3
 80030bc:	f001 f8b2 	bl	8004224 <RCCEx_PLL2_Config>
 80030c0:	4603      	mov	r3, r0
 80030c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80030c6:	e013      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80030c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030cc:	3328      	adds	r3, #40	@ 0x28
 80030ce:	2100      	movs	r1, #0
 80030d0:	4618      	mov	r0, r3
 80030d2:	f001 f959 	bl	8004388 <RCCEx_PLL3_Config>
 80030d6:	4603      	mov	r3, r0
 80030d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80030dc:	e008      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80030e4:	e004      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80030e6:	bf00      	nop
 80030e8:	e002      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80030ea:	bf00      	nop
 80030ec:	e000      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80030ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d10b      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80030f8:	4b3b      	ldr	r3, [pc, #236]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80030fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003100:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003104:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003108:	4a37      	ldr	r2, [pc, #220]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800310a:	430b      	orrs	r3, r1
 800310c:	6593      	str	r3, [r2, #88]	@ 0x58
 800310e:	e003      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003110:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003114:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003118:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800311c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003120:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003124:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003128:	2300      	movs	r3, #0
 800312a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800312e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003132:	460b      	mov	r3, r1
 8003134:	4313      	orrs	r3, r2
 8003136:	d05d      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800313c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003140:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003144:	d03b      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003146:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800314a:	d834      	bhi.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800314c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003150:	d037      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8003152:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003156:	d82e      	bhi.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003158:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800315c:	d033      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800315e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003162:	d828      	bhi.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003164:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003168:	d01a      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800316a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800316e:	d822      	bhi.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003174:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003178:	d007      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800317a:	e01c      	b.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800317c:	4b1a      	ldr	r3, [pc, #104]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800317e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003180:	4a19      	ldr	r2, [pc, #100]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003182:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003186:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003188:	e01e      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800318a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800318e:	3308      	adds	r3, #8
 8003190:	2100      	movs	r1, #0
 8003192:	4618      	mov	r0, r3
 8003194:	f001 f846 	bl	8004224 <RCCEx_PLL2_Config>
 8003198:	4603      	mov	r3, r0
 800319a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800319e:	e013      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80031a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031a4:	3328      	adds	r3, #40	@ 0x28
 80031a6:	2100      	movs	r1, #0
 80031a8:	4618      	mov	r0, r3
 80031aa:	f001 f8ed 	bl	8004388 <RCCEx_PLL3_Config>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031b4:	e008      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80031bc:	e004      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80031be:	bf00      	nop
 80031c0:	e002      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80031c2:	bf00      	nop
 80031c4:	e000      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80031c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d10d      	bne.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80031d0:	4b05      	ldr	r3, [pc, #20]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80031d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80031d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031dc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80031e0:	4a01      	ldr	r2, [pc, #4]	@ (80031e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80031e2:	430b      	orrs	r3, r1
 80031e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80031e6:	e005      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80031e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80031f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003200:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003204:	2300      	movs	r3, #0
 8003206:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800320a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800320e:	460b      	mov	r3, r1
 8003210:	4313      	orrs	r3, r2
 8003212:	d03a      	beq.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800321a:	2b30      	cmp	r3, #48	@ 0x30
 800321c:	d01f      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800321e:	2b30      	cmp	r3, #48	@ 0x30
 8003220:	d819      	bhi.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003222:	2b20      	cmp	r3, #32
 8003224:	d00c      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003226:	2b20      	cmp	r3, #32
 8003228:	d815      	bhi.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800322a:	2b00      	cmp	r3, #0
 800322c:	d019      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800322e:	2b10      	cmp	r3, #16
 8003230:	d111      	bne.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003232:	4baa      	ldr	r3, [pc, #680]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003236:	4aa9      	ldr	r2, [pc, #676]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800323c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800323e:	e011      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003244:	3308      	adds	r3, #8
 8003246:	2102      	movs	r1, #2
 8003248:	4618      	mov	r0, r3
 800324a:	f000 ffeb 	bl	8004224 <RCCEx_PLL2_Config>
 800324e:	4603      	mov	r3, r0
 8003250:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003254:	e006      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800325c:	e002      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800325e:	bf00      	nop
 8003260:	e000      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003262:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003264:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10a      	bne.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800326c:	4b9b      	ldr	r3, [pc, #620]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800326e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003270:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003274:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800327a:	4a98      	ldr	r2, [pc, #608]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800327c:	430b      	orrs	r3, r1
 800327e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003280:	e003      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003282:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003286:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800328a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800328e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003292:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003296:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800329a:	2300      	movs	r3, #0
 800329c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80032a0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80032a4:	460b      	mov	r3, r1
 80032a6:	4313      	orrs	r3, r2
 80032a8:	d051      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80032aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032b4:	d035      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80032b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032ba:	d82e      	bhi.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80032bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80032c0:	d031      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80032c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80032c6:	d828      	bhi.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80032c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032cc:	d01a      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80032ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032d2:	d822      	bhi.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80032d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032dc:	d007      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80032de:	e01c      	b.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032e0:	4b7e      	ldr	r3, [pc, #504]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80032e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e4:	4a7d      	ldr	r2, [pc, #500]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80032e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80032ec:	e01c      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032f2:	3308      	adds	r3, #8
 80032f4:	2100      	movs	r1, #0
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 ff94 	bl	8004224 <RCCEx_PLL2_Config>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003302:	e011      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003308:	3328      	adds	r3, #40	@ 0x28
 800330a:	2100      	movs	r1, #0
 800330c:	4618      	mov	r0, r3
 800330e:	f001 f83b 	bl	8004388 <RCCEx_PLL3_Config>
 8003312:	4603      	mov	r3, r0
 8003314:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003318:	e006      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003320:	e002      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003322:	bf00      	nop
 8003324:	e000      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003326:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003328:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800332c:	2b00      	cmp	r3, #0
 800332e:	d10a      	bne.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003330:	4b6a      	ldr	r3, [pc, #424]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003332:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003334:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800333c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333e:	4a67      	ldr	r2, [pc, #412]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003340:	430b      	orrs	r3, r1
 8003342:	6513      	str	r3, [r2, #80]	@ 0x50
 8003344:	e003      	b.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003346:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800334a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800334e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003356:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800335a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800335e:	2300      	movs	r3, #0
 8003360:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003364:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003368:	460b      	mov	r3, r1
 800336a:	4313      	orrs	r3, r2
 800336c:	d053      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800336e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003374:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003378:	d033      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800337a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800337e:	d82c      	bhi.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003380:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003384:	d02f      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8003386:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800338a:	d826      	bhi.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800338c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003390:	d02b      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x506>
 8003392:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003396:	d820      	bhi.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003398:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800339c:	d012      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800339e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80033a2:	d81a      	bhi.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d022      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80033a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033ac:	d115      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80033ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033b2:	3308      	adds	r3, #8
 80033b4:	2101      	movs	r1, #1
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 ff34 	bl	8004224 <RCCEx_PLL2_Config>
 80033bc:	4603      	mov	r3, r0
 80033be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80033c2:	e015      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80033c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033c8:	3328      	adds	r3, #40	@ 0x28
 80033ca:	2101      	movs	r1, #1
 80033cc:	4618      	mov	r0, r3
 80033ce:	f000 ffdb 	bl	8004388 <RCCEx_PLL3_Config>
 80033d2:	4603      	mov	r3, r0
 80033d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80033d8:	e00a      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80033e0:	e006      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80033e2:	bf00      	nop
 80033e4:	e004      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80033e6:	bf00      	nop
 80033e8:	e002      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80033ea:	bf00      	nop
 80033ec:	e000      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80033ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10a      	bne.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80033f8:	4b38      	ldr	r3, [pc, #224]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80033fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033fc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003406:	4a35      	ldr	r2, [pc, #212]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003408:	430b      	orrs	r3, r1
 800340a:	6513      	str	r3, [r2, #80]	@ 0x50
 800340c:	e003      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800340e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003412:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800341a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003422:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003426:	2300      	movs	r3, #0
 8003428:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800342c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003430:	460b      	mov	r3, r1
 8003432:	4313      	orrs	r3, r2
 8003434:	d058      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800343a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800343e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003442:	d033      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003444:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003448:	d82c      	bhi.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800344a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800344e:	d02f      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003450:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003454:	d826      	bhi.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003456:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800345a:	d02b      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800345c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003460:	d820      	bhi.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003462:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003466:	d012      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8003468:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800346c:	d81a      	bhi.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800346e:	2b00      	cmp	r3, #0
 8003470:	d022      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003472:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003476:	d115      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800347c:	3308      	adds	r3, #8
 800347e:	2101      	movs	r1, #1
 8003480:	4618      	mov	r0, r3
 8003482:	f000 fecf 	bl	8004224 <RCCEx_PLL2_Config>
 8003486:	4603      	mov	r3, r0
 8003488:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800348c:	e015      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800348e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003492:	3328      	adds	r3, #40	@ 0x28
 8003494:	2101      	movs	r1, #1
 8003496:	4618      	mov	r0, r3
 8003498:	f000 ff76 	bl	8004388 <RCCEx_PLL3_Config>
 800349c:	4603      	mov	r3, r0
 800349e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80034a2:	e00a      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80034aa:	e006      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80034ac:	bf00      	nop
 80034ae:	e004      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80034b0:	bf00      	nop
 80034b2:	e002      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80034b4:	bf00      	nop
 80034b6:	e000      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80034b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10e      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80034c2:	4b06      	ldr	r3, [pc, #24]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80034ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80034d2:	4a02      	ldr	r2, [pc, #8]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80034d4:	430b      	orrs	r3, r1
 80034d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80034d8:	e006      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80034da:	bf00      	nop
 80034dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80034e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80034f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80034f8:	2300      	movs	r3, #0
 80034fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80034fe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003502:	460b      	mov	r3, r1
 8003504:	4313      	orrs	r3, r2
 8003506:	d037      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003508:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800350c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800350e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003512:	d00e      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003518:	d816      	bhi.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800351a:	2b00      	cmp	r3, #0
 800351c:	d018      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800351e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003522:	d111      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003524:	4bc4      	ldr	r3, [pc, #784]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003528:	4ac3      	ldr	r2, [pc, #780]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800352a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800352e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003530:	e00f      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003536:	3308      	adds	r3, #8
 8003538:	2101      	movs	r1, #1
 800353a:	4618      	mov	r0, r3
 800353c:	f000 fe72 	bl	8004224 <RCCEx_PLL2_Config>
 8003540:	4603      	mov	r3, r0
 8003542:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003546:	e004      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800354e:	e000      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003550:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003552:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10a      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800355a:	4bb7      	ldr	r3, [pc, #732]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800355c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800355e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003566:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003568:	4ab3      	ldr	r2, [pc, #716]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800356a:	430b      	orrs	r3, r1
 800356c:	6513      	str	r3, [r2, #80]	@ 0x50
 800356e:	e003      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003570:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003574:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800357c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003580:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003584:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003588:	2300      	movs	r3, #0
 800358a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800358e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003592:	460b      	mov	r3, r1
 8003594:	4313      	orrs	r3, r2
 8003596:	d039      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800359c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800359e:	2b03      	cmp	r3, #3
 80035a0:	d81c      	bhi.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80035a2:	a201      	add	r2, pc, #4	@ (adr r2, 80035a8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80035a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a8:	080035e5 	.word	0x080035e5
 80035ac:	080035b9 	.word	0x080035b9
 80035b0:	080035c7 	.word	0x080035c7
 80035b4:	080035e5 	.word	0x080035e5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035b8:	4b9f      	ldr	r3, [pc, #636]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035bc:	4a9e      	ldr	r2, [pc, #632]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80035c4:	e00f      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80035c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035ca:	3308      	adds	r3, #8
 80035cc:	2102      	movs	r1, #2
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 fe28 	bl	8004224 <RCCEx_PLL2_Config>
 80035d4:	4603      	mov	r3, r0
 80035d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80035da:	e004      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80035e2:	e000      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80035e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10a      	bne.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80035ee:	4b92      	ldr	r3, [pc, #584]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f2:	f023 0103 	bic.w	r1, r3, #3
 80035f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035fc:	4a8e      	ldr	r2, [pc, #568]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035fe:	430b      	orrs	r3, r1
 8003600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003602:	e003      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003604:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003608:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800360c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003614:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003618:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800361c:	2300      	movs	r3, #0
 800361e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003622:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003626:	460b      	mov	r3, r1
 8003628:	4313      	orrs	r3, r2
 800362a:	f000 8099 	beq.w	8003760 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800362e:	4b83      	ldr	r3, [pc, #524]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a82      	ldr	r2, [pc, #520]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003638:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800363a:	f7fd ff4f 	bl	80014dc <HAL_GetTick>
 800363e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003642:	e00b      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003644:	f7fd ff4a 	bl	80014dc <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b64      	cmp	r3, #100	@ 0x64
 8003652:	d903      	bls.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800365a:	e005      	b.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800365c:	4b77      	ldr	r3, [pc, #476]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0ed      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003668:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800366c:	2b00      	cmp	r3, #0
 800366e:	d173      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003670:	4b71      	ldr	r3, [pc, #452]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003672:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003678:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800367c:	4053      	eors	r3, r2
 800367e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003682:	2b00      	cmp	r3, #0
 8003684:	d015      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003686:	4b6c      	ldr	r3, [pc, #432]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800368a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800368e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003692:	4b69      	ldr	r3, [pc, #420]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003696:	4a68      	ldr	r2, [pc, #416]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800369c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800369e:	4b66      	ldr	r3, [pc, #408]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80036a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a2:	4a65      	ldr	r2, [pc, #404]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80036a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036a8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80036aa:	4a63      	ldr	r2, [pc, #396]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80036ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036b0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80036b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036be:	d118      	bne.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c0:	f7fd ff0c 	bl	80014dc <HAL_GetTick>
 80036c4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036c8:	e00d      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ca:	f7fd ff07 	bl	80014dc <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80036d4:	1ad2      	subs	r2, r2, r3
 80036d6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80036da:	429a      	cmp	r2, r3
 80036dc:	d903      	bls.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80036e4:	e005      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036e6:	4b54      	ldr	r3, [pc, #336]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80036e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0eb      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80036f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d129      	bne.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003702:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003706:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800370a:	d10e      	bne.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800370c:	4b4a      	ldr	r3, [pc, #296]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003714:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003718:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800371c:	091a      	lsrs	r2, r3, #4
 800371e:	4b48      	ldr	r3, [pc, #288]	@ (8003840 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003720:	4013      	ands	r3, r2
 8003722:	4a45      	ldr	r2, [pc, #276]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003724:	430b      	orrs	r3, r1
 8003726:	6113      	str	r3, [r2, #16]
 8003728:	e005      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800372a:	4b43      	ldr	r3, [pc, #268]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	4a42      	ldr	r2, [pc, #264]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003730:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003734:	6113      	str	r3, [r2, #16]
 8003736:	4b40      	ldr	r3, [pc, #256]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003738:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800373a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800373e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003746:	4a3c      	ldr	r2, [pc, #240]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003748:	430b      	orrs	r3, r1
 800374a:	6713      	str	r3, [r2, #112]	@ 0x70
 800374c:	e008      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800374e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003752:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003756:	e003      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003758:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800375c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003760:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003768:	f002 0301 	and.w	r3, r2, #1
 800376c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003770:	2300      	movs	r3, #0
 8003772:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003776:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800377a:	460b      	mov	r3, r1
 800377c:	4313      	orrs	r3, r2
 800377e:	f000 808f 	beq.w	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003782:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003786:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003788:	2b28      	cmp	r3, #40	@ 0x28
 800378a:	d871      	bhi.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800378c:	a201      	add	r2, pc, #4	@ (adr r2, 8003794 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800378e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003792:	bf00      	nop
 8003794:	08003879 	.word	0x08003879
 8003798:	08003871 	.word	0x08003871
 800379c:	08003871 	.word	0x08003871
 80037a0:	08003871 	.word	0x08003871
 80037a4:	08003871 	.word	0x08003871
 80037a8:	08003871 	.word	0x08003871
 80037ac:	08003871 	.word	0x08003871
 80037b0:	08003871 	.word	0x08003871
 80037b4:	08003845 	.word	0x08003845
 80037b8:	08003871 	.word	0x08003871
 80037bc:	08003871 	.word	0x08003871
 80037c0:	08003871 	.word	0x08003871
 80037c4:	08003871 	.word	0x08003871
 80037c8:	08003871 	.word	0x08003871
 80037cc:	08003871 	.word	0x08003871
 80037d0:	08003871 	.word	0x08003871
 80037d4:	0800385b 	.word	0x0800385b
 80037d8:	08003871 	.word	0x08003871
 80037dc:	08003871 	.word	0x08003871
 80037e0:	08003871 	.word	0x08003871
 80037e4:	08003871 	.word	0x08003871
 80037e8:	08003871 	.word	0x08003871
 80037ec:	08003871 	.word	0x08003871
 80037f0:	08003871 	.word	0x08003871
 80037f4:	08003879 	.word	0x08003879
 80037f8:	08003871 	.word	0x08003871
 80037fc:	08003871 	.word	0x08003871
 8003800:	08003871 	.word	0x08003871
 8003804:	08003871 	.word	0x08003871
 8003808:	08003871 	.word	0x08003871
 800380c:	08003871 	.word	0x08003871
 8003810:	08003871 	.word	0x08003871
 8003814:	08003879 	.word	0x08003879
 8003818:	08003871 	.word	0x08003871
 800381c:	08003871 	.word	0x08003871
 8003820:	08003871 	.word	0x08003871
 8003824:	08003871 	.word	0x08003871
 8003828:	08003871 	.word	0x08003871
 800382c:	08003871 	.word	0x08003871
 8003830:	08003871 	.word	0x08003871
 8003834:	08003879 	.word	0x08003879
 8003838:	58024400 	.word	0x58024400
 800383c:	58024800 	.word	0x58024800
 8003840:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003848:	3308      	adds	r3, #8
 800384a:	2101      	movs	r1, #1
 800384c:	4618      	mov	r0, r3
 800384e:	f000 fce9 	bl	8004224 <RCCEx_PLL2_Config>
 8003852:	4603      	mov	r3, r0
 8003854:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003858:	e00f      	b.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800385a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800385e:	3328      	adds	r3, #40	@ 0x28
 8003860:	2101      	movs	r1, #1
 8003862:	4618      	mov	r0, r3
 8003864:	f000 fd90 	bl	8004388 <RCCEx_PLL3_Config>
 8003868:	4603      	mov	r3, r0
 800386a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800386e:	e004      	b.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003876:	e000      	b.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800387a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10a      	bne.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003882:	4bbf      	ldr	r3, [pc, #764]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003886:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800388a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800388e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003890:	4abb      	ldr	r2, [pc, #748]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003892:	430b      	orrs	r3, r1
 8003894:	6553      	str	r3, [r2, #84]	@ 0x54
 8003896:	e003      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003898:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800389c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80038a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a8:	f002 0302 	and.w	r3, r2, #2
 80038ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80038b0:	2300      	movs	r3, #0
 80038b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038b6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4313      	orrs	r3, r2
 80038be:	d041      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80038c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c6:	2b05      	cmp	r3, #5
 80038c8:	d824      	bhi.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80038ca:	a201      	add	r2, pc, #4	@ (adr r2, 80038d0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80038cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d0:	0800391d 	.word	0x0800391d
 80038d4:	080038e9 	.word	0x080038e9
 80038d8:	080038ff 	.word	0x080038ff
 80038dc:	0800391d 	.word	0x0800391d
 80038e0:	0800391d 	.word	0x0800391d
 80038e4:	0800391d 	.word	0x0800391d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038ec:	3308      	adds	r3, #8
 80038ee:	2101      	movs	r1, #1
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 fc97 	bl	8004224 <RCCEx_PLL2_Config>
 80038f6:	4603      	mov	r3, r0
 80038f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80038fc:	e00f      	b.n	800391e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003902:	3328      	adds	r3, #40	@ 0x28
 8003904:	2101      	movs	r1, #1
 8003906:	4618      	mov	r0, r3
 8003908:	f000 fd3e 	bl	8004388 <RCCEx_PLL3_Config>
 800390c:	4603      	mov	r3, r0
 800390e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003912:	e004      	b.n	800391e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800391a:	e000      	b.n	800391e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800391c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800391e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10a      	bne.n	800393c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003926:	4b96      	ldr	r3, [pc, #600]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392a:	f023 0107 	bic.w	r1, r3, #7
 800392e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003932:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003934:	4a92      	ldr	r2, [pc, #584]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003936:	430b      	orrs	r3, r1
 8003938:	6553      	str	r3, [r2, #84]	@ 0x54
 800393a:	e003      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800393c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003940:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003944:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394c:	f002 0304 	and.w	r3, r2, #4
 8003950:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003954:	2300      	movs	r3, #0
 8003956:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800395a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800395e:	460b      	mov	r3, r1
 8003960:	4313      	orrs	r3, r2
 8003962:	d044      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800396c:	2b05      	cmp	r3, #5
 800396e:	d825      	bhi.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8003970:	a201      	add	r2, pc, #4	@ (adr r2, 8003978 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8003972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003976:	bf00      	nop
 8003978:	080039c5 	.word	0x080039c5
 800397c:	08003991 	.word	0x08003991
 8003980:	080039a7 	.word	0x080039a7
 8003984:	080039c5 	.word	0x080039c5
 8003988:	080039c5 	.word	0x080039c5
 800398c:	080039c5 	.word	0x080039c5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003990:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003994:	3308      	adds	r3, #8
 8003996:	2101      	movs	r1, #1
 8003998:	4618      	mov	r0, r3
 800399a:	f000 fc43 	bl	8004224 <RCCEx_PLL2_Config>
 800399e:	4603      	mov	r3, r0
 80039a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80039a4:	e00f      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039aa:	3328      	adds	r3, #40	@ 0x28
 80039ac:	2101      	movs	r1, #1
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 fcea 	bl	8004388 <RCCEx_PLL3_Config>
 80039b4:	4603      	mov	r3, r0
 80039b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80039ba:	e004      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80039c2:	e000      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80039c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10b      	bne.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039ce:	4b6c      	ldr	r3, [pc, #432]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80039d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d2:	f023 0107 	bic.w	r1, r3, #7
 80039d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039de:	4a68      	ldr	r2, [pc, #416]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80039e4:	e003      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80039ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f6:	f002 0320 	and.w	r3, r2, #32
 80039fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80039fe:	2300      	movs	r3, #0
 8003a00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003a04:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	d055      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a1a:	d033      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8003a1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a20:	d82c      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003a22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a26:	d02f      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003a28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a2c:	d826      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003a2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a32:	d02b      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003a34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a38:	d820      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003a3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a3e:	d012      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003a40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a44:	d81a      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d022      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003a4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a4e:	d115      	bne.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a54:	3308      	adds	r3, #8
 8003a56:	2100      	movs	r1, #0
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f000 fbe3 	bl	8004224 <RCCEx_PLL2_Config>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003a64:	e015      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a6a:	3328      	adds	r3, #40	@ 0x28
 8003a6c:	2102      	movs	r1, #2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f000 fc8a 	bl	8004388 <RCCEx_PLL3_Config>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003a7a:	e00a      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003a82:	e006      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003a84:	bf00      	nop
 8003a86:	e004      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003a88:	bf00      	nop
 8003a8a:	e002      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003a8c:	bf00      	nop
 8003a8e:	e000      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003a90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10b      	bne.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a9a:	4b39      	ldr	r3, [pc, #228]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a9e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003aaa:	4a35      	ldr	r2, [pc, #212]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003aac:	430b      	orrs	r3, r1
 8003aae:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ab0:	e003      	b.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ab6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003ac6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003aca:	2300      	movs	r3, #0
 8003acc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ad0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	d058      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003ada:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ade:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ae2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003ae6:	d033      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003ae8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003aec:	d82c      	bhi.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003aee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003af2:	d02f      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003af4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003af8:	d826      	bhi.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003afa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003afe:	d02b      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003b00:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b04:	d820      	bhi.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003b06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b0a:	d012      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8003b0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b10:	d81a      	bhi.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d022      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003b16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b1a:	d115      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b20:	3308      	adds	r3, #8
 8003b22:	2100      	movs	r1, #0
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 fb7d 	bl	8004224 <RCCEx_PLL2_Config>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003b30:	e015      	b.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b36:	3328      	adds	r3, #40	@ 0x28
 8003b38:	2102      	movs	r1, #2
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f000 fc24 	bl	8004388 <RCCEx_PLL3_Config>
 8003b40:	4603      	mov	r3, r0
 8003b42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003b46:	e00a      	b.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003b4e:	e006      	b.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003b50:	bf00      	nop
 8003b52:	e004      	b.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003b54:	bf00      	nop
 8003b56:	e002      	b.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003b58:	bf00      	nop
 8003b5a:	e000      	b.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003b5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d10e      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b66:	4b06      	ldr	r3, [pc, #24]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b6a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b76:	4a02      	ldr	r2, [pc, #8]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003b78:	430b      	orrs	r3, r1
 8003b7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b7c:	e006      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8003b7e:	bf00      	nop
 8003b80:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b94:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003b98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ba2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	d055      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003bac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003bb4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003bb8:	d033      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8003bba:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003bbe:	d82c      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003bc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bc4:	d02f      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8003bc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bca:	d826      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003bcc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003bd0:	d02b      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003bd2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003bd6:	d820      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003bd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bdc:	d012      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8003bde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003be2:	d81a      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d022      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003be8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bec:	d115      	bne.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f000 fb14 	bl	8004224 <RCCEx_PLL2_Config>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003c02:	e015      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c08:	3328      	adds	r3, #40	@ 0x28
 8003c0a:	2102      	movs	r1, #2
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f000 fbbb 	bl	8004388 <RCCEx_PLL3_Config>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003c18:	e00a      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c20:	e006      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003c22:	bf00      	nop
 8003c24:	e004      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003c26:	bf00      	nop
 8003c28:	e002      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003c2a:	bf00      	nop
 8003c2c:	e000      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10b      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003c38:	4ba0      	ldr	r3, [pc, #640]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c48:	4a9c      	ldr	r2, [pc, #624]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003c4a:	430b      	orrs	r3, r1
 8003c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c4e:	e003      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c60:	f002 0308 	and.w	r3, r2, #8
 8003c64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003c6e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003c72:	460b      	mov	r3, r1
 8003c74:	4313      	orrs	r3, r2
 8003c76:	d01e      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8003c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c84:	d10c      	bne.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c8a:	3328      	adds	r3, #40	@ 0x28
 8003c8c:	2102      	movs	r1, #2
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 fb7a 	bl	8004388 <RCCEx_PLL3_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d002      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003ca0:	4b86      	ldr	r3, [pc, #536]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cb0:	4a82      	ldr	r2, [pc, #520]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003cb2:	430b      	orrs	r3, r1
 8003cb4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cbe:	f002 0310 	and.w	r3, r2, #16
 8003cc2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ccc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	d01e      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ce2:	d10c      	bne.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ce4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ce8:	3328      	adds	r3, #40	@ 0x28
 8003cea:	2102      	movs	r1, #2
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 fb4b 	bl	8004388 <RCCEx_PLL3_Config>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d002      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003cfe:	4b6f      	ldr	r3, [pc, #444]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d02:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d0e:	4a6b      	ldr	r2, [pc, #428]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d10:	430b      	orrs	r3, r1
 8003d12:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003d20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d22:	2300      	movs	r3, #0
 8003d24:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d26:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	d03e      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003d38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d3c:	d022      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003d3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d42:	d81b      	bhi.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d4c:	d00b      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8003d4e:	e015      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d54:	3308      	adds	r3, #8
 8003d56:	2100      	movs	r1, #0
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 fa63 	bl	8004224 <RCCEx_PLL2_Config>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003d64:	e00f      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d6a:	3328      	adds	r3, #40	@ 0x28
 8003d6c:	2102      	movs	r1, #2
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 fb0a 	bl	8004388 <RCCEx_PLL3_Config>
 8003d74:	4603      	mov	r3, r0
 8003d76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003d7a:	e004      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003d82:	e000      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8003d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10b      	bne.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d8e:	4b4b      	ldr	r3, [pc, #300]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d92:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003d96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d9a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003d9e:	4a47      	ldr	r2, [pc, #284]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003da0:	430b      	orrs	r3, r1
 8003da2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003da4:	e003      	b.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003daa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003dae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003dba:	673b      	str	r3, [r7, #112]	@ 0x70
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	677b      	str	r3, [r7, #116]	@ 0x74
 8003dc0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	d03b      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dd2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003dd6:	d01f      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003dd8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ddc:	d818      	bhi.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003dde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003de2:	d003      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003de4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003de8:	d007      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003dea:	e011      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dec:	4b33      	ldr	r3, [pc, #204]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df0:	4a32      	ldr	r2, [pc, #200]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003df2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003df6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003df8:	e00f      	b.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dfe:	3328      	adds	r3, #40	@ 0x28
 8003e00:	2101      	movs	r1, #1
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 fac0 	bl	8004388 <RCCEx_PLL3_Config>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8003e0e:	e004      	b.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003e16:	e000      	b.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003e18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10b      	bne.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e22:	4b26      	ldr	r3, [pc, #152]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e26:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003e2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e32:	4a22      	ldr	r2, [pc, #136]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e34:	430b      	orrs	r3, r1
 8003e36:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e38:	e003      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e3e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003e42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003e4e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e50:	2300      	movs	r3, #0
 8003e52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003e54:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003e58:	460b      	mov	r3, r1
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	d034      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003e5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e6c:	d007      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8003e6e:	e011      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e70:	4b12      	ldr	r3, [pc, #72]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e74:	4a11      	ldr	r2, [pc, #68]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003e7c:	e00e      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e82:	3308      	adds	r3, #8
 8003e84:	2102      	movs	r1, #2
 8003e86:	4618      	mov	r0, r3
 8003e88:	f000 f9cc 	bl	8004224 <RCCEx_PLL2_Config>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003e92:	e003      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003e9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10d      	bne.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003ea4:	4b05      	ldr	r3, [pc, #20]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003eac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eb2:	4a02      	ldr	r2, [pc, #8]	@ (8003ebc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eb8:	e006      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8003eba:	bf00      	nop
 8003ebc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ec4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003ed4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	667b      	str	r3, [r7, #100]	@ 0x64
 8003eda:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	d00c      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ee8:	3328      	adds	r3, #40	@ 0x28
 8003eea:	2102      	movs	r1, #2
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 fa4b 	bl	8004388 <RCCEx_PLL3_Config>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f06:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003f0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f10:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003f14:	460b      	mov	r3, r1
 8003f16:	4313      	orrs	r3, r2
 8003f18:	d036      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f24:	d018      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003f26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f2a:	d811      	bhi.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f30:	d014      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8003f32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f36:	d80b      	bhi.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d011      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003f3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f40:	d106      	bne.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f42:	4bb7      	ldr	r3, [pc, #732]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f46:	4ab6      	ldr	r2, [pc, #728]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003f48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003f4e:	e008      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f56:	e004      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003f58:	bf00      	nop
 8003f5a:	e002      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003f5c:	bf00      	nop
 8003f5e:	e000      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003f60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10a      	bne.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f6a:	4bad      	ldr	r3, [pc, #692]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003f6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f6e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f78:	4aa9      	ldr	r2, [pc, #676]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003f7a:	430b      	orrs	r3, r1
 8003f7c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f7e:	e003      	b.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f90:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003f94:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f96:	2300      	movs	r3, #0
 8003f98:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f9a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	d009      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fa4:	4b9e      	ldr	r3, [pc, #632]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb2:	4a9b      	ldr	r2, [pc, #620]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003fb4:	430b      	orrs	r3, r1
 8003fb6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fca:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003fce:	460b      	mov	r3, r1
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	d009      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fd4:	4b92      	ldr	r3, [pc, #584]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003fdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fe0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fe2:	4a8f      	ldr	r2, [pc, #572]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003fe4:	430b      	orrs	r3, r1
 8003fe6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003fe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003ff4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ffa:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003ffe:	460b      	mov	r3, r1
 8004000:	4313      	orrs	r3, r2
 8004002:	d00e      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004004:	4b86      	ldr	r3, [pc, #536]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	4a85      	ldr	r2, [pc, #532]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800400a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800400e:	6113      	str	r3, [r2, #16]
 8004010:	4b83      	ldr	r3, [pc, #524]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004012:	6919      	ldr	r1, [r3, #16]
 8004014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004018:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800401c:	4a80      	ldr	r2, [pc, #512]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800401e:	430b      	orrs	r3, r1
 8004020:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004022:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800402e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004030:	2300      	movs	r3, #0
 8004032:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004034:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004038:	460b      	mov	r3, r1
 800403a:	4313      	orrs	r3, r2
 800403c:	d009      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800403e:	4b78      	ldr	r3, [pc, #480]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004042:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800404a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404c:	4a74      	ldr	r2, [pc, #464]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800404e:	430b      	orrs	r3, r1
 8004050:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800405e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004060:	2300      	movs	r3, #0
 8004062:	637b      	str	r3, [r7, #52]	@ 0x34
 8004064:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004068:	460b      	mov	r3, r1
 800406a:	4313      	orrs	r3, r2
 800406c:	d00a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800406e:	4b6c      	ldr	r3, [pc, #432]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004072:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407e:	4a68      	ldr	r2, [pc, #416]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004080:	430b      	orrs	r3, r1
 8004082:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004084:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408c:	2100      	movs	r1, #0
 800408e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004090:	f003 0301 	and.w	r3, r3, #1
 8004094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004096:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800409a:	460b      	mov	r3, r1
 800409c:	4313      	orrs	r3, r2
 800409e:	d011      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040a4:	3308      	adds	r3, #8
 80040a6:	2100      	movs	r1, #0
 80040a8:	4618      	mov	r0, r3
 80040aa:	f000 f8bb 	bl	8004224 <RCCEx_PLL2_Config>
 80040ae:	4603      	mov	r3, r0
 80040b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80040b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d003      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80040c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040cc:	2100      	movs	r1, #0
 80040ce:	6239      	str	r1, [r7, #32]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80040d6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80040da:	460b      	mov	r3, r1
 80040dc:	4313      	orrs	r3, r2
 80040de:	d011      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040e4:	3308      	adds	r3, #8
 80040e6:	2101      	movs	r1, #1
 80040e8:	4618      	mov	r0, r3
 80040ea:	f000 f89b 	bl	8004224 <RCCEx_PLL2_Config>
 80040ee:	4603      	mov	r3, r0
 80040f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80040f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d003      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004100:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410c:	2100      	movs	r1, #0
 800410e:	61b9      	str	r1, [r7, #24]
 8004110:	f003 0304 	and.w	r3, r3, #4
 8004114:	61fb      	str	r3, [r7, #28]
 8004116:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800411a:	460b      	mov	r3, r1
 800411c:	4313      	orrs	r3, r2
 800411e:	d011      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004120:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004124:	3308      	adds	r3, #8
 8004126:	2102      	movs	r1, #2
 8004128:	4618      	mov	r0, r3
 800412a:	f000 f87b 	bl	8004224 <RCCEx_PLL2_Config>
 800412e:	4603      	mov	r3, r0
 8004130:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004134:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004138:	2b00      	cmp	r3, #0
 800413a:	d003      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004140:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414c:	2100      	movs	r1, #0
 800414e:	6139      	str	r1, [r7, #16]
 8004150:	f003 0308 	and.w	r3, r3, #8
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800415a:	460b      	mov	r3, r1
 800415c:	4313      	orrs	r3, r2
 800415e:	d011      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004164:	3328      	adds	r3, #40	@ 0x28
 8004166:	2100      	movs	r1, #0
 8004168:	4618      	mov	r0, r3
 800416a:	f000 f90d 	bl	8004388 <RCCEx_PLL3_Config>
 800416e:	4603      	mov	r3, r0
 8004170:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8004174:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004178:	2b00      	cmp	r3, #0
 800417a:	d003      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800417c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004180:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418c:	2100      	movs	r1, #0
 800418e:	60b9      	str	r1, [r7, #8]
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	60fb      	str	r3, [r7, #12]
 8004196:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800419a:	460b      	mov	r3, r1
 800419c:	4313      	orrs	r3, r2
 800419e:	d011      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041a4:	3328      	adds	r3, #40	@ 0x28
 80041a6:	2101      	movs	r1, #1
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 f8ed 	bl	8004388 <RCCEx_PLL3_Config>
 80041ae:	4603      	mov	r3, r0
 80041b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80041b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80041c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041cc:	2100      	movs	r1, #0
 80041ce:	6039      	str	r1, [r7, #0]
 80041d0:	f003 0320 	and.w	r3, r3, #32
 80041d4:	607b      	str	r3, [r7, #4]
 80041d6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80041da:	460b      	mov	r3, r1
 80041dc:	4313      	orrs	r3, r2
 80041de:	d011      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041e4:	3328      	adds	r3, #40	@ 0x28
 80041e6:	2102      	movs	r1, #2
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 f8cd 	bl	8004388 <RCCEx_PLL3_Config>
 80041ee:	4603      	mov	r3, r0
 80041f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80041f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004200:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8004204:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800420c:	2300      	movs	r3, #0
 800420e:	e000      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
}
 8004212:	4618      	mov	r0, r3
 8004214:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8004218:	46bd      	mov	sp, r7
 800421a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800421e:	bf00      	nop
 8004220:	58024400 	.word	0x58024400

08004224 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004232:	4b53      	ldr	r3, [pc, #332]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004236:	f003 0303 	and.w	r3, r3, #3
 800423a:	2b03      	cmp	r3, #3
 800423c:	d101      	bne.n	8004242 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e099      	b.n	8004376 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004242:	4b4f      	ldr	r3, [pc, #316]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a4e      	ldr	r2, [pc, #312]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004248:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800424c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800424e:	f7fd f945 	bl	80014dc <HAL_GetTick>
 8004252:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004254:	e008      	b.n	8004268 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004256:	f7fd f941 	bl	80014dc <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d901      	bls.n	8004268 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e086      	b.n	8004376 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004268:	4b45      	ldr	r3, [pc, #276]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1f0      	bne.n	8004256 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004274:	4b42      	ldr	r3, [pc, #264]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004278:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	031b      	lsls	r3, r3, #12
 8004282:	493f      	ldr	r1, [pc, #252]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004284:	4313      	orrs	r3, r2
 8004286:	628b      	str	r3, [r1, #40]	@ 0x28
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	3b01      	subs	r3, #1
 800428e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	3b01      	subs	r3, #1
 8004298:	025b      	lsls	r3, r3, #9
 800429a:	b29b      	uxth	r3, r3
 800429c:	431a      	orrs	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	3b01      	subs	r3, #1
 80042a4:	041b      	lsls	r3, r3, #16
 80042a6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	3b01      	subs	r3, #1
 80042b2:	061b      	lsls	r3, r3, #24
 80042b4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80042b8:	4931      	ldr	r1, [pc, #196]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80042be:	4b30      	ldr	r3, [pc, #192]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	492d      	ldr	r1, [pc, #180]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80042d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d4:	f023 0220 	bic.w	r2, r3, #32
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	4928      	ldr	r1, [pc, #160]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80042e2:	4b27      	ldr	r3, [pc, #156]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e6:	4a26      	ldr	r2, [pc, #152]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042e8:	f023 0310 	bic.w	r3, r3, #16
 80042ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80042ee:	4b24      	ldr	r3, [pc, #144]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042f2:	4b24      	ldr	r3, [pc, #144]	@ (8004384 <RCCEx_PLL2_Config+0x160>)
 80042f4:	4013      	ands	r3, r2
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	69d2      	ldr	r2, [r2, #28]
 80042fa:	00d2      	lsls	r2, r2, #3
 80042fc:	4920      	ldr	r1, [pc, #128]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004302:	4b1f      	ldr	r3, [pc, #124]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004306:	4a1e      	ldr	r2, [pc, #120]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004308:	f043 0310 	orr.w	r3, r3, #16
 800430c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d106      	bne.n	8004322 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004314:	4b1a      	ldr	r3, [pc, #104]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004318:	4a19      	ldr	r2, [pc, #100]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 800431a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800431e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004320:	e00f      	b.n	8004342 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d106      	bne.n	8004336 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004328:	4b15      	ldr	r3, [pc, #84]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 800432a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800432c:	4a14      	ldr	r2, [pc, #80]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 800432e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004332:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004334:	e005      	b.n	8004342 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004336:	4b12      	ldr	r3, [pc, #72]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800433a:	4a11      	ldr	r2, [pc, #68]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 800433c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004340:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004342:	4b0f      	ldr	r3, [pc, #60]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a0e      	ldr	r2, [pc, #56]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 8004348:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800434c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800434e:	f7fd f8c5 	bl	80014dc <HAL_GetTick>
 8004352:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004354:	e008      	b.n	8004368 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004356:	f7fd f8c1 	bl	80014dc <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d901      	bls.n	8004368 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e006      	b.n	8004376 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004368:	4b05      	ldr	r3, [pc, #20]	@ (8004380 <RCCEx_PLL2_Config+0x15c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0f0      	beq.n	8004356 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004374:	7bfb      	ldrb	r3, [r7, #15]
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	58024400 	.word	0x58024400
 8004384:	ffff0007 	.word	0xffff0007

08004388 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004392:	2300      	movs	r3, #0
 8004394:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004396:	4b53      	ldr	r3, [pc, #332]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439a:	f003 0303 	and.w	r3, r3, #3
 800439e:	2b03      	cmp	r3, #3
 80043a0:	d101      	bne.n	80043a6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e099      	b.n	80044da <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80043a6:	4b4f      	ldr	r3, [pc, #316]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a4e      	ldr	r2, [pc, #312]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80043ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043b2:	f7fd f893 	bl	80014dc <HAL_GetTick>
 80043b6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80043b8:	e008      	b.n	80043cc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80043ba:	f7fd f88f 	bl	80014dc <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d901      	bls.n	80043cc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e086      	b.n	80044da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80043cc:	4b45      	ldr	r3, [pc, #276]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1f0      	bne.n	80043ba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80043d8:	4b42      	ldr	r3, [pc, #264]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80043da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043dc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	051b      	lsls	r3, r3, #20
 80043e6:	493f      	ldr	r1, [pc, #252]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	3b01      	subs	r3, #1
 80043fc:	025b      	lsls	r3, r3, #9
 80043fe:	b29b      	uxth	r3, r3
 8004400:	431a      	orrs	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	3b01      	subs	r3, #1
 8004408:	041b      	lsls	r3, r3, #16
 800440a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	3b01      	subs	r3, #1
 8004416:	061b      	lsls	r3, r3, #24
 8004418:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800441c:	4931      	ldr	r1, [pc, #196]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 800441e:	4313      	orrs	r3, r2
 8004420:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004422:	4b30      	ldr	r3, [pc, #192]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004426:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	492d      	ldr	r1, [pc, #180]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004430:	4313      	orrs	r3, r2
 8004432:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004434:	4b2b      	ldr	r3, [pc, #172]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004438:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	4928      	ldr	r1, [pc, #160]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004442:	4313      	orrs	r3, r2
 8004444:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004446:	4b27      	ldr	r3, [pc, #156]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	4a26      	ldr	r2, [pc, #152]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 800444c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004450:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004452:	4b24      	ldr	r3, [pc, #144]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004454:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004456:	4b24      	ldr	r3, [pc, #144]	@ (80044e8 <RCCEx_PLL3_Config+0x160>)
 8004458:	4013      	ands	r3, r2
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	69d2      	ldr	r2, [r2, #28]
 800445e:	00d2      	lsls	r2, r2, #3
 8004460:	4920      	ldr	r1, [pc, #128]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004462:	4313      	orrs	r3, r2
 8004464:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004466:	4b1f      	ldr	r3, [pc, #124]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446a:	4a1e      	ldr	r2, [pc, #120]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 800446c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004470:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d106      	bne.n	8004486 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004478:	4b1a      	ldr	r3, [pc, #104]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 800447a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447c:	4a19      	ldr	r2, [pc, #100]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 800447e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004482:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004484:	e00f      	b.n	80044a6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d106      	bne.n	800449a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800448c:	4b15      	ldr	r3, [pc, #84]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 800448e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004490:	4a14      	ldr	r2, [pc, #80]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 8004492:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004496:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004498:	e005      	b.n	80044a6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800449a:	4b12      	ldr	r3, [pc, #72]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 800449c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800449e:	4a11      	ldr	r2, [pc, #68]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80044a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80044a6:	4b0f      	ldr	r3, [pc, #60]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a0e      	ldr	r2, [pc, #56]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80044ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044b2:	f7fd f813 	bl	80014dc <HAL_GetTick>
 80044b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80044b8:	e008      	b.n	80044cc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80044ba:	f7fd f80f 	bl	80014dc <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d901      	bls.n	80044cc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e006      	b.n	80044da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80044cc:	4b05      	ldr	r3, [pc, #20]	@ (80044e4 <RCCEx_PLL3_Config+0x15c>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d0f0      	beq.n	80044ba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	58024400 	.word	0x58024400
 80044e8:	ffff0007 	.word	0xffff0007

080044ec <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e10f      	b.n	800471e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a87      	ldr	r2, [pc, #540]	@ (8004728 <HAL_SPI_Init+0x23c>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d00f      	beq.n	800452e <HAL_SPI_Init+0x42>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a86      	ldr	r2, [pc, #536]	@ (800472c <HAL_SPI_Init+0x240>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d00a      	beq.n	800452e <HAL_SPI_Init+0x42>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a84      	ldr	r2, [pc, #528]	@ (8004730 <HAL_SPI_Init+0x244>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d005      	beq.n	800452e <HAL_SPI_Init+0x42>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	2b0f      	cmp	r3, #15
 8004528:	d901      	bls.n	800452e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e0f7      	b.n	800471e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f001 fd9e 	bl	8006070 <SPI_GetPacketSize>
 8004534:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a7b      	ldr	r2, [pc, #492]	@ (8004728 <HAL_SPI_Init+0x23c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d00c      	beq.n	800455a <HAL_SPI_Init+0x6e>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a79      	ldr	r2, [pc, #484]	@ (800472c <HAL_SPI_Init+0x240>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d007      	beq.n	800455a <HAL_SPI_Init+0x6e>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a78      	ldr	r2, [pc, #480]	@ (8004730 <HAL_SPI_Init+0x244>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d002      	beq.n	800455a <HAL_SPI_Init+0x6e>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2b08      	cmp	r3, #8
 8004558:	d811      	bhi.n	800457e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800455e:	4a72      	ldr	r2, [pc, #456]	@ (8004728 <HAL_SPI_Init+0x23c>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d009      	beq.n	8004578 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a70      	ldr	r2, [pc, #448]	@ (800472c <HAL_SPI_Init+0x240>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d004      	beq.n	8004578 <HAL_SPI_Init+0x8c>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a6f      	ldr	r2, [pc, #444]	@ (8004730 <HAL_SPI_Init+0x244>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d104      	bne.n	8004582 <HAL_SPI_Init+0x96>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2b10      	cmp	r3, #16
 800457c:	d901      	bls.n	8004582 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e0cd      	b.n	800471e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d106      	bne.n	800459c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7fc fcb2 	bl	8000f00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2202      	movs	r2, #2
 80045a0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 0201 	bic.w	r2, r2, #1
 80045b2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80045be:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045c8:	d119      	bne.n	80045fe <HAL_SPI_Init+0x112>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045d2:	d103      	bne.n	80045dc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d008      	beq.n	80045ee <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d10c      	bne.n	80045fe <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80045e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045ec:	d107      	bne.n	80045fe <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045fc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00f      	beq.n	800462a <HAL_SPI_Init+0x13e>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	2b06      	cmp	r3, #6
 8004610:	d90b      	bls.n	800462a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	430a      	orrs	r2, r1
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	e007      	b.n	800463a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004638:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	69da      	ldr	r2, [r3, #28]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004642:	431a      	orrs	r2, r3
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	431a      	orrs	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464c:	ea42 0103 	orr.w	r1, r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004664:	431a      	orrs	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800466a:	431a      	orrs	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	699b      	ldr	r3, [r3, #24]
 8004670:	431a      	orrs	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	431a      	orrs	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	431a      	orrs	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	431a      	orrs	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800469a:	ea42 0103 	orr.w	r1, r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d113      	bne.n	80046da <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046c4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046d8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0201 	bic.w	r2, r2, #1
 80046e8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00a      	beq.n	800470c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	430a      	orrs	r2, r1
 800470a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	40013000 	.word	0x40013000
 800472c:	40003800 	.word	0x40003800
 8004730:	40003c00 	.word	0x40003c00

08004734 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af02      	add	r7, sp, #8
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	603b      	str	r3, [r7, #0]
 8004740:	4613      	mov	r3, r2
 8004742:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	3320      	adds	r3, #32
 800474a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800474c:	f7fc fec6 	bl	80014dc <HAL_GetTick>
 8004750:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b01      	cmp	r3, #1
 800475c:	d001      	beq.n	8004762 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800475e:	2302      	movs	r3, #2
 8004760:	e1d1      	b.n	8004b06 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d002      	beq.n	800476e <HAL_SPI_Transmit+0x3a>
 8004768:	88fb      	ldrh	r3, [r7, #6]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e1c9      	b.n	8004b06 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004778:	2b01      	cmp	r3, #1
 800477a:	d101      	bne.n	8004780 <HAL_SPI_Transmit+0x4c>
 800477c:	2302      	movs	r3, #2
 800477e:	e1c2      	b.n	8004b06 <HAL_SPI_Transmit+0x3d2>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2203      	movs	r2, #3
 800478c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	88fa      	ldrh	r2, [r7, #6]
 80047a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	88fa      	ldrh	r2, [r7, #6]
 80047aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80047d8:	d108      	bne.n	80047ec <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047e8:	601a      	str	r2, [r3, #0]
 80047ea:	e009      	b.n	8004800 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80047fe:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	4b96      	ldr	r3, [pc, #600]	@ (8004a60 <HAL_SPI_Transmit+0x32c>)
 8004808:	4013      	ands	r3, r2
 800480a:	88f9      	ldrh	r1, [r7, #6]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	6812      	ldr	r2, [r2, #0]
 8004810:	430b      	orrs	r3, r1
 8004812:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f042 0201 	orr.w	r2, r2, #1
 8004822:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800482c:	d107      	bne.n	800483e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800483c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	2b0f      	cmp	r3, #15
 8004844:	d947      	bls.n	80048d6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004846:	e03f      	b.n	80048c8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b02      	cmp	r3, #2
 8004854:	d114      	bne.n	8004880 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	6812      	ldr	r2, [r2, #0]
 8004860:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004866:	1d1a      	adds	r2, r3, #4
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004872:	b29b      	uxth	r3, r3
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800487e:	e023      	b.n	80048c8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004880:	f7fc fe2c 	bl	80014dc <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	429a      	cmp	r2, r3
 800488e:	d803      	bhi.n	8004898 <HAL_SPI_Transmit+0x164>
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004896:	d102      	bne.n	800489e <HAL_SPI_Transmit+0x16a>
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d114      	bne.n	80048c8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f001 fb18 	bl	8005ed4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e11e      	b.n	8004b06 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1b9      	bne.n	8004848 <HAL_SPI_Transmit+0x114>
 80048d4:	e0f1      	b.n	8004aba <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	2b07      	cmp	r3, #7
 80048dc:	f240 80e6 	bls.w	8004aac <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80048e0:	e05d      	b.n	800499e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	f003 0302 	and.w	r3, r3, #2
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d132      	bne.n	8004956 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d918      	bls.n	800492e <HAL_SPI_Transmit+0x1fa>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004900:	2b00      	cmp	r3, #0
 8004902:	d014      	beq.n	800492e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6812      	ldr	r2, [r2, #0]
 800490e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004914:	1d1a      	adds	r2, r3, #4
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004920:	b29b      	uxth	r3, r3
 8004922:	3b02      	subs	r3, #2
 8004924:	b29a      	uxth	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800492c:	e037      	b.n	800499e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004932:	881a      	ldrh	r2, [r3, #0]
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800493c:	1c9a      	adds	r2, r3, #2
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004948:	b29b      	uxth	r3, r3
 800494a:	3b01      	subs	r3, #1
 800494c:	b29a      	uxth	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004954:	e023      	b.n	800499e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004956:	f7fc fdc1 	bl	80014dc <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	429a      	cmp	r2, r3
 8004964:	d803      	bhi.n	800496e <HAL_SPI_Transmit+0x23a>
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496c:	d102      	bne.n	8004974 <HAL_SPI_Transmit+0x240>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d114      	bne.n	800499e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f001 faad 	bl	8005ed4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004980:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e0b3      	b.n	8004b06 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d19b      	bne.n	80048e2 <HAL_SPI_Transmit+0x1ae>
 80049aa:	e086      	b.n	8004aba <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d154      	bne.n	8004a64 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	2b03      	cmp	r3, #3
 80049c4:	d918      	bls.n	80049f8 <HAL_SPI_Transmit+0x2c4>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ca:	2b40      	cmp	r3, #64	@ 0x40
 80049cc:	d914      	bls.n	80049f8 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	6812      	ldr	r2, [r2, #0]
 80049d8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049de:	1d1a      	adds	r2, r3, #4
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b04      	subs	r3, #4
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80049f6:	e059      	b.n	8004aac <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d917      	bls.n	8004a34 <HAL_SPI_Transmit+0x300>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d013      	beq.n	8004a34 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a10:	881a      	ldrh	r2, [r3, #0]
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a1a:	1c9a      	adds	r2, r3, #2
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	3b02      	subs	r3, #2
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004a32:	e03b      	b.n	8004aac <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	3320      	adds	r3, #32
 8004a3e:	7812      	ldrb	r2, [r2, #0]
 8004a40:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a46:	1c5a      	adds	r2, r3, #1
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004a5e:	e025      	b.n	8004aac <HAL_SPI_Transmit+0x378>
 8004a60:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a64:	f7fc fd3a 	bl	80014dc <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	683a      	ldr	r2, [r7, #0]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d803      	bhi.n	8004a7c <HAL_SPI_Transmit+0x348>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7a:	d102      	bne.n	8004a82 <HAL_SPI_Transmit+0x34e>
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d114      	bne.n	8004aac <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f001 fa26 	bl	8005ed4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e02c      	b.n	8004b06 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f47f af79 	bne.w	80049ac <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	9300      	str	r3, [sp, #0]
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2108      	movs	r1, #8
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f001 faa5 	bl	8006014 <SPI_WaitOnFlagUntilTimeout>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d007      	beq.n	8004ae0 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ad6:	f043 0220 	orr.w	r2, r3, #32
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f001 f9f7 	bl	8005ed4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e000      	b.n	8004b06 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8004b04:	2300      	movs	r3, #0
  }
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3718      	adds	r7, #24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop

08004b10 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b088      	sub	sp, #32
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	603b      	str	r3, [r7, #0]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b24:	095b      	lsrs	r3, r3, #5
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3301      	adds	r3, #1
 8004b2a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	3330      	adds	r3, #48	@ 0x30
 8004b32:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b34:	f7fc fcd2 	bl	80014dc <HAL_GetTick>
 8004b38:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d001      	beq.n	8004b4a <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8004b46:	2302      	movs	r3, #2
 8004b48:	e250      	b.n	8004fec <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d002      	beq.n	8004b56 <HAL_SPI_Receive+0x46>
 8004b50:	88fb      	ldrh	r3, [r7, #6]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e248      	b.n	8004fec <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d101      	bne.n	8004b68 <HAL_SPI_Receive+0x58>
 8004b64:	2302      	movs	r3, #2
 8004b66:	e241      	b.n	8004fec <HAL_SPI_Receive+0x4dc>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2204      	movs	r2, #4
 8004b74:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	88fa      	ldrh	r2, [r7, #6]
 8004b8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	88fa      	ldrh	r2, [r7, #6]
 8004b92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8004bc0:	d108      	bne.n	8004bd4 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	e009      	b.n	8004be8 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004be6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	4b95      	ldr	r3, [pc, #596]	@ (8004e44 <HAL_SPI_Receive+0x334>)
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	88f9      	ldrh	r1, [r7, #6]
 8004bf4:	68fa      	ldr	r2, [r7, #12]
 8004bf6:	6812      	ldr	r2, [r2, #0]
 8004bf8:	430b      	orrs	r3, r1
 8004bfa:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f042 0201 	orr.w	r2, r2, #1
 8004c0a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c14:	d107      	bne.n	8004c26 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c24:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	2b0f      	cmp	r3, #15
 8004c2c:	d96c      	bls.n	8004d08 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8004c2e:	e064      	b.n	8004cfa <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d114      	bne.n	8004c70 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c4e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c50:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c56:	1d1a      	adds	r2, r3, #4
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	3b01      	subs	r3, #1
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004c6e:	e044      	b.n	8004cfa <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	8bfa      	ldrh	r2, [r7, #30]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d919      	bls.n	8004cb2 <HAL_SPI_Receive+0x1a2>
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d014      	beq.n	8004cb2 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c92:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c98:	1d1a      	adds	r2, r3, #4
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004cb0:	e023      	b.n	8004cfa <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cb2:	f7fc fc13 	bl	80014dc <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	683a      	ldr	r2, [r7, #0]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d803      	bhi.n	8004cca <HAL_SPI_Receive+0x1ba>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc8:	d102      	bne.n	8004cd0 <HAL_SPI_Receive+0x1c0>
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d114      	bne.n	8004cfa <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f001 f8ff 	bl	8005ed4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cdc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e178      	b.n	8004fec <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d194      	bne.n	8004c30 <HAL_SPI_Receive+0x120>
 8004d06:	e15e      	b.n	8004fc6 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	2b07      	cmp	r3, #7
 8004d0e:	f240 8153 	bls.w	8004fb8 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8004d12:	e08f      	b.n	8004e34 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d114      	bne.n	8004d54 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	8812      	ldrh	r2, [r2, #0]
 8004d32:	b292      	uxth	r2, r2
 8004d34:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d3a:	1c9a      	adds	r2, r3, #2
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004d52:	e06f      	b.n	8004e34 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	8bfa      	ldrh	r2, [r7, #30]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d924      	bls.n	8004dac <HAL_SPI_Receive+0x29c>
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01f      	beq.n	8004dac <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d70:	69ba      	ldr	r2, [r7, #24]
 8004d72:	8812      	ldrh	r2, [r2, #0]
 8004d74:	b292      	uxth	r2, r2
 8004d76:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d7c:	1c9a      	adds	r2, r3, #2
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d86:	69ba      	ldr	r2, [r7, #24]
 8004d88:	8812      	ldrh	r2, [r2, #0]
 8004d8a:	b292      	uxth	r2, r2
 8004d8c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d92:	1c9a      	adds	r2, r3, #2
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	3b02      	subs	r3, #2
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004daa:	e043      	b.n	8004e34 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d119      	bne.n	8004dec <HAL_SPI_Receive+0x2dc>
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d014      	beq.n	8004dec <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dc6:	69ba      	ldr	r2, [r7, #24]
 8004dc8:	8812      	ldrh	r2, [r2, #0]
 8004dca:	b292      	uxth	r2, r2
 8004dcc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dd2:	1c9a      	adds	r2, r3, #2
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	3b01      	subs	r3, #1
 8004de2:	b29a      	uxth	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004dea:	e023      	b.n	8004e34 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dec:	f7fc fb76 	bl	80014dc <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d803      	bhi.n	8004e04 <HAL_SPI_Receive+0x2f4>
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e02:	d102      	bne.n	8004e0a <HAL_SPI_Receive+0x2fa>
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d114      	bne.n	8004e34 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f001 f862 	bl	8005ed4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e16:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e0db      	b.n	8004fec <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f47f af69 	bne.w	8004d14 <HAL_SPI_Receive+0x204>
 8004e42:	e0c0      	b.n	8004fc6 <HAL_SPI_Receive+0x4b6>
 8004e44:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d117      	bne.n	8004e8e <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e6a:	7812      	ldrb	r2, [r2, #0]
 8004e6c:	b2d2      	uxtb	r2, r2
 8004e6e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e74:	1c5a      	adds	r2, r3, #1
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	3b01      	subs	r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004e8c:	e094      	b.n	8004fb8 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	8bfa      	ldrh	r2, [r7, #30]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d946      	bls.n	8004f2a <HAL_SPI_Receive+0x41a>
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d041      	beq.n	8004f2a <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004eb2:	7812      	ldrb	r2, [r2, #0]
 8004eb4:	b2d2      	uxtb	r2, r2
 8004eb6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ece:	7812      	ldrb	r2, [r2, #0]
 8004ed0:	b2d2      	uxtb	r2, r2
 8004ed2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ed8:	1c5a      	adds	r2, r3, #1
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004eea:	7812      	ldrb	r2, [r2, #0]
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f06:	7812      	ldrb	r2, [r2, #0]
 8004f08:	b2d2      	uxtb	r2, r2
 8004f0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f10:	1c5a      	adds	r2, r3, #1
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	3b04      	subs	r3, #4
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004f28:	e046      	b.n	8004fb8 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b03      	cmp	r3, #3
 8004f34:	d81c      	bhi.n	8004f70 <HAL_SPI_Receive+0x460>
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d017      	beq.n	8004f70 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f4c:	7812      	ldrb	r2, [r2, #0]
 8004f4e:	b2d2      	uxtb	r2, r2
 8004f50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	3b01      	subs	r3, #1
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004f6e:	e023      	b.n	8004fb8 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f70:	f7fc fab4 	bl	80014dc <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d803      	bhi.n	8004f88 <HAL_SPI_Receive+0x478>
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f86:	d102      	bne.n	8004f8e <HAL_SPI_Receive+0x47e>
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d114      	bne.n	8004fb8 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004f8e:	68f8      	ldr	r0, [r7, #12]
 8004f90:	f000 ffa0 	bl	8005ed4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f9a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e019      	b.n	8004fec <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f47f af41 	bne.w	8004e48 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f000 ff84 	bl	8005ed4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8004fea:	2300      	movs	r3, #0
  }
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3720      	adds	r7, #32
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b08e      	sub	sp, #56	@ 0x38
 8004ff8:	af02      	add	r7, sp, #8
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	3320      	adds	r3, #32
 8005008:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	3330      	adds	r3, #48	@ 0x30
 8005010:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005016:	095b      	lsrs	r3, r3, #5
 8005018:	b29b      	uxth	r3, r3
 800501a:	3301      	adds	r3, #1
 800501c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800501e:	f7fc fa5d 	bl	80014dc <HAL_GetTick>
 8005022:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8005024:	887b      	ldrh	r3, [r7, #2]
 8005026:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8005028:	887b      	ldrh	r3, [r7, #2]
 800502a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b01      	cmp	r3, #1
 8005036:	d001      	beq.n	800503c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8005038:	2302      	movs	r3, #2
 800503a:	e310      	b.n	800565e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d005      	beq.n	800504e <HAL_SPI_TransmitReceive+0x5a>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d002      	beq.n	800504e <HAL_SPI_TransmitReceive+0x5a>
 8005048:	887b      	ldrh	r3, [r7, #2]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e305      	b.n	800565e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005058:	2b01      	cmp	r3, #1
 800505a:	d101      	bne.n	8005060 <HAL_SPI_TransmitReceive+0x6c>
 800505c:	2302      	movs	r3, #2
 800505e:	e2fe      	b.n	800565e <HAL_SPI_TransmitReceive+0x66a>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2205      	movs	r2, #5
 800506c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	887a      	ldrh	r2, [r7, #2]
 8005082:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	887a      	ldrh	r2, [r7, #2]
 800508a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	68ba      	ldr	r2, [r7, #8]
 8005092:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	887a      	ldrh	r2, [r7, #2]
 8005098:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	887a      	ldrh	r2, [r7, #2]
 80050a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68da      	ldr	r2, [r3, #12]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80050be:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a70      	ldr	r2, [pc, #448]	@ (8005288 <HAL_SPI_TransmitReceive+0x294>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d009      	beq.n	80050de <HAL_SPI_TransmitReceive+0xea>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a6f      	ldr	r2, [pc, #444]	@ (800528c <HAL_SPI_TransmitReceive+0x298>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <HAL_SPI_TransmitReceive+0xea>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a6d      	ldr	r2, [pc, #436]	@ (8005290 <HAL_SPI_TransmitReceive+0x29c>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d102      	bne.n	80050e4 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80050de:	2310      	movs	r3, #16
 80050e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050e2:	e001      	b.n	80050e8 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 80050e4:	2308      	movs	r3, #8
 80050e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	4b69      	ldr	r3, [pc, #420]	@ (8005294 <HAL_SPI_TransmitReceive+0x2a0>)
 80050f0:	4013      	ands	r3, r2
 80050f2:	8879      	ldrh	r1, [r7, #2]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	6812      	ldr	r2, [r2, #0]
 80050f8:	430b      	orrs	r3, r1
 80050fa:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0201 	orr.w	r2, r2, #1
 800510a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005114:	d107      	bne.n	8005126 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005124:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	2b0f      	cmp	r3, #15
 800512c:	f240 80a2 	bls.w	8005274 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8005130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005132:	089b      	lsrs	r3, r3, #2
 8005134:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005136:	e094      	b.n	8005262 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b02      	cmp	r3, #2
 8005144:	d120      	bne.n	8005188 <HAL_SPI_TransmitReceive+0x194>
 8005146:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01d      	beq.n	8005188 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800514c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800514e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005152:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005154:	429a      	cmp	r2, r3
 8005156:	d217      	bcs.n	8005188 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	6812      	ldr	r2, [r2, #0]
 8005162:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005168:	1d1a      	adds	r2, r3, #4
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005174:	b29b      	uxth	r3, r3
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005186:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005190:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005192:	2b00      	cmp	r3, #0
 8005194:	d065      	beq.n	8005262 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d118      	bne.n	80051d6 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051ac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80051ae:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051b4:	1d1a      	adds	r2, r3, #4
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80051d2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80051d4:	e045      	b.n	8005262 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80051d6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80051d8:	8bfb      	ldrh	r3, [r7, #30]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d21d      	bcs.n	800521a <HAL_SPI_TransmitReceive+0x226>
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d018      	beq.n	800521a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051f0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80051f2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051f8:	1d1a      	adds	r2, r3, #4
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005204:	b29b      	uxth	r3, r3
 8005206:	3b01      	subs	r3, #1
 8005208:	b29a      	uxth	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005216:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005218:	e023      	b.n	8005262 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800521a:	f7fc f95f 	bl	80014dc <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005226:	429a      	cmp	r2, r3
 8005228:	d803      	bhi.n	8005232 <HAL_SPI_TransmitReceive+0x23e>
 800522a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800522c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005230:	d102      	bne.n	8005238 <HAL_SPI_TransmitReceive+0x244>
 8005232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005234:	2b00      	cmp	r3, #0
 8005236:	d114      	bne.n	8005262 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f000 fe4b 	bl	8005ed4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005244:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e1fd      	b.n	800565e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005262:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005264:	2b00      	cmp	r3, #0
 8005266:	f47f af67 	bne.w	8005138 <HAL_SPI_TransmitReceive+0x144>
 800526a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800526c:	2b00      	cmp	r3, #0
 800526e:	f47f af63 	bne.w	8005138 <HAL_SPI_TransmitReceive+0x144>
 8005272:	e1ce      	b.n	8005612 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	2b07      	cmp	r3, #7
 800527a:	f240 81c2 	bls.w	8005602 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800527e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005280:	085b      	lsrs	r3, r3, #1
 8005282:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005284:	e0c9      	b.n	800541a <HAL_SPI_TransmitReceive+0x426>
 8005286:	bf00      	nop
 8005288:	40013000 	.word	0x40013000
 800528c:	40003800 	.word	0x40003800
 8005290:	40003c00 	.word	0x40003c00
 8005294:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d11f      	bne.n	80052e6 <HAL_SPI_TransmitReceive+0x2f2>
 80052a6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d01c      	beq.n	80052e6 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80052ac:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80052ae:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80052b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d216      	bcs.n	80052e6 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052bc:	881a      	ldrh	r2, [r3, #0]
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052c6:	1c9a      	adds	r2, r3, #2
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	3b01      	subs	r3, #1
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80052e4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80052ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 8092 	beq.w	800541a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	2b01      	cmp	r3, #1
 8005302:	d118      	bne.n	8005336 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005308:	6a3a      	ldr	r2, [r7, #32]
 800530a:	8812      	ldrh	r2, [r2, #0]
 800530c:	b292      	uxth	r2, r2
 800530e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005314:	1c9a      	adds	r2, r3, #2
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005320:	b29b      	uxth	r3, r3
 8005322:	3b01      	subs	r3, #1
 8005324:	b29a      	uxth	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005332:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005334:	e071      	b.n	800541a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005336:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005338:	8bfb      	ldrh	r3, [r7, #30]
 800533a:	429a      	cmp	r2, r3
 800533c:	d228      	bcs.n	8005390 <HAL_SPI_TransmitReceive+0x39c>
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d023      	beq.n	8005390 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800534c:	6a3a      	ldr	r2, [r7, #32]
 800534e:	8812      	ldrh	r2, [r2, #0]
 8005350:	b292      	uxth	r2, r2
 8005352:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005358:	1c9a      	adds	r2, r3, #2
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005362:	6a3a      	ldr	r2, [r7, #32]
 8005364:	8812      	ldrh	r2, [r2, #0]
 8005366:	b292      	uxth	r2, r2
 8005368:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800536e:	1c9a      	adds	r2, r3, #2
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800537a:	b29b      	uxth	r3, r3
 800537c:	3b02      	subs	r3, #2
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800538c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800538e:	e044      	b.n	800541a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005390:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005392:	2b01      	cmp	r3, #1
 8005394:	d11d      	bne.n	80053d2 <HAL_SPI_TransmitReceive+0x3de>
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d018      	beq.n	80053d2 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053a4:	6a3a      	ldr	r2, [r7, #32]
 80053a6:	8812      	ldrh	r2, [r2, #0]
 80053a8:	b292      	uxth	r2, r2
 80053aa:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053b0:	1c9a      	adds	r2, r3, #2
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80053bc:	b29b      	uxth	r3, r3
 80053be:	3b01      	subs	r3, #1
 80053c0:	b29a      	uxth	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80053ce:	853b      	strh	r3, [r7, #40]	@ 0x28
 80053d0:	e023      	b.n	800541a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053d2:	f7fc f883 	bl	80014dc <HAL_GetTick>
 80053d6:	4602      	mov	r2, r0
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80053de:	429a      	cmp	r2, r3
 80053e0:	d803      	bhi.n	80053ea <HAL_SPI_TransmitReceive+0x3f6>
 80053e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e8:	d102      	bne.n	80053f0 <HAL_SPI_TransmitReceive+0x3fc>
 80053ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d114      	bne.n	800541a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80053f0:	68f8      	ldr	r0, [r7, #12]
 80053f2:	f000 fd6f 	bl	8005ed4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e121      	b.n	800565e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800541a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800541c:	2b00      	cmp	r3, #0
 800541e:	f47f af3b 	bne.w	8005298 <HAL_SPI_TransmitReceive+0x2a4>
 8005422:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005424:	2b00      	cmp	r3, #0
 8005426:	f47f af37 	bne.w	8005298 <HAL_SPI_TransmitReceive+0x2a4>
 800542a:	e0f2      	b.n	8005612 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b02      	cmp	r3, #2
 8005438:	d121      	bne.n	800547e <HAL_SPI_TransmitReceive+0x48a>
 800543a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800543c:	2b00      	cmp	r3, #0
 800543e:	d01e      	beq.n	800547e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005440:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005442:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005446:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005448:	429a      	cmp	r2, r3
 800544a:	d218      	bcs.n	800547e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	3320      	adds	r3, #32
 8005456:	7812      	ldrb	r2, [r2, #0]
 8005458:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800546a:	b29b      	uxth	r3, r3
 800546c:	3b01      	subs	r3, #1
 800546e:	b29a      	uxth	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800547c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005486:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 80ba 	beq.w	8005602 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	695b      	ldr	r3, [r3, #20]
 8005494:	f003 0301 	and.w	r3, r3, #1
 8005498:	2b01      	cmp	r3, #1
 800549a:	d11b      	bne.n	80054d4 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054a8:	7812      	ldrb	r2, [r2, #0]
 80054aa:	b2d2      	uxtb	r2, r2
 80054ac:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80054be:	b29b      	uxth	r3, r3
 80054c0:	3b01      	subs	r3, #1
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80054d0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80054d2:	e096      	b.n	8005602 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80054d4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80054d6:	8bfb      	ldrh	r3, [r7, #30]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d24a      	bcs.n	8005572 <HAL_SPI_TransmitReceive+0x57e>
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d045      	beq.n	8005572 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054f2:	7812      	ldrb	r2, [r2, #0]
 80054f4:	b2d2      	uxtb	r2, r2
 80054f6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800550e:	7812      	ldrb	r2, [r2, #0]
 8005510:	b2d2      	uxtb	r2, r2
 8005512:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005518:	1c5a      	adds	r2, r3, #1
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800552a:	7812      	ldrb	r2, [r2, #0]
 800552c:	b2d2      	uxtb	r2, r2
 800552e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005534:	1c5a      	adds	r2, r3, #1
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005546:	7812      	ldrb	r2, [r2, #0]
 8005548:	b2d2      	uxtb	r2, r2
 800554a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005550:	1c5a      	adds	r2, r3, #1
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800555c:	b29b      	uxth	r3, r3
 800555e:	3b04      	subs	r3, #4
 8005560:	b29a      	uxth	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800556e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005570:	e047      	b.n	8005602 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005572:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005574:	2b03      	cmp	r3, #3
 8005576:	d820      	bhi.n	80055ba <HAL_SPI_TransmitReceive+0x5c6>
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d01b      	beq.n	80055ba <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800558e:	7812      	ldrb	r2, [r2, #0]
 8005590:	b2d2      	uxtb	r2, r2
 8005592:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005598:	1c5a      	adds	r2, r3, #1
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	3b01      	subs	r3, #1
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80055b6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80055b8:	e023      	b.n	8005602 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055ba:	f7fb ff8f 	bl	80014dc <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d803      	bhi.n	80055d2 <HAL_SPI_TransmitReceive+0x5de>
 80055ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d0:	d102      	bne.n	80055d8 <HAL_SPI_TransmitReceive+0x5e4>
 80055d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d114      	bne.n	8005602 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f000 fc7b 	bl	8005ed4 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055e4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e02d      	b.n	800565e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005602:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005604:	2b00      	cmp	r3, #0
 8005606:	f47f af11 	bne.w	800542c <HAL_SPI_TransmitReceive+0x438>
 800560a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800560c:	2b00      	cmp	r3, #0
 800560e:	f47f af0d 	bne.w	800542c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005618:	2200      	movs	r2, #0
 800561a:	2108      	movs	r1, #8
 800561c:	68f8      	ldr	r0, [r7, #12]
 800561e:	f000 fcf9 	bl	8006014 <SPI_WaitOnFlagUntilTimeout>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d007      	beq.n	8005638 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800562e:	f043 0220 	orr.w	r2, r3, #32
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f000 fc4b 	bl	8005ed4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e000      	b.n	800565e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800565c:	2300      	movs	r3, #0
  }
}
 800565e:	4618      	mov	r0, r3
 8005660:	3730      	adds	r7, #48	@ 0x30
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop

08005668 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size   : amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8005668:	b480      	push	{r7}
 800566a:	b087      	sub	sp, #28
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	807b      	strh	r3, [r7, #2]
  uint32_t tmp_TxXferCount;
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3320      	adds	r3, #32
 800567c:	613b      	str	r3, [r7, #16]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b01      	cmp	r3, #1
 8005688:	d001      	beq.n	800568e <HAL_SPI_TransmitReceive_IT+0x26>
  {
    return HAL_BUSY;
 800568a:	2302      	movs	r3, #2
 800568c:	e0e9      	b.n	8005862 <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d005      	beq.n	80056a0 <HAL_SPI_TransmitReceive_IT+0x38>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <HAL_SPI_TransmitReceive_IT+0x38>
 800569a:	887b      	ldrh	r3, [r7, #2]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e0de      	b.n	8005862 <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d101      	bne.n	80056b2 <HAL_SPI_TransmitReceive_IT+0x4a>
 80056ae:	2302      	movs	r3, #2
 80056b0:	e0d7      	b.n	8005862 <HAL_SPI_TransmitReceive_IT+0x1fa>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2205      	movs	r2, #5
 80056be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	68ba      	ldr	r2, [r7, #8]
 80056ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	887a      	ldrh	r2, [r7, #2]
 80056d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	887a      	ldrh	r2, [r7, #2]
 80056dc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	887a      	ldrh	r2, [r7, #2]
 80056ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	887a      	ldrh	r2, [r7, #2]
 80056f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  tmp_TxXferCount   = hspi->TxXferCount;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	617b      	str	r3, [r7, #20]
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	2b0f      	cmp	r3, #15
 8005706:	d906      	bls.n	8005716 <HAL_SPI_TransmitReceive_IT+0xae>
  {
    hspi->TxISR     = SPI_TxISR_32BIT;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	4a59      	ldr	r2, [pc, #356]	@ (8005870 <HAL_SPI_TransmitReceive_IT+0x208>)
 800570c:	675a      	str	r2, [r3, #116]	@ 0x74
    hspi->RxISR     = SPI_RxISR_32BIT;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4a58      	ldr	r2, [pc, #352]	@ (8005874 <HAL_SPI_TransmitReceive_IT+0x20c>)
 8005712:	671a      	str	r2, [r3, #112]	@ 0x70
 8005714:	e010      	b.n	8005738 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	2b07      	cmp	r3, #7
 800571c:	d906      	bls.n	800572c <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_RxISR_16BIT;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	4a55      	ldr	r2, [pc, #340]	@ (8005878 <HAL_SPI_TransmitReceive_IT+0x210>)
 8005722:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_16BIT;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	4a55      	ldr	r2, [pc, #340]	@ (800587c <HAL_SPI_TransmitReceive_IT+0x214>)
 8005728:	675a      	str	r2, [r3, #116]	@ 0x74
 800572a:	e005      	b.n	8005738 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_RxISR_8BIT;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	4a54      	ldr	r2, [pc, #336]	@ (8005880 <HAL_SPI_TransmitReceive_IT+0x218>)
 8005730:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_8BIT;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	4a53      	ldr	r2, [pc, #332]	@ (8005884 <HAL_SPI_TransmitReceive_IT+0x21c>)
 8005736:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68da      	ldr	r2, [r3, #12]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8005746:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685a      	ldr	r2, [r3, #4]
 800574e:	4b4e      	ldr	r3, [pc, #312]	@ (8005888 <HAL_SPI_TransmitReceive_IT+0x220>)
 8005750:	4013      	ands	r3, r2
 8005752:	8879      	ldrh	r1, [r7, #2]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	6812      	ldr	r2, [r2, #0]
 8005758:	430b      	orrs	r3, r1
 800575a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f042 0201 	orr.w	r2, r2, #1
 800576a:	601a      	str	r2, [r3, #0]

  /* Fill in the TxFIFO */
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 800576c:	e054      	b.n	8005818 <HAL_SPI_TransmitReceive_IT+0x1b0>
  {
    /* Transmit data in 32 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	2b0f      	cmp	r3, #15
 8005774:	d919      	bls.n	80057aa <HAL_SPI_TransmitReceive_IT+0x142>
    {
      *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6812      	ldr	r2, [r2, #0]
 8005780:	621a      	str	r2, [r3, #32]
      hspi->pTxBuffPtr += sizeof(uint32_t);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005786:	1d1a      	adds	r2, r3, #4
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005792:	b29b      	uxth	r3, r3
 8005794:	3b01      	subs	r3, #1
 8005796:	b29a      	uxth	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	617b      	str	r3, [r7, #20]
 80057a8:	e036      	b.n	8005818 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 16 Bit mode */
    else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	2b07      	cmp	r3, #7
 80057b0:	d918      	bls.n	80057e4 <HAL_SPI_TransmitReceive_IT+0x17c>
    {
#if defined (__GNUC__)
      *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057b6:	881a      	ldrh	r2, [r3, #0]
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	801a      	strh	r2, [r3, #0]
#else
      *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c0:	1c9a      	adds	r2, r3, #2
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	3b01      	subs	r3, #1
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057de:	b29b      	uxth	r3, r3
 80057e0:	617b      	str	r3, [r7, #20]
 80057e2:	e019      	b.n	8005818 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 8 Bit mode */
    else
    {
      *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	3320      	adds	r3, #32
 80057ee:	7812      	ldrb	r2, [r2, #0]
 80057f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057f6:	1c5a      	adds	r2, r3, #1
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005802:	b29b      	uxth	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	b29a      	uxth	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005814:	b29b      	uxth	r3, r3
 8005816:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	f003 0302 	and.w	r3, r3, #2
 8005822:	2b02      	cmp	r3, #2
 8005824:	d102      	bne.n	800582c <HAL_SPI_TransmitReceive_IT+0x1c4>
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d1a0      	bne.n	800576e <HAL_SPI_TransmitReceive_IT+0x106>
    }
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, DXP, UDR, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR |
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6919      	ldr	r1, [r3, #16]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	f240 736c 	movw	r3, #1900	@ 0x76c
 8005842:	430b      	orrs	r3, r1
 8005844:	6113      	str	r3, [r2, #16]
                             SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800584e:	d107      	bne.n	8005860 <HAL_SPI_TransmitReceive_IT+0x1f8>
  {
    /* Start Master transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800585e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	371c      	adds	r7, #28
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	08005e7b 	.word	0x08005e7b
 8005874:	08005d6b 	.word	0x08005d6b
 8005878:	08005d0b 	.word	0x08005d0b
 800587c:	08005e1d 	.word	0x08005e1d
 8005880:	08005cad 	.word	0x08005cad
 8005884:	08005dc3 	.word	0x08005dc3
 8005888:	ffff0000 	.word	0xffff0000

0800588c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b08a      	sub	sp, #40	@ 0x28
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80058a4:	6a3a      	ldr	r2, [r7, #32]
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	4013      	ands	r3, r2
 80058aa:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80058b4:	2300      	movs	r3, #0
 80058b6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80058be:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	3330      	adds	r3, #48	@ 0x30
 80058c6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d010      	beq.n	80058f4 <HAL_SPI_IRQHandler+0x68>
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	f003 0308 	and.w	r3, r3, #8
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d00b      	beq.n	80058f4 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	699a      	ldr	r2, [r3, #24]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058ea:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f9b9 	bl	8005c64 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80058f2:	e192      	b.n	8005c1a <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d113      	bne.n	8005926 <HAL_SPI_IRQHandler+0x9a>
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f003 0320 	and.w	r3, r3, #32
 8005904:	2b00      	cmp	r3, #0
 8005906:	d10e      	bne.n	8005926 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800590e:	2b00      	cmp	r3, #0
 8005910:	d009      	beq.n	8005926 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	4798      	blx	r3
    hspi->RxISR(hspi);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	4798      	blx	r3
    handled = 1UL;
 8005922:	2301      	movs	r3, #1
 8005924:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10f      	bne.n	8005950 <HAL_SPI_IRQHandler+0xc4>
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00a      	beq.n	8005950 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005940:	2b00      	cmp	r3, #0
 8005942:	d105      	bne.n	8005950 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	4798      	blx	r3
    handled = 1UL;
 800594c:	2301      	movs	r3, #1
 800594e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	f003 0320 	and.w	r3, r3, #32
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10f      	bne.n	800597a <HAL_SPI_IRQHandler+0xee>
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	f003 0302 	and.w	r3, r3, #2
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00a      	beq.n	800597a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800596a:	2b00      	cmp	r3, #0
 800596c:	d105      	bne.n	800597a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	4798      	blx	r3
    handled = 1UL;
 8005976:	2301      	movs	r3, #1
 8005978:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597c:	2b00      	cmp	r3, #0
 800597e:	f040 8147 	bne.w	8005c10 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	f003 0308 	and.w	r3, r3, #8
 8005988:	2b00      	cmp	r3, #0
 800598a:	f000 808b 	beq.w	8005aa4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	699a      	ldr	r2, [r3, #24]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f042 0208 	orr.w	r2, r2, #8
 800599c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	699a      	ldr	r2, [r3, #24]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f042 0210 	orr.w	r2, r2, #16
 80059ac:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	699a      	ldr	r2, [r3, #24]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059bc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	691a      	ldr	r2, [r3, #16]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0208 	bic.w	r2, r2, #8
 80059cc:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d13d      	bne.n	8005a58 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80059dc:	e036      	b.n	8005a4c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	2b0f      	cmp	r3, #15
 80059e4:	d90b      	bls.n	80059fe <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059ee:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80059f0:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059f6:	1d1a      	adds	r2, r3, #4
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	665a      	str	r2, [r3, #100]	@ 0x64
 80059fc:	e01d      	b.n	8005a3a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	2b07      	cmp	r3, #7
 8005a04:	d90b      	bls.n	8005a1e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	8812      	ldrh	r2, [r2, #0]
 8005a0e:	b292      	uxth	r2, r2
 8005a10:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a16:	1c9a      	adds	r2, r3, #2
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	665a      	str	r2, [r3, #100]	@ 0x64
 8005a1c:	e00d      	b.n	8005a3a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a2a:	7812      	ldrb	r2, [r2, #0]
 8005a2c:	b2d2      	uxtb	r2, r2
 8005a2e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a34:	1c5a      	adds	r2, r3, #1
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	3b01      	subs	r3, #1
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1c2      	bne.n	80059de <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 fa3b 	bl	8005ed4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 f8ed 	bl	8005c50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005a76:	e0d0      	b.n	8005c1a <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8005a78:	7cfb      	ldrb	r3, [r7, #19]
 8005a7a:	2b05      	cmp	r3, #5
 8005a7c:	d103      	bne.n	8005a86 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fa fda8 	bl	80005d4 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8005a84:	e0c6      	b.n	8005c14 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8005a86:	7cfb      	ldrb	r3, [r7, #19]
 8005a88:	2b04      	cmp	r3, #4
 8005a8a:	d103      	bne.n	8005a94 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f8d5 	bl	8005c3c <HAL_SPI_RxCpltCallback>
    return;
 8005a92:	e0bf      	b.n	8005c14 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8005a94:	7cfb      	ldrb	r3, [r7, #19]
 8005a96:	2b03      	cmp	r3, #3
 8005a98:	f040 80bc 	bne.w	8005c14 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 f8c3 	bl	8005c28 <HAL_SPI_TxCpltCallback>
    return;
 8005aa2:	e0b7      	b.n	8005c14 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f000 80b5 	beq.w	8005c1a <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00f      	beq.n	8005ada <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ac0:	f043 0204 	orr.w	r2, r3, #4
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	699a      	ldr	r2, [r3, #24]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ad8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00f      	beq.n	8005b04 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005aea:	f043 0201 	orr.w	r2, r3, #1
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	699a      	ldr	r2, [r3, #24]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b02:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00f      	beq.n	8005b2e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b14:	f043 0208 	orr.w	r2, r3, #8
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	699a      	ldr	r2, [r3, #24]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b2c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	f003 0320 	and.w	r3, r3, #32
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00f      	beq.n	8005b58 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b3e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	699a      	ldr	r2, [r3, #24]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0220 	orr.w	r2, r2, #32
 8005b56:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d05a      	beq.n	8005c18 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 0201 	bic.w	r2, r2, #1
 8005b70:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	6919      	ldr	r1, [r3, #16]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	4b28      	ldr	r3, [pc, #160]	@ (8005c20 <HAL_SPI_IRQHandler+0x394>)
 8005b7e:	400b      	ands	r3, r1
 8005b80:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005b88:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005b8c:	d138      	bne.n	8005c00 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	689a      	ldr	r2, [r3, #8]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005b9c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d013      	beq.n	8005bce <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005baa:	4a1e      	ldr	r2, [pc, #120]	@ (8005c24 <HAL_SPI_IRQHandler+0x398>)
 8005bac:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7fb fe4a 	bl	800184c <HAL_DMA_Abort_IT>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d007      	beq.n	8005bce <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bc4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d020      	beq.n	8005c18 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bda:	4a12      	ldr	r2, [pc, #72]	@ (8005c24 <HAL_SPI_IRQHandler+0x398>)
 8005bdc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fb fe32 	bl	800184c <HAL_DMA_Abort_IT>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d014      	beq.n	8005c18 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bf4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005bfe:	e00b      	b.n	8005c18 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f821 	bl	8005c50 <HAL_SPI_ErrorCallback>
    return;
 8005c0e:	e003      	b.n	8005c18 <HAL_SPI_IRQHandler+0x38c>
    return;
 8005c10:	bf00      	nop
 8005c12:	e002      	b.n	8005c1a <HAL_SPI_IRQHandler+0x38e>
    return;
 8005c14:	bf00      	nop
 8005c16:	e000      	b.n	8005c1a <HAL_SPI_IRQHandler+0x38e>
    return;
 8005c18:	bf00      	nop
  }
}
 8005c1a:	3728      	adds	r7, #40	@ 0x28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	fffffc94 	.word	0xfffffc94
 8005c24:	08005c79 	.word	0x08005c79

08005c28 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr

08005c3c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005c58:	bf00      	nop
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c84:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f7ff ffd6 	bl	8005c50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ca4:	bf00      	nop
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cc0:	7812      	ldrb	r2, [r2, #0]
 8005cc2:	b2d2      	uxtb	r2, r2
 8005cc4:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d107      	bne.n	8005cfe <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	691a      	ldr	r2, [r3, #16]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f022 0201 	bic.w	r2, r2, #1
 8005cfc:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005cfe:	bf00      	nop
 8005d00:	370c      	adds	r7, #12
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr

08005d0a <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	b085      	sub	sp, #20
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	3330      	adds	r3, #48	@ 0x30
 8005d18:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	8812      	ldrh	r2, [r2, #0]
 8005d22:	b292      	uxth	r2, r2
 8005d24:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d2a:	1c9a      	adds	r2, r3, #2
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d107      	bne.n	8005d5e <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	691a      	ldr	r2, [r3, #16]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 0201 	bic.w	r2, r2, #1
 8005d5c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005d5e:	bf00      	nop
 8005d60:	3714      	adds	r7, #20
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b083      	sub	sp, #12
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d7a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005d7c:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d82:	1d1a      	adds	r2, r3, #4
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	3b01      	subs	r3, #1
 8005d92:	b29a      	uxth	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d107      	bne.n	8005db6 <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	691a      	ldr	r2, [r3, #16]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f022 0201 	bic.w	r2, r2, #1
 8005db4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005db6:	bf00      	nop
 8005db8:	370c      	adds	r7, #12
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr

08005dc2 <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8005dc2:	b480      	push	{r7}
 8005dc4:	b083      	sub	sp, #12
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3320      	adds	r3, #32
 8005dd4:	7812      	ldrb	r2, [r2, #0]
 8005dd6:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	3b01      	subs	r3, #1
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d107      	bne.n	8005e10 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	691a      	ldr	r2, [r3, #16]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f022 0202 	bic.w	r2, r2, #2
 8005e0e:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005e10:	bf00      	nop
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	3320      	adds	r3, #32
 8005e2a:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e30:	881a      	ldrh	r2, [r3, #0]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e3a:	1c9a      	adds	r2, r3, #2
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d107      	bne.n	8005e6e <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	691a      	ldr	r2, [r3, #16]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f022 0202 	bic.w	r2, r2, #2
 8005e6c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005e6e:	bf00      	nop
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr

08005e7a <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	b083      	sub	sp, #12
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6812      	ldr	r2, [r2, #0]
 8005e8c:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e92:	1d1a      	adds	r2, r3, #4
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d107      	bne.n	8005ec6 <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	691a      	ldr	r2, [r3, #16]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 0202 	bic.w	r2, r2, #2
 8005ec4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005ec6:	bf00      	nop
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
	...

08005ed4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	695b      	ldr	r3, [r3, #20]
 8005ee2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	699a      	ldr	r2, [r3, #24]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f042 0208 	orr.w	r2, r2, #8
 8005ef2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	699a      	ldr	r2, [r3, #24]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0210 	orr.w	r2, r2, #16
 8005f02:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 0201 	bic.w	r2, r2, #1
 8005f12:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	6919      	ldr	r1, [r3, #16]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	4b3c      	ldr	r3, [pc, #240]	@ (8006010 <SPI_CloseTransfer+0x13c>)
 8005f20:	400b      	ands	r3, r1
 8005f22:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689a      	ldr	r2, [r3, #8]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005f32:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b04      	cmp	r3, #4
 8005f3e:	d014      	beq.n	8005f6a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f003 0320 	and.w	r3, r3, #32
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00f      	beq.n	8005f6a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f50:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	699a      	ldr	r2, [r3, #24]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f042 0220 	orr.w	r2, r2, #32
 8005f68:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b03      	cmp	r3, #3
 8005f74:	d014      	beq.n	8005fa0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00f      	beq.n	8005fa0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f86:	f043 0204 	orr.w	r2, r3, #4
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	699a      	ldr	r2, [r3, #24]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f9e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00f      	beq.n	8005fca <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fb0:	f043 0201 	orr.w	r2, r3, #1
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	699a      	ldr	r2, [r3, #24]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fc8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00f      	beq.n	8005ff4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fda:	f043 0208 	orr.w	r2, r3, #8
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	699a      	ldr	r2, [r3, #24]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ff2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006004:	bf00      	nop
 8006006:	3714      	adds	r7, #20
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	fffffc90 	.word	0xfffffc90

08006014 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	603b      	str	r3, [r7, #0]
 8006020:	4613      	mov	r3, r2
 8006022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006024:	e010      	b.n	8006048 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006026:	f7fb fa59 	bl	80014dc <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	683a      	ldr	r2, [r7, #0]
 8006032:	429a      	cmp	r2, r3
 8006034:	d803      	bhi.n	800603e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800603c:	d102      	bne.n	8006044 <SPI_WaitOnFlagUntilTimeout+0x30>
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d101      	bne.n	8006048 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e00f      	b.n	8006068 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	695a      	ldr	r2, [r3, #20]
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	4013      	ands	r3, r2
 8006052:	68ba      	ldr	r2, [r7, #8]
 8006054:	429a      	cmp	r2, r3
 8006056:	bf0c      	ite	eq
 8006058:	2301      	moveq	r3, #1
 800605a:	2300      	movne	r3, #0
 800605c:	b2db      	uxtb	r3, r3
 800605e:	461a      	mov	r2, r3
 8006060:	79fb      	ldrb	r3, [r7, #7]
 8006062:	429a      	cmp	r2, r3
 8006064:	d0df      	beq.n	8006026 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800607c:	095b      	lsrs	r3, r3, #5
 800607e:	3301      	adds	r3, #1
 8006080:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	3301      	adds	r3, #1
 8006088:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	3307      	adds	r3, #7
 800608e:	08db      	lsrs	r3, r3, #3
 8006090:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	fb02 f303 	mul.w	r3, r2, r3
}
 800609a:	4618      	mov	r0, r3
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <memset>:
 80060a6:	4402      	add	r2, r0
 80060a8:	4603      	mov	r3, r0
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d100      	bne.n	80060b0 <memset+0xa>
 80060ae:	4770      	bx	lr
 80060b0:	f803 1b01 	strb.w	r1, [r3], #1
 80060b4:	e7f9      	b.n	80060aa <memset+0x4>
	...

080060b8 <__libc_init_array>:
 80060b8:	b570      	push	{r4, r5, r6, lr}
 80060ba:	4d0d      	ldr	r5, [pc, #52]	@ (80060f0 <__libc_init_array+0x38>)
 80060bc:	4c0d      	ldr	r4, [pc, #52]	@ (80060f4 <__libc_init_array+0x3c>)
 80060be:	1b64      	subs	r4, r4, r5
 80060c0:	10a4      	asrs	r4, r4, #2
 80060c2:	2600      	movs	r6, #0
 80060c4:	42a6      	cmp	r6, r4
 80060c6:	d109      	bne.n	80060dc <__libc_init_array+0x24>
 80060c8:	4d0b      	ldr	r5, [pc, #44]	@ (80060f8 <__libc_init_array+0x40>)
 80060ca:	4c0c      	ldr	r4, [pc, #48]	@ (80060fc <__libc_init_array+0x44>)
 80060cc:	f000 f818 	bl	8006100 <_init>
 80060d0:	1b64      	subs	r4, r4, r5
 80060d2:	10a4      	asrs	r4, r4, #2
 80060d4:	2600      	movs	r6, #0
 80060d6:	42a6      	cmp	r6, r4
 80060d8:	d105      	bne.n	80060e6 <__libc_init_array+0x2e>
 80060da:	bd70      	pop	{r4, r5, r6, pc}
 80060dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80060e0:	4798      	blx	r3
 80060e2:	3601      	adds	r6, #1
 80060e4:	e7ee      	b.n	80060c4 <__libc_init_array+0xc>
 80060e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ea:	4798      	blx	r3
 80060ec:	3601      	adds	r6, #1
 80060ee:	e7f2      	b.n	80060d6 <__libc_init_array+0x1e>
 80060f0:	08006128 	.word	0x08006128
 80060f4:	08006128 	.word	0x08006128
 80060f8:	08006128 	.word	0x08006128
 80060fc:	0800612c 	.word	0x0800612c

08006100 <_init>:
 8006100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006102:	bf00      	nop
 8006104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006106:	bc08      	pop	{r3}
 8006108:	469e      	mov	lr, r3
 800610a:	4770      	bx	lr

0800610c <_fini>:
 800610c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800610e:	bf00      	nop
 8006110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006112:	bc08      	pop	{r3}
 8006114:	469e      	mov	lr, r3
 8006116:	4770      	bx	lr
