INFO-FLOW: Workspace D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair opened at Wed May 13 21:28:02 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     set_part xc7a200t-fbg676-2 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data single -quiet 
Command       ap_part_info done; 1.135 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a200t:-fbg676:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a200t-fbg676-2 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       get_default_platform 
Command     set_part done; 1.283 sec.
Execute     ap_part_info -data single -name xc7a200t-fbg676-2 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=false 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=false 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_interface -m_axi_addr64=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
Execute       config_interface -m_axi_addr64=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_interface -clock_enable=false 
Execute     config_interface -expose_global=true 
Execute     config_interface -m_axi_addr64=false 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Execute     config_interface -trim_dangling_port=false 
Command   open_solution done; 1.504 sec.
Execute   set_part xc7a200t-fbg676-2 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data single -quiet 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a200t:-fbg676:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7a200t-fbg676-2 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
Execute   config_compile 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_interface -expose_global -m_axi_offset off -register_io off 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling tree.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted tree.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "tree.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E tree.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c
Command       clang done; 0.946 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
Command       clang done; 0.955 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.tree.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.tree.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.tree.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.tree.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.tree.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.tree.pp.0.c.err.log 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.tree.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.tree.pp.0.c.err.log 
Command       tidy_31 done; 0.107 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.bc
Command       clang done; 0.934 sec.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling NIST-KATs/rng.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted NIST-KATs/rng.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "NIST-KATs/rng.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E NIST-KATs/rng.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c
Command       clang done; 0.922 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
Command       clang done; 0.921 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.rng.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.rng.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.rng.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.rng.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.rng.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.bc
Command       clang done; 0.927 sec.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling picnic_types.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted picnic_types.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "picnic_types.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E picnic_types.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c
Command       clang done; 0.925 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
Command       clang done; 0.924 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic_types.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic_types.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic_types.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic_types.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic_types.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic_types.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.picnic_types.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.picnic_types.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.bc
Command       clang done; 0.926 sec.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling picnic_impl.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted picnic_impl.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "picnic_impl.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E picnic_impl.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c
Command       clang done; 0.924 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:693:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1641:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
Command       clang done; 0.97 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic_impl.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic_impl.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic_impl.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic_impl.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic_impl.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic_impl.pp.0.c.err.log 
Command         ap_eval done; 0.232 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.picnic_impl.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.picnic_impl.pp.0.c.err.log 
Command       tidy_31 done; 0.385 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.165 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.bc
Command       clang done; 0.965 sec.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling picnic2_impl.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted picnic2_impl.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "picnic2_impl.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E picnic2_impl.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c
Command       clang done; 0.929 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
Command       clang done; 0.943 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic2_impl.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic2_impl.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic2_impl.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic2_impl.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic2_impl.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic2_impl.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.picnic2_impl.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.picnic2_impl.pp.0.c.err.log 
Command       tidy_31 done; 0.121 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.bc
Command       clang done; 0.937 sec.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling picnic.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted picnic.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "picnic.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E picnic.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c
Command       clang done; 0.924 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
Command       clang done; 0.919 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.picnic.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.picnic.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.picnic.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.picnic.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.bc
Command       clang done; 0.932 sec.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling lowmc_constants.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted lowmc_constants.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "lowmc_constants.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E lowmc_constants.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c
Command       clang done; 0.926 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.171 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
Command       clang done; 0.973 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.172 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.171 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.lowmc_constants.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.lowmc_constants.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.lowmc_constants.pp.0.c.err.log 
Command       ap_eval done; 0.159 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.lowmc_constants.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.lowmc_constants.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.lowmc_constants.pp.0.c.err.log 
Command         ap_eval done; 0.224 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.lowmc_constants.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.lowmc_constants.pp.0.c.err.log 
Command         ap_eval done; 0.104 sec.
Command       tidy_31 done; 0.33 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.477 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.bc
Command       clang done; 0.966 sec.
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling hash.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted hash.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "hash.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E hash.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c
Command       clang done; 0.914 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
Command       clang done; 0.923 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.hash.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.hash.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.hash.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.hash.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.hash.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.hash.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.hash.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.hash.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.bc
Command       clang done; 0.926 sec.
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling api.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted api.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "api.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E api.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c
Command       clang done; 0.925 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
Command       clang done; 0.922 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.api.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.api.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.api.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.api.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.api.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.api.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.api.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.api.pp.0.c.err.log 
Command       tidy_31 done; 0.133 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.bc
Command       clang done; 0.921 sec.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling NIST-KATs/aes.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted NIST-KATs/aes.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "NIST-KATs/aes.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E NIST-KATs/aes.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c
Command       clang done; 0.964 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
Command       clang done; 0.932 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.aes.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.aes.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.aes.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.aes.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.aes.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.bc
Command       clang done; 0.937 sec.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sha3/KeccakSpongeWidth1600.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted sha3/KeccakSpongeWidth1600.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "sha3/KeccakSpongeWidth1600.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E sha3/KeccakSpongeWidth1600.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c
Command       clang done; 0.928 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
Command       clang done; 0.924 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakSpongeWidth1600.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakSpongeWidth1600.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakSpongeWidth1600.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakSpongeWidth1600.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakSpongeWidth1600.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakSpongeWidth1600.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.KeccakSpongeWidth1600.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.KeccakSpongeWidth1600.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.bc
Command       clang done; 0.916 sec.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sha3/KeccakP-1600-reference.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted sha3/KeccakP-1600-reference.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "sha3/KeccakP-1600-reference.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E sha3/KeccakP-1600-reference.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c
Command       clang done; 0.921 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
Command       clang done; 0.924 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakP-1600-reference.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakP-1600-reference.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakP-1600-reference.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakP-1600-reference.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakP-1600-reference.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakP-1600-reference.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.KeccakP-1600-reference.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.KeccakP-1600-reference.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.bc
Command       clang done; 0.93 sec.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sha3/KeccakHash.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted sha3/KeccakHash.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "sha3/KeccakHash.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E sha3/KeccakHash.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c
Command       clang done; 0.921 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx_Vivado/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c"  -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
Command       clang done; 0.919 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/.systemc_flag -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c std=gnu89 -directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/all.directive.json -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakHash.pp.0.c.diag.yml D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakHash.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-dataflow-lawyer.KeccakHash.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakHash.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakHash.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tidy-3.1.KeccakHash.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.KeccakHash.pp.0.c.out.log 2> D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/xilinx-legacy-rewriter.KeccakHash.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.bc" 
INFO-FLOW: exec D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx_Vivado/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx_Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.bc
Command       clang done; 0.925 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/tree.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/rng.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_types.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_impl.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic2_impl.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/lowmc_constants.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/hash.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/api.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/aes.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakSpongeWidth1600.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakP-1600-reference.g.bc D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeccakHash.g.bc -hls-opt -except-internalize crypto_sign_keypair -LD:/Xilinx_Vivado/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g 
Command       llvm-ld done; 0.919 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.340 ; gain = 119.000
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.pp.bc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx_Vivado/Vivado/2019.2/win64/lib -lfloatconversion -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.479 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top crypto_sign_keypair -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g.0.bc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.111 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g.1.bc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
Command         transform done; 0.281 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g.2.prechk.bc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.g.1.bc to D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.o.1.bc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
Command         transform done; 0.725 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.o.1.tmp.bc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
Command         transform done; 0.387 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.o.2.bc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:170:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:220:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
Command         transform done; 1.368 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 302.867 ; gain = 212.527
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.442 sec.
Command     elaborate done; 47.239 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
Execute       ap_set_top_model crypto_sign_keypair 
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
Execute       get_model_list crypto_sign_keypair -filter all-wo-channel -topdown 
Execute       preproc_iomode -model crypto_sign_keypair 
Execute       preproc_iomode -model picnic_keygen 
Execute       preproc_iomode -model LowMCEnc 
Execute       preproc_iomode -model matrix_mul 
Execute       preproc_iomode -model matrix_mul.1 
Execute       preproc_iomode -model randombytes 
Execute       preproc_iomode -model AES256_ECB 
Execute       preproc_iomode -model AES256_ECB.1 
Execute       preproc_iomode -model Cipher 
Execute       preproc_iomode -model SubBytes 
Execute       preproc_iomode -model AddRoundKey 
Execute       preproc_iomode -model KeyExpansion 
Execute       get_model_list crypto_sign_keypair -filter all-wo-channel 
INFO-FLOW: Model list for configure: KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair
INFO-FLOW: Configuring Module : KeyExpansion ...
Execute       set_default_model KeyExpansion 
Execute       apply_spec_resource_limit KeyExpansion 
INFO-FLOW: Configuring Module : AddRoundKey ...
Execute       set_default_model AddRoundKey 
Execute       apply_spec_resource_limit AddRoundKey 
INFO-FLOW: Configuring Module : SubBytes ...
Execute       set_default_model SubBytes 
Execute       apply_spec_resource_limit SubBytes 
INFO-FLOW: Configuring Module : Cipher ...
Execute       set_default_model Cipher 
Execute       apply_spec_resource_limit Cipher 
INFO-FLOW: Configuring Module : AES256_ECB.1 ...
Execute       set_default_model AES256_ECB.1 
Execute       apply_spec_resource_limit AES256_ECB.1 
INFO-FLOW: Configuring Module : AES256_ECB ...
Execute       set_default_model AES256_ECB 
Execute       apply_spec_resource_limit AES256_ECB 
INFO-FLOW: Configuring Module : randombytes ...
Execute       set_default_model randombytes 
Execute       apply_spec_resource_limit randombytes 
INFO-FLOW: Configuring Module : matrix_mul.1 ...
Execute       set_default_model matrix_mul.1 
Execute       apply_spec_resource_limit matrix_mul.1 
INFO-FLOW: Configuring Module : matrix_mul ...
Execute       set_default_model matrix_mul 
Execute       apply_spec_resource_limit matrix_mul 
INFO-FLOW: Configuring Module : LowMCEnc ...
Execute       set_default_model LowMCEnc 
Execute       apply_spec_resource_limit LowMCEnc 
INFO-FLOW: Configuring Module : picnic_keygen ...
Execute       set_default_model picnic_keygen 
Execute       apply_spec_resource_limit picnic_keygen 
INFO-FLOW: Configuring Module : crypto_sign_keypair ...
Execute       set_default_model crypto_sign_keypair 
Execute       apply_spec_resource_limit crypto_sign_keypair 
INFO-FLOW: Model list for preprocess: KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair
INFO-FLOW: Preprocessing Module: KeyExpansion ...
Execute       set_default_model KeyExpansion 
Execute       cdfg_preprocess -model KeyExpansion 
Execute       rtl_gen_preprocess KeyExpansion 
INFO-FLOW: Preprocessing Module: AddRoundKey ...
Execute       set_default_model AddRoundKey 
Execute       cdfg_preprocess -model AddRoundKey 
Execute       rtl_gen_preprocess AddRoundKey 
INFO-FLOW: Preprocessing Module: SubBytes ...
Execute       set_default_model SubBytes 
Execute       cdfg_preprocess -model SubBytes 
Execute       rtl_gen_preprocess SubBytes 
INFO-FLOW: Preprocessing Module: Cipher ...
Execute       set_default_model Cipher 
Execute       cdfg_preprocess -model Cipher 
Execute       rtl_gen_preprocess Cipher 
INFO-FLOW: Preprocessing Module: AES256_ECB.1 ...
Execute       set_default_model AES256_ECB.1 
Execute       cdfg_preprocess -model AES256_ECB.1 
Execute       rtl_gen_preprocess AES256_ECB.1 
INFO-FLOW: Preprocessing Module: AES256_ECB ...
Execute       set_default_model AES256_ECB 
Execute       cdfg_preprocess -model AES256_ECB 
Execute       rtl_gen_preprocess AES256_ECB 
INFO-FLOW: Preprocessing Module: randombytes ...
Execute       set_default_model randombytes 
Execute       cdfg_preprocess -model randombytes 
Execute       rtl_gen_preprocess randombytes 
INFO-FLOW: Preprocessing Module: matrix_mul.1 ...
Execute       set_default_model matrix_mul.1 
Execute       cdfg_preprocess -model matrix_mul.1 
Execute       rtl_gen_preprocess matrix_mul.1 
INFO-FLOW: Preprocessing Module: matrix_mul ...
Execute       set_default_model matrix_mul 
Execute       cdfg_preprocess -model matrix_mul 
Execute       rtl_gen_preprocess matrix_mul 
INFO-FLOW: Preprocessing Module: LowMCEnc ...
Execute       set_default_model LowMCEnc 
Execute       cdfg_preprocess -model LowMCEnc 
Execute       rtl_gen_preprocess LowMCEnc 
INFO-FLOW: Preprocessing Module: picnic_keygen ...
Execute       set_default_model picnic_keygen 
Execute       cdfg_preprocess -model picnic_keygen 
Execute       rtl_gen_preprocess picnic_keygen 
INFO-FLOW: Preprocessing Module: crypto_sign_keypair ...
Execute       set_default_model crypto_sign_keypair 
Execute       cdfg_preprocess -model crypto_sign_keypair 
Execute       rtl_gen_preprocess crypto_sign_keypair 
INFO-FLOW: Model list for synthesis: KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeyExpansion 
Execute       schedule -model KeyExpansion 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.404 seconds; current allocated memory: 242.431 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.sched.adb -f 
INFO-FLOW: Finish scheduling KeyExpansion.
Execute       set_default_model KeyExpansion 
Execute       bind -model KeyExpansion 
BIND OPTION: model=KeyExpansion
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 243.083 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.verbose.bind.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.bind.adb -f 
INFO-FLOW: Finish binding KeyExpansion.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AddRoundKey 
Execute       schedule -model AddRoundKey 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.202 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.sched.adb -f 
INFO-FLOW: Finish scheduling AddRoundKey.
Execute       set_default_model AddRoundKey 
Execute       bind -model AddRoundKey 
BIND OPTION: model=AddRoundKey
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.325 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.verbose.bind.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.bind.adb -f 
INFO-FLOW: Finish binding AddRoundKey.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SubBytes 
Execute       schedule -model SubBytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 243.393 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.sched.adb -f 
INFO-FLOW: Finish scheduling SubBytes.
Execute       set_default_model SubBytes 
Execute       bind -model SubBytes 
BIND OPTION: model=SubBytes
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 243.494 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.verbose.bind.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.bind.adb -f 
INFO-FLOW: Finish binding SubBytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Cipher 
Execute       schedule -model Cipher 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 243.834 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.sched.adb -f 
INFO-FLOW: Finish scheduling Cipher.
Execute       set_default_model Cipher 
Execute       bind -model Cipher 
BIND OPTION: model=Cipher
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 244.252 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.verbose.bind.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.bind.adb -f 
INFO-FLOW: Finish binding Cipher.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES256_ECB.1 
Execute       schedule -model AES256_ECB.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 244.428 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.sched.adb -f 
INFO-FLOW: Finish scheduling AES256_ECB.1.
Execute       set_default_model AES256_ECB.1 
Execute       bind -model AES256_ECB.1 
BIND OPTION: model=AES256_ECB.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 244.656 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.verbose.bind.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.bind.adb -f 
INFO-FLOW: Finish binding AES256_ECB.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES256_ECB 
Execute       schedule -model AES256_ECB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 244.869 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.sched.adb -f 
INFO-FLOW: Finish scheduling AES256_ECB.
Execute       set_default_model AES256_ECB 
Execute       bind -model AES256_ECB 
BIND OPTION: model=AES256_ECB
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 245.143 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.verbose.bind.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.bind.adb -f 
INFO-FLOW: Finish binding AES256_ECB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model randombytes 
Execute       schedule -model randombytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 245.427 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.sched.adb -f 
INFO-FLOW: Finish scheduling randombytes.
Execute       set_default_model randombytes 
Execute       bind -model randombytes 
BIND OPTION: model=randombytes
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 245.762 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.verbose.bind.rpt 
Command       syn_report done; 0.181 sec.
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.bind.adb -f 
INFO-FLOW: Finish binding randombytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_mul.1 
Execute       schedule -model matrix_mul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 246.283 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul.1.
Execute       set_default_model matrix_mul.1 
Execute       bind -model matrix_mul.1 
BIND OPTION: model=matrix_mul.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 246.761 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.verbose.bind.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_mul 
Execute       schedule -model matrix_mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 247.146 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul.
Execute       set_default_model matrix_mul 
Execute       bind -model matrix_mul 
BIND OPTION: model=matrix_mul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 247.623 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.verbose.bind.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LowMCEnc 
Execute       schedule -model LowMCEnc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 248.081 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.sched.adb -f 
INFO-FLOW: Finish scheduling LowMCEnc.
Execute       set_default_model LowMCEnc 
Execute       bind -model LowMCEnc 
BIND OPTION: model=LowMCEnc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 248.656 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.verbose.bind.rpt 
Command       syn_report done; 0.186 sec.
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.bind.adb -f 
INFO-FLOW: Finish binding LowMCEnc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model picnic_keygen 
Execute       schedule -model picnic_keygen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 249.149 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.sched.adb -f 
INFO-FLOW: Finish scheduling picnic_keygen.
Execute       set_default_model picnic_keygen 
Execute       bind -model picnic_keygen 
BIND OPTION: model=picnic_keygen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.339 sec.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 249.889 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.verbose.bind.rpt 
Command       syn_report done; 0.352 sec.
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.bind.adb -f 
INFO-FLOW: Finish binding picnic_keygen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crypto_sign_keypair 
Execute       schedule -model crypto_sign_keypair 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 250.380 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.verbose.sched.rpt 
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.sched.adb -f 
INFO-FLOW: Finish scheduling crypto_sign_keypair.
Execute       set_default_model crypto_sign_keypair 
Execute       bind -model crypto_sign_keypair 
BIND OPTION: model=crypto_sign_keypair
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 250.730 MB.
Execute       syn_report -verbosereport -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.verbose.bind.rpt 
Command       syn_report done; 0.354 sec.
Execute       db_write -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.bind.adb -f 
INFO-FLOW: Finish binding crypto_sign_keypair.
Execute       get_model_list crypto_sign_keypair -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess KeyExpansion 
Execute       rtl_gen_preprocess AddRoundKey 
Execute       rtl_gen_preprocess SubBytes 
Execute       rtl_gen_preprocess Cipher 
Execute       rtl_gen_preprocess AES256_ECB.1 
Execute       rtl_gen_preprocess AES256_ECB 
Execute       rtl_gen_preprocess randombytes 
Execute       rtl_gen_preprocess matrix_mul.1 
Execute       rtl_gen_preprocess matrix_mul 
Execute       rtl_gen_preprocess LowMCEnc 
Execute       rtl_gen_preprocess picnic_keygen 
Execute       rtl_gen_preprocess crypto_sign_keypair 
INFO-FLOW: Model list for RTL generation: KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KeyExpansion -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 251.914 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeyExpansion -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/KeyExpansion -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl KeyExpansion -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/KeyExpansion 
Execute       gen_rtl KeyExpansion -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/KeyExpansion 
Execute       syn_report -csynth -model KeyExpansion -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/KeyExpansion_csynth.rpt 
Execute       syn_report -rtlxml -model KeyExpansion -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/KeyExpansion_csynth.xml 
Execute       syn_report -verbosereport -model KeyExpansion -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.verbose.rpt 
Execute       db_write -model KeyExpansion -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.adb 
Execute       gen_tb_info KeyExpansion -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AddRoundKey -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 252.286 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl AddRoundKey -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/AddRoundKey -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl AddRoundKey -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/AddRoundKey 
Execute       gen_rtl AddRoundKey -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/AddRoundKey 
Execute       syn_report -csynth -model AddRoundKey -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/AddRoundKey_csynth.rpt 
Execute       syn_report -rtlxml -model AddRoundKey -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/AddRoundKey_csynth.xml 
Execute       syn_report -verbosereport -model AddRoundKey -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.verbose.rpt 
Execute       db_write -model AddRoundKey -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.adb 
Execute       gen_tb_info AddRoundKey -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model SubBytes -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 252.502 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl SubBytes -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/SubBytes -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl SubBytes -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/SubBytes 
Execute       gen_rtl SubBytes -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/SubBytes 
Execute       syn_report -csynth -model SubBytes -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/SubBytes_csynth.rpt 
Execute       syn_report -rtlxml -model SubBytes -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/SubBytes_csynth.xml 
Execute       syn_report -verbosereport -model SubBytes -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.verbose.rpt 
Execute       db_write -model SubBytes -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.adb 
Execute       gen_tb_info SubBytes -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Cipher -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 253.378 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl Cipher -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/Cipher -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl Cipher -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/Cipher 
Execute       gen_rtl Cipher -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/Cipher 
Execute       syn_report -csynth -model Cipher -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/Cipher_csynth.rpt 
Execute       syn_report -rtlxml -model Cipher -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/Cipher_csynth.xml 
Execute       syn_report -verbosereport -model Cipher -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.verbose.rpt 
Execute       db_write -model Cipher -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.adb 
Execute       gen_tb_info Cipher -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES256_ECB.1 -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 253.936 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES256_ECB.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/AES256_ECB_1 -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl AES256_ECB.1 -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/AES256_ECB_1 
Execute       gen_rtl AES256_ECB.1 -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/AES256_ECB_1 
Execute       syn_report -csynth -model AES256_ECB.1 -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/AES256_ECB_1_csynth.rpt 
Execute       syn_report -rtlxml -model AES256_ECB.1 -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/AES256_ECB_1_csynth.xml 
Execute       syn_report -verbosereport -model AES256_ECB.1 -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.verbose.rpt 
Execute       db_write -model AES256_ECB.1 -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.adb 
Execute       gen_tb_info AES256_ECB.1 -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES256_ECB -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 254.588 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES256_ECB -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/AES256_ECB -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl AES256_ECB -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/AES256_ECB 
Execute       gen_rtl AES256_ECB -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/AES256_ECB 
Execute       syn_report -csynth -model AES256_ECB -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/AES256_ECB_csynth.rpt 
Execute       syn_report -rtlxml -model AES256_ECB -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/AES256_ECB_csynth.xml 
Execute       syn_report -verbosereport -model AES256_ECB -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.verbose.rpt 
Execute       db_write -model AES256_ECB -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.adb 
Execute       gen_tb_info AES256_ECB -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model randombytes -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 255.270 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl randombytes -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/randombytes -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl randombytes -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/randombytes 
Execute       gen_rtl randombytes -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/randombytes 
Execute       syn_report -csynth -model randombytes -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/randombytes_csynth.rpt 
Execute       syn_report -rtlxml -model randombytes -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/randombytes_csynth.xml 
Execute       syn_report -verbosereport -model randombytes -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.verbose.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -model randombytes -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.adb 
Execute       gen_tb_info randombytes -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrix_mul.1 -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 256.326 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_mul.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/matrix_mul_1 -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl matrix_mul.1 -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/matrix_mul_1 
Execute       gen_rtl matrix_mul.1 -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/matrix_mul_1 
Execute       syn_report -csynth -model matrix_mul.1 -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/matrix_mul_1_csynth.rpt 
Execute       syn_report -rtlxml -model matrix_mul.1 -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/matrix_mul_1_csynth.xml 
Execute       syn_report -verbosereport -model matrix_mul.1 -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.verbose.rpt 
Command       syn_report done; 0.108 sec.
Execute       db_write -model matrix_mul.1 -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.adb 
Execute       gen_tb_info matrix_mul.1 -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrix_mul -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 257.349 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_mul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/matrix_mul -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl matrix_mul -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/matrix_mul 
Execute       gen_rtl matrix_mul -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/matrix_mul 
Execute       syn_report -csynth -model matrix_mul -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/matrix_mul_csynth.rpt 
Execute       syn_report -rtlxml -model matrix_mul -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/matrix_mul_csynth.xml 
Execute       syn_report -verbosereport -model matrix_mul -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.verbose.rpt 
Execute       db_write -model matrix_mul -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.adb 
Command       db_write done; 0.104 sec.
Execute       gen_tb_info matrix_mul -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model LowMCEnc -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 258.638 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl LowMCEnc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/LowMCEnc -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl LowMCEnc -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/LowMCEnc 
Execute       gen_rtl LowMCEnc -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/LowMCEnc 
Execute       syn_report -csynth -model LowMCEnc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/LowMCEnc_csynth.rpt 
Execute       syn_report -rtlxml -model LowMCEnc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/LowMCEnc_csynth.xml 
Execute       syn_report -verbosereport -model LowMCEnc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.verbose.rpt 
Command       syn_report done; 0.206 sec.
Execute       db_write -model LowMCEnc -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.adb 
Command       db_write done; 0.119 sec.
Execute       gen_tb_info LowMCEnc -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model picnic_keygen -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 259.948 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl picnic_keygen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/picnic_keygen -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl picnic_keygen -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/picnic_keygen 
Execute       gen_rtl picnic_keygen -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/picnic_keygen 
Execute       syn_report -csynth -model picnic_keygen -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/picnic_keygen_csynth.rpt 
Execute       syn_report -rtlxml -model picnic_keygen -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/picnic_keygen_csynth.xml 
Execute       syn_report -verbosereport -model picnic_keygen -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.verbose.rpt 
Command       syn_report done; 0.365 sec.
Execute       db_write -model picnic_keygen -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info picnic_keygen -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crypto_sign_keypair -vendor xilinx -mg_file D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
Command       create_rtl_model done; 0.225 sec.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 261.164 MB.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       gen_rtl crypto_sign_keypair -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/systemc/crypto_sign_keypair -synmodules KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair 
Execute       gen_rtl crypto_sign_keypair -istop -style xilinx -f -lang vhdl -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/vhdl/crypto_sign_keypair 
Execute       gen_rtl crypto_sign_keypair -istop -style xilinx -f -lang vlog -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/verilog/crypto_sign_keypair 
Execute       syn_report -csynth -model crypto_sign_keypair -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/crypto_sign_keypair_csynth.rpt 
Execute       syn_report -rtlxml -model crypto_sign_keypair -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/syn/report/crypto_sign_keypair_csynth.xml 
Execute       syn_report -verbosereport -model crypto_sign_keypair -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.verbose.rpt 
Command       syn_report done; 0.445 sec.
Execute       db_write -model crypto_sign_keypair -f -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.adb 
Execute       gen_tb_info crypto_sign_keypair -p D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair 
Execute       export_constraint_db -f -tool general -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.constraint.tcl 
Execute       syn_report -designview -model crypto_sign_keypair -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.design.xml 
Command       syn_report done; 0.229 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model crypto_sign_keypair -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model crypto_sign_keypair -o D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks crypto_sign_keypair 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain crypto_sign_keypair 
INFO-FLOW: Model list for RTL component generation: KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB.1 AES256_ECB randombytes matrix_mul.1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair
INFO-FLOW: Handling components in module [KeyExpansion] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.compgen.tcl 
INFO-FLOW: Found component crypto_sign_keypabkb.
INFO-FLOW: Append model crypto_sign_keypabkb
INFO-FLOW: Found component KeyExpansion_sbox.
INFO-FLOW: Append model KeyExpansion_sbox
INFO-FLOW: Found component KeyExpansion_Rcon.
INFO-FLOW: Append model KeyExpansion_Rcon
INFO-FLOW: Handling components in module [AddRoundKey] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.compgen.tcl 
INFO-FLOW: Handling components in module [SubBytes] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.compgen.tcl 
INFO-FLOW: Handling components in module [Cipher] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.compgen.tcl 
INFO-FLOW: Handling components in module [AES256_ECB_1] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.compgen.tcl 
INFO-FLOW: Found component AES256_ECB_1_ctx_cud.
INFO-FLOW: Append model AES256_ECB_1_ctx_cud
INFO-FLOW: Found component AES256_ECB_1_test.
INFO-FLOW: Append model AES256_ECB_1_test
INFO-FLOW: Handling components in module [AES256_ECB] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.compgen.tcl 
INFO-FLOW: Found component AES256_ECB_ctx_RodEe.
INFO-FLOW: Append model AES256_ECB_ctx_RodEe
INFO-FLOW: Handling components in module [randombytes] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.compgen.tcl 
INFO-FLOW: Found component randombytes_block.
INFO-FLOW: Append model randombytes_block
INFO-FLOW: Found component randombytes_temp.
INFO-FLOW: Append model randombytes_temp
INFO-FLOW: Handling components in module [matrix_mul_1] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.compgen.tcl 
INFO-FLOW: Found component matrix_mul_1_tempeOg.
INFO-FLOW: Append model matrix_mul_1_tempeOg
INFO-FLOW: Found component matrix_mul_1_prod.
INFO-FLOW: Append model matrix_mul_1_prod
INFO-FLOW: Found component matrix_mul_1_temp.
INFO-FLOW: Append model matrix_mul_1_temp
INFO-FLOW: Handling components in module [matrix_mul] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.compgen.tcl 
INFO-FLOW: Found component matrix_mul_temp_mfYi.
INFO-FLOW: Append model matrix_mul_temp_mfYi
INFO-FLOW: Handling components in module [LowMCEnc] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.compgen.tcl 
INFO-FLOW: Found component LowMCEnc_temp_matg8j.
INFO-FLOW: Append model LowMCEnc_temp_matg8j
INFO-FLOW: Found component LowMCEnc_roundKey.
INFO-FLOW: Append model LowMCEnc_roundKey
INFO-FLOW: Found component LowMCEnc_temp.
INFO-FLOW: Append model LowMCEnc_temp
INFO-FLOW: Handling components in module [picnic_keygen] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.compgen.tcl 
INFO-FLOW: Found component picnic_keygen_temp.
INFO-FLOW: Append model picnic_keygen_temp
INFO-FLOW: Handling components in module [crypto_sign_keypair] ... 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.compgen.tcl 
INFO-FLOW: Found component crypto_sign_keypahbi.
INFO-FLOW: Append model crypto_sign_keypahbi
INFO-FLOW: Found component crypto_sign_keypakbM.
INFO-FLOW: Append model crypto_sign_keypakbM
INFO-FLOW: Append model KeyExpansion
INFO-FLOW: Append model AddRoundKey
INFO-FLOW: Append model SubBytes
INFO-FLOW: Append model Cipher
INFO-FLOW: Append model AES256_ECB_1
INFO-FLOW: Append model AES256_ECB
INFO-FLOW: Append model randombytes
INFO-FLOW: Append model matrix_mul_1
INFO-FLOW: Append model matrix_mul
INFO-FLOW: Append model LowMCEnc
INFO-FLOW: Append model picnic_keygen
INFO-FLOW: Append model crypto_sign_keypair
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: crypto_sign_keypabkb KeyExpansion_sbox KeyExpansion_Rcon AES256_ECB_1_ctx_cud AES256_ECB_1_test AES256_ECB_ctx_RodEe randombytes_block randombytes_temp matrix_mul_1_tempeOg matrix_mul_1_prod matrix_mul_1_temp matrix_mul_temp_mfYi LowMCEnc_temp_matg8j LowMCEnc_roundKey LowMCEnc_temp picnic_keygen_temp crypto_sign_keypahbi crypto_sign_keypakbM KeyExpansion AddRoundKey SubBytes Cipher AES256_ECB_1 AES256_ECB randombytes matrix_mul_1 matrix_mul LowMCEnc picnic_keygen crypto_sign_keypair
INFO-FLOW: To file: write model crypto_sign_keypabkb
INFO-FLOW: To file: write model KeyExpansion_sbox
INFO-FLOW: To file: write model KeyExpansion_Rcon
INFO-FLOW: To file: write model AES256_ECB_1_ctx_cud
INFO-FLOW: To file: write model AES256_ECB_1_test
INFO-FLOW: To file: write model AES256_ECB_ctx_RodEe
INFO-FLOW: To file: write model randombytes_block
INFO-FLOW: To file: write model randombytes_temp
INFO-FLOW: To file: write model matrix_mul_1_tempeOg
INFO-FLOW: To file: write model matrix_mul_1_prod
INFO-FLOW: To file: write model matrix_mul_1_temp
INFO-FLOW: To file: write model matrix_mul_temp_mfYi
INFO-FLOW: To file: write model LowMCEnc_temp_matg8j
INFO-FLOW: To file: write model LowMCEnc_roundKey
INFO-FLOW: To file: write model LowMCEnc_temp
INFO-FLOW: To file: write model picnic_keygen_temp
INFO-FLOW: To file: write model crypto_sign_keypahbi
INFO-FLOW: To file: write model crypto_sign_keypakbM
INFO-FLOW: To file: write model KeyExpansion
INFO-FLOW: To file: write model AddRoundKey
INFO-FLOW: To file: write model SubBytes
INFO-FLOW: To file: write model Cipher
INFO-FLOW: To file: write model AES256_ECB_1
INFO-FLOW: To file: write model AES256_ECB
INFO-FLOW: To file: write model randombytes
INFO-FLOW: To file: write model matrix_mul_1
INFO-FLOW: To file: write model matrix_mul
INFO-FLOW: To file: write model LowMCEnc
INFO-FLOW: To file: write model picnic_keygen
INFO-FLOW: To file: write model crypto_sign_keypair
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model crypto_sign_keypair -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.672 sec.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.588 sec.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.246 sec.
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       ap_source done; 0.106 sec.
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source D:/Xilinx_Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=crypto_sign_keypair xml_exists=0
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute         source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute         source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute         source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.174 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.compgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.compgen.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.constraint.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=30 #gSsdmPorts=16
Execute       source D:/Xilinx_Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.rtl_wrap.cfg.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.compgen.dataonly.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.constraint.tcl 
Execute       sc_get_clocks crypto_sign_keypair 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/KeyExpansion.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AddRoundKey.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/SubBytes.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/Cipher.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB_1.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/AES256_ECB.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/randombytes.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul_1.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/LowMCEnc.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/picnic_keygen.tbgen.tcl 
Execute       source D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/crypto_sign_keypair.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 357.152 ; gain = 266.813
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
Command     autosyn done; 15.753 sec.
Command   csynth_design done; 62.997 sec.
Command ap_source done; 64.731 sec.
Execute cleanup_all 
