

================================================================
== Vivado HLS Report for 'A_IO_L2_in_boundary'
================================================================
* Date:           Wed Jun  9 18:43:09 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33288|    33288| 0.111 ms | 0.111 ms |  33288|  33288|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_A_IO_L2_in_intra_trans_1_fu_43         |A_IO_L2_in_intra_trans_1         |    32771|    32771| 0.109 ms | 0.109 ms |  32771|  32771|   none  |
        |grp_A_IO_L2_in_inter_trans_boundary_fu_50  |A_IO_L2_in_inter_trans_boundary  |      514|      514| 1.713 us | 1.713 us |    514|    514|   none  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       96|      436|     -|
|Memory               |       15|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|       81|     -|
|Register             |        -|      -|        7|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       15|      0|      103|      519|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+-------+----+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+-------+----+-----+-----+
    |grp_A_IO_L2_in_inter_trans_boundary_fu_50  |A_IO_L2_in_inter_trans_boundary  |        0|      0|  38|  184|    0|
    |grp_A_IO_L2_in_intra_trans_1_fu_43         |A_IO_L2_in_intra_trans_1         |        0|      0|  58|  252|    0|
    +-------------------------------------------+---------------------------------+---------+-------+----+-----+-----+
    |Total                                      |                                 |        0|      0|  96|  436|    0|
    +-------------------------------------------+---------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_U  |A_IO_L2_in520_local_A  |       15|  0|   0|    0|  1024|  256|     1|       262144|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                       |       15|  0|   0|    0|  1024|  256|     1|       262144|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |fifo_A_in_V_V_read          |   9|          2|    1|          2|
    |fifo_A_local_out_V_V_write  |   9|          2|    1|          2|
    |local_A_ce0                 |   9|          2|    1|          2|
    |local_A_ce1                 |   9|          2|    1|          2|
    |local_A_we1                 |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  81|         17|    7|         17|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                               |  4|   0|    4|          0|
    |ap_done_reg                                             |  1|   0|    1|          0|
    |grp_A_IO_L2_in_inter_trans_boundary_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_intra_trans_1_fu_43_ap_start_reg         |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  7|   0|    7|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  A_IO_L2_in_boundary | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  A_IO_L2_in_boundary | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  A_IO_L2_in_boundary | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  A_IO_L2_in_boundary | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |  A_IO_L2_in_boundary | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  A_IO_L2_in_boundary | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  A_IO_L2_in_boundary | return value |
|fifo_A_in_V_V_dout           |  in |  256|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_in_V_V_empty_n        |  in |    1|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_in_V_V_read           | out |    1|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_local_out_V_V_din     | out |  256|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 5 [1/1] (1.15ns)   --->   "%local_A = alloca [1024 x i256], align 8" [src/kernel_kernel_new.cpp:184]   --->   Operation 5 'alloca' 'local_A' <Predicate = true> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_inter_trans_boundary([1024 x i256]* %local_A, i256* %fifo_A_in_V_V) noinline" [src/kernel_kernel_new.cpp:197]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_inter_trans_boundary([1024 x i256]* %local_A, i256* %fifo_A_in_V_V) noinline" [src/kernel_kernel_new.cpp:197]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_intra_trans.1([1024 x i256]* %local_A, i256* %fifo_A_local_out_V_V) noinline" [src/kernel_kernel_new.cpp:234]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x i256]* %local_A, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel_new.cpp:183]   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%local_A_addr = getelementptr [1024 x i256]* %local_A, i64 0, i64 512" [src/kernel_kernel_new.cpp:186]   --->   Operation 12 'getelementptr' 'local_A_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_A_addr, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel_new.cpp:186]   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_intra_trans.1([1024 x i256]* %local_A, i256* %fifo_A_local_out_V_V) noinline" [src/kernel_kernel_new.cpp:234]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:242]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
local_A           (alloca       ) [ 00111]
call_ln197        (call         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specmemcore_ln183 (specmemcore  ) [ 00000]
local_A_addr      (getelementptr) [ 00000]
specmemcore_ln186 (specmemcore  ) [ 00000]
call_ln234        (call         ) [ 00000]
ret_ln242         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_local_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_inter_trans_boundary"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_intra_trans.1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="local_A_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="local_A_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="11" slack="0"/>
<pin id="40" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_addr/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_A_IO_L2_in_intra_trans_1_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="0" slack="0"/>
<pin id="45" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="256" slack="0"/>
<pin id="47" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_A_IO_L2_in_inter_trans_boundary_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="256" slack="0"/>
<pin id="53" dir="0" index="2" bw="256" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln197/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="28" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="42"><net_src comp="30" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="43" pin=2"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="32" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_local_out_V_V | {3 4 }
 - Input state : 
	Port: A_IO_L2_in_boundary : fifo_A_in_V_V | {1 2 }
  - Chain level:
	State 1
		call_ln197 : 1
	State 2
	State 3
	State 4
		specmemcore_ln186 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   call   |     grp_A_IO_L2_in_intra_trans_1_fu_43    |  0.603  |    94   |   153   |
|          | grp_A_IO_L2_in_inter_trans_boundary_fu_50 |    0    |    49   |    95   |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |  0.603  |   143   |   248   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|local_A|   15   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   15   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   143  |   248  |    -   |
|   Memory  |   15   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   15   |    0   |   143  |   248  |    0   |
+-----------+--------+--------+--------+--------+--------+
