# VHDL JK Flip-Flop

This project implements a JK Flip-Flop using a 4:1 multiplexer and basic logic gates in VHDL. It was developed as part of a university lab assignment using the Vivado tool.

## File Structure

    .
    └─ project
        └─ simulation
              └─ JKTest.vhd
              └─ MUX4_1Test.vhd
              └─ SimulareAutomatJK.vhd
        └─ source
              └─ AutomatJK.vhd
              └─ JK.vhd
              └─ MUX4_1.vhd

## Disclaimer

This project was created as part of an academic assignment. Feel free to use it for learning purposes, but please do not submit it as your own work in educational settings.
