TimeQuest Timing Analyzer report for ADC
Tue May 19 23:16:09 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 12. Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 13. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 15. Slow Model Setup: 'counter'
 16. Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 17. Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 18. Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 19. Slow Model Hold: 'counter'
 20. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 22. Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 23. Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 25. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 26. Slow Model Minimum Pulse Width: 'counter'
 27. Slow Model Minimum Pulse Width: 'iCLK_50'
 28. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 41. Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 42. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 43. Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 44. Fast Model Setup: 'counter'
 45. Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 46. Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 47. Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 48. Fast Model Hold: 'counter'
 49. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 50. Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 51. Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 52. Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 55. Fast Model Minimum Pulse Width: 'counter'
 56. Fast Model Minimum Pulse Width: 'iCLK_50'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ADC                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; counter                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { counter }                                 ;
; FIFO:FIFO_ADC0_instant|clock            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { FIFO:FIFO_ADC0_instant|clock }            ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK }  ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:mbed_instant|SPI_CLK }  ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                  ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; 159.13 MHz ; 159.13 MHz      ; FIFO:FIFO_ADC0_instant|clock            ;                                                       ;
; 312.7 MHz  ; 312.7 MHz       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;                                                       ;
; 407.33 MHz ; 407.33 MHz      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;                                                       ;
; 492.85 MHz ; 492.85 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;                                                       ;
; 561.8 MHz  ; 500.0 MHz       ; counter                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -5.284 ; -4381.254     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -3.303 ; -103.502      ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -2.603 ; -5.031        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.455 ; -25.169       ;
; counter                                 ; -0.780 ; -2.951        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.276 ; -10.005       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.147 ; -2.836        ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.949 ; -10.953       ;
; counter                                 ; -0.413 ; -2.478        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.191        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.218 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.766 ; -17.614       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -22.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.284 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 6.223      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.247 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.081     ; 6.202      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.229 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.104     ; 6.161      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.146 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.054     ; 6.128      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.129 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.103     ; 6.062      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.090 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 6.063      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.088 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.052      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 6.051      ;
; -5.076 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.099     ; 6.013      ;
; -5.076 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.099     ; 6.013      ;
; -5.076 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.099     ; 6.013      ;
; -5.076 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.099     ; 6.013      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.303 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.170     ; 4.169      ;
; -2.983 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.125     ; 3.894      ;
; -2.922 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.820      ;
; -2.749 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.163     ; 3.622      ;
; -2.744 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.166     ; 3.614      ;
; -2.732 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.162     ; 3.606      ;
; -2.646 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.079     ; 3.603      ;
; -2.419 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.144     ; 3.311      ;
; -2.419 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.144     ; 3.311      ;
; -2.419 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.144     ; 3.311      ;
; -2.419 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.144     ; 3.311      ;
; -2.419 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.144     ; 3.311      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.411 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.138     ; 3.309      ;
; -2.391 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 3.292      ;
; -2.391 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 3.292      ;
; -2.326 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.034     ; 3.328      ;
; -2.265 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 3.254      ;
; -2.198 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.030     ; 3.204      ;
; -2.167 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.063      ;
; -2.166 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.062      ;
; -2.165 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.061      ;
; -2.165 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.061      ;
; -2.164 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.060      ;
; -2.162 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.058      ;
; -2.160 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.056      ;
; -2.160 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.056      ;
; -2.159 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.055      ;
; -2.158 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 3.054      ;
; -2.108 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.155     ; 2.989      ;
; -2.107 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.155     ; 2.988      ;
; -2.106 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.155     ; 2.987      ;
; -2.104 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.155     ; 2.985      ;
; -2.102 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.155     ; 2.983      ;
; -2.098 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.155     ; 2.979      ;
; -2.097 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.155     ; 2.978      ;
; -2.092 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.072     ; 3.056      ;
; -2.087 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.075     ; 3.048      ;
; -2.075 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.071     ; 3.040      ;
; -1.923 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.030     ; 2.929      ;
; -1.878 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 2.929      ;
; -1.762 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 2.745      ;
; -1.762 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 2.745      ;
; -1.762 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 2.745      ;
; -1.762 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 2.745      ;
; -1.762 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 2.745      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.047     ; 2.743      ;
; -1.734 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 2.726      ;
; -1.734 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 2.726      ;
; -1.644 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 2.657      ;
; -1.639 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.026     ; 2.649      ;
; -1.627 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.022     ; 2.641      ;
; -1.603 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 2.654      ;
; -1.530 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.564      ;
; -1.510 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.497      ;
; -1.509 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.496      ;
; -1.508 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.495      ;
; -1.508 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.495      ;
; -1.507 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.494      ;
; -1.505 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.492      ;
; -1.503 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.490      ;
; -1.503 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.490      ;
; -1.502 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.489      ;
; -1.501 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 2.488      ;
; -1.462 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.496      ;
; -1.451 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.064     ; 2.423      ;
; -1.450 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.064     ; 2.422      ;
; -1.449 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.064     ; 2.421      ;
; -1.447 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.064     ; 2.419      ;
; -1.445 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.064     ; 2.417      ;
; -1.441 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.064     ; 2.413      ;
; -1.440 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.064     ; 2.412      ;
; -1.422 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.456      ;
; -1.412 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.448      ;
; -1.369 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 2.382      ;
; -1.364 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.026     ; 2.374      ;
; -1.362 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.396      ;
; -1.359 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 2.255      ;
; -1.359 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.140     ; 2.255      ;
; -1.354 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.388      ;
; -1.352 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.022     ; 2.366      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.603 ; FIFO:FIFO_ADC0_instant|empty_reg           ; SPI_ON                                 ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.251     ; 1.388      ;
; -2.428 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.352     ; 1.112      ;
; -2.297 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.352     ; 0.981      ;
; 0.278  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.657      ;
; 0.319  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.337  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.337  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.778  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.657      ;
; 0.819  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.837  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 0.837  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 22.971 ; usonic[1]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.065      ;
; 23.011 ; usonic[0]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.025      ;
; 23.034 ; MBED_RDY                                   ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 1.988      ;
; 23.042 ; usonic[1]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.994      ;
; 23.042 ; usonic[2]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.994      ;
; 23.082 ; usonic[0]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.954      ;
; 23.113 ; usonic[1]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.923      ;
; 23.113 ; usonic[2]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.923      ;
; 23.152 ; usonic[3]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.884      ;
; 23.153 ; usonic[0]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.883      ;
; 23.184 ; usonic[1]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.852      ;
; 23.184 ; usonic[2]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.852      ;
; 23.223 ; usonic[3]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.813      ;
; 23.224 ; usonic[0]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.812      ;
; 23.255 ; usonic[1]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.781      ;
; 23.255 ; usonic[2]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.781      ;
; 23.269 ; usonic[4]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.767      ;
; 23.286 ; rst                                        ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.006      ; 1.756      ;
; 23.294 ; usonic[3]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.742      ;
; 23.295 ; usonic[0]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.741      ;
; 23.326 ; usonic[1]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.710      ;
; 23.326 ; usonic[2]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.710      ;
; 23.340 ; usonic[4]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.696      ;
; 23.365 ; usonic[3]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.671      ;
; 23.366 ; usonic[0]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.670      ;
; 23.380 ; usonic[5]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.656      ;
; 23.397 ; usonic[2]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.639      ;
; 23.411 ; usonic[6]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.411 ; usonic[4]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.436 ; usonic[3]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.600      ;
; 23.451 ; usonic[5]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.585      ;
; 23.482 ; usonic[6]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.482 ; usonic[4]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.485 ; usonic[1]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.551      ;
; 23.507 ; usonic[3]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.529      ;
; 23.521 ; usonic[7]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.515      ;
; 23.522 ; usonic[5]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.514      ;
; 23.525 ; usonic[0]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.511      ;
; 23.553 ; usonic[8]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.553 ; usonic[6]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.553 ; usonic[4]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.556 ; usonic[1]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.480      ;
; 23.556 ; usonic[2]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.480      ;
; 23.559 ; SPI_ON                                     ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.477      ;
; 23.592 ; usonic[7]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.444      ;
; 23.593 ; usonic[5]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.443      ;
; 23.596 ; usonic[0]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.440      ;
; 23.683 ; temp_mbed_1                                ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 1.347      ;
; 23.686 ; temp_mbed_1                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 1.344      ;
; 23.939 ; usonic[8]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.939 ; usonic[6]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.939 ; usonic[4]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.942 ; usonic[2]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.094      ;
; 23.943 ; usonic[1]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.093      ;
; 23.975 ; usonic[7]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.976 ; usonic[5]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.060      ;
; 23.979 ; usonic[0]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.057      ;
; 23.982 ; usonic[3]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.054      ;
; 24.000 ; temp_mbed_2                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.036      ;
; 24.212 ; rst                                        ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.824      ;
; 24.249 ; usonic[9]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.787      ;
; 24.379 ; usonic[0]                                  ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.455 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.052     ; 2.439      ;
; -1.372 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.408      ;
; -1.367 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.385      ;
; -1.361 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.383      ;
; -1.338 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.376      ;
; -1.307 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.329      ;
; -1.305 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.327      ;
; -1.237 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.259      ;
; -1.234 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.266      ;
; -1.233 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.265      ;
; -1.231 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 2.263      ;
; -1.217 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.265      ;
; -1.212 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.246      ;
; -1.204 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.231      ;
; -1.203 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.239      ;
; -1.184 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.220      ;
; -1.173 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.052     ; 2.157      ;
; -1.168 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.190      ;
; -1.138 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.174      ;
; -1.119 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.155      ;
; -1.085 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.103      ;
; -1.079 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.101      ;
; -1.061 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.097      ;
; -1.056 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.094      ;
; -1.053 ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.048     ; 2.041      ;
; -1.042 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.078      ;
; -1.025 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.047      ;
; -1.023 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.045      ;
; -1.017 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.053      ;
; -1.015 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.051      ;
; -0.983 ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.017      ;
; -0.977 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.013      ;
; -0.955 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.977      ;
; -0.952 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.984      ;
; -0.951 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.983      ;
; -0.950 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.986      ;
; -0.950 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.986      ;
; -0.949 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.981      ;
; -0.935 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.983      ;
; -0.930 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.964      ;
; -0.922 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.949      ;
; -0.891 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.927      ;
; -0.891 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.927      ;
; -0.891 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.927      ;
; -0.891 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.927      ;
; -0.886 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.908      ;
; -0.885 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.921      ;
; -0.812 ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 1.864      ;
; -0.808 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.844      ;
; -0.808 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.844      ;
; -0.785 ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.026     ; 1.795      ;
; -0.770 ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.816      ;
; -0.732 ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.778      ;
; -0.715 ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.755      ;
; -0.609 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.645      ;
; -0.609 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.645      ;
; -0.609 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.645      ;
; -0.609 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.645      ;
; -0.588 ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.636      ;
; -0.569 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.605      ;
; -0.561 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.597      ;
; -0.504 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.550      ;
; -0.477 ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.499      ;
; -0.452 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.488      ;
; -0.449 ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.490      ;
; -0.443 ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.474      ;
; -0.431 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.467      ;
; -0.424 ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.464      ;
; -0.357 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.393      ;
; -0.217 ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.038      ; 1.291      ;
; -0.089 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.125      ;
; -0.051 ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.107      ; 1.194      ;
; -0.046 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.082      ;
; -0.028 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.064      ;
; 0.026  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 1.112      ;
; 0.039  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.103      ; 1.100      ;
; 0.041  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 1.097      ;
; 0.173  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.105      ; 0.968      ;
; 0.205  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.933      ;
; 0.205  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.933      ;
; 0.205  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.933      ;
; 0.209  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.929      ;
; 0.212  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.926      ;
; 0.214  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.822      ;
; 0.216  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.922      ;
; 0.342  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.796      ;
; 0.345  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.793      ;
; 0.348  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.790      ;
; 0.348  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.102      ; 0.790      ;
; 0.386  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.306      ; 2.956      ;
; 0.448  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.306      ; 2.894      ;
; 0.474  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.340      ; 2.902      ;
; 0.480  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.344      ; 2.900      ;
; 0.503  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.360      ; 2.893      ;
; 0.534  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.344      ; 2.846      ;
; 0.536  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.344      ; 2.844      ;
; 0.536  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.340      ; 2.840      ;
; 0.542  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.344      ; 2.838      ;
; 0.565  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.360      ; 2.831      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                                               ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.780 ; auto_sample[0] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.816      ;
; -0.745 ; auto_sample[1] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.781      ;
; -0.709 ; auto_sample[0] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.745      ;
; -0.674 ; auto_sample[2] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.710      ;
; -0.674 ; auto_sample[1] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.710      ;
; -0.603 ; auto_sample[2] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.639      ;
; -0.571 ; auto_sample[3] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.607      ;
; -0.550 ; auto_sample[0] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.586      ;
; -0.515 ; auto_sample[1] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.551      ;
; -0.500 ; auto_sample[3] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.536      ;
; -0.479 ; auto_sample[0] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.515      ;
; -0.444 ; auto_sample[2] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.480      ;
; -0.444 ; auto_sample[1] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.480      ;
; -0.436 ; auto_sample[4] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.472      ;
; -0.408 ; auto_sample[0] ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.444      ;
; -0.058 ; auto_sample[2] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.094      ;
; -0.058 ; auto_sample[1] ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.094      ;
; -0.050 ; auto_sample[4] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.086      ;
; -0.025 ; auto_sample[0] ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; auto_sample[3] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.061      ;
; 0.249  ; auto_sample[5] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.787      ;
; 1.098  ; on             ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 2.274      ;
; 1.098  ; on             ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 2.274      ;
; 1.098  ; on             ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 2.274      ;
; 1.098  ; on             ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 2.274      ;
; 1.098  ; on             ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 2.274      ;
; 1.098  ; on             ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 2.274      ;
; 1.183  ; rst            ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.342      ; 2.195      ;
; 1.183  ; rst            ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.342      ; 2.195      ;
; 1.183  ; rst            ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.342      ; 2.195      ;
; 1.183  ; rst            ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.342      ; 2.195      ;
; 1.183  ; rst            ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.342      ; 2.195      ;
; 1.183  ; rst            ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.342      ; 2.195      ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.276 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 1.334      ;
; -1.252 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 1.372      ;
; -1.076 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 1.548      ;
; -1.076 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 1.548      ;
; -1.076 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 1.548      ;
; -1.075 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 1.549      ;
; -1.073 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 1.551      ;
; -1.073 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 1.551      ;
; -0.810 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 1.814      ;
; -0.772 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 1.838      ;
; -0.546 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 2.078      ;
; -0.447 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 2.177      ;
; -0.445 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 2.179      ;
; -0.444 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.356      ; 2.178      ;
; -0.382 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.233      ;
; -0.330 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.280      ;
; -0.314 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 2.310      ;
; -0.302 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.308      ;
; -0.301 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.309      ;
; -0.215 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 2.409      ;
; -0.213 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.358      ; 2.411      ;
; -0.212 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.356      ; 2.410      ;
; -0.155 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.360      ; 2.471      ;
; -0.151 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.370      ; 2.485      ;
; -0.150 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.465      ;
; -0.139 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.354      ; 2.481      ;
; -0.136 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.354      ; 2.484      ;
; -0.135 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.354      ; 2.485      ;
; -0.124 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.486      ;
; -0.108 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.498      ;
; -0.098 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.512      ;
; -0.098 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.512      ;
; -0.070 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.540      ;
; -0.069 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.541      ;
; -0.006 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.306      ; 2.566      ;
; 0.077  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.360      ; 2.703      ;
; 0.081  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.370      ; 2.717      ;
; 0.093  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.354      ; 2.713      ;
; 0.096  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.354      ; 2.716      ;
; 0.097  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.354      ; 2.717      ;
; 0.104  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.714      ;
; 0.108  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.344      ; 2.718      ;
; 0.124  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.730      ;
; 0.226  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.306      ; 2.798      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.422  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.790      ;
; 0.422  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.790      ;
; 0.425  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.793      ;
; 0.428  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.796      ;
; 0.554  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.922      ;
; 0.556  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.822      ;
; 0.558  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.926      ;
; 0.561  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.929      ;
; 0.565  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.933      ;
; 0.565  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.933      ;
; 0.565  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 0.933      ;
; 0.597  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.105      ; 0.968      ;
; 0.729  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 1.097      ;
; 0.731  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.103      ; 1.100      ;
; 0.744  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.102      ; 1.112      ;
; 0.798  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.064      ;
; 0.816  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.082      ;
; 0.821  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.107      ; 1.194      ;
; 0.859  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.125      ;
; 0.987  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.038      ; 1.291      ;
; 1.020  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.286      ;
; 1.194  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.464      ;
; 1.201  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.467      ;
; 1.213  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.005     ; 1.474      ;
; 1.219  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.005      ; 1.490      ;
; 1.247  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 1.499      ;
; 1.274  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.550      ;
; 1.331  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.597      ;
; 1.339  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.605      ;
; 1.358  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.012      ; 1.636      ;
; 1.379  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.645      ;
; 1.379  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.645      ;
; 1.379  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.645      ;
; 1.379  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.645      ;
; 1.485  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 1.755      ;
; 1.502  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.778      ;
; 1.540  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.816      ;
; 1.555  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.026     ; 1.795      ;
; 1.578  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.844      ;
; 1.578  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.844      ;
; 1.582  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.016      ; 1.864      ;
; 1.655  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.921      ;
; 1.656  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.014     ; 1.908      ;
; 1.661  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.927      ;
; 1.661  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.927      ;
; 1.661  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.927      ;
; 1.661  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.927      ;
; 1.692  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.009     ; 1.949      ;
; 1.700  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.002     ; 1.964      ;
; 1.705  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.012      ; 1.983      ;
; 1.719  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 1.981      ;
; 1.720  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.986      ;
; 1.720  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.986      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.147 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 1.315      ;
; -0.942 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 1.526      ;
; -0.445 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.017      ;
; -0.442 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.020      ;
; -0.401 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.061      ;
; -0.401 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.061      ;
; -0.240 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.228      ;
; -0.237 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.231      ;
; -0.196 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.272      ;
; -0.196 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.272      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.212  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.196      ; 2.674      ;
; 0.337  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.181      ; 2.784      ;
; 0.338  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.181      ; 2.785      ;
; 0.342  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.181      ; 2.789      ;
; 0.344  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.181      ; 2.791      ;
; 0.346  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.181      ; 2.793      ;
; 0.347  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.181      ; 2.794      ;
; 0.348  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.181      ; 2.795      ;
; 0.391  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.855      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.394  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.858      ;
; 0.395  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.859      ;
; 0.396  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.860      ;
; 0.399  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.863      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.417  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.885      ;
; 0.527  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.542  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.187      ; 2.995      ;
; 0.543  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.187      ; 2.996      ;
; 0.547  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.187      ; 3.000      ;
; 0.549  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.187      ; 3.002      ;
; 0.551  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.187      ; 3.004      ;
; 0.552  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.187      ; 3.005      ;
; 0.553  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.187      ; 3.006      ;
; 0.596  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.066      ;
; 0.599  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.069      ;
; 0.600  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.070      ;
; 0.601  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.071      ;
; 0.604  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.074      ;
; 0.617  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.081      ;
; 0.620  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.084      ;
; 0.621  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.085      ;
; 0.631  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.201      ; 3.098      ;
; 0.631  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.201      ; 3.098      ;
; 0.648  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.914      ;
; 0.651  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.115      ;
; 0.651  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.115      ;
; 0.651  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.115      ;
; 0.651  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.115      ;
; 0.659  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.192      ; 3.117      ;
; 0.659  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.192      ; 3.117      ;
; 0.659  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.192      ; 3.117      ;
; 0.659  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.192      ; 3.117      ;
; 0.659  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.192      ; 3.117      ;
; 0.660  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.926      ;
; 0.669  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.935      ;
; 0.682  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.948      ;
; 0.683  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.949      ;
; 0.694  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.962      ;
; 0.726  ; FIFO:FIFO_ADC0_instant|full_reg             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.049     ; 0.943      ;
; 0.790  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.056      ;
; 0.790  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.056      ;
; 0.791  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.057      ;
; 0.793  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.059      ;
; 0.806  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.073      ;
; 0.809  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.076      ;
; 0.822  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.292      ;
; 0.825  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.295      ;
; 0.826  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.296      ;
; 0.828  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.094      ;
; 0.830  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.096      ;
; 0.833  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.101      ;
; 0.836  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.207      ; 3.309      ;
; 0.836  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.207      ; 3.309      ;
; 0.845  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.111      ;
; 0.847  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.115      ;
; 0.856  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.326      ;
; 0.856  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.326      ;
; 0.856  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.204      ; 3.326      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.949 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.258      ; 1.575      ;
; -0.912 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.242      ; 1.596      ;
; -0.912 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.242      ; 1.596      ;
; -0.912 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.242      ; 1.596      ;
; -0.899 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 1.603      ;
; -0.732 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.785      ;
; -0.701 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 1.811      ;
; -0.683 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.242      ; 1.825      ;
; -0.683 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.242      ; 1.825      ;
; -0.683 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.242      ; 1.825      ;
; -0.555 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.199      ; 1.910      ;
; -0.512 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.268      ; 2.022      ;
; -0.469 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.252      ; 2.049      ;
; -0.469 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.252      ; 2.049      ;
; -0.469 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.252      ; 2.049      ;
; -0.413 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.238      ; 2.091      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[6]                 ; FIFO:FIFO_ADC0_instant|rd_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[10]                ; FIFO:FIFO_ADC0_instant|rd_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[11]                ; FIFO:FIFO_ADC0_instant|rd_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.478  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.793      ;
; 0.479  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.794      ;
; 0.481  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.797      ;
; 0.481  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray~12                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.796      ;
; 0.482  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.798      ;
; 0.614  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.930      ;
; 0.617  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.104      ; 0.955      ;
; 0.670  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.048      ; 0.984      ;
; 0.693  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.959      ;
; 0.744  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|dffw2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.009      ;
; 0.805  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[0]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 1.124      ;
; 0.807  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35] ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 1.075      ;
; 0.827  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30] ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.094      ;
; 0.837  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32] ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.105      ;
; 0.844  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31] ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.107      ;
; 0.850  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41] ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.115      ;
; 0.861  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a8~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.104      ; 1.199      ;
; 0.883  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.092      ; 1.209      ;
; 0.883  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.113      ; 1.230      ;
; 0.913  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.106      ; 1.253      ;
; 0.922  ; FIFO:FIFO_ADC0_instant|regarray~2                ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.189      ;
; 0.939  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.059      ; 1.264      ;
; 0.941  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a35~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.100      ; 1.275      ;
; 0.946  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray~10                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.067      ; 1.279      ;
; 0.947  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.067      ; 1.280      ;
; 0.956  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 1.272      ;
; 0.964  ; FIFO:FIFO_ADC0_instant|rd_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.071      ; 1.269      ;
; 0.966  ; FIFO:FIFO_ADC0_instant|rd_reg[6]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.071      ; 1.271      ;
; 0.966  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.096      ; 1.296      ;
; 0.966  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.053      ; 1.285      ;
; 0.972  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.246      ;
; 0.973  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a23~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.071      ; 1.278      ;
; 0.977  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38] ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.242      ;
; 0.980  ; FIFO:FIFO_ADC0_instant|regarray~3                ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.243      ;
; 0.981  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43] ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.248      ;
; 0.982  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.256      ;
; 0.983  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg11 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.257      ;
; 0.984  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 1.289      ;
; 0.985  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray~13                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 1.290      ;
; 0.986  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34] ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.253      ;
; 0.993  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.259      ;
; 0.999  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg2  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.273      ;
; 0.999  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|regarray~7                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.036      ; 1.301      ;
; 1.000  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg9  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.274      ;
; 1.000  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.036      ; 1.302      ;
; 1.002  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a53~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.293      ;
; 1.011  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36] ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.278      ;
; 1.014  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg7  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.288      ;
; 1.016  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~porta_address_reg7  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.033      ; 1.283      ;
; 1.020  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.286      ;
; 1.066  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.381      ;
; 1.067  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.053      ; 1.386      ;
; 1.071  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[1]                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.337      ;
; 1.071  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.345      ;
; 1.074  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|rd_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.340      ;
; 1.074  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg6  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 1.348      ;
; 1.101  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|regarray~11                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.044      ; 1.411      ;
; 1.109  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a30~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.095      ; 1.438      ;
; 1.131  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.446      ;
; 1.158  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.096      ; 1.488      ;
; 1.159  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a16~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.099      ; 1.492      ;
; 1.161  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a40~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.112      ; 1.507      ;
; 1.162  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.428      ;
; 1.165  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a33~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.101      ; 1.500      ;
; 1.165  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a25~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.114      ; 1.513      ;
; 1.170  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[25]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.005      ; 1.441      ;
; 1.174  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.103      ; 1.511      ;
; 1.177  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|regarray~1                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.017      ; 1.460      ;
; 1.180  ; FIFO:FIFO_ADC0_instant|regarray~14               ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.446      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                                                ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.413 ; rst            ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.342      ; 2.195      ;
; -0.413 ; rst            ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.342      ; 2.195      ;
; -0.413 ; rst            ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.342      ; 2.195      ;
; -0.413 ; rst            ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.342      ; 2.195      ;
; -0.413 ; rst            ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.342      ; 2.195      ;
; -0.413 ; rst            ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.342      ; 2.195      ;
; -0.328 ; on             ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.274      ;
; -0.328 ; on             ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.274      ;
; -0.328 ; on             ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.274      ;
; -0.328 ; on             ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.274      ;
; -0.328 ; on             ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.274      ;
; -0.328 ; on             ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.274      ;
; 0.521  ; auto_sample[5] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.787      ;
; 0.795  ; auto_sample[0] ; auto_sample[0] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; auto_sample[3] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.061      ;
; 0.820  ; auto_sample[4] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.086      ;
; 0.828  ; auto_sample[1] ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; auto_sample[2] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.094      ;
; 1.178  ; auto_sample[0] ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.444      ;
; 1.206  ; auto_sample[4] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.472      ;
; 1.214  ; auto_sample[2] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.480      ;
; 1.214  ; auto_sample[1] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.480      ;
; 1.249  ; auto_sample[0] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.515      ;
; 1.270  ; auto_sample[3] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.536      ;
; 1.285  ; auto_sample[1] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.551      ;
; 1.320  ; auto_sample[0] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.586      ;
; 1.341  ; auto_sample[3] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.607      ;
; 1.373  ; auto_sample[2] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.639      ;
; 1.444  ; auto_sample[2] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.710      ;
; 1.444  ; auto_sample[1] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.710      ;
; 1.479  ; auto_sample[0] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.745      ;
; 1.515  ; auto_sample[1] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.781      ;
; 1.550  ; auto_sample[0] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 1.816      ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.067 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.049 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.008 ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.657      ;
; 0.391  ; usonic[0]                                  ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.433  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.433  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.451  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.492  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.657      ;
; 0.521  ; usonic[9]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.558  ; rst                                        ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.824      ;
; 0.770  ; temp_mbed_2                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.036      ;
; 0.788  ; usonic[3]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.791  ; usonic[0]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.057      ;
; 0.794  ; usonic[5]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; usonic[7]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.827  ; usonic[1]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; usonic[2]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; usonic[4]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[6]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[8]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 1.084  ; temp_mbed_1                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.344      ;
; 1.087  ; temp_mbed_1                                ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.347      ;
; 1.174  ; usonic[0]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.440      ;
; 1.177  ; usonic[5]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178  ; usonic[7]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.211  ; SPI_ON                                     ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.477      ;
; 1.214  ; usonic[2]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214  ; usonic[1]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.217  ; usonic[8]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[4]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[6]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.245  ; usonic[0]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.511      ;
; 1.248  ; usonic[5]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249  ; usonic[7]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.263  ; usonic[3]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.285  ; usonic[1]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.551      ;
; 1.288  ; usonic[4]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[6]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.319  ; usonic[5]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.334  ; usonic[3]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.359  ; usonic[4]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359  ; usonic[6]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.373  ; usonic[2]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.639      ;
; 1.390  ; usonic[5]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.404  ; usonic[0]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.670      ;
; 1.405  ; usonic[3]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.671      ;
; 1.430  ; usonic[4]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.444  ; usonic[2]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.444  ; usonic[1]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.475  ; usonic[0]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.476  ; usonic[3]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.484  ; rst                                        ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.756      ;
; 1.501  ; usonic[4]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.515  ; usonic[2]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.781      ;
; 1.515  ; usonic[1]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.781      ;
; 1.546  ; usonic[0]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.547  ; usonic[3]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.813      ;
; 1.586  ; usonic[2]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.852      ;
; 1.586  ; usonic[1]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.852      ;
; 1.617  ; usonic[0]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.883      ;
; 1.618  ; usonic[3]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.884      ;
; 1.657  ; usonic[2]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.923      ;
; 1.657  ; usonic[1]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.923      ;
; 1.688  ; usonic[0]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.728  ; usonic[2]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.994      ;
; 1.728  ; usonic[1]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.994      ;
; 1.736  ; MBED_RDY                                   ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.988      ;
; 1.759  ; usonic[0]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.025      ;
; 1.799  ; usonic[1]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.065      ;
; 3.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.352     ; 0.981      ;
; 3.198  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.352     ; 1.112      ;
; 3.373  ; FIFO:FIFO_ADC0_instant|empty_reg           ; SPI_ON                                 ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.251     ; 1.388      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.218 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.245      ; 2.063      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.228 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.246      ; 2.054      ;
; 1.407 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.236      ; 1.865      ;
; 1.407 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.236      ; 1.865      ;
; 1.407 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.236      ; 1.865      ;
; 1.407 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.236      ; 1.865      ;
; 1.407 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.236      ; 1.865      ;
; 1.407 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.236      ; 1.865      ;
; 1.432 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.238      ; 1.842      ;
; 1.432 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.238      ; 1.842      ;
; 1.432 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.238      ; 1.842      ;
; 1.432 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.238      ; 1.842      ;
; 1.432 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.238      ; 1.842      ;
; 1.432 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.238      ; 1.842      ;
; 1.432 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.238      ; 1.842      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.251      ; 1.751      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.251      ; 1.751      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.251      ; 1.751      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.766 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.751      ;
; -0.766 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.751      ;
; -0.766 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.251      ; 1.751      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.238      ; 1.842      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.238      ; 1.842      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.238      ; 1.842      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.238      ; 1.842      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.238      ; 1.842      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.238      ; 1.842      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.238      ; 1.842      ;
; -0.637 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 1.865      ;
; -0.637 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 1.865      ;
; -0.637 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 1.865      ;
; -0.637 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 1.865      ;
; -0.637 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 1.865      ;
; -0.637 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.236      ; 1.865      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.458 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.246      ; 2.054      ;
; -0.448 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.245      ; 2.063      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.758 ; 6.758 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.758 ; 6.758 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 7.732 ; 7.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 7.732 ; 7.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 6.973 ; 6.973 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 6.973 ; 6.973 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.333 ; 5.333 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.333 ; 5.333 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.382 ; 5.382 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.382 ; 5.382 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.033 ; 5.033 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -6.528 ; -6.528 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -6.528 ; -6.528 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -7.502 ; -7.502 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -7.502 ; -7.502 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -6.743 ; -6.743 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -6.743 ; -6.743 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.103 ; -5.103 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.103 ; -5.103 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.803 ; -4.803 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.152 ; -5.152 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.803 ; -4.803 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 8.243  ; 8.243  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 8.243  ; 8.243  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 7.242  ; 7.242  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.242  ; 7.242  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 6.921  ; 6.921  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 10.875 ; 10.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 10.875 ; 10.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.911  ; 9.911  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.911  ; 9.911  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.745 ; 11.745 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.745 ; 11.745 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.061 ; 11.061 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 10.816 ; 10.816 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.817 ; 10.817 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.845 ; 10.845 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.536 ; 10.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.015 ; 11.015 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.301 ; 10.301 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.301 ; 10.301 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.612  ; 9.612  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.379  ; 9.379  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.400  ; 9.400  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.142  ; 9.142  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.380  ; 9.380  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.140  ; 9.140  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.744 ; 11.744 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.744 ; 11.744 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.430 ; 10.430 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.588 ; 11.588 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.665 ; 10.665 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 8.998  ; 8.998  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.013  ; 9.013  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.259  ; 9.259  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.546 ; 12.546 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.439 ; 11.439 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.504 ; 11.504 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 10.797 ; 10.797 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.939 ; 11.939 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 12.546 ; 12.546 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 12.053 ; 12.053 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 12.067 ; 12.067 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 12.543 ; 12.543 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 12.543 ; 12.543 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.459 ; 10.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.049 ; 10.049 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.459 ; 10.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.492  ; 9.492  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.492  ; 9.492  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.775  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.291  ; 8.291  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.291  ; 8.291  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.775  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.775  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.411 ; 10.411 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.411 ; 10.411 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.024  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.024  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.024  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.568 ; 10.568 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.568 ; 10.568 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 13.200 ; 13.200 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 13.200 ; 13.200 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 8.038  ; 8.038  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 8.038  ; 8.038  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 6.189  ; 6.189  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.010  ; 7.010  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 6.189  ; 6.189  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 10.670 ; 10.670 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 10.670 ; 10.670 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.911  ; 9.911  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.911  ; 9.911  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.712  ; 9.712  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.878 ; 10.878 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.231 ; 10.231 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.988  ; 9.988  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.991  ; 9.991  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.978  ; 9.978  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.712  ; 9.712  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.185 ; 10.185 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 8.143  ; 8.143  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 9.342  ; 9.342  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 8.622  ; 8.622  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 8.389  ; 8.389  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 8.411  ; 8.411  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 8.149  ; 8.149  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 8.387  ; 8.387  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 8.143  ; 8.143  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 8.761  ; 8.761  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.507 ; 11.507 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.162 ; 10.162 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.317 ; 11.317 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.414 ; 10.414 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 8.775  ; 8.775  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 8.761  ; 8.761  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.003  ; 9.003  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.254  ; 9.254  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 9.888  ; 9.888  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.954  ; 9.954  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.254  ; 9.254  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.388 ; 10.388 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.998 ; 10.998 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.503 ; 10.503 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.516 ; 10.516 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 12.543 ; 12.543 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 12.543 ; 12.543 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.049 ; 10.049 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.049 ; 10.049 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.459 ; 10.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.775  ; 9.492  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.492  ; 9.492  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.775  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.226  ; 8.226  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.226  ; 8.226  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.775  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.775  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.024  ; 10.411 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.411 ; 10.411 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.024  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.024  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.024  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.568 ; 10.568 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.568 ; 10.568 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 13.200 ; 13.200 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 13.200 ; 13.200 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.943 ; 11.943 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.847 ; 11.847 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.991 ;        ;        ; 11.991 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.943 ; 11.943 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.847 ; 11.847 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.991 ;        ;        ; 11.991 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -2.455 ; -1246.339     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.093 ; -24.099       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -1.066 ; -2.033        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.143 ; -0.599        ;
; counter                                 ; 0.187  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.977 ; -13.551       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.926 ; -9.486        ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.795 ; -10.641       ;
; counter                                 ; -0.539 ; -3.234        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.132        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.392 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.661 ; -17.404       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -22.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.455 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a22~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.450 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.408      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.416 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 3.370      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.387 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[1]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.044     ; 3.375      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.382 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a29~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.339      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.380 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.032     ; 3.380      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.374 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.059     ; 3.347      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.363 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.053     ; 3.342      ;
; -2.356 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[11] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 3.311      ;
; -2.356 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[11] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 3.311      ;
; -2.356 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[11] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 3.311      ;
; -2.356 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[11] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 3.311      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.093 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.085     ; 2.040      ;
; -0.875 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.043     ; 1.864      ;
; -0.830 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.807      ;
; -0.827 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.065     ; 1.794      ;
; -0.792 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.079     ; 1.745      ;
; -0.786 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.081     ; 1.737      ;
; -0.779 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.078     ; 1.733      ;
; -0.623 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.062     ; 1.593      ;
; -0.623 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.062     ; 1.593      ;
; -0.623 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.062     ; 1.593      ;
; -0.623 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.062     ; 1.593      ;
; -0.623 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.062     ; 1.593      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.614 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.055     ; 1.591      ;
; -0.609 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.023     ; 1.618      ;
; -0.606 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.052     ; 1.586      ;
; -0.606 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.052     ; 1.586      ;
; -0.599 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.028     ; 1.603      ;
; -0.564 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.561      ;
; -0.526 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.059     ; 1.499      ;
; -0.520 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.061     ; 1.491      ;
; -0.513 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.058     ; 1.487      ;
; -0.481 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.028     ; 1.485      ;
; -0.464 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.439      ;
; -0.464 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.439      ;
; -0.464 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.439      ;
; -0.464 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.439      ;
; -0.463 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.438      ;
; -0.461 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.436      ;
; -0.459 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.434      ;
; -0.458 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.433      ;
; -0.458 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.433      ;
; -0.458 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.433      ;
; -0.422 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.073     ; 1.381      ;
; -0.422 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.073     ; 1.381      ;
; -0.421 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.073     ; 1.380      ;
; -0.420 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.073     ; 1.379      ;
; -0.418 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.073     ; 1.377      ;
; -0.413 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.073     ; 1.372      ;
; -0.412 ; auto_sample[5]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.073     ; 1.371      ;
; -0.381 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.427      ;
; -0.357 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.042     ; 1.347      ;
; -0.357 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.042     ; 1.347      ;
; -0.357 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.042     ; 1.347      ;
; -0.357 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.042     ; 1.347      ;
; -0.357 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.042     ; 1.347      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.348 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.035     ; 1.345      ;
; -0.340 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.032     ; 1.340      ;
; -0.340 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.032     ; 1.340      ;
; -0.298 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.022     ; 1.308      ;
; -0.292 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.024     ; 1.300      ;
; -0.285 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.021     ; 1.296      ;
; -0.263 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.309      ;
; -0.198 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.193      ;
; -0.198 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.193      ;
; -0.198 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.193      ;
; -0.198 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.193      ;
; -0.197 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.192      ;
; -0.195 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.190      ;
; -0.193 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.188      ;
; -0.192 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.187      ;
; -0.192 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.187      ;
; -0.192 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.037     ; 1.187      ;
; -0.180 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.022     ; 1.190      ;
; -0.174 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.024     ; 1.182      ;
; -0.167 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.021     ; 1.178      ;
; -0.156 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.135      ;
; -0.156 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.135      ;
; -0.155 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.134      ;
; -0.154 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.133      ;
; -0.152 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.131      ;
; -0.147 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.126      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.125      ;
; -0.129 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.156      ;
; -0.129 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.156      ;
; -0.129 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.156      ;
; -0.129 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.156      ;
; -0.129 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.156      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.154      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.154      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.154      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.066 ; FIFO:FIFO_ADC0_instant|empty_reg           ; SPI_ON                                 ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.448     ; 0.650      ;
; -0.967 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.473     ; 0.526      ;
; -0.917 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.473     ; 0.476      ;
; 0.370  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.064      ; 0.367      ;
; 0.410  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.431  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.431  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.870  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.064      ; 0.367      ;
; 0.910  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.931  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 0.931  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 24.069 ; usonic[1]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.963      ;
; 24.083 ; usonic[0]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.949      ;
; 24.098 ; MBED_RDY                                   ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.014     ; 0.920      ;
; 24.104 ; usonic[1]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.928      ;
; 24.104 ; usonic[2]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.928      ;
; 24.118 ; usonic[0]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.914      ;
; 24.139 ; usonic[1]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.893      ;
; 24.139 ; usonic[2]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.893      ;
; 24.153 ; usonic[0]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.879      ;
; 24.158 ; usonic[3]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.874      ;
; 24.174 ; usonic[1]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.858      ;
; 24.174 ; usonic[2]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.858      ;
; 24.188 ; usonic[0]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.844      ;
; 24.193 ; usonic[3]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.839      ;
; 24.199 ; rst                                        ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.006      ; 0.839      ;
; 24.209 ; usonic[1]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.823      ;
; 24.209 ; usonic[2]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.823      ;
; 24.223 ; usonic[0]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.809      ;
; 24.228 ; usonic[3]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.804      ;
; 24.231 ; usonic[4]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.801      ;
; 24.244 ; usonic[1]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.788      ;
; 24.244 ; usonic[2]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.788      ;
; 24.258 ; usonic[0]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.774      ;
; 24.263 ; usonic[3]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.769      ;
; 24.266 ; usonic[4]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.766      ;
; 24.279 ; usonic[2]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.753      ;
; 24.281 ; usonic[5]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.751      ;
; 24.298 ; usonic[3]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.734      ;
; 24.301 ; usonic[6]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.301 ; usonic[4]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.316 ; usonic[5]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.333 ; usonic[3]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.699      ;
; 24.336 ; usonic[6]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.336 ; usonic[4]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.338 ; usonic[1]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.694      ;
; 24.349 ; SPI_ON                                     ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.683      ;
; 24.351 ; usonic[7]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.351 ; usonic[5]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.352 ; usonic[0]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.680      ;
; 24.363 ; temp_mbed_1                                ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 0.663      ;
; 24.370 ; usonic[8]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.662      ;
; 24.371 ; usonic[6]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.371 ; usonic[4]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.373 ; usonic[1]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.659      ;
; 24.373 ; usonic[2]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.659      ;
; 24.386 ; usonic[7]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.386 ; usonic[5]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.387 ; usonic[0]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.645      ;
; 24.396 ; temp_mbed_1                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 0.630      ;
; 24.510 ; usonic[8]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.522      ;
; 24.511 ; usonic[6]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.511 ; usonic[4]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.513 ; usonic[1]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.519      ;
; 24.513 ; usonic[2]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.519      ;
; 24.521 ; temp_mbed_2                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.511      ;
; 24.522 ; usonic[0]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.510      ;
; 24.524 ; usonic[7]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; usonic[5]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.526 ; usonic[3]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.506      ;
; 24.621 ; rst                                        ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.411      ;
; 24.642 ; usonic[9]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.390      ;
; 24.665 ; usonic[0]                                  ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.367      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.143 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.126      ;
; -0.078 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.094      ;
; -0.070 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.090      ;
; -0.060 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.092      ;
; -0.060 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.080      ;
; -0.056 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.076      ;
; -0.052 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.086      ;
; -0.024 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.044      ;
; -0.021 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.004      ;
; -0.018 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.047      ;
; -0.018 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.047      ;
; -0.015 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.044      ;
; -0.005 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.049      ;
; 0.002  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.022      ;
; 0.009  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.023      ;
; 0.010  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.010      ;
; 0.011  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.018      ;
; 0.012  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.046     ; 0.974      ;
; 0.032  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.000      ;
; 0.044  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.016     ; 0.972      ;
; 0.052  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 0.968      ;
; 0.055  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.977      ;
; 0.059  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.973      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 0.958      ;
; 0.065  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.967      ;
; 0.066  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 0.954      ;
; 0.070  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.964      ;
; 0.078  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.097  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.935      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 0.922      ;
; 0.101  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.931      ;
; 0.102  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.930      ;
; 0.104  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.925      ;
; 0.104  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.925      ;
; 0.107  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.922      ;
; 0.117  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.012      ; 0.927      ;
; 0.124  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 0.900      ;
; 0.125  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.907      ;
; 0.127  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.905      ;
; 0.132  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 0.888      ;
; 0.133  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.896      ;
; 0.134  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.898      ;
; 0.147  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.885      ;
; 0.152  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.024     ; 0.856      ;
; 0.172  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 0.874      ;
; 0.180  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.852      ;
; 0.181  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.851      ;
; 0.181  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.851      ;
; 0.181  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.851      ;
; 0.181  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.851      ;
; 0.193  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 0.848      ;
; 0.206  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 0.829      ;
; 0.214  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 0.827      ;
; 0.217  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.815      ;
; 0.217  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.815      ;
; 0.273  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.759      ;
; 0.273  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 0.768      ;
; 0.273  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.759      ;
; 0.274  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.758      ;
; 0.296  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.013     ; 0.723      ;
; 0.320  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 0.722      ;
; 0.328  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.700      ;
; 0.339  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.697      ;
; 0.344  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.692      ;
; 0.345  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.687      ;
; 0.353  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.679      ;
; 0.380  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.652      ;
; 0.440  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.037      ; 0.629      ;
; 0.490  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.542      ;
; 0.491  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.030      ; 0.571      ;
; 0.495  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.537      ;
; 0.518  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.514      ;
; 0.529  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.529      ;
; 0.538  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.028      ; 0.522      ;
; 0.538  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.520      ;
; 0.590  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.468      ;
; 0.591  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.027      ; 0.468      ;
; 0.608  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.450      ;
; 0.608  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.450      ;
; 0.609  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.449      ;
; 0.612  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.446      ;
; 0.615  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.443      ;
; 0.624  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.408      ;
; 0.663  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.395      ;
; 0.665  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.393      ;
; 0.666  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.392      ;
; 0.667  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.391      ;
; 1.103  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.430      ; 1.359      ;
; 1.136  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.430      ; 1.326      ;
; 1.168  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.463      ; 1.327      ;
; 1.176  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.323      ;
; 1.186  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.313      ;
; 1.190  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.309      ;
; 1.194  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.481      ; 1.319      ;
; 1.201  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.463      ; 1.294      ;
; 1.209  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.290      ;
; 1.219  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.280      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                                              ;
+-------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; auto_sample[0] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.845      ;
; 0.209 ; auto_sample[1] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.823      ;
; 0.222 ; auto_sample[0] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.810      ;
; 0.244 ; auto_sample[2] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.788      ;
; 0.244 ; auto_sample[1] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.788      ;
; 0.279 ; auto_sample[2] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.753      ;
; 0.296 ; auto_sample[3] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.316 ; auto_sample[0] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.716      ;
; 0.331 ; auto_sample[3] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.701      ;
; 0.338 ; auto_sample[1] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.694      ;
; 0.351 ; auto_sample[0] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.681      ;
; 0.373 ; auto_sample[2] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.659      ;
; 0.373 ; auto_sample[1] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.659      ;
; 0.376 ; auto_sample[4] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.656      ;
; 0.386 ; auto_sample[0] ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.646      ;
; 0.513 ; auto_sample[2] ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.519      ;
; 0.513 ; auto_sample[1] ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.519      ;
; 0.516 ; auto_sample[4] ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.516      ;
; 0.524 ; auto_sample[0] ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; auto_sample[3] ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.508      ;
; 0.642 ; auto_sample[5] ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.390      ;
; 1.390 ; on             ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.103      ;
; 1.390 ; on             ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.103      ;
; 1.390 ; on             ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.103      ;
; 1.390 ; on             ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.103      ;
; 1.390 ; on             ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.103      ;
; 1.390 ; on             ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.103      ;
; 1.419 ; rst            ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.468      ; 1.081      ;
; 1.419 ; rst            ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.468      ; 1.081      ;
; 1.419 ; rst            ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.468      ; 1.081      ;
; 1.419 ; rst            ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.468      ; 1.081      ;
; 1.419 ; rst            ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.468      ; 1.081      ;
; 1.419 ; rst            ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.468      ; 1.081      ;
+-------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.977 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.642      ;
; -0.961 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.670      ;
; -0.900 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.731      ;
; -0.897 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.734      ;
; -0.897 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.734      ;
; -0.897 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.734      ;
; -0.896 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.735      ;
; -0.895 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.736      ;
; -0.765 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.866      ;
; -0.751 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.868      ;
; -0.676 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 0.955      ;
; -0.618 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.010      ;
; -0.610 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.021      ;
; -0.609 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.022      ;
; -0.592 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.471      ; 1.031      ;
; -0.569 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.062      ;
; -0.551 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.068      ;
; -0.549 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.070      ;
; -0.548 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.071      ;
; -0.511 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.117      ;
; -0.503 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.128      ;
; -0.502 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.129      ;
; -0.492 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.491      ; 1.151      ;
; -0.485 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.471      ; 1.138      ;
; -0.483 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.145      ;
; -0.481 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.147      ;
; -0.481 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.147      ;
; -0.475 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.481      ; 1.158      ;
; -0.465 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.154      ;
; -0.465 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.154      ;
; -0.447 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.168      ;
; -0.444 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.175      ;
; -0.442 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.177      ;
; -0.441 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.178      ;
; -0.394 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.491      ; 1.249      ;
; -0.384 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.244      ;
; -0.381 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.247      ;
; -0.381 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.247      ;
; -0.377 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.430      ; 1.205      ;
; -0.375 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.244      ;
; -0.368 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.481      ; 1.265      ;
; -0.358 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.261      ;
; -0.340 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.275      ;
; -0.270 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.430      ; 1.312      ;
; 0.213  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.391      ;
; 0.214  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.392      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.393      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.217  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.395      ;
; 0.256  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.408      ;
; 0.265  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.443      ;
; 0.268  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.446      ;
; 0.271  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.449      ;
; 0.272  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.450      ;
; 0.272  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.450      ;
; 0.289  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.027      ; 0.468      ;
; 0.290  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.468      ;
; 0.342  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.028      ; 0.522      ;
; 0.342  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.520      ;
; 0.351  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.529      ;
; 0.362  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.514      ;
; 0.385  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.537      ;
; 0.389  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.030      ; 0.571      ;
; 0.390  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.542      ;
; 0.440  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.037      ; 0.629      ;
; 0.452  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.604      ;
; 0.527  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.679      ;
; 0.536  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.692      ;
; 0.541  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.697      ;
; 0.552  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 0.700      ;
; 0.560  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.010      ; 0.722      ;
; 0.584  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.013     ; 0.723      ;
; 0.606  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.758      ;
; 0.607  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.759      ;
; 0.607  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.759      ;
; 0.607  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 0.768      ;
; 0.663  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.815      ;
; 0.663  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.815      ;
; 0.666  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 0.827      ;
; 0.674  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.003      ; 0.829      ;
; 0.687  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 0.848      ;
; 0.699  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.851      ;
; 0.699  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.851      ;
; 0.699  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.851      ;
; 0.699  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.851      ;
; 0.700  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.852      ;
; 0.708  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.014      ; 0.874      ;
; 0.728  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.024     ; 0.856      ;
; 0.733  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.885      ;
; 0.746  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.898      ;
; 0.747  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.896      ;
; 0.748  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.012     ; 0.888      ;
; 0.755  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.907      ;
; 0.756  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.008     ; 0.900      ;
; 0.763  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.012      ; 0.927      ;
; 0.773  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.922      ;
; 0.776  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.925      ;
; 0.776  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.925      ;
; 0.778  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.930      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.926 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 0.630      ;
; -0.853 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.710      ;
; -0.612 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 0.944      ;
; -0.608 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 0.948      ;
; -0.601 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 0.955      ;
; -0.600 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 0.956      ;
; -0.539 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.024      ;
; -0.535 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.028      ;
; -0.528 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.035      ;
; -0.527 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.036      ;
; -0.255 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.388      ; 1.285      ;
; -0.254 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.388      ; 1.286      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.307      ;
; -0.249 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.388      ; 1.291      ;
; -0.247 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.388      ; 1.293      ;
; -0.246 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.388      ; 1.294      ;
; -0.245 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.388      ; 1.295      ;
; -0.245 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.388      ; 1.295      ;
; -0.218 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.340      ;
; -0.214 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.344      ;
; -0.214 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.344      ;
; -0.212 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.346      ;
; -0.211 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.347      ;
; -0.182 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.395      ; 1.365      ;
; -0.181 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.395      ; 1.366      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.411      ; 1.387      ;
; -0.176 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.395      ; 1.371      ;
; -0.174 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.395      ; 1.373      ;
; -0.173 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.395      ; 1.374      ;
; -0.172 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.395      ; 1.375      ;
; -0.172 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.395      ; 1.375      ;
; -0.145 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.420      ;
; -0.141 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.424      ;
; -0.141 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.424      ;
; -0.139 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.426      ;
; -0.138 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.427      ;
; -0.098 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.460      ;
; -0.094 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.464      ;
; -0.093 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.465      ;
; -0.061 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.500      ;
; -0.061 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.500      ;
; -0.053 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.505      ;
; -0.053 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.505      ;
; -0.053 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.505      ;
; -0.053 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.505      ;
; -0.044 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.507      ;
; -0.044 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.507      ;
; -0.044 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.507      ;
; -0.044 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.507      ;
; -0.044 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.507      ;
; -0.025 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.540      ;
; -0.021 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.544      ;
; -0.020 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.545      ;
; 0.012  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.416      ; 1.580      ;
; 0.012  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.416      ; 1.580      ;
; 0.020  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.585      ;
; 0.020  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.585      ;
; 0.020  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.585      ;
; 0.020  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.585      ;
; 0.029  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.587      ;
; 0.029  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.587      ;
; 0.029  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.587      ;
; 0.029  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.587      ;
; 0.029  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.587      ;
; 0.112  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.383      ; 1.647      ;
; 0.119  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.380      ; 1.651      ;
; 0.125  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.382      ; 1.659      ;
; 0.185  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.390      ; 1.727      ;
; 0.192  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.387      ; 1.731      ;
; 0.198  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.389      ; 1.739      ;
; 0.208  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.418      ; 1.778      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.281  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.425      ; 1.858      ;
; 0.291  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.443      ;
; 0.315  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 0.469      ;
; 0.321  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.473      ;
; 0.332  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.334  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.486      ;
; 0.335  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.487      ;
; 0.355  ; FIFO:FIFO_ADC0_instant|full_reg             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.037     ; 0.470      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.795 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.432      ; 0.789      ;
; -0.785 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 0.822      ;
; -0.767 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 0.826      ;
; -0.767 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 0.826      ;
; -0.767 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 0.826      ;
; -0.699 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.449      ; 0.902      ;
; -0.673 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 0.922      ;
; -0.658 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 0.935      ;
; -0.658 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 0.935      ;
; -0.658 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 0.935      ;
; -0.598 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.465      ; 1.019      ;
; -0.575 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.027      ;
; -0.575 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.027      ;
; -0.575 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.027      ;
; -0.564 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.400      ; 0.988      ;
; -0.527 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.437      ; 1.062      ;
; 0.201  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 0.392      ;
; 0.202  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 0.393      ;
; 0.202  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray~12                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 0.393      ;
; 0.203  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 0.394      ;
; 0.205  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.038      ; 0.395      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[6]                 ; FIFO:FIFO_ADC0_instant|rd_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[10]                ; FIFO:FIFO_ADC0_instant|rd_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[11]                ; FIFO:FIFO_ADC0_instant|rd_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.232  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.095      ; 0.465      ;
; 0.286  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 0.477      ;
; 0.287  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.038      ; 0.477      ;
; 0.344  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.496      ;
; 0.346  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|dffw2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 0.496      ;
; 0.347  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a8~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.096      ; 0.581      ;
; 0.347  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.104      ; 0.589      ;
; 0.359  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[0]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.085      ; 0.587      ;
; 0.368  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30] ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.522      ;
; 0.369  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.096      ; 0.603      ;
; 0.370  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35] ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.524      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.040      ; 0.566      ;
; 0.375  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31] ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.527      ;
; 0.377  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32] ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.529      ;
; 0.381  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41] ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.532      ;
; 0.387  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a35~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.092      ; 0.617      ;
; 0.403  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.048      ; 0.603      ;
; 0.405  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.089      ; 0.632      ;
; 0.411  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray~10                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.055      ; 0.618      ;
; 0.412  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.055      ; 0.619      ;
; 0.418  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.038      ; 0.608      ;
; 0.418  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.613      ;
; 0.420  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a23~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.064      ; 0.622      ;
; 0.433  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.616      ;
; 0.439  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.622      ;
; 0.439  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38] ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.590      ;
; 0.440  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43] ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.594      ;
; 0.441  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34] ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.595      ;
; 0.443  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg11 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.626      ;
; 0.443  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.029      ; 0.624      ;
; 0.444  ; FIFO:FIFO_ADC0_instant|regarray~2                ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.598      ;
; 0.444  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a53~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.632      ;
; 0.444  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray~13                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.029      ; 0.625      ;
; 0.446  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.598      ;
; 0.450  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg9  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.633      ;
; 0.451  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg2  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.634      ;
; 0.451  ; FIFO:FIFO_ADC0_instant|rd_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 0.640      ;
; 0.453  ; FIFO:FIFO_ADC0_instant|rd_reg[6]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 0.642      ;
; 0.454  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.037      ; 0.643      ;
; 0.455  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.607      ;
; 0.455  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|regarray~7                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.026      ; 0.633      ;
; 0.455  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.026      ; 0.633      ;
; 0.456  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36] ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.610      ;
; 0.458  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg7  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.641      ;
; 0.462  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a51~porta_address_reg7  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.039      ; 0.639      ;
; 0.465  ; FIFO:FIFO_ADC0_instant|regarray~3                ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.617      ;
; 0.465  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a30~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.087      ; 0.690      ;
; 0.485  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.089      ; 0.712      ;
; 0.486  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a40~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.102      ; 0.726      ;
; 0.489  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a25~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.104      ; 0.731      ;
; 0.491  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a16~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.092      ; 0.721      ;
; 0.493  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a33~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.093      ; 0.724      ;
; 0.494  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.037      ; 0.683      ;
; 0.495  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.678      ;
; 0.495  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg6  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.678      ;
; 0.495  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.095      ; 0.728      ;
; 0.496  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.691      ;
; 0.497  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[1]                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|rd_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.652      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                                                ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.539 ; rst            ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.468      ; 1.081      ;
; -0.539 ; rst            ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.468      ; 1.081      ;
; -0.539 ; rst            ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.468      ; 1.081      ;
; -0.539 ; rst            ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.468      ; 1.081      ;
; -0.539 ; rst            ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.468      ; 1.081      ;
; -0.539 ; rst            ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.468      ; 1.081      ;
; -0.510 ; on             ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.103      ;
; -0.510 ; on             ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.103      ;
; -0.510 ; on             ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.103      ;
; -0.510 ; on             ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.103      ;
; -0.510 ; on             ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.103      ;
; -0.510 ; on             ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.103      ;
; 0.238  ; auto_sample[5] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.390      ;
; 0.356  ; auto_sample[0] ; auto_sample[0] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; auto_sample[3] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.508      ;
; 0.364  ; auto_sample[4] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.516      ;
; 0.367  ; auto_sample[1] ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; auto_sample[2] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.494  ; auto_sample[0] ; auto_sample[1] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.646      ;
; 0.504  ; auto_sample[4] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.656      ;
; 0.507  ; auto_sample[2] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; auto_sample[1] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.659      ;
; 0.529  ; auto_sample[0] ; auto_sample[2] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.681      ;
; 0.542  ; auto_sample[1] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.694      ;
; 0.549  ; auto_sample[3] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.701      ;
; 0.564  ; auto_sample[0] ; auto_sample[3] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.716      ;
; 0.584  ; auto_sample[3] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.736      ;
; 0.601  ; auto_sample[2] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.753      ;
; 0.636  ; auto_sample[2] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.788      ;
; 0.636  ; auto_sample[1] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.788      ;
; 0.658  ; auto_sample[0] ; auto_sample[4] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.810      ;
; 0.671  ; auto_sample[1] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.823      ;
; 0.693  ; auto_sample[0] ; auto_sample[5] ; counter                                 ; counter     ; 0.000        ; 0.000      ; 0.845      ;
+--------+----------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.051 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.030 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.010  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.367      ;
; 0.215  ; usonic[0]                                  ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; usonic[9]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.259  ; rst                                        ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.354  ; usonic[3]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; usonic[5]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[7]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; usonic[0]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; temp_mbed_2                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.367  ; usonic[2]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; usonic[1]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; usonic[4]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[6]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; usonic[8]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.449  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.449  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.470  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.484  ; temp_mbed_1                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.630      ;
; 0.493  ; usonic[0]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; usonic[5]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[7]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.507  ; usonic[2]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; usonic[1]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; usonic[4]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; usonic[6]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; usonic[8]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.064      ; 0.367      ;
; 0.517  ; temp_mbed_1                                ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.663      ;
; 0.528  ; usonic[0]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529  ; usonic[5]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[7]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.531  ; SPI_ON                                     ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.542  ; usonic[1]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544  ; usonic[4]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; usonic[6]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.547  ; usonic[3]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.564  ; usonic[5]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.579  ; usonic[4]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; usonic[6]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582  ; usonic[3]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.599  ; usonic[5]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.601  ; usonic[2]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.614  ; usonic[4]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.617  ; usonic[3]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.622  ; usonic[0]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.636  ; usonic[2]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636  ; usonic[1]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.649  ; usonic[4]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.652  ; usonic[3]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.657  ; usonic[0]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.671  ; usonic[2]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.671  ; usonic[1]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.681  ; rst                                        ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.839      ;
; 0.687  ; usonic[3]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.692  ; usonic[0]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.706  ; usonic[2]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.858      ;
; 0.706  ; usonic[1]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.858      ;
; 0.722  ; usonic[3]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.874      ;
; 0.727  ; usonic[0]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.879      ;
; 0.741  ; usonic[2]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.893      ;
; 0.741  ; usonic[1]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.893      ;
; 0.762  ; usonic[0]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.776  ; usonic[2]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.776  ; usonic[1]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.782  ; MBED_RDY                                   ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 0.920      ;
; 0.797  ; usonic[0]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.949      ;
; 0.811  ; usonic[1]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 1.797  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -1.473     ; 0.476      ;
; 1.847  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -1.473     ; 0.526      ;
; 1.946  ; FIFO:FIFO_ADC0_instant|empty_reg           ; SPI_ON                                 ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -1.448     ; 0.650      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.392 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.441      ; 1.081      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.398 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.443      ; 1.077      ;
; 1.462 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.435      ; 1.005      ;
; 1.462 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.435      ; 1.005      ;
; 1.462 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.435      ; 1.005      ;
; 1.462 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.435      ; 1.005      ;
; 1.462 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.435      ; 1.005      ;
; 1.462 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.435      ; 1.005      ;
; 1.475 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.436      ; 0.993      ;
; 1.475 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.436      ; 0.993      ;
; 1.475 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.436      ; 0.993      ;
; 1.475 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.436      ; 0.993      ;
; 1.475 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.436      ; 0.993      ;
; 1.475 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.436      ; 0.993      ;
; 1.475 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.436      ; 0.993      ;
; 1.541 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 0.939      ;
; 1.541 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 0.939      ;
; 1.541 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.448      ; 0.939      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.661 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 0.939      ;
; -0.661 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 0.939      ;
; -0.661 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.448      ; 0.939      ;
; -0.595 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 0.993      ;
; -0.595 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 0.993      ;
; -0.595 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 0.993      ;
; -0.595 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 0.993      ;
; -0.595 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 0.993      ;
; -0.595 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 0.993      ;
; -0.595 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.436      ; 0.993      ;
; -0.582 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.005      ;
; -0.582 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.005      ;
; -0.582 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.005      ;
; -0.582 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.005      ;
; -0.582 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.005      ;
; -0.582 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.005      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.518 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.077      ;
; -0.512 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 1.081      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 3.888 ; 3.888 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 3.888 ; 3.888 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 4.343 ; 4.343 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 4.343 ; 4.343 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 4.021 ; 4.021 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 4.021 ; 4.021 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.932 ; 2.932 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.932 ; 2.932 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.889 ; 2.889 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.889 ; 2.889 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.746 ; 2.746 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.768 ; -3.768 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.768 ; -3.768 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.223 ; -4.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -4.223 ; -4.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -3.901 ; -3.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -3.901 ; -3.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.812 ; -2.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.812 ; -2.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.626 ; -2.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.769 ; -2.769 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.626 ; -2.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 4.095 ; 4.095 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 4.095 ; 4.095 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.620 ; 3.620 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.620 ; 3.620 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.464 ; 3.464 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 5.554 ; 5.554 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 5.554 ; 5.554 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.303 ; 5.303 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.303 ; 5.303 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.144 ; 6.144 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.144 ; 6.144 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.860 ; 5.860 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.730 ; 5.730 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.716 ; 5.716 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.734 ; 5.734 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.573 ; 5.573 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.806 ; 5.806 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.495 ; 5.495 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.495 ; 5.495 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.157 ; 5.157 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.059 ; 5.059 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.072 ; 5.072 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.938 ; 4.938 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.057 ; 5.057 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.937 ; 4.937 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.144 ; 6.144 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.144 ; 6.144 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.597 ; 5.597 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.050 ; 6.050 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.705 ; 5.705 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.874 ; 4.874 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.866 ; 4.866 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.981 ; 4.981 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.454 ; 6.454 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.899 ; 5.899 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.924 ; 5.924 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.663 ; 5.663 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.163 ; 6.163 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 6.454 ; 6.454 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 6.168 ; 6.168 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 6.175 ; 6.175 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 6.762 ; 6.762 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 6.762 ; 6.762 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.650 ; 5.650 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.393 ; 5.393 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.650 ; 5.650 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.106 ; 5.106 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.106 ; 5.106 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.459 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.471 ; 4.471 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.471 ; 4.471 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.459 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.459 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.590 ; 5.590 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.590 ; 5.590 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.600 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.600 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.600 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.569 ; 5.569 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.569 ; 5.569 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 7.028 ; 7.028 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 7.028 ; 7.028 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 4.022 ; 4.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 4.022 ; 4.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.126 ; 3.126 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.513 ; 3.513 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.126 ; 3.126 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 5.481 ; 5.481 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 5.481 ; 5.481 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.303 ; 5.303 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.303 ; 5.303 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.201 ; 5.201 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.763 ; 5.763 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.457 ; 5.457 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.348 ; 5.348 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.337 ; 5.337 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.353 ; 5.353 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.201 ; 5.201 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.422 ; 5.422 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.457 ; 4.457 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.032 ; 5.032 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.692 ; 4.692 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.581 ; 4.581 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.604 ; 4.604 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.460 ; 4.460 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.578 ; 4.578 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.457 ; 4.457 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.757 ; 4.757 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.023 ; 6.023 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.473 ; 5.473 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.921 ; 5.921 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.595 ; 5.595 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.764 ; 4.764 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.757 ; 4.757 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.872 ; 4.872 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.046 ; 5.046 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.293 ; 5.293 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.320 ; 5.320 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.046 ; 5.046 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.545 ; 5.545 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.834 ; 5.834 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.563 ; 5.563 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.571 ; 5.571 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 6.762 ; 6.762 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 6.762 ; 6.762 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.393 ; 5.393 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.393 ; 5.393 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.650 ; 5.650 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.459 ; 5.106 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.106 ; 5.106 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.459 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.431 ; 4.431 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.431 ; 4.431 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.459 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.459 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.600 ; 5.590 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.590 ; 5.590 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.600 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.600 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.600 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.569 ; 5.569 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.569 ; 5.569 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 7.028 ; 7.028 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 7.028 ; 7.028 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.656 ; 6.656 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.604 ; 6.604 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.683 ;       ;       ; 6.683 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.656 ; 6.656 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.604 ; 6.604 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.683 ;       ;       ; 6.683 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -5.284    ; -1.276  ; 1.218    ; -0.766  ; -1.627              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -2.603    ; -0.067  ; N/A      ; N/A     ; 11.500              ;
;  FIFO:FIFO_ADC0_instant|clock            ; -5.284    ; -0.949  ; 1.218    ; -0.766  ; -1.627              ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -3.303    ; -1.147  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.455    ; -1.276  ; N/A      ; N/A     ; -0.500              ;
;  counter                                 ; -0.780    ; -0.539  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -4517.907 ; -37.044 ; 0.0      ; -17.614 ; -5442.48            ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -5.031    ; -0.191  ; N/A      ; N/A     ; 0.000               ;
;  FIFO:FIFO_ADC0_instant|clock            ; -4381.254 ; -10.953 ; 0.000    ; -17.614 ; -5368.480           ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -103.502  ; -9.486  ; N/A      ; N/A     ; -46.000             ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -25.169   ; -13.551 ; N/A      ; N/A     ; -22.000             ;
;  counter                                 ; -2.951    ; -3.234  ; N/A      ; N/A     ; -6.000              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.758 ; 6.758 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.758 ; 6.758 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 7.732 ; 7.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 7.732 ; 7.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 6.973 ; 6.973 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 6.973 ; 6.973 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.333 ; 5.333 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.333 ; 5.333 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.382 ; 5.382 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.382 ; 5.382 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.033 ; 5.033 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.768 ; -3.768 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.768 ; -3.768 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.223 ; -4.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -4.223 ; -4.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -3.901 ; -3.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -3.901 ; -3.901 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.812 ; -2.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.812 ; -2.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.626 ; -2.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.769 ; -2.769 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.626 ; -2.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 8.243  ; 8.243  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 8.243  ; 8.243  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 7.242  ; 7.242  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.242  ; 7.242  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 6.921  ; 6.921  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 10.875 ; 10.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 10.875 ; 10.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.911  ; 9.911  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.911  ; 9.911  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.745 ; 11.745 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.745 ; 11.745 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.061 ; 11.061 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 10.816 ; 10.816 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.817 ; 10.817 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.845 ; 10.845 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.536 ; 10.536 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.015 ; 11.015 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.301 ; 10.301 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.301 ; 10.301 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.612  ; 9.612  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.379  ; 9.379  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.400  ; 9.400  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.142  ; 9.142  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.380  ; 9.380  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.140  ; 9.140  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.744 ; 11.744 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.744 ; 11.744 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.430 ; 10.430 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.588 ; 11.588 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.665 ; 10.665 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 8.998  ; 8.998  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.013  ; 9.013  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.259  ; 9.259  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.546 ; 12.546 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.439 ; 11.439 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.504 ; 11.504 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 10.797 ; 10.797 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.939 ; 11.939 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 12.546 ; 12.546 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 12.053 ; 12.053 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 12.067 ; 12.067 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 12.543 ; 12.543 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 12.543 ; 12.543 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.459 ; 10.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.049 ; 10.049 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.459 ; 10.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.492  ; 9.492  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.492  ; 9.492  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.775  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.291  ; 8.291  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.291  ; 8.291  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.775  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.775  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.411 ; 10.411 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.411 ; 10.411 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.024  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.024  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.024  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.568 ; 10.568 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.568 ; 10.568 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 13.200 ; 13.200 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 13.200 ; 13.200 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 4.022 ; 4.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 4.022 ; 4.022 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.126 ; 3.126 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.513 ; 3.513 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.126 ; 3.126 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 5.481 ; 5.481 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 5.481 ; 5.481 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.303 ; 5.303 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.303 ; 5.303 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.201 ; 5.201 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.763 ; 5.763 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.457 ; 5.457 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.348 ; 5.348 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.337 ; 5.337 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.353 ; 5.353 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.201 ; 5.201 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.422 ; 5.422 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.457 ; 4.457 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.032 ; 5.032 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.692 ; 4.692 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.581 ; 4.581 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.604 ; 4.604 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.460 ; 4.460 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.578 ; 4.578 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.457 ; 4.457 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.757 ; 4.757 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.023 ; 6.023 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.473 ; 5.473 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.921 ; 5.921 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.595 ; 5.595 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.764 ; 4.764 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.757 ; 4.757 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.872 ; 4.872 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.046 ; 5.046 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.293 ; 5.293 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.320 ; 5.320 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.046 ; 5.046 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.545 ; 5.545 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.834 ; 5.834 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.563 ; 5.563 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.571 ; 5.571 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 6.762 ; 6.762 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 6.762 ; 6.762 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.393 ; 5.393 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.393 ; 5.393 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.650 ; 5.650 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.459 ; 5.106 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.106 ; 5.106 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.459 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.431 ; 4.431 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.431 ; 4.431 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.459 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.459 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.600 ; 5.590 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.590 ; 5.590 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.600 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.600 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.600 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.569 ; 5.569 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.569 ; 5.569 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 7.028 ; 7.028 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 7.028 ; 7.028 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.943 ; 11.943 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.677 ;        ;        ; 11.677 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.847 ; 11.847 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.991 ;        ;        ; 11.991 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.043 ; 11.043 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.935  ; 9.935  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.656 ; 6.656 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.529 ;       ;       ; 6.529 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.604 ; 6.604 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.683 ;       ;       ; 6.683 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.266 ; 6.266 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.504 ; 5.504 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 62       ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 12       ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 21       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 31       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12315    ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock            ; 92       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 130      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 149      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 80       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 62       ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 12       ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 21       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 31       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12315    ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock            ; 92       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 130      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 149      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 80       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 31       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 31       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 157   ; 157  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 19 23:16:06 2015
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter counter
    Info (332105): create_clock -period 1.000 -name FIFO:FIFO_ADC0_instant|clock FIFO:FIFO_ADC0_instant|clock
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:mbed_instant|SPI_CLK SPI_MASTER_DEVICE:mbed_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.284     -4381.254 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -3.303      -103.502 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -2.603        -5.031 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.455       -25.169 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.780        -2.951 counter 
Info (332146): Worst-case hold slack is -1.276
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.276       -10.005 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -1.147        -2.836 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.949       -10.953 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.413        -2.478 counter 
    Info (332119):    -0.067        -0.191 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.218
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.218         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.766
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.766       -17.614 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -22.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.455
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.455     -1246.339 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -1.093       -24.099 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -1.066        -2.033 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.143        -0.599 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):     0.187         0.000 counter 
Info (332146): Worst-case hold slack is -0.977
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.977       -13.551 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.926        -9.486 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.795       -10.641 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.539        -3.234 counter 
    Info (332119):    -0.051        -0.132 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.392
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.392         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.661
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.661       -17.404 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -22.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 465 megabytes
    Info: Processing ended: Tue May 19 23:16:09 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


