<stg><name>Buffer_ADC</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:30 %ADC_buffer_cons_addr_read = read i10 @_ssdm_op_Read.ap_none.i10, i10 %ADC_buffer_cons_addr

]]></Node>
<StgValue><ssdm name="ADC_buffer_cons_addr_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:32 %DDR_Master_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %DDR_Master

]]></Node>
<StgValue><ssdm name="DDR_Master_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:33 %DDR_Ready_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_Ready

]]></Node>
<StgValue><ssdm name="DDR_Ready_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:34 %DDR_prod_addr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_prod_addr

]]></Node>
<StgValue><ssdm name="DDR_prod_addr_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:35 %DDR_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_size

]]></Node>
<StgValue><ssdm name="DDR_size_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:36 %ADC_buffer_error_read = read i1 @_ssdm_op_Read.s_axilite.i1P0A, i1 %ADC_buffer_error

]]></Node>
<StgValue><ssdm name="ADC_buffer_error_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10">
<![CDATA[
entry_ifconv:37 %ADC_buffer_prod_addr_reg_load = load i10 %ADC_buffer_prod_addr_reg

]]></Node>
<StgValue><ssdm name="ADC_buffer_prod_addr_reg_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10">
<![CDATA[
entry_ifconv:38 %ADC_buffer_cons_addr_reg_load = load i10 %ADC_buffer_cons_addr_reg

]]></Node>
<StgValue><ssdm name="ADC_buffer_cons_addr_reg_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:39 %icmp_ln43 = icmp_ugt  i10 %ADC_buffer_prod_addr_reg_load, i10 %ADC_buffer_cons_addr_reg_load

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:40 %icmp_ln46 = icmp_ugt  i10 %ADC_buffer_cons_addr_reg_load, i10 %ADC_buffer_cons_addr_read

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:41 %icmp_ln46_1 = icmp_ult  i10 %ADC_buffer_prod_addr_reg_load, i10 %ADC_buffer_cons_addr_read

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %ADC_buffer_empty_error = or i1 %icmp_ln46, i1 %icmp_ln46_1

]]></Node>
<StgValue><ssdm name="ADC_buffer_empty_error"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %ADC_buffer_empty_error_1 = and i1 %icmp_ln46, i1 %icmp_ln46_1

]]></Node>
<StgValue><ssdm name="ADC_buffer_empty_error_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %ADC_buffer_empty_error_2 = or i1 %ADC_buffer_error_read, i1 %ADC_buffer_empty_error_1

]]></Node>
<StgValue><ssdm name="ADC_buffer_empty_error_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:45 %xor_ln40 = xor i1 %ADC_buffer_error_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:46 %and_ln43 = and i1 %icmp_ln43, i1 %xor_ln40

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:47 %ADC_buffer_empty_error_3 = select i1 %and_ln43, i1 %ADC_buffer_empty_error, i1 %ADC_buffer_empty_error_2

]]></Node>
<StgValue><ssdm name="ADC_buffer_empty_error_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:48 %icmp_ln50 = icmp_eq  i32 %DDR_Ready_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:49 %or_ln50 = or i1 %ADC_buffer_empty_error_3, i1 %icmp_ln50

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
entry_ifconv:53 %store_ln56 = store i10 %ADC_buffer_cons_addr_read, i10 %ADC_buffer_cons_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:59 %icmp_ln63 = icmp_ne  i32 %DDR_Ready_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:0 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_size, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_size, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_cons_addr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_cons_addr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_cons_addr, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_prod_addr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_prod_addr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_prod_addr, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_Ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_Ready, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_Ready, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DDR_Master, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DDR_Master, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ADC_mem, void @empty_9, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %ADC_mem, i64 666, i64 211, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ADC_mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ADC_Ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_Ready, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
entry_ifconv:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ADC_buffer_cons_addr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ADC_buffer_cons_addr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
entry_ifconv:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ADC_buffer_prod_addr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ADC_buffer_prod_addr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ADC_buffer_error

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_buffer_error, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_buffer_error, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %ADC_Ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %ADC_Ready

]]></Node>
<StgValue><ssdm name="ADC_Ready_read"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:50 %DDR_cons_addr_reg_load = load i32 %DDR_cons_addr_reg

]]></Node>
<StgValue><ssdm name="DDR_cons_addr_reg_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:51 %select_ln50 = select i1 %or_ln50, i10 0, i10 %ADC_buffer_prod_addr_reg_load

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:52 %select_ln50_1 = select i1 %or_ln50, i32 0, i32 %DDR_cons_addr_reg_load

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:54 %ADC_buffer_prod_addr_next = add i10 %select_ln50, i10 1

]]></Node>
<StgValue><ssdm name="ADC_buffer_prod_addr_next"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:55 %ADC_buffer_prod_addr_next_next = add i10 %select_ln50, i10 2

]]></Node>
<StgValue><ssdm name="ADC_buffer_prod_addr_next_next"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:56 %icmp_ln60 = icmp_eq  i10 %ADC_buffer_prod_addr_next, i10 %ADC_buffer_cons_addr_read

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:57 %icmp_ln60_1 = icmp_eq  i10 %ADC_buffer_prod_addr_next_next, i10 %ADC_buffer_cons_addr_read

]]></Node>
<StgValue><ssdm name="icmp_ln60_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:58 %DDR_empty = icmp_eq  i32 %select_ln50_1, i32 %DDR_prod_addr_read

]]></Node>
<StgValue><ssdm name="DDR_empty"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %or_ln63 = or i1 %icmp_ln60, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %or_ln63_2 = or i1 %DDR_empty, i1 %ADC_buffer_empty_error_3

]]></Node>
<StgValue><ssdm name="or_ln63_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %or_ln63_1 = or i1 %or_ln63_2, i1 %or_ln63

]]></Node>
<StgValue><ssdm name="or_ln63_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %xor_ln63 = xor i1 %or_ln63_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln63"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:64 %and_ln63 = and i1 %ADC_Ready_read, i1 %xor_ln63

]]></Node>
<StgValue><ssdm name="and_ln63"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %and_ln63_1 = and i1 %and_ln63, i1 %icmp_ln63

]]></Node>
<StgValue><ssdm name="and_ln63_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry_ifconv:66 %br_ln63 = br i1 %and_ln63_1, void %if.end65, void %if.then48

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
if.then48:0 %shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln50_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="35">
<![CDATA[
if.then48:1 %zext_ln64 = zext i35 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then48:2 %add_ln64 = add i64 %zext_ln64, i64 %DDR_Master_read

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then48:3 %trunc_ln64_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln64, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="61">
<![CDATA[
if.then48:4 %sext_ln64 = sext i61 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then48:5 %gmem_addr = getelementptr i64 %gmem, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then48:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then48:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then48:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then48:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then48:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then48:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then48:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then48:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="95" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then48:7 %gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
if.then48:8 %trunc_ln64 = trunc i64 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then48:12 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %gmem_addr_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
if.then48:9 %zext_ln64_1 = zext i10 %select_ln50

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then48:10 %ADC_mem_addr = getelementptr i32 %ADC_mem, i64 0, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="ADC_mem_addr"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
if.then48:11 %store_ln64 = store i32 %trunc_ln64, i11 %ADC_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then48:16 %add_ln66 = add i32 %select_ln50_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then48:17 %icmp_ln66 = icmp_eq  i32 %add_ln66, i32 %DDR_size_read

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then48:18 %select_ln66 = select i1 %icmp_ln66, i32 0, i32 %add_ln66

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
if.then48:13 %zext_ln65 = zext i10 %ADC_buffer_prod_addr_next

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then48:14 %ADC_mem_addr_1 = getelementptr i32 %ADC_mem, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="ADC_mem_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
if.then48:15 %store_ln65 = store i32 %trunc_ln1, i11 %ADC_mem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
if.then48:19 %br_ln68 = br void %if.end65

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end65:0 %ADC_buffer_prod_addr_reg_flag_1 = phi i1 1, void %if.then48, i1 %or_ln50, void %entry_ifconv

]]></Node>
<StgValue><ssdm name="ADC_buffer_prod_addr_reg_flag_1"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end65:1 %ADC_buffer_prod_addr_reg_new_1 = phi i10 %ADC_buffer_prod_addr_next_next, void %if.then48, i10 0, void %entry_ifconv

]]></Node>
<StgValue><ssdm name="ADC_buffer_prod_addr_reg_new_1"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end65:2 %DDR_cons_addr_reg_new_1 = phi i32 %select_ln66, void %if.then48, i32 0, void %entry_ifconv

]]></Node>
<StgValue><ssdm name="DDR_cons_addr_reg_new_1"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.end65:3 %p_0_0_0185 = phi i10 %ADC_buffer_prod_addr_next_next, void %if.then48, i10 %select_ln50, void %entry_ifconv

]]></Node>
<StgValue><ssdm name="p_0_0_0185"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end65:4 %p_0_0_0186 = phi i32 %select_ln66, void %if.then48, i32 %select_ln50_1, void %entry_ifconv

]]></Node>
<StgValue><ssdm name="p_0_0_0186"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end65:5 %write_ln69 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %DDR_cons_addr, i32 %p_0_0_0186

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end65:6 %write_ln70 = write void @_ssdm_op_Write.ap_none.i10P0A, i10 %ADC_buffer_prod_addr, i10 %p_0_0_0185

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end65:7 %write_ln72 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %ADC_buffer_error, i1 %ADC_buffer_empty_error_3

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end65:8 %br_ln50 = br i1 %ADC_buffer_prod_addr_reg_flag_1, void %if.end65.new, void %mergeST1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ADC_buffer_prod_addr_reg_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST1:0 %store_ln53 = store i32 %DDR_cons_addr_reg_new_1, i32 %DDR_cons_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ADC_buffer_prod_addr_reg_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
mergeST1:1 %store_ln51 = store i10 %ADC_buffer_prod_addr_reg_new_1, i10 %ADC_buffer_prod_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ADC_buffer_prod_addr_reg_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:2 %br_ln0 = br void %if.end65.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0">
<![CDATA[
if.end65.new:0 %ret_ln73 = ret

]]></Node>
<StgValue><ssdm name="ret_ln73"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="135" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="136" name="DDR_size" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DDR_size"/></StgValue>
</port>
<port id="137" name="DDR_cons_addr" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="DDR_cons_addr"/></StgValue>
</port>
<port id="138" name="DDR_prod_addr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DDR_prod_addr"/></StgValue>
</port>
<port id="139" name="DDR_Ready" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DDR_Ready"/></StgValue>
</port>
<port id="140" name="DDR_Master" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DDR_Master"/></StgValue>
</port>
<port id="141" name="ADC_mem" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="ADC_mem"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="ADC_Ready" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ADC_Ready"/></StgValue>
</port>
<port id="143" name="ADC_buffer_cons_addr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ADC_buffer_cons_addr"/></StgValue>
</port>
<port id="144" name="ADC_buffer_prod_addr" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ADC_buffer_prod_addr"/></StgValue>
</port>
<port id="145" name="ADC_buffer_error" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ADC_buffer_error"/></StgValue>
</port>
<port id="146" name="ADC_buffer_prod_addr_reg" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ADC_buffer_prod_addr_reg"/></StgValue>
</port>
<port id="147" name="ADC_buffer_cons_addr_reg" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ADC_buffer_cons_addr_reg"/></StgValue>
</port>
<port id="148" name="DDR_cons_addr_reg" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="DDR_cons_addr_reg"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="150" from="_ssdm_op_Read.ap_none.i10" to="ADC_buffer_cons_addr_read" fromId="149" toId="14">
</dataflow>
<dataflow id="151" from="ADC_buffer_cons_addr" to="ADC_buffer_cons_addr_read" fromId="143" toId="14">
</dataflow>
<dataflow id="153" from="_ssdm_op_Read.s_axilite.i64" to="DDR_Master_read" fromId="152" toId="15">
</dataflow>
<dataflow id="154" from="DDR_Master" to="DDR_Master_read" fromId="140" toId="15">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.s_axilite.i32" to="DDR_Ready_read" fromId="155" toId="16">
</dataflow>
<dataflow id="157" from="DDR_Ready" to="DDR_Ready_read" fromId="139" toId="16">
</dataflow>
<dataflow id="158" from="_ssdm_op_Read.s_axilite.i32" to="DDR_prod_addr_read" fromId="155" toId="17">
</dataflow>
<dataflow id="159" from="DDR_prod_addr" to="DDR_prod_addr_read" fromId="138" toId="17">
</dataflow>
<dataflow id="160" from="_ssdm_op_Read.s_axilite.i32" to="DDR_size_read" fromId="155" toId="18">
</dataflow>
<dataflow id="161" from="DDR_size" to="DDR_size_read" fromId="136" toId="18">
</dataflow>
<dataflow id="163" from="_ssdm_op_Read.s_axilite.i1P0A" to="ADC_buffer_error_read" fromId="162" toId="19">
</dataflow>
<dataflow id="164" from="ADC_buffer_error" to="ADC_buffer_error_read" fromId="145" toId="19">
</dataflow>
<dataflow id="165" from="ADC_buffer_prod_addr_reg" to="ADC_buffer_prod_addr_reg_load" fromId="146" toId="20">
</dataflow>
<dataflow id="166" from="ADC_buffer_cons_addr_reg" to="ADC_buffer_cons_addr_reg_load" fromId="147" toId="21">
</dataflow>
<dataflow id="167" from="ADC_buffer_prod_addr_reg_load" to="icmp_ln43" fromId="20" toId="22">
</dataflow>
<dataflow id="168" from="ADC_buffer_cons_addr_reg_load" to="icmp_ln43" fromId="21" toId="22">
</dataflow>
<dataflow id="169" from="ADC_buffer_cons_addr_reg_load" to="icmp_ln46" fromId="21" toId="23">
</dataflow>
<dataflow id="170" from="ADC_buffer_cons_addr_read" to="icmp_ln46" fromId="14" toId="23">
</dataflow>
<dataflow id="171" from="ADC_buffer_prod_addr_reg_load" to="icmp_ln46_1" fromId="20" toId="24">
</dataflow>
<dataflow id="172" from="ADC_buffer_cons_addr_read" to="icmp_ln46_1" fromId="14" toId="24">
</dataflow>
<dataflow id="173" from="icmp_ln46" to="ADC_buffer_empty_error" fromId="23" toId="25">
</dataflow>
<dataflow id="174" from="icmp_ln46_1" to="ADC_buffer_empty_error" fromId="24" toId="25">
</dataflow>
<dataflow id="175" from="icmp_ln46" to="ADC_buffer_empty_error_1" fromId="23" toId="26">
</dataflow>
<dataflow id="176" from="icmp_ln46_1" to="ADC_buffer_empty_error_1" fromId="24" toId="26">
</dataflow>
<dataflow id="177" from="ADC_buffer_error_read" to="ADC_buffer_empty_error_2" fromId="19" toId="27">
</dataflow>
<dataflow id="178" from="ADC_buffer_empty_error_1" to="ADC_buffer_empty_error_2" fromId="26" toId="27">
</dataflow>
<dataflow id="179" from="ADC_buffer_error_read" to="xor_ln40" fromId="19" toId="28">
</dataflow>
<dataflow id="181" from="StgValue_180" to="xor_ln40" fromId="180" toId="28">
</dataflow>
<dataflow id="182" from="icmp_ln43" to="and_ln43" fromId="22" toId="29">
</dataflow>
<dataflow id="183" from="xor_ln40" to="and_ln43" fromId="28" toId="29">
</dataflow>
<dataflow id="184" from="and_ln43" to="ADC_buffer_empty_error_3" fromId="29" toId="30">
</dataflow>
<dataflow id="185" from="ADC_buffer_empty_error" to="ADC_buffer_empty_error_3" fromId="25" toId="30">
</dataflow>
<dataflow id="186" from="ADC_buffer_empty_error_2" to="ADC_buffer_empty_error_3" fromId="27" toId="30">
</dataflow>
<dataflow id="187" from="DDR_Ready_read" to="icmp_ln50" fromId="16" toId="31">
</dataflow>
<dataflow id="189" from="StgValue_188" to="icmp_ln50" fromId="188" toId="31">
</dataflow>
<dataflow id="190" from="ADC_buffer_empty_error_3" to="or_ln50" fromId="30" toId="32">
</dataflow>
<dataflow id="191" from="icmp_ln50" to="or_ln50" fromId="31" toId="32">
</dataflow>
<dataflow id="192" from="ADC_buffer_cons_addr_read" to="store_ln56" fromId="14" toId="33">
</dataflow>
<dataflow id="193" from="ADC_buffer_cons_addr_reg" to="store_ln56" fromId="147" toId="33">
</dataflow>
<dataflow id="194" from="DDR_Ready_read" to="icmp_ln63" fromId="16" toId="34">
</dataflow>
<dataflow id="195" from="StgValue_188" to="icmp_ln63" fromId="188" toId="34">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln4" fromId="196" toId="35">
</dataflow>
<dataflow id="199" from="empty_13" to="spectopmodule_ln4" fromId="198" toId="35">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecInterface" to="specinterface_ln4" fromId="200" toId="36">
</dataflow>
<dataflow id="202" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="204" from="empty_14" to="specinterface_ln4" fromId="203" toId="36">
</dataflow>
<dataflow id="205" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="206" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="208" from="empty_1" to="specinterface_ln4" fromId="207" toId="36">
</dataflow>
<dataflow id="209" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="210" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="211" from="empty_1" to="specinterface_ln4" fromId="207" toId="36">
</dataflow>
<dataflow id="212" from="empty_1" to="specinterface_ln4" fromId="207" toId="36">
</dataflow>
<dataflow id="213" from="empty_1" to="specinterface_ln4" fromId="207" toId="36">
</dataflow>
<dataflow id="214" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="215" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="216" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="217" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="218" from="empty_1" to="specinterface_ln4" fromId="207" toId="36">
</dataflow>
<dataflow id="219" from="empty_1" to="specinterface_ln4" fromId="207" toId="36">
</dataflow>
<dataflow id="221" from="StgValue_220" to="specinterface_ln4" fromId="220" toId="36">
</dataflow>
<dataflow id="222" from="StgValue_188" to="specinterface_ln4" fromId="188" toId="36">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="37">
</dataflow>
<dataflow id="224" from="gmem" to="specinterface_ln0" fromId="135" toId="37">
</dataflow>
<dataflow id="226" from="empty_0" to="specinterface_ln0" fromId="225" toId="37">
</dataflow>
<dataflow id="227" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="37">
</dataflow>
<dataflow id="228" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="37">
</dataflow>
<dataflow id="229" from="empty_1" to="specinterface_ln0" fromId="207" toId="37">
</dataflow>
<dataflow id="230" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="37">
</dataflow>
<dataflow id="231" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="37">
</dataflow>
<dataflow id="233" from="empty_2" to="specinterface_ln0" fromId="232" toId="37">
</dataflow>
<dataflow id="235" from="empty_3" to="specinterface_ln0" fromId="234" toId="37">
</dataflow>
<dataflow id="236" from="empty_1" to="specinterface_ln0" fromId="207" toId="37">
</dataflow>
<dataflow id="238" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="37">
</dataflow>
<dataflow id="239" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="37">
</dataflow>
<dataflow id="240" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="37">
</dataflow>
<dataflow id="241" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="37">
</dataflow>
<dataflow id="242" from="empty_1" to="specinterface_ln0" fromId="207" toId="37">
</dataflow>
<dataflow id="243" from="empty_1" to="specinterface_ln0" fromId="207" toId="37">
</dataflow>
<dataflow id="244" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="37">
</dataflow>
<dataflow id="245" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="37">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="38">
</dataflow>
<dataflow id="248" from="gmem" to="specbitsmap_ln0" fromId="135" toId="38">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="39">
</dataflow>
<dataflow id="250" from="DDR_size" to="specbitsmap_ln0" fromId="136" toId="39">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="40">
</dataflow>
<dataflow id="252" from="DDR_size" to="specinterface_ln0" fromId="136" toId="40">
</dataflow>
<dataflow id="254" from="empty_4" to="specinterface_ln0" fromId="253" toId="40">
</dataflow>
<dataflow id="255" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="256" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="257" from="empty_1" to="specinterface_ln0" fromId="207" toId="40">
</dataflow>
<dataflow id="258" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="259" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="261" from="empty_10" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="263" from="empty_5" to="specinterface_ln0" fromId="262" toId="40">
</dataflow>
<dataflow id="264" from="empty_1" to="specinterface_ln0" fromId="207" toId="40">
</dataflow>
<dataflow id="265" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="266" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="267" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="268" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="269" from="empty_1" to="specinterface_ln0" fromId="207" toId="40">
</dataflow>
<dataflow id="270" from="empty_1" to="specinterface_ln0" fromId="207" toId="40">
</dataflow>
<dataflow id="271" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="40">
</dataflow>
<dataflow id="272" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="40">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="41">
</dataflow>
<dataflow id="274" from="DDR_size" to="specinterface_ln0" fromId="136" toId="41">
</dataflow>
<dataflow id="276" from="empty_15" to="specinterface_ln0" fromId="275" toId="41">
</dataflow>
<dataflow id="277" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="278" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="279" from="empty_1" to="specinterface_ln0" fromId="207" toId="41">
</dataflow>
<dataflow id="280" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="281" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="282" from="empty_1" to="specinterface_ln0" fromId="207" toId="41">
</dataflow>
<dataflow id="283" from="empty_1" to="specinterface_ln0" fromId="207" toId="41">
</dataflow>
<dataflow id="284" from="empty_1" to="specinterface_ln0" fromId="207" toId="41">
</dataflow>
<dataflow id="285" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="286" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="287" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="288" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="289" from="empty_1" to="specinterface_ln0" fromId="207" toId="41">
</dataflow>
<dataflow id="290" from="empty_1" to="specinterface_ln0" fromId="207" toId="41">
</dataflow>
<dataflow id="291" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="41">
</dataflow>
<dataflow id="292" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="41">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="42">
</dataflow>
<dataflow id="294" from="DDR_cons_addr" to="specbitsmap_ln0" fromId="137" toId="42">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="43">
</dataflow>
<dataflow id="296" from="DDR_cons_addr" to="specinterface_ln0" fromId="137" toId="43">
</dataflow>
<dataflow id="297" from="empty_4" to="specinterface_ln0" fromId="253" toId="43">
</dataflow>
<dataflow id="298" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="299" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="300" from="empty_1" to="specinterface_ln0" fromId="207" toId="43">
</dataflow>
<dataflow id="301" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="302" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="303" from="empty_10" to="specinterface_ln0" fromId="260" toId="43">
</dataflow>
<dataflow id="305" from="empty_16" to="specinterface_ln0" fromId="304" toId="43">
</dataflow>
<dataflow id="306" from="empty_1" to="specinterface_ln0" fromId="207" toId="43">
</dataflow>
<dataflow id="307" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="308" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="309" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="310" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="311" from="empty_1" to="specinterface_ln0" fromId="207" toId="43">
</dataflow>
<dataflow id="312" from="empty_1" to="specinterface_ln0" fromId="207" toId="43">
</dataflow>
<dataflow id="313" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="43">
</dataflow>
<dataflow id="314" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="43">
</dataflow>
<dataflow id="315" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="44">
</dataflow>
<dataflow id="316" from="DDR_cons_addr" to="specinterface_ln0" fromId="137" toId="44">
</dataflow>
<dataflow id="317" from="empty_15" to="specinterface_ln0" fromId="275" toId="44">
</dataflow>
<dataflow id="318" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="319" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="320" from="empty_1" to="specinterface_ln0" fromId="207" toId="44">
</dataflow>
<dataflow id="321" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="322" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="323" from="empty_1" to="specinterface_ln0" fromId="207" toId="44">
</dataflow>
<dataflow id="324" from="empty_1" to="specinterface_ln0" fromId="207" toId="44">
</dataflow>
<dataflow id="325" from="empty_1" to="specinterface_ln0" fromId="207" toId="44">
</dataflow>
<dataflow id="326" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="327" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="328" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="329" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="330" from="empty_1" to="specinterface_ln0" fromId="207" toId="44">
</dataflow>
<dataflow id="331" from="empty_1" to="specinterface_ln0" fromId="207" toId="44">
</dataflow>
<dataflow id="332" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="44">
</dataflow>
<dataflow id="333" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="44">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="45">
</dataflow>
<dataflow id="335" from="DDR_prod_addr" to="specbitsmap_ln0" fromId="138" toId="45">
</dataflow>
<dataflow id="336" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="46">
</dataflow>
<dataflow id="337" from="DDR_prod_addr" to="specinterface_ln0" fromId="138" toId="46">
</dataflow>
<dataflow id="338" from="empty_4" to="specinterface_ln0" fromId="253" toId="46">
</dataflow>
<dataflow id="339" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="340" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="341" from="empty_1" to="specinterface_ln0" fromId="207" toId="46">
</dataflow>
<dataflow id="342" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="343" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="344" from="empty_10" to="specinterface_ln0" fromId="260" toId="46">
</dataflow>
<dataflow id="346" from="empty_6" to="specinterface_ln0" fromId="345" toId="46">
</dataflow>
<dataflow id="347" from="empty_1" to="specinterface_ln0" fromId="207" toId="46">
</dataflow>
<dataflow id="348" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="349" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="350" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="351" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="352" from="empty_1" to="specinterface_ln0" fromId="207" toId="46">
</dataflow>
<dataflow id="353" from="empty_1" to="specinterface_ln0" fromId="207" toId="46">
</dataflow>
<dataflow id="354" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="46">
</dataflow>
<dataflow id="355" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="46">
</dataflow>
<dataflow id="356" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="47">
</dataflow>
<dataflow id="357" from="DDR_prod_addr" to="specinterface_ln0" fromId="138" toId="47">
</dataflow>
<dataflow id="358" from="empty_15" to="specinterface_ln0" fromId="275" toId="47">
</dataflow>
<dataflow id="359" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="360" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="361" from="empty_1" to="specinterface_ln0" fromId="207" toId="47">
</dataflow>
<dataflow id="362" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="363" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="364" from="empty_1" to="specinterface_ln0" fromId="207" toId="47">
</dataflow>
<dataflow id="365" from="empty_1" to="specinterface_ln0" fromId="207" toId="47">
</dataflow>
<dataflow id="366" from="empty_1" to="specinterface_ln0" fromId="207" toId="47">
</dataflow>
<dataflow id="367" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="368" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="369" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="370" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="371" from="empty_1" to="specinterface_ln0" fromId="207" toId="47">
</dataflow>
<dataflow id="372" from="empty_1" to="specinterface_ln0" fromId="207" toId="47">
</dataflow>
<dataflow id="373" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="47">
</dataflow>
<dataflow id="374" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="47">
</dataflow>
<dataflow id="375" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="48">
</dataflow>
<dataflow id="376" from="DDR_Ready" to="specbitsmap_ln0" fromId="139" toId="48">
</dataflow>
<dataflow id="377" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="49">
</dataflow>
<dataflow id="378" from="DDR_Ready" to="specinterface_ln0" fromId="139" toId="49">
</dataflow>
<dataflow id="379" from="empty_4" to="specinterface_ln0" fromId="253" toId="49">
</dataflow>
<dataflow id="380" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="381" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="382" from="empty_1" to="specinterface_ln0" fromId="207" toId="49">
</dataflow>
<dataflow id="383" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="384" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="385" from="empty_10" to="specinterface_ln0" fromId="260" toId="49">
</dataflow>
<dataflow id="387" from="empty_7" to="specinterface_ln0" fromId="386" toId="49">
</dataflow>
<dataflow id="388" from="empty_1" to="specinterface_ln0" fromId="207" toId="49">
</dataflow>
<dataflow id="389" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="390" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="391" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="392" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="393" from="empty_1" to="specinterface_ln0" fromId="207" toId="49">
</dataflow>
<dataflow id="394" from="empty_1" to="specinterface_ln0" fromId="207" toId="49">
</dataflow>
<dataflow id="395" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="49">
</dataflow>
<dataflow id="396" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="49">
</dataflow>
<dataflow id="397" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="50">
</dataflow>
<dataflow id="398" from="DDR_Ready" to="specinterface_ln0" fromId="139" toId="50">
</dataflow>
<dataflow id="399" from="empty_15" to="specinterface_ln0" fromId="275" toId="50">
</dataflow>
<dataflow id="400" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="401" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="402" from="empty_1" to="specinterface_ln0" fromId="207" toId="50">
</dataflow>
<dataflow id="403" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="404" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="405" from="empty_1" to="specinterface_ln0" fromId="207" toId="50">
</dataflow>
<dataflow id="406" from="empty_1" to="specinterface_ln0" fromId="207" toId="50">
</dataflow>
<dataflow id="407" from="empty_1" to="specinterface_ln0" fromId="207" toId="50">
</dataflow>
<dataflow id="408" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="409" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="410" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="411" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="412" from="empty_1" to="specinterface_ln0" fromId="207" toId="50">
</dataflow>
<dataflow id="413" from="empty_1" to="specinterface_ln0" fromId="207" toId="50">
</dataflow>
<dataflow id="414" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="50">
</dataflow>
<dataflow id="415" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="50">
</dataflow>
<dataflow id="416" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="51">
</dataflow>
<dataflow id="417" from="DDR_Master" to="specinterface_ln0" fromId="140" toId="51">
</dataflow>
<dataflow id="418" from="empty_4" to="specinterface_ln0" fromId="253" toId="51">
</dataflow>
<dataflow id="419" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="420" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="421" from="empty_1" to="specinterface_ln0" fromId="207" toId="51">
</dataflow>
<dataflow id="422" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="423" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="424" from="empty_10" to="specinterface_ln0" fromId="260" toId="51">
</dataflow>
<dataflow id="426" from="empty_8" to="specinterface_ln0" fromId="425" toId="51">
</dataflow>
<dataflow id="427" from="empty_1" to="specinterface_ln0" fromId="207" toId="51">
</dataflow>
<dataflow id="428" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="429" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="430" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="431" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="432" from="empty_1" to="specinterface_ln0" fromId="207" toId="51">
</dataflow>
<dataflow id="434" from="empty" to="specinterface_ln0" fromId="433" toId="51">
</dataflow>
<dataflow id="435" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="51">
</dataflow>
<dataflow id="436" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="51">
</dataflow>
<dataflow id="437" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="52">
</dataflow>
<dataflow id="438" from="DDR_Master" to="specinterface_ln0" fromId="140" toId="52">
</dataflow>
<dataflow id="439" from="empty_15" to="specinterface_ln0" fromId="275" toId="52">
</dataflow>
<dataflow id="440" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="441" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="442" from="empty_1" to="specinterface_ln0" fromId="207" toId="52">
</dataflow>
<dataflow id="443" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="444" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="445" from="empty_1" to="specinterface_ln0" fromId="207" toId="52">
</dataflow>
<dataflow id="446" from="empty_1" to="specinterface_ln0" fromId="207" toId="52">
</dataflow>
<dataflow id="447" from="empty_1" to="specinterface_ln0" fromId="207" toId="52">
</dataflow>
<dataflow id="448" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="449" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="450" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="451" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="452" from="empty_1" to="specinterface_ln0" fromId="207" toId="52">
</dataflow>
<dataflow id="453" from="empty" to="specinterface_ln0" fromId="433" toId="52">
</dataflow>
<dataflow id="454" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="52">
</dataflow>
<dataflow id="455" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="52">
</dataflow>
<dataflow id="456" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="53">
</dataflow>
<dataflow id="457" from="ADC_mem" to="specinterface_ln0" fromId="141" toId="53">
</dataflow>
<dataflow id="459" from="empty_9" to="specinterface_ln0" fromId="458" toId="53">
</dataflow>
<dataflow id="460" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="53">
</dataflow>
<dataflow id="461" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="53">
</dataflow>
<dataflow id="462" from="empty_1" to="specinterface_ln0" fromId="207" toId="53">
</dataflow>
<dataflow id="463" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="53">
</dataflow>
<dataflow id="464" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="53">
</dataflow>
<dataflow id="465" from="empty_1" to="specinterface_ln0" fromId="207" toId="53">
</dataflow>
<dataflow id="466" from="empty_1" to="specinterface_ln0" fromId="207" toId="53">
</dataflow>
<dataflow id="467" from="empty_1" to="specinterface_ln0" fromId="207" toId="53">
</dataflow>
<dataflow id="468" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="53">
</dataflow>
<dataflow id="469" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="53">
</dataflow>
<dataflow id="470" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="53">
</dataflow>
<dataflow id="471" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="53">
</dataflow>
<dataflow id="472" from="empty_1" to="specinterface_ln0" fromId="207" toId="53">
</dataflow>
<dataflow id="473" from="empty_1" to="specinterface_ln0" fromId="207" toId="53">
</dataflow>
<dataflow id="474" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="53">
</dataflow>
<dataflow id="475" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="53">
</dataflow>
<dataflow id="477" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="476" toId="54">
</dataflow>
<dataflow id="478" from="ADC_mem" to="specmemcore_ln0" fromId="141" toId="54">
</dataflow>
<dataflow id="480" from="StgValue_479" to="specmemcore_ln0" fromId="479" toId="54">
</dataflow>
<dataflow id="482" from="StgValue_481" to="specmemcore_ln0" fromId="481" toId="54">
</dataflow>
<dataflow id="484" from="StgValue_483" to="specmemcore_ln0" fromId="483" toId="54">
</dataflow>
<dataflow id="485" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="55">
</dataflow>
<dataflow id="486" from="ADC_mem" to="specbitsmap_ln0" fromId="141" toId="55">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="56">
</dataflow>
<dataflow id="488" from="ADC_Ready" to="specbitsmap_ln0" fromId="142" toId="56">
</dataflow>
<dataflow id="489" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="57">
</dataflow>
<dataflow id="490" from="ADC_Ready" to="specinterface_ln0" fromId="142" toId="57">
</dataflow>
<dataflow id="492" from="empty_11" to="specinterface_ln0" fromId="491" toId="57">
</dataflow>
<dataflow id="493" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="494" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="495" from="empty_1" to="specinterface_ln0" fromId="207" toId="57">
</dataflow>
<dataflow id="496" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="497" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="498" from="empty_1" to="specinterface_ln0" fromId="207" toId="57">
</dataflow>
<dataflow id="499" from="empty_1" to="specinterface_ln0" fromId="207" toId="57">
</dataflow>
<dataflow id="500" from="empty_1" to="specinterface_ln0" fromId="207" toId="57">
</dataflow>
<dataflow id="501" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="502" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="503" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="504" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="505" from="empty_1" to="specinterface_ln0" fromId="207" toId="57">
</dataflow>
<dataflow id="506" from="empty_1" to="specinterface_ln0" fromId="207" toId="57">
</dataflow>
<dataflow id="507" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="57">
</dataflow>
<dataflow id="508" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="57">
</dataflow>
<dataflow id="509" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="58">
</dataflow>
<dataflow id="510" from="ADC_buffer_cons_addr" to="specbitsmap_ln0" fromId="143" toId="58">
</dataflow>
<dataflow id="511" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="59">
</dataflow>
<dataflow id="512" from="ADC_buffer_cons_addr" to="specinterface_ln0" fromId="143" toId="59">
</dataflow>
<dataflow id="513" from="empty_11" to="specinterface_ln0" fromId="491" toId="59">
</dataflow>
<dataflow id="514" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="515" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="516" from="empty_1" to="specinterface_ln0" fromId="207" toId="59">
</dataflow>
<dataflow id="517" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="518" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="519" from="empty_1" to="specinterface_ln0" fromId="207" toId="59">
</dataflow>
<dataflow id="520" from="empty_1" to="specinterface_ln0" fromId="207" toId="59">
</dataflow>
<dataflow id="521" from="empty_1" to="specinterface_ln0" fromId="207" toId="59">
</dataflow>
<dataflow id="522" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="523" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="524" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="525" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="526" from="empty_1" to="specinterface_ln0" fromId="207" toId="59">
</dataflow>
<dataflow id="527" from="empty_1" to="specinterface_ln0" fromId="207" toId="59">
</dataflow>
<dataflow id="528" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="59">
</dataflow>
<dataflow id="529" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="59">
</dataflow>
<dataflow id="530" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="60">
</dataflow>
<dataflow id="531" from="ADC_buffer_prod_addr" to="specbitsmap_ln0" fromId="144" toId="60">
</dataflow>
<dataflow id="532" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="61">
</dataflow>
<dataflow id="533" from="ADC_buffer_prod_addr" to="specinterface_ln0" fromId="144" toId="61">
</dataflow>
<dataflow id="534" from="empty_11" to="specinterface_ln0" fromId="491" toId="61">
</dataflow>
<dataflow id="535" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="536" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="537" from="empty_1" to="specinterface_ln0" fromId="207" toId="61">
</dataflow>
<dataflow id="538" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="539" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="540" from="empty_1" to="specinterface_ln0" fromId="207" toId="61">
</dataflow>
<dataflow id="541" from="empty_1" to="specinterface_ln0" fromId="207" toId="61">
</dataflow>
<dataflow id="542" from="empty_1" to="specinterface_ln0" fromId="207" toId="61">
</dataflow>
<dataflow id="543" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="544" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="545" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="546" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="547" from="empty_1" to="specinterface_ln0" fromId="207" toId="61">
</dataflow>
<dataflow id="548" from="empty_1" to="specinterface_ln0" fromId="207" toId="61">
</dataflow>
<dataflow id="549" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="61">
</dataflow>
<dataflow id="550" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="61">
</dataflow>
<dataflow id="551" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="246" toId="62">
</dataflow>
<dataflow id="552" from="ADC_buffer_error" to="specbitsmap_ln0" fromId="145" toId="62">
</dataflow>
<dataflow id="553" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="63">
</dataflow>
<dataflow id="554" from="ADC_buffer_error" to="specinterface_ln0" fromId="145" toId="63">
</dataflow>
<dataflow id="555" from="empty_4" to="specinterface_ln0" fromId="253" toId="63">
</dataflow>
<dataflow id="556" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="557" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="558" from="empty_1" to="specinterface_ln0" fromId="207" toId="63">
</dataflow>
<dataflow id="559" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="560" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="561" from="empty_10" to="specinterface_ln0" fromId="260" toId="63">
</dataflow>
<dataflow id="563" from="empty_12" to="specinterface_ln0" fromId="562" toId="63">
</dataflow>
<dataflow id="564" from="empty_1" to="specinterface_ln0" fromId="207" toId="63">
</dataflow>
<dataflow id="565" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="566" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="567" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="568" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="569" from="empty_1" to="specinterface_ln0" fromId="207" toId="63">
</dataflow>
<dataflow id="570" from="empty_1" to="specinterface_ln0" fromId="207" toId="63">
</dataflow>
<dataflow id="571" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="63">
</dataflow>
<dataflow id="572" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="63">
</dataflow>
<dataflow id="573" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="200" toId="64">
</dataflow>
<dataflow id="574" from="ADC_buffer_error" to="specinterface_ln0" fromId="145" toId="64">
</dataflow>
<dataflow id="575" from="empty_15" to="specinterface_ln0" fromId="275" toId="64">
</dataflow>
<dataflow id="576" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="577" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="578" from="empty_1" to="specinterface_ln0" fromId="207" toId="64">
</dataflow>
<dataflow id="579" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="580" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="581" from="empty_1" to="specinterface_ln0" fromId="207" toId="64">
</dataflow>
<dataflow id="582" from="empty_1" to="specinterface_ln0" fromId="207" toId="64">
</dataflow>
<dataflow id="583" from="empty_1" to="specinterface_ln0" fromId="207" toId="64">
</dataflow>
<dataflow id="584" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="585" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="586" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="587" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="588" from="empty_1" to="specinterface_ln0" fromId="207" toId="64">
</dataflow>
<dataflow id="589" from="empty_1" to="specinterface_ln0" fromId="207" toId="64">
</dataflow>
<dataflow id="590" from="StgValue_220" to="specinterface_ln0" fromId="220" toId="64">
</dataflow>
<dataflow id="591" from="StgValue_188" to="specinterface_ln0" fromId="188" toId="64">
</dataflow>
<dataflow id="593" from="_ssdm_op_Read.ap_none.i1" to="ADC_Ready_read" fromId="592" toId="65">
</dataflow>
<dataflow id="594" from="ADC_Ready" to="ADC_Ready_read" fromId="142" toId="65">
</dataflow>
<dataflow id="595" from="DDR_cons_addr_reg" to="DDR_cons_addr_reg_load" fromId="148" toId="66">
</dataflow>
<dataflow id="596" from="or_ln50" to="select_ln50" fromId="32" toId="67">
</dataflow>
<dataflow id="598" from="StgValue_597" to="select_ln50" fromId="597" toId="67">
</dataflow>
<dataflow id="599" from="ADC_buffer_prod_addr_reg_load" to="select_ln50" fromId="20" toId="67">
</dataflow>
<dataflow id="600" from="or_ln50" to="select_ln50_1" fromId="32" toId="68">
</dataflow>
<dataflow id="601" from="StgValue_188" to="select_ln50_1" fromId="188" toId="68">
</dataflow>
<dataflow id="602" from="DDR_cons_addr_reg_load" to="select_ln50_1" fromId="66" toId="68">
</dataflow>
<dataflow id="603" from="select_ln50" to="ADC_buffer_prod_addr_next" fromId="67" toId="69">
</dataflow>
<dataflow id="605" from="StgValue_604" to="ADC_buffer_prod_addr_next" fromId="604" toId="69">
</dataflow>
<dataflow id="606" from="select_ln50" to="ADC_buffer_prod_addr_next_next" fromId="67" toId="70">
</dataflow>
<dataflow id="608" from="StgValue_607" to="ADC_buffer_prod_addr_next_next" fromId="607" toId="70">
</dataflow>
<dataflow id="609" from="ADC_buffer_prod_addr_next" to="icmp_ln60" fromId="69" toId="71">
</dataflow>
<dataflow id="610" from="ADC_buffer_cons_addr_read" to="icmp_ln60" fromId="14" toId="71">
</dataflow>
<dataflow id="611" from="ADC_buffer_prod_addr_next_next" to="icmp_ln60_1" fromId="70" toId="72">
</dataflow>
<dataflow id="612" from="ADC_buffer_cons_addr_read" to="icmp_ln60_1" fromId="14" toId="72">
</dataflow>
<dataflow id="613" from="select_ln50_1" to="DDR_empty" fromId="68" toId="73">
</dataflow>
<dataflow id="614" from="DDR_prod_addr_read" to="DDR_empty" fromId="17" toId="73">
</dataflow>
<dataflow id="615" from="icmp_ln60" to="or_ln63" fromId="71" toId="74">
</dataflow>
<dataflow id="616" from="icmp_ln60_1" to="or_ln63" fromId="72" toId="74">
</dataflow>
<dataflow id="617" from="DDR_empty" to="or_ln63_2" fromId="73" toId="75">
</dataflow>
<dataflow id="618" from="ADC_buffer_empty_error_3" to="or_ln63_2" fromId="30" toId="75">
</dataflow>
<dataflow id="619" from="or_ln63_2" to="or_ln63_1" fromId="75" toId="76">
</dataflow>
<dataflow id="620" from="or_ln63" to="or_ln63_1" fromId="74" toId="76">
</dataflow>
<dataflow id="621" from="or_ln63_1" to="xor_ln63" fromId="76" toId="77">
</dataflow>
<dataflow id="622" from="StgValue_180" to="xor_ln63" fromId="180" toId="77">
</dataflow>
<dataflow id="623" from="ADC_Ready_read" to="and_ln63" fromId="65" toId="78">
</dataflow>
<dataflow id="624" from="xor_ln63" to="and_ln63" fromId="77" toId="78">
</dataflow>
<dataflow id="625" from="and_ln63" to="and_ln63_1" fromId="78" toId="79">
</dataflow>
<dataflow id="626" from="icmp_ln63" to="and_ln63_1" fromId="34" toId="79">
</dataflow>
<dataflow id="627" from="and_ln63_1" to="br_ln63" fromId="79" toId="80">
</dataflow>
<dataflow id="629" from="_ssdm_op_BitConcatenate.i35.i32.i3" to="shl_ln" fromId="628" toId="81">
</dataflow>
<dataflow id="630" from="select_ln50_1" to="shl_ln" fromId="68" toId="81">
</dataflow>
<dataflow id="632" from="StgValue_631" to="shl_ln" fromId="631" toId="81">
</dataflow>
<dataflow id="633" from="shl_ln" to="zext_ln64" fromId="81" toId="82">
</dataflow>
<dataflow id="634" from="zext_ln64" to="add_ln64" fromId="82" toId="83">
</dataflow>
<dataflow id="635" from="DDR_Master_read" to="add_ln64" fromId="15" toId="83">
</dataflow>
<dataflow id="637" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln64_1" fromId="636" toId="84">
</dataflow>
<dataflow id="638" from="add_ln64" to="trunc_ln64_1" fromId="83" toId="84">
</dataflow>
<dataflow id="640" from="StgValue_639" to="trunc_ln64_1" fromId="639" toId="84">
</dataflow>
<dataflow id="642" from="StgValue_641" to="trunc_ln64_1" fromId="641" toId="84">
</dataflow>
<dataflow id="643" from="trunc_ln64_1" to="sext_ln64" fromId="84" toId="85">
</dataflow>
<dataflow id="644" from="gmem" to="gmem_addr" fromId="135" toId="86">
</dataflow>
<dataflow id="645" from="sext_ln64" to="gmem_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="647" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="646" toId="87">
</dataflow>
<dataflow id="648" from="gmem_addr" to="gmem_load_req" fromId="86" toId="87">
</dataflow>
<dataflow id="650" from="StgValue_649" to="gmem_load_req" fromId="649" toId="87">
</dataflow>
<dataflow id="651" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="646" toId="88">
</dataflow>
<dataflow id="652" from="gmem_addr" to="gmem_load_req" fromId="86" toId="88">
</dataflow>
<dataflow id="653" from="StgValue_649" to="gmem_load_req" fromId="649" toId="88">
</dataflow>
<dataflow id="654" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="646" toId="89">
</dataflow>
<dataflow id="655" from="gmem_addr" to="gmem_load_req" fromId="86" toId="89">
</dataflow>
<dataflow id="656" from="StgValue_649" to="gmem_load_req" fromId="649" toId="89">
</dataflow>
<dataflow id="657" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="646" toId="90">
</dataflow>
<dataflow id="658" from="gmem_addr" to="gmem_load_req" fromId="86" toId="90">
</dataflow>
<dataflow id="659" from="StgValue_649" to="gmem_load_req" fromId="649" toId="90">
</dataflow>
<dataflow id="660" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="646" toId="91">
</dataflow>
<dataflow id="661" from="gmem_addr" to="gmem_load_req" fromId="86" toId="91">
</dataflow>
<dataflow id="662" from="StgValue_649" to="gmem_load_req" fromId="649" toId="91">
</dataflow>
<dataflow id="663" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="646" toId="92">
</dataflow>
<dataflow id="664" from="gmem_addr" to="gmem_load_req" fromId="86" toId="92">
</dataflow>
<dataflow id="665" from="StgValue_649" to="gmem_load_req" fromId="649" toId="92">
</dataflow>
<dataflow id="666" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="646" toId="93">
</dataflow>
<dataflow id="667" from="gmem_addr" to="gmem_load_req" fromId="86" toId="93">
</dataflow>
<dataflow id="668" from="StgValue_649" to="gmem_load_req" fromId="649" toId="93">
</dataflow>
<dataflow id="669" from="_ssdm_op_ReadReq.m_axi.i64P1A" to="gmem_load_req" fromId="646" toId="94">
</dataflow>
<dataflow id="670" from="gmem_addr" to="gmem_load_req" fromId="86" toId="94">
</dataflow>
<dataflow id="671" from="StgValue_649" to="gmem_load_req" fromId="649" toId="94">
</dataflow>
<dataflow id="673" from="_ssdm_op_Read.m_axi.i64P1A" to="gmem_addr_read" fromId="672" toId="95">
</dataflow>
<dataflow id="674" from="gmem_addr" to="gmem_addr_read" fromId="86" toId="95">
</dataflow>
<dataflow id="675" from="gmem_addr_read" to="trunc_ln64" fromId="95" toId="96">
</dataflow>
<dataflow id="677" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="trunc_ln1" fromId="676" toId="97">
</dataflow>
<dataflow id="678" from="gmem_addr_read" to="trunc_ln1" fromId="95" toId="97">
</dataflow>
<dataflow id="680" from="StgValue_679" to="trunc_ln1" fromId="679" toId="97">
</dataflow>
<dataflow id="681" from="StgValue_641" to="trunc_ln1" fromId="641" toId="97">
</dataflow>
<dataflow id="682" from="select_ln50" to="zext_ln64_1" fromId="67" toId="98">
</dataflow>
<dataflow id="683" from="ADC_mem" to="ADC_mem_addr" fromId="141" toId="99">
</dataflow>
<dataflow id="685" from="StgValue_684" to="ADC_mem_addr" fromId="684" toId="99">
</dataflow>
<dataflow id="686" from="zext_ln64_1" to="ADC_mem_addr" fromId="98" toId="99">
</dataflow>
<dataflow id="687" from="trunc_ln64" to="store_ln64" fromId="96" toId="100">
</dataflow>
<dataflow id="688" from="ADC_mem_addr" to="store_ln64" fromId="99" toId="100">
</dataflow>
<dataflow id="689" from="select_ln50_1" to="add_ln66" fromId="68" toId="101">
</dataflow>
<dataflow id="690" from="StgValue_649" to="add_ln66" fromId="649" toId="101">
</dataflow>
<dataflow id="691" from="add_ln66" to="icmp_ln66" fromId="101" toId="102">
</dataflow>
<dataflow id="692" from="DDR_size_read" to="icmp_ln66" fromId="18" toId="102">
</dataflow>
<dataflow id="693" from="icmp_ln66" to="select_ln66" fromId="102" toId="103">
</dataflow>
<dataflow id="694" from="StgValue_188" to="select_ln66" fromId="188" toId="103">
</dataflow>
<dataflow id="695" from="add_ln66" to="select_ln66" fromId="101" toId="103">
</dataflow>
<dataflow id="696" from="ADC_buffer_prod_addr_next" to="zext_ln65" fromId="69" toId="104">
</dataflow>
<dataflow id="697" from="ADC_mem" to="ADC_mem_addr_1" fromId="141" toId="105">
</dataflow>
<dataflow id="698" from="StgValue_684" to="ADC_mem_addr_1" fromId="684" toId="105">
</dataflow>
<dataflow id="699" from="zext_ln65" to="ADC_mem_addr_1" fromId="104" toId="105">
</dataflow>
<dataflow id="700" from="trunc_ln1" to="store_ln65" fromId="97" toId="106">
</dataflow>
<dataflow id="701" from="ADC_mem_addr_1" to="store_ln65" fromId="105" toId="106">
</dataflow>
<dataflow id="702" from="StgValue_180" to="ADC_buffer_prod_addr_reg_flag_1" fromId="180" toId="108">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="703" from="br_ln68" to="ADC_buffer_prod_addr_reg_flag_1" fromId="107" toId="108">
</dataflow>
<dataflow id="704" from="or_ln50" to="ADC_buffer_prod_addr_reg_flag_1" fromId="32" toId="108">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="705" from="br_ln63" to="ADC_buffer_prod_addr_reg_flag_1" fromId="80" toId="108">
</dataflow>
<dataflow id="706" from="ADC_buffer_prod_addr_next_next" to="ADC_buffer_prod_addr_reg_new_1" fromId="70" toId="109">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="707" from="br_ln68" to="ADC_buffer_prod_addr_reg_new_1" fromId="107" toId="109">
</dataflow>
<dataflow id="708" from="StgValue_597" to="ADC_buffer_prod_addr_reg_new_1" fromId="597" toId="109">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="709" from="br_ln63" to="ADC_buffer_prod_addr_reg_new_1" fromId="80" toId="109">
</dataflow>
<dataflow id="710" from="select_ln66" to="DDR_cons_addr_reg_new_1" fromId="103" toId="110">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="711" from="br_ln68" to="DDR_cons_addr_reg_new_1" fromId="107" toId="110">
</dataflow>
<dataflow id="712" from="StgValue_188" to="DDR_cons_addr_reg_new_1" fromId="188" toId="110">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="713" from="br_ln63" to="DDR_cons_addr_reg_new_1" fromId="80" toId="110">
</dataflow>
<dataflow id="714" from="ADC_buffer_prod_addr_next_next" to="p_0_0_0185" fromId="70" toId="111">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="715" from="br_ln68" to="p_0_0_0185" fromId="107" toId="111">
</dataflow>
<dataflow id="716" from="select_ln50" to="p_0_0_0185" fromId="67" toId="111">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="717" from="br_ln63" to="p_0_0_0185" fromId="80" toId="111">
</dataflow>
<dataflow id="718" from="select_ln66" to="p_0_0_0186" fromId="103" toId="112">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="719" from="br_ln68" to="p_0_0_0186" fromId="107" toId="112">
</dataflow>
<dataflow id="720" from="select_ln50_1" to="p_0_0_0186" fromId="68" toId="112">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="721" from="br_ln63" to="p_0_0_0186" fromId="80" toId="112">
</dataflow>
<dataflow id="723" from="_ssdm_op_Write.s_axilite.i32P0A" to="write_ln69" fromId="722" toId="113">
</dataflow>
<dataflow id="724" from="DDR_cons_addr" to="write_ln69" fromId="137" toId="113">
</dataflow>
<dataflow id="725" from="p_0_0_0186" to="write_ln69" fromId="112" toId="113">
</dataflow>
<dataflow id="727" from="_ssdm_op_Write.ap_none.i10P0A" to="write_ln70" fromId="726" toId="114">
</dataflow>
<dataflow id="728" from="ADC_buffer_prod_addr" to="write_ln70" fromId="144" toId="114">
</dataflow>
<dataflow id="729" from="p_0_0_0185" to="write_ln70" fromId="111" toId="114">
</dataflow>
<dataflow id="731" from="_ssdm_op_Write.s_axilite.i1P0A" to="write_ln72" fromId="730" toId="115">
</dataflow>
<dataflow id="732" from="ADC_buffer_error" to="write_ln72" fromId="145" toId="115">
</dataflow>
<dataflow id="733" from="ADC_buffer_empty_error_3" to="write_ln72" fromId="30" toId="115">
</dataflow>
<dataflow id="734" from="ADC_buffer_prod_addr_reg_flag_1" to="br_ln50" fromId="108" toId="116">
</dataflow>
<dataflow id="735" from="DDR_cons_addr_reg_new_1" to="store_ln53" fromId="110" toId="117">
</dataflow>
<dataflow id="736" from="DDR_cons_addr_reg" to="store_ln53" fromId="148" toId="117">
</dataflow>
<dataflow id="737" from="ADC_buffer_prod_addr_reg_new_1" to="store_ln51" fromId="109" toId="118">
</dataflow>
<dataflow id="738" from="ADC_buffer_prod_addr_reg" to="store_ln51" fromId="146" toId="118">
</dataflow>
<dataflow id="739" from="or_ln50" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="740" from="and_ln63_1" to="StgValue_2" fromId="79" toId="2">
</dataflow>
<dataflow id="741" from="and_ln63_1" to="StgValue_13" fromId="79" toId="13">
</dataflow>
<dataflow id="742" from="ADC_buffer_prod_addr_reg_flag_1" to="StgValue_13" fromId="108" toId="13">
</dataflow>
</dataflows>


</stg>
