// Seed: 3046218333
module module_0 (
    input wand id_0,
    input wire id_1,
    output supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10,
    input wor id_11
);
  wire id_13;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    input tri id_4
);
  module_0(
      id_0, id_0, id_2, id_3, id_0, id_1, id_0, id_4, id_1, id_4, id_2, id_1
  );
  wire id_6;
  wire id_7;
  final begin
    id_7 = id_6;
  end
  assign id_2 = 1'b0;
endmodule
