



/TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/single_port_ram.v:7: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/single_port_ram.v:1: error: Syntax error in variable list.













