// Seed: 308121311
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  tri0  module_0,
    input  tri1  id_4
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4,
    input wor id_5
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.type_7 = 0;
  supply0 id_7;
  assign id_7 = id_2;
  wire id_8;
endmodule
module module_2;
  assign id_1[1] = 1'b0;
  assign id_1 = id_1;
endmodule
